vendor_name = ModelSim
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/pll0.vhd
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/PWM_ver/pwm_ver.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/AD7687/AD7687.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/Nios_cpu/cpu_ASK2.qsys
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/REST_Global.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/Controller_ASK2.bdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/Controller_ASK2.out.sdc
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/cpu_ASK2.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_avalon_sc_fifo.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_merlin_arbitrator.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_merlin_master_agent.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_merlin_master_translator.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_merlin_slave_agent.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_merlin_slave_translator.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_reset_controller.sdc
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_reset_controller.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/altera_reset_synchronizer.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_addr_router.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_addr_router_001.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_cmd_xbar_demux.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_cmd_xbar_demux_001.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_cmd_xbar_mux.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_id_router.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_id_router_002.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_irq_mapper.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_jtag_uart_0.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0.ocp
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0.sdc
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_ic_tag_ram.mif
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_mult_cell.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_oci_test_bench.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_rf_ram_a.mif
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_rf_ram_b.mif
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_nios2_qsys_0_test_bench.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_onchip_memory2_0.hex
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_onchip_memory2_0.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_A1_A0.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_I_max.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_SDO_ADC.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_angle.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_keyboard_SW6_SW1.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_lcd_control.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_lcd_data.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_res_nSOE.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_pio_res_nWr.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_rsp_xbar_demux.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_rsp_xbar_demux_002.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_rsp_xbar_mux.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_rsp_xbar_mux_001.sv
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/ip/cpu_ASK2/submodules/cpu_ASK2_sysid_qsys_0.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/Controller_ASK2.cbx.xml
source_file = 1, d:/install/quartus_13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/install/quartus_13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/install/quartus_13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/install/quartus_13/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/pll0_altpll.v
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altsyncram_3id1.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altsyncram_tqh1.tdf
source_file = 1, cpu_ask2_nios2_qsys_0_ic_tag_ram.mif
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altsyncram_4hh1.tdf
source_file = 1, cpu_ask2_nios2_qsys_0_rf_ram_a.mif
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altsyncram_5hh1.tdf
source_file = 1, cpu_ask2_nios2_qsys_0_rf_ram_b.mif
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altera_mult_add_80u2.v
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altera_mult_add_a0u2.v
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altsyncram_ld81.tdf
source_file = 1, cpu_ask2_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altsyncram_i2d1.tdf
source_file = 1, cpu_ask2_onchip_memory2_0.hex
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/scfifo_aq21.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/a_dpfifo_h031.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/a_fefifo_7cf.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/cntr_4n7.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/dpram_ek21.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/altsyncram_i0m1.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/cntr_omb.tdf
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/addcore.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/look_add.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/add_sub_hui.tdf
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/install/quartus_13/quartus/libraries/megafunctions/multcore.inc
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/mult_ao01.tdf
source_file = 1, D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/db/mult_av01.tdf
design_name = Controller_ASK2
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0], Controller_ASK2, 1
instance = comp, \inst3|ST_REST[1] , inst3|ST_REST[1], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[10] , inst7|Pwm_in_reg[10], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[6] , inst7|Pwm_in_reg[6], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[5] , inst7|Pwm_in_reg[5], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[4] , inst7|Pwm_in_reg[4], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[3] , inst7|Pwm_in_reg[3], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[0] , inst7|Pwm_in_reg[0], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[14] , inst7|I_in_mod[14], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[12] , inst7|I_in_mod[12], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[8] , inst7|I_in_mod[8], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[5] , inst7|I_in_mod[5], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[4] , inst7|I_in_mod[4], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[2] , inst7|I_in_mod[2], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[0] , inst7|I_in_mod[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[1]~7 , inst3|ST_REST[1]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[0] , inst2|nios2_qsys_0|M_mul_result[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~12 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~22 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~24 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~26 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~30 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break, Controller_ASK2, 1
instance = comp, \inst1|ST[3] , inst1|ST[3], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[0]~11 , inst7|Pwm_in_reg[0]~11, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[3]~17 , inst7|Pwm_in_reg[3]~17, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[4]~19 , inst7|Pwm_in_reg[4]~19, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[5]~21 , inst7|Pwm_in_reg[5]~21, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[6]~23 , inst7|Pwm_in_reg[6]~23, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[9]~29 , inst7|Pwm_in_reg[9]~29, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[10]~31 , inst7|Pwm_in_reg[10]~31, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[0]~15 , inst7|I_in_mod[0]~15, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[2]~19 , inst7|I_in_mod[2]~19, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[4]~23 , inst7|I_in_mod[4]~23, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[5]~25 , inst7|I_in_mod[5]~25, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[8]~31 , inst7|I_in_mod[8]~31, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[12]~39 , inst7|I_in_mod[12]~39, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[13]~41 , inst7|I_in_mod[13]~41, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[14]~43 , inst7|I_in_mod[14]~43, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[29] , inst2|nios2_qsys_0|E_src1_prelim[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[26] , inst2|nios2_qsys_0|E_src2_prelim[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[25] , inst2|nios2_qsys_0|M_mul_result[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[25] , inst2|nios2_qsys_0|E_src1_prelim[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[24] , inst2|nios2_qsys_0|M_mul_result[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[24] , inst2|nios2_qsys_0|E_src1_prelim[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[20] , inst2|nios2_qsys_0|E_src2_prelim[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[20]~13 , inst2|nios2_qsys_0|M_st_data[20]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[19] , inst2|nios2_qsys_0|E_src1_prelim[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[18] , inst2|nios2_qsys_0|M_mul_result[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[17] , inst2|nios2_qsys_0|M_mul_result[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[17] , inst2|nios2_qsys_0|E_src1_prelim[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[16] , inst2|nios2_qsys_0|M_mul_result[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~9 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~11 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~13 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~15 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~17 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~19 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~21 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~23 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~25 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~27 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~29 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~31 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~33 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~35 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~37 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~39 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~41 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~41, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~43 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~43, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~45 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~45, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~47 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~47, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~49 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~49, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~51 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~51, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~53 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~53, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~55 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~55, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~57 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~57, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~59 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~59, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~61 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~61, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~63 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~63, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~64 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~64, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~32 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~34 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~36 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~38 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~40 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~40, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~42 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~46 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~48 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~48, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~56 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~56, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~60 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~60, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~64 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~64, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[33]~66 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[33]~66, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[0]~32 , inst2|nios2_qsys_0|M_mul_result[0]~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]~1 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[10] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add1~1 , inst2|nios2_qsys_0|Add1~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add1~2 , inst2|nios2_qsys_0|Add1~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add1~4 , inst2|nios2_qsys_0|Add1~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add1~6 , inst2|nios2_qsys_0|Add1~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~0, Controller_ASK2, 1
instance = comp, \inst1|ST[3]~11 , inst1|ST[3]~11, Controller_ASK2, 1
instance = comp, \inst1|state.S3 , inst1|state.S3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[16]~64 , inst2|nios2_qsys_0|M_mul_result[16]~64, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[17]~66 , inst2|nios2_qsys_0|M_mul_result[17]~66, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[18]~68 , inst2|nios2_qsys_0|M_mul_result[18]~68, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[24]~80 , inst2|nios2_qsys_0|M_mul_result[24]~80, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[25]~82 , inst2|nios2_qsys_0|M_mul_result[25]~82, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[29]~29 , inst2|nios2_qsys_0|E_src1_prelim[29]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[26]~26 , inst2|nios2_qsys_0|E_src2_prelim[26]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[25]~25 , inst2|nios2_qsys_0|E_src1_prelim[25]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[24]~24 , inst2|nios2_qsys_0|E_src1_prelim[24]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[20]~20 , inst2|nios2_qsys_0|E_src2_prelim[20]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[19]~19 , inst2|nios2_qsys_0|E_src1_prelim[19]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[17]~17 , inst2|nios2_qsys_0|E_src1_prelim[17]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[1]~2 , inst2|nios2_qsys_0|F_pc_plus_one[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~21 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[7] , inst2|nios2_qsys_0|Mn_rot_step2[7], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[5] , inst2|nios2_qsys_0|Mn_rot_step2[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[4] , inst2|nios2_qsys_0|Mn_rot_step2[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[18] , inst2|nios2_qsys_0|Mn_rot_step2[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[1] , inst2|nios2_qsys_0|Mn_rot_step2[1], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[11]~22 , inst2|nios2_qsys_0|F_pc_plus_one[11]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[12]~24 , inst2|nios2_qsys_0|F_pc_plus_one[12]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~29 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[10]~31 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[10]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[10] , inst2|nios2_qsys_0|Mn_rot_step2[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[25] , inst2|nios2_qsys_0|Mn_rot_step2[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[24] , inst2|nios2_qsys_0|Mn_rot_step2[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[8] , inst2|nios2_qsys_0|Mn_rot_step2[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[0] , inst2|pio_lcd_data|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[0] , inst2|pio_angle|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[8] , inst2|pio_angle|readdata[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[31] , inst2|nios2_qsys_0|Mn_rot_step2[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[31]~31 , inst2|nios2_qsys_0|Mn_rot_step2[31]~31, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[7] , inst2|pio_lcd_data|readdata[7], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[7] , inst2|pio_angle|readdata[7], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[15] , inst2|pio_angle|readdata[15], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[6] , inst2|pio_angle|readdata[6], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[6] , inst2|pio_lcd_data|readdata[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[14] , inst2|pio_angle|readdata[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[14] , inst2|nios2_qsys_0|M_rot_step1[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[30] , inst2|nios2_qsys_0|M_rot_step1[30], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[5] , inst2|pio_lcd_data|readdata[5], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[5] , inst2|pio_angle|readdata[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[21] , inst2|nios2_qsys_0|M_st_data[21], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[13] , inst2|pio_angle|readdata[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[20] , inst2|nios2_qsys_0|M_st_data[20], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[12] , inst2|pio_angle|readdata[12], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[3] , inst2|pio_lcd_data|readdata[3], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[3] , inst2|pio_angle|readdata[3], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[11] , inst2|pio_angle|readdata[11], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[2] , inst2|pio_angle|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[2] , inst2|pio_lcd_data|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[10]~22 , inst2|nios2_qsys_0|Mn_rot_step2[10]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[25]~21 , inst2|nios2_qsys_0|Mn_rot_step2[25]~21, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[1] , inst2|pio_lcd_data|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[1] , inst2|pio_angle|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[9] , inst2|pio_angle|readdata[9], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|Add0~0 , inst2|jtag_uart_0|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|Add0~2 , inst2|jtag_uart_0|Add0~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|Add0~4 , inst2|jtag_uart_0|Add0~4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|Add0~6 , inst2|jtag_uart_0|Add0~6, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|Add0~8 , inst2|jtag_uart_0|Add0~8, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|Add0~10 , inst2|jtag_uart_0|Add0~10, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|Add0~12 , inst2|jtag_uart_0|Add0~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11]~8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11]~8, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0, Controller_ASK2, 1
instance = comp, \inst3|LessThan0~1 , inst3|LessThan0~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[14] , inst2|nios2_qsys_0|M_alu_result[14], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|wait_latency_counter[1] , inst2|pio_res_nwr_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample|always0~0 , inst2|pio_res_nsample|always0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample|always0~1 , inst2|pio_res_nsample|always0~1, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[13] , inst2|pio_i_max|data_out[13], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[11] , inst2|pio_i_max|data_out[11], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[9] , inst2|pio_i_max|data_out[9], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[7] , inst2|pio_i_max|data_out[7], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[6] , inst2|pio_i_max|data_out[6], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|wait_latency_counter[0] , inst2|pio_led2_led1_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|wait_latency_counter[0] , inst2|pio_a1_a0_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~10 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_or_div_done , inst2|nios2_qsys_0|av_ld_or_div_done, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg[0] , inst2|pio_res_nrd_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|WideOr1~0 , inst2|rsp_xbar_mux_001|WideOr1~0, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|WideOr1~3 , inst2|rsp_xbar_mux_001|WideOr1~3, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|sink_ready~0 , inst2|cmd_xbar_demux_001|sink_ready~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_waitrequest , inst2|jtag_uart_0|av_waitrequest, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~0 , inst2|cmd_xbar_demux_001|WideOr0~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~3 , inst2|cmd_xbar_demux_001|WideOr0~3, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0 , inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0 , inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0] , inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[1] , inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2 , inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~6 , inst2|cmd_xbar_demux_001|WideOr0~6, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2 , inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[1] , inst2|pio_sdo_adc_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0 , inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~7 , inst2|cmd_xbar_demux_001|WideOr0~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[5] , inst2|nios2_qsys_0|E_extra_pc[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~4 , inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~1 , inst2|nios2_qsys_0|Add8|auto_generated|_~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~8 , inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~2 , inst2|nios2_qsys_0|Add8|auto_generated|_~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[4] , inst2|nios2_qsys_0|M_shift_rot_result[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~10 , inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~4 , inst2|nios2_qsys_0|Add8|auto_generated|_~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[12] , inst2|nios2_qsys_0|E_extra_pc[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[14] , inst2|nios2_qsys_0|E_src2_imm[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~10 , inst2|nios2_qsys_0|Add8|auto_generated|_~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~11 , inst2|nios2_qsys_0|Add8|auto_generated|_~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[10] , inst2|nios2_qsys_0|E_src2_imm[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[8] , inst2|nios2_qsys_0|M_shift_rot_result[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~30 , inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[8]~14 , inst2|nios2_qsys_0|E_src1[8]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[14]~7 , inst2|nios2_qsys_0|E_alu_result[14]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[14]~8 , inst2|nios2_qsys_0|E_alu_result[14]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[14]~9 , inst2|nios2_qsys_0|E_alu_result[14]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[10] , inst2|nios2_qsys_0|E_extra_pc[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[12]~10 , inst2|nios2_qsys_0|E_alu_result[12]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[11] , inst2|nios2_qsys_0|E_extra_pc[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[13]~14 , inst2|nios2_qsys_0|E_alu_result[13]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[9] , inst2|nios2_qsys_0|E_extra_pc[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[11]~16 , inst2|nios2_qsys_0|E_alu_result[11]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[10]~19 , inst2|nios2_qsys_0|E_alu_result[10]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[8]~26 , inst2|nios2_qsys_0|E_alu_result[8]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[4] , inst2|nios2_qsys_0|E_extra_pc[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[4]~32 , inst2|nios2_qsys_0|E_alu_result[4]~32, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[2] , inst2|nios2_qsys_0|E_iw[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[12] , inst2|nios2_qsys_0|E_iw[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_hbreak_req~0 , inst2|nios2_qsys_0|E_hbreak_req~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[1] , inst2|nios2_qsys_0|E_extra_pc[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[3]~35 , inst2|nios2_qsys_0|E_alu_result[3]~35, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|Add0~0 , inst2|pio_res_nwr_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|wait_latency_counter~3 , inst2|pio_res_nwr_s1_translator|wait_latency_counter~3, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal10~0 , inst2|addr_router_001|Equal10~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst1|Selector3~0 , inst1|Selector3~0, Controller_ASK2, 1
instance = comp, \inst1|state.S4 , inst1|state.S4, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[14] , inst2|pio_pwm_in|data_out[14], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[4] , inst2|pio_pwm_in|data_out[4], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[14] , inst1|DATA_OUT_ADC[14], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[9] , inst1|DATA_OUT_ADC[9], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[7] , inst1|DATA_OUT_ADC[7], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[6] , inst1|DATA_OUT_ADC[6], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[5] , inst1|DATA_OUT_ADC[5], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[4] , inst1|DATA_OUT_ADC[4], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[3] , inst1|DATA_OUT_ADC[3], Controller_ASK2, 1
instance = comp, \inst7|Add2~0 , inst7|Add2~0, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|always0~0 , inst2|pio_pwm_in|always0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|wait_latency_counter~3 , inst2|pio_led2_led1_s1_translator|wait_latency_counter~3, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|wait_latency_counter~1 , inst2|pio_a1_a0_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[0] , inst2|nios2_qsys_0|W_wr_data[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_dst_regnum[3] , inst2|nios2_qsys_0|W_dst_regnum[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_W~2 , inst2|nios2_qsys_0|D_src2_hazard_W~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[8] , inst2|nios2_qsys_0|d_readdata_d1[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_aligning_data , inst2|nios2_qsys_0|av_ld_aligning_data, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_control_reg_rddata[0] , inst2|nios2_qsys_0|E_control_reg_rddata[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[31]~1 , inst2|nios2_qsys_0|E_src2[31]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[29] , inst2|nios2_qsys_0|M_shift_rot_result[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[29] , inst2|nios2_qsys_0|M_alu_result[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~36 , inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[29]~5 , inst2|nios2_qsys_0|E_src2[29]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[28] , inst2|nios2_qsys_0|M_shift_rot_result[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[27] , inst2|nios2_qsys_0|M_alu_result[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[27]~9 , inst2|nios2_qsys_0|E_src2[27]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[26] , inst2|nios2_qsys_0|M_shift_rot_result[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[26]~10 , inst2|nios2_qsys_0|E_src2[26]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[24] , inst2|nios2_qsys_0|E_src2_imm[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[24]~15 , inst2|nios2_qsys_0|E_src2[24]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[23] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[23] , inst2|nios2_qsys_0|M_alu_result[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[23]~16 , inst2|nios2_qsys_0|E_src2[23]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[22] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[22] , inst2|nios2_qsys_0|M_alu_result[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~50 , inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~50, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[22]~17 , inst2|nios2_qsys_0|E_src2[22]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[21] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[20] , inst2|nios2_qsys_0|M_alu_result[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[20]~19 , inst2|nios2_qsys_0|E_src2[20]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[19] , inst2|nios2_qsys_0|E_src2_imm[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[19] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[19] , inst2|nios2_qsys_0|M_alu_result[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[19]~20 , inst2|nios2_qsys_0|E_src2[19]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[18] , inst2|nios2_qsys_0|E_src2_imm[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[18]~21 , inst2|nios2_qsys_0|E_src2[18]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[17]~22 , inst2|nios2_qsys_0|E_src2[17]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[16] , inst2|nios2_qsys_0|M_alu_result[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[16]~23 , inst2|nios2_qsys_0|E_src2[16]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[31]~24 , inst2|nios2_qsys_0|E_src2[31]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~15 , inst2|nios2_qsys_0|Add8|auto_generated|_~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~16 , inst2|nios2_qsys_0|Add8|auto_generated|_~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~18 , inst2|nios2_qsys_0|Add8|auto_generated|_~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~19 , inst2|nios2_qsys_0|Add8|auto_generated|_~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~23 , inst2|nios2_qsys_0|Add8|auto_generated|_~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~24 , inst2|nios2_qsys_0|Add8|auto_generated|_~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~25 , inst2|nios2_qsys_0|Add8|auto_generated|_~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~27 , inst2|nios2_qsys_0|Add8|auto_generated|_~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_br_result~0 , inst2|nios2_qsys_0|E_br_result~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_E~0 , inst2|nios2_qsys_0|D_src2_hazard_E~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_E~1 , inst2|nios2_qsys_0|D_src2_hazard_E~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_E~2 , inst2|nios2_qsys_0|D_src2_hazard_E~2, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|limiter|last_dest_id[0] , inst2|limiter|last_dest_id[0], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|arb|top_priority_reg[1] , inst2|cmd_xbar_mux|arb|top_priority_reg[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|packet_in_progress , inst2|cmd_xbar_mux|packet_in_progress, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal16~0 , inst2|addr_router_001|Equal16~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|Add0~0 , inst2|sysid_qsys_0_control_slave_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0 , inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~1 , inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0 , inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~2 , inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|Add0~0 , inst2|pio_sdo_adc_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~2 , inst2|pio_sdo_adc_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_cnt[0] , inst2|nios2_qsys_0|M_shift_rot_cnt[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_cnt[0] , inst2|nios2_qsys_0|M_mul_cnt[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[5] , inst2|nios2_qsys_0|D_pc_plus_one[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[5]~0 , inst2|nios2_qsys_0|D_extra_pc[5]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal107~0 , inst2|nios2_qsys_0|Equal107~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~2 , inst2|nios2_qsys_0|M_shift_rot_result~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[15] , inst2|nios2_qsys_0|d_readdata_d1[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[27] , inst2|nios2_qsys_0|D_iw[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_W~1 , inst2|nios2_qsys_0|D_src1_hazard_W~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_M~2 , inst2|nios2_qsys_0|D_src1_hazard_M~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[6] , inst2|nios2_qsys_0|d_readdata_d1[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[22] , inst2|nios2_qsys_0|d_readdata_d1[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[14] , inst2|nios2_qsys_0|d_readdata_d1[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[5] , inst2|nios2_qsys_0|d_readdata_d1[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[21] , inst2|nios2_qsys_0|d_readdata_d1[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[13] , inst2|nios2_qsys_0|d_readdata_d1[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[4] , inst2|nios2_qsys_0|W_wr_data[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[12] , inst2|nios2_qsys_0|d_readdata_d1[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[4] , inst2|nios2_qsys_0|M2_rot[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~8 , inst2|nios2_qsys_0|M_shift_rot_result~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~9 , inst2|nios2_qsys_0|M_shift_rot_result~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[3] , inst2|nios2_qsys_0|M2_rot[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[19] , inst2|nios2_qsys_0|d_readdata_d1[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[11] , inst2|nios2_qsys_0|d_readdata_d1[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[2] , inst2|nios2_qsys_0|d_readdata_d1[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[2] , inst2|nios2_qsys_0|M2_rot[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~14 , inst2|nios2_qsys_0|M_shift_rot_result~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[9] , inst2|nios2_qsys_0|d_readdata_d1[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[1]~40 , inst2|nios2_qsys_0|E_alu_result[1]~40, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal4~3 , inst2|nios2_qsys_0|Equal4~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal4~4 , inst2|nios2_qsys_0|Equal4~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[3] , inst2|nios2_qsys_0|D_pc_plus_one[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[12] , inst2|nios2_qsys_0|D_pc_plus_one[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[11] , inst2|nios2_qsys_0|D_pc_plus_one[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[10] , inst2|nios2_qsys_0|D_pc_plus_one[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[12]~2 , inst2|nios2_qsys_0|D_extra_pc[12]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[14]~8 , inst2|nios2_qsys_0|D_src2_imm[14]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~18 , inst2|nios2_qsys_0|M_shift_rot_result~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[10]~12 , inst2|nios2_qsys_0|D_src2_imm[10]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~24 , inst2|nios2_qsys_0|M_shift_rot_result~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[8] , inst2|nios2_qsys_0|M2_rot[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~28 , inst2|nios2_qsys_0|M_shift_rot_result~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~29 , inst2|nios2_qsys_0|M_shift_rot_result~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[10]~3 , inst2|nios2_qsys_0|D_extra_pc[10]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[11]~4 , inst2|nios2_qsys_0|D_extra_pc[11]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[9] , inst2|nios2_qsys_0|D_pc_plus_one[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[9]~5 , inst2|nios2_qsys_0|D_extra_pc[9]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[4] , inst2|nios2_qsys_0|D_pc_plus_one[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[4]~9 , inst2|nios2_qsys_0|D_extra_pc[4]~9, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_br_cond , inst2|nios2_qsys_0|E_ctrl_br_cond, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[21] , inst2|nios2_qsys_0|E_iw[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[14] , inst2|nios2_qsys_0|M_iw[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[16] , inst2|nios2_qsys_0|M_iw[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[15] , inst2|nios2_qsys_0|M_iw[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[13] , inst2|nios2_qsys_0|M_iw[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|hbreak_enabled~0 , inst2|nios2_qsys_0|hbreak_enabled~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[11] , inst2|nios2_qsys_0|M_iw[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[5] , inst2|nios2_qsys_0|M_iw[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[12] , inst2|nios2_qsys_0|M_iw[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|hbreak_enabled~1 , inst2|nios2_qsys_0|hbreak_enabled~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[1] , inst2|nios2_qsys_0|M_iw[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[2] , inst2|nios2_qsys_0|M_iw[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[0] , inst2|nios2_qsys_0|M_iw[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|hbreak_enabled~2 , inst2|nios2_qsys_0|hbreak_enabled~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|hbreak_enabled~3 , inst2|nios2_qsys_0|hbreak_enabled~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[1] , inst2|nios2_qsys_0|D_pc_plus_one[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[1]~11 , inst2|nios2_qsys_0|D_extra_pc[1]~11, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, Controller_ASK2, 1
instance = comp, \inst1|state~12 , inst1|state~12, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_status_reg_pie , inst2|nios2_qsys_0|M_status_reg_pie, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_shift_right_arith , inst2|nios2_qsys_0|E_ctrl_shift_right_arith, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal107~4 , inst2|nios2_qsys_0|Equal107~4, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[0] , inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|av_readdata_pre[0] , inst2|pio_a1_a0_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~0 , inst2|rsp_xbar_mux_001|src_data[0]~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[0] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[0] , inst2|pio_angle_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~2 , inst2|rsp_xbar_mux_001|src_data[0]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|av_readdata_pre[0] , inst2|pio_res_nwr_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[8] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[8], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~17 , inst2|rsp_xbar_mux_001|src_payload~17, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[8] , inst2|pio_angle_s1_translator|av_readdata_pre[8], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~18 , inst2|rsp_xbar_mux_001|src_payload~18, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[8] , inst2|pio_i_max_s1_translator|av_readdata_pre[8], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[8] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[8], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~19 , inst2|rsp_xbar_mux_001|src_payload~19, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~20 , inst2|rsp_xbar_mux_001|src_payload~20, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~21 , inst2|rsp_xbar_mux_001|src_payload~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_transfer~0 , inst2|nios2_qsys_0|av_ld_data_transfer~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_estatus_reg_pie , inst2|nios2_qsys_0|M_estatus_reg_pie, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_bstatus_reg_pie , inst2|nios2_qsys_0|M_bstatus_reg_pie, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0 , inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1 , inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2 , inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[31] , inst2|nios2_qsys_0|M2_rot[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1 , inst2|nios2_qsys_0|D_ctrl_hi_imm16~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[29] , inst2|nios2_qsys_0|M2_rot[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~34 , inst2|nios2_qsys_0|M_shift_rot_result~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~35 , inst2|nios2_qsys_0|M_shift_rot_result~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[29]~46 , inst2|nios2_qsys_0|E_alu_result[29]~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[29]~47 , inst2|nios2_qsys_0|E_alu_result[29]~47, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[28] , inst2|nios2_qsys_0|M2_rot[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~36 , inst2|nios2_qsys_0|M_shift_rot_result~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~37 , inst2|nios2_qsys_0|M_shift_rot_result~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[28] , inst2|nios2_qsys_0|W_wr_data[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[27]~50 , inst2|nios2_qsys_0|E_alu_result[27]~50, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[27]~51 , inst2|nios2_qsys_0|E_alu_result[27]~51, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[26] , inst2|nios2_qsys_0|M2_rot[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~40 , inst2|nios2_qsys_0|M_shift_rot_result~40, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~41 , inst2|nios2_qsys_0|M_shift_rot_result~41, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[26] , inst2|nios2_qsys_0|W_wr_data[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[24] , inst2|nios2_qsys_0|M2_rot[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[24]~56 , inst2|nios2_qsys_0|E_alu_result[24]~56, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[24] , inst2|nios2_qsys_0|W_wr_data[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[24]~23 , inst2|nios2_qsys_0|D_src2_imm[24]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[7]~0 , inst2|nios2_qsys_0|av_ld_byte2_data[7]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[23]~58 , inst2|nios2_qsys_0|E_alu_result[23]~58, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[23]~59 , inst2|nios2_qsys_0|E_alu_result[23]~59, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~48 , inst2|nios2_qsys_0|M_shift_rot_result~48, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[6]~1 , inst2|nios2_qsys_0|av_ld_byte2_data[6]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[22]~60 , inst2|nios2_qsys_0|E_alu_result[22]~60, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[22]~61 , inst2|nios2_qsys_0|E_alu_result[22]~61, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[5]~2 , inst2|nios2_qsys_0|av_ld_byte2_data[5]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[21] , inst2|nios2_qsys_0|M2_rot[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[20]~64 , inst2|nios2_qsys_0|E_alu_result[20]~64, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[20]~65 , inst2|nios2_qsys_0|E_alu_result[20]~65, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[19]~28 , inst2|nios2_qsys_0|D_src2_imm[19]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[3]~4 , inst2|nios2_qsys_0|av_ld_byte2_data[3]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~54 , inst2|nios2_qsys_0|M_shift_rot_result~54, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[19]~66 , inst2|nios2_qsys_0|E_alu_result[19]~66, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[19]~67 , inst2|nios2_qsys_0|E_alu_result[19]~67, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[18]~29 , inst2|nios2_qsys_0|D_src2_imm[18]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[17] , inst2|nios2_qsys_0|W_wr_data[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~60 , inst2|nios2_qsys_0|M_shift_rot_result~60, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[16]~72 , inst2|nios2_qsys_0|E_alu_result[16]~72, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[16]~73 , inst2|nios2_qsys_0|E_alu_result[16]~73, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~2 , inst2|nios2_qsys_0|D_ctrl_jmp_indirect~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 , inst2|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[0]~2 , inst2|nios2_qsys_0|D_dst_regnum[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_prevent_refill , inst2|nios2_qsys_0|ic_fill_prevent_refill, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt[3] , inst2|nios2_qsys_0|ic_fill_ap_cnt[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_read_nxt~0 , inst2|nios2_qsys_0|i_read_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 , inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1 , inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_cnt_nxt[0]~2 , inst2|nios2_qsys_0|M_mul_cnt_nxt[0]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[7] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[7], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[7] , inst2|pio_angle_s1_translator|av_readdata_pre[7], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~26 , inst2|rsp_xbar_mux_001|src_payload~26, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[7] , inst2|pio_i_max_s1_translator|av_readdata_pre[7], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[7] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[7], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~27 , inst2|rsp_xbar_mux_001|src_payload~27, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[15] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[15], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~31 , inst2|rsp_xbar_mux_001|src_payload~31, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[15] , inst2|pio_angle_s1_translator|av_readdata_pre[15], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~32 , inst2|rsp_xbar_mux_001|src_payload~32, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[15] , inst2|pio_i_max_s1_translator|av_readdata_pre[15], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[15] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[15], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~33 , inst2|rsp_xbar_mux_001|src_payload~33, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~34 , inst2|rsp_xbar_mux_001|src_payload~34, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~35 , inst2|rsp_xbar_mux_001|src_payload~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[27]~20 , inst2|nios2_qsys_0|F_iw[27]~20, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[6] , inst2|pio_i_max_s1_translator|av_readdata_pre[6], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[6] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[6], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~37 , inst2|rsp_xbar_mux_001|src_payload~37, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[6] , inst2|pio_angle_s1_translator|av_readdata_pre[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~38 , inst2|rsp_xbar_mux_001|src_payload~38, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[6] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[6], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[6] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[6], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~39 , inst2|rsp_xbar_mux_001|src_payload~39, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~40 , inst2|rsp_xbar_mux_001|src_payload~40, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~41 , inst2|rsp_xbar_mux_001|src_payload~41, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~42 , inst2|rsp_xbar_mux_001|src_payload~42, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[14] , inst2|pio_i_max_s1_translator|av_readdata_pre[14], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[14] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[14], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~43 , inst2|rsp_xbar_mux_001|src_payload~43, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~44 , inst2|rsp_xbar_mux_001|src_payload~44, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[14] , inst2|pio_angle_s1_translator|av_readdata_pre[14], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[14] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[14], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~45 , inst2|rsp_xbar_mux_001|src_payload~45, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~46 , inst2|rsp_xbar_mux_001|src_payload~46, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~47 , inst2|rsp_xbar_mux_001|src_payload~47, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~48 , inst2|rsp_xbar_mux_001|src_payload~48, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[5] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[5] , inst2|pio_angle_s1_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~50 , inst2|rsp_xbar_mux_001|src_payload~50, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~51 , inst2|rsp_xbar_mux_001|src_payload~51, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5] , inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[5] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~52 , inst2|rsp_xbar_mux_001|src_payload~52, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~53 , inst2|rsp_xbar_mux_001|src_payload~53, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[5] , inst2|pio_i_max_s1_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[5] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~54 , inst2|rsp_xbar_mux_001|src_payload~54, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~55 , inst2|rsp_xbar_mux_001|src_payload~55, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~56 , inst2|rsp_xbar_mux_001|src_payload~56, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[13] , inst2|pio_i_max_s1_translator|av_readdata_pre[13], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[13] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[13], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~57 , inst2|rsp_xbar_mux_001|src_payload~57, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~58 , inst2|rsp_xbar_mux_001|src_payload~58, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[13] , inst2|pio_angle_s1_translator|av_readdata_pre[13], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[13] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[13], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~59 , inst2|rsp_xbar_mux_001|src_payload~59, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~60 , inst2|rsp_xbar_mux_001|src_payload~60, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~61 , inst2|rsp_xbar_mux_001|src_payload~61, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[4] , inst2|pio_i_max_s1_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[4] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~65 , inst2|rsp_xbar_mux_001|src_payload~65, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4] , inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[4] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~66 , inst2|rsp_xbar_mux_001|src_payload~66, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[12] , inst2|pio_i_max_s1_translator|av_readdata_pre[12], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[12] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[12], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~69 , inst2|rsp_xbar_mux_001|src_payload~69, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~70 , inst2|rsp_xbar_mux_001|src_payload~70, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[12] , inst2|pio_angle_s1_translator|av_readdata_pre[12], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[12] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[12], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~71 , inst2|rsp_xbar_mux_001|src_payload~71, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~72 , inst2|rsp_xbar_mux_001|src_payload~72, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~73 , inst2|rsp_xbar_mux_001|src_payload~73, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~74 , inst2|rsp_xbar_mux_001|src_payload~74, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~4 , inst2|nios2_qsys_0|M2_rot~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~5 , inst2|nios2_qsys_0|M2_rot~5, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[3] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[3] , inst2|pio_angle_s1_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~76 , inst2|rsp_xbar_mux_001|src_payload~76, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~77 , inst2|rsp_xbar_mux_001|src_payload~77, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[3] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~82 , inst2|rsp_xbar_mux_001|src_payload~82, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~83 , inst2|rsp_xbar_mux_001|src_payload~83, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~84 , inst2|rsp_xbar_mux_001|src_payload~84, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[11] , inst2|pio_angle_s1_translator|av_readdata_pre[11], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[11] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[11], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~85 , inst2|rsp_xbar_mux_001|src_payload~85, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[11] , inst2|pio_i_max_s1_translator|av_readdata_pre[11], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[11] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[11], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~86 , inst2|rsp_xbar_mux_001|src_payload~86, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~87 , inst2|rsp_xbar_mux_001|src_payload~87, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[2] , inst2|pio_angle_s1_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~90 , inst2|rsp_xbar_mux_001|src_payload~90, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|av_readdata_pre[2] , inst2|pio_lcd_control_s1_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[2] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~91 , inst2|rsp_xbar_mux_001|src_payload~91, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[2] , inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[2] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~92 , inst2|rsp_xbar_mux_001|src_payload~92, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[2] , inst2|pio_i_max_s1_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[2] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~93 , inst2|rsp_xbar_mux_001|src_payload~93, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~94 , inst2|rsp_xbar_mux_001|src_payload~94, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~95 , inst2|rsp_xbar_mux_001|src_payload~95, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~96 , inst2|rsp_xbar_mux_001|src_payload~96, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[10] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[10], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~101 , inst2|rsp_xbar_mux_001|src_payload~101, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~6 , inst2|nios2_qsys_0|M2_rot~6, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[1] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[1] , inst2|pio_angle_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1]~12 , inst2|rsp_xbar_mux_001|src_data[1]~12, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|av_readdata_pre[1] , inst2|pio_a1_a0_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|av_readdata_pre[1] , inst2|pio_lcd_control_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1]~14 , inst2|rsp_xbar_mux_001|src_data[1]~14, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[9] , inst2|pio_i_max_s1_translator|av_readdata_pre[9], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[9] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[9], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~109 , inst2|rsp_xbar_mux_001|src_payload~109, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~110 , inst2|rsp_xbar_mux_001|src_payload~110, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[9] , inst2|pio_angle_s1_translator|av_readdata_pre[9], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[9] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[9], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~111 , inst2|rsp_xbar_mux_001|src_payload~111, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~112 , inst2|rsp_xbar_mux_001|src_payload~112, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~113 , inst2|rsp_xbar_mux_001|src_payload~113, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~114 , inst2|rsp_xbar_mux_001|src_payload~114, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~14 , inst2|nios2_qsys_0|M2_rot~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_valid , inst2|nios2_qsys_0|W_valid, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_ctrl_crst , inst2|nios2_qsys_0|W_ctrl_crst, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_inst_ram_hit~0 , inst2|nios2_qsys_0|F_inst_ram_hit~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_valid~2 , inst2|nios2_qsys_0|F_ic_valid~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal107~6 , inst2|nios2_qsys_0|Equal107~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~1 , inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~1, Controller_ASK2, 1
instance = comp, \inst1|state.S1 , inst1|state.S1, Controller_ASK2, 1
instance = comp, \inst1|state~13 , inst1|state~13, Controller_ASK2, 1
instance = comp, \inst1|state.S2 , inst1|state.S2, Controller_ASK2, 1
instance = comp, \inst1|Selector1~0 , inst1|Selector1~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_en , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_en, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|always1~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|always1~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[7] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[1] , inst2|nios2_qsys_0|M_pipe_flush_waddr[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4 , inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[3] , inst2|nios2_qsys_0|M_pipe_flush_waddr[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[4] , inst2|nios2_qsys_0|M_pipe_flush_waddr[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[6] , inst2|nios2_qsys_0|M_pipe_flush_waddr[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[9] , inst2|nios2_qsys_0|M_pipe_flush_waddr[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_op_eret~1 , inst2|nios2_qsys_0|E_op_eret~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~0 , inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~1 , inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wrctl_status , inst2|nios2_qsys_0|E_wrctl_status, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~2 , inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~3 , inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|fifo_AE , inst2|jtag_uart_0|fifo_AE, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[9] , inst2|jtag_uart_0|av_readdata[9], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|fifo_AF , inst2|jtag_uart_0|fifo_AF, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~1 , inst2|nios2_qsys_0|D_ctrl_shift_right_arith~1, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|readdata[0] , inst2|pio_keyboard_sw6_sw1|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0|readdata[0] , inst2|pio_a1_a0|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[0]~1 , inst2|jtag_uart_0|av_readdata[0]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr|readdata[0] , inst2|pio_res_nwr|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|wren~0 , inst2|onchip_memory2_0|wren~0, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[8] , inst2|pio_pwm_in|readdata[8], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[8] , inst2|pio_i_max|readdata[8], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[8] , inst2|pio_sdo_adc|readdata[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wrctl_estatus , inst2|nios2_qsys_0|E_wrctl_estatus, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0 , inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1 , inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wrctl_bstatus , inst2|nios2_qsys_0|E_wrctl_bstatus, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0 , inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1 , inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~15 , inst2|nios2_qsys_0|M2_rot~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~17 , inst2|nios2_qsys_0|M2_rot~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~18 , inst2|nios2_qsys_0|M2_rot~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~20 , inst2|nios2_qsys_0|M2_rot~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~22 , inst2|nios2_qsys_0|M2_rot~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~25 , inst2|nios2_qsys_0|M2_rot~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal156~0 , inst2|nios2_qsys_0|Equal156~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~4 , inst2|nios2_qsys_0|F_ic_fill_same_tag_line~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt[2] , inst2|nios2_qsys_0|ic_fill_ap_cnt[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt[1] , inst2|nios2_qsys_0|ic_fill_ap_cnt[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt[0] , inst2|nios2_qsys_0|ic_fill_ap_cnt[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add6~0 , inst2|nios2_qsys_0|Add6~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0 , inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[7] , inst2|pio_i_max|readdata[7], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[7] , inst2|pio_sdo_adc|readdata[7], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[15] , inst2|pio_pwm_in|readdata[15], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|rvalid , inst2|jtag_uart_0|rvalid, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[15] , inst2|pio_i_max|readdata[15], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[15] , inst2|pio_sdo_adc|readdata[15], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[6] , inst2|pio_i_max|readdata[6], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[6] , inst2|pio_pwm_in|readdata[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[6]~3 , inst2|jtag_uart_0|av_readdata[6]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[6] , inst2|pio_sdo_adc|readdata[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[14] , inst2|pio_i_max|readdata[14], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[14] , inst2|pio_pwm_in|readdata[14], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|woverflow , inst2|jtag_uart_0|woverflow, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[14] , inst2|pio_sdo_adc|readdata[14], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[5]~4 , inst2|jtag_uart_0|av_readdata[5]~4, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|readdata[5] , inst2|pio_keyboard_sw6_sw1|readdata[5], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[5] , inst2|pio_sdo_adc|readdata[5], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[5] , inst2|pio_i_max|readdata[5], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[5] , inst2|pio_pwm_in|readdata[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[21] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[21], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[13] , inst2|pio_i_max|readdata[13], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[13] , inst2|pio_pwm_in|readdata[13], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[13] , inst2|pio_sdo_adc|readdata[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[13] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[13], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[4] , inst2|pio_i_max|readdata[4], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[4] , inst2|pio_sdo_adc|readdata[4], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[4] , inst2|pio_pwm_in|readdata[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[20] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[20], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[12] , inst2|pio_i_max|readdata[12], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[12] , inst2|pio_pwm_in|readdata[12], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[12] , inst2|pio_sdo_adc|readdata[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[28] , inst2|nios2_qsys_0|M_st_data[28], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[3]~6 , inst2|jtag_uart_0|av_readdata[3]~6, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[3] , inst2|pio_sdo_adc|readdata[3], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[11] , inst2|pio_sdo_adc|readdata[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[11] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[11], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[11] , inst2|pio_i_max|readdata[11], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[11] , inst2|pio_pwm_in|readdata[11], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[2]~7 , inst2|jtag_uart_0|av_readdata[2]~7, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|readdata[2] , inst2|pio_lcd_control|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|readdata[2] , inst2|pio_keyboard_sw6_sw1|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[2] , inst2|pio_sdo_adc|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[2] , inst2|pio_i_max|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[2] , inst2|pio_pwm_in|data_out[2], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[2] , inst2|pio_pwm_in|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[10] , inst2|pio_pwm_in|readdata[10], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|ac , inst2|jtag_uart_0|ac, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0|readdata[1] , inst2|pio_a1_a0|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|readdata[1] , inst2|pio_lcd_control|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[9] , inst2|pio_i_max|readdata[9], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[9] , inst2|pio_pwm_in|readdata[9], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[9] , inst2|pio_sdo_adc|readdata[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[9] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[11] , inst2|nios2_qsys_0|M_pipe_flush_waddr[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_clr_valid_bits , inst2|nios2_qsys_0|ic_tag_clr_valid_bits, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wren , inst2|nios2_qsys_0|ic_tag_wren, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[19] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~22 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~24 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir, Controller_ASK2, 1
instance = comp, \inst1|state~16 , inst1|state~16, Controller_ASK2, 1
instance = comp, \inst1|state~17 , inst1|state~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cfgrom_readdata~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cfgrom_readdata~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[27] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[6] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~5 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_jmp_direct , inst2|nios2_qsys_0|E_ctrl_jmp_direct, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~3 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~4 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[1] , inst2|nios2_qsys_0|E_pc[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~5 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[9] , inst2|nios2_qsys_0|E_iw[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~9 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~10 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[3] , inst2|nios2_qsys_0|E_pc[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~11 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[10] , inst2|nios2_qsys_0|E_iw[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~12 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~13 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[4] , inst2|nios2_qsys_0|E_pc[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~14 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~15 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[5] , inst2|nios2_qsys_0|E_pc[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~18 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~19 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[6] , inst2|nios2_qsys_0|E_pc[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~20 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[7] , inst2|nios2_qsys_0|E_pc[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~27 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~28 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[9] , inst2|nios2_qsys_0|E_pc[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~29 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~29, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|LessThan0~0 , inst2|jtag_uart_0|LessThan0~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|LessThan0~1 , inst2|jtag_uart_0|LessThan0~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|LessThan1~0 , inst2|jtag_uart_0|LessThan1~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|LessThan1~1 , inst2|jtag_uart_0|LessThan1~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|LessThan1~2 , inst2|jtag_uart_0|LessThan1~2, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|read_mux_out[0] , inst2|pio_keyboard_sw6_sw1|read_mux_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[0]~0 , inst2|pio_lcd_data|read_mux_out[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[0]~0 , inst2|pio_angle|read_mux_out[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[8]~1 , inst2|pio_angle|read_mux_out[8]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[8] , inst2|pio_sdo_adc|read_mux_out[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[24]~16 , inst2|nios2_qsys_0|E_st_data[24]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[24]~17 , inst2|nios2_qsys_0|E_st_data[24]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1 , inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2 , inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3 , inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[7]~1 , inst2|pio_lcd_data|read_mux_out[7]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[7]~2 , inst2|pio_angle|read_mux_out[7]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[7] , inst2|pio_sdo_adc|read_mux_out[7], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[15]~3 , inst2|pio_angle|read_mux_out[15]~3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|rvalid~0 , inst2|jtag_uart_0|rvalid~0, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[15] , inst2|pio_sdo_adc|read_mux_out[15], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[6]~4 , inst2|pio_angle|read_mux_out[6]~4, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[6]~2 , inst2|pio_lcd_data|read_mux_out[6]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[6] , inst2|pio_sdo_adc|read_mux_out[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|woverflow~0 , inst2|jtag_uart_0|woverflow~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|woverflow~1 , inst2|jtag_uart_0|woverflow~1, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[14]~5 , inst2|pio_angle|read_mux_out[14]~5, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[14] , inst2|pio_sdo_adc|read_mux_out[14], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[5]~3 , inst2|pio_lcd_data|read_mux_out[5]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[5]~6 , inst2|pio_angle|read_mux_out[5]~6, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|read_mux_out[5] , inst2|pio_keyboard_sw6_sw1|read_mux_out[5], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[5] , inst2|pio_sdo_adc|read_mux_out[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~12 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~12, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[13]~7 , inst2|pio_angle|read_mux_out[13]~7, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[13] , inst2|pio_sdo_adc|read_mux_out[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~13 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[29]~25 , inst2|nios2_qsys_0|E_st_data[29]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[29]~26 , inst2|nios2_qsys_0|E_st_data[29]~26, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[4] , inst2|pio_sdo_adc|read_mux_out[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~16 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~16, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[12]~9 , inst2|pio_angle|read_mux_out[12]~9, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[12] , inst2|pio_sdo_adc|read_mux_out[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[28]~28 , inst2|nios2_qsys_0|E_st_data[28]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[28]~29 , inst2|nios2_qsys_0|E_st_data[28]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[28]~30 , inst2|nios2_qsys_0|E_st_data[28]~30, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[3]~5 , inst2|pio_lcd_data|read_mux_out[3]~5, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[3]~10 , inst2|pio_angle|read_mux_out[3]~10, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[3] , inst2|pio_sdo_adc|read_mux_out[3], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[11]~11 , inst2|pio_angle|read_mux_out[11]~11, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[11] , inst2|pio_sdo_adc|read_mux_out[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~21 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~21, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[2]~12 , inst2|pio_angle|read_mux_out[2]~12, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[2]~6 , inst2|pio_lcd_data|read_mux_out[2]~6, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|read_mux_out[2] , inst2|pio_keyboard_sw6_sw1|read_mux_out[2], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[2] , inst2|pio_sdo_adc|read_mux_out[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|ac~0 , inst2|jtag_uart_0|ac~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|ac~1 , inst2|jtag_uart_0|ac~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[26]~34 , inst2|nios2_qsys_0|E_st_data[26]~34, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[1]~7 , inst2|pio_lcd_data|read_mux_out[1]~7, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[1]~14 , inst2|pio_angle|read_mux_out[1]~14, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[9]~15 , inst2|pio_angle|read_mux_out[9]~15, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[9] , inst2|pio_sdo_adc|read_mux_out[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~29 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~31 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[11] , inst2|nios2_qsys_0|E_pc[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~33 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[17] , inst2|nios2_qsys_0|E_iw[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~34 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~35 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~36 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~37 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~38 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2 , inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[17] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~39 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~4 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[25] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[27] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~45 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~45, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[26] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~47 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~47, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~48 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~48, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[24] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~49 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~49, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~13, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[5] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~6 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[31] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[31] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~54 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~54, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[30] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[29] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~56 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~56, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[29] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~9 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~11 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~12 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~13 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~14 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~14, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[4] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~7 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~16 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~24 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~17 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~18 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~27 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~32 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~32, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~19 , inst2|cmd_xbar_mux|src_payload~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~20 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~20, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[3] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~8 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~66 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~66, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[2] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~9 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[10] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~68 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~68, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[9] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[14] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~74 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~74, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[13] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[12] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~24 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~24, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~10 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~25 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~26 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~28 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~29 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~30 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~30, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_waitrequest~3 , inst2|jtag_uart_0|av_waitrequest~3, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4 , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~118 , inst2|rsp_xbar_mux_001|src_payload~118, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~119 , inst2|rsp_xbar_mux_001|src_payload~119, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~120 , inst2|rsp_xbar_mux_001|src_payload~120, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~123 , inst2|rsp_xbar_mux_001|src_payload~123, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_prevent_refill_nxt , inst2|nios2_qsys_0|ic_fill_prevent_refill_nxt, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[24]~40 , inst2|nios2_qsys_0|E_st_data[24]~40, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[29]~43 , inst2|nios2_qsys_0|E_st_data[29]~43, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[28]~44 , inst2|nios2_qsys_0|E_st_data[28]~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[25]~47 , inst2|nios2_qsys_0|E_st_data[25]~47, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_shift_rot~6 , inst2|nios2_qsys_0|D_ctrl_shift_rot~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_br~0 , inst2|nios2_qsys_0|D_ctrl_br~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_nxt~2 , inst2|nios2_qsys_0|M_pipe_flush_nxt~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_retaddr~5 , inst2|nios2_qsys_0|D_ctrl_retaddr~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_retaddr~6 , inst2|nios2_qsys_0|D_ctrl_retaddr~6, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|packet_in_progress~0 , inst2|cmd_xbar_mux|packet_in_progress~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]~0 , inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, Controller_ASK2, 1
instance = comp, \bidir_angle[15]~input , bidir_angle[15]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[14]~input , bidir_angle[14]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[13]~input , bidir_angle[13]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[12]~input , bidir_angle[12]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[11]~input , bidir_angle[11]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[9]~input , bidir_angle[9]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[8]~input , bidir_angle[8]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[7]~input , bidir_angle[7]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[6]~input , bidir_angle[6]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[5]~input , bidir_angle[5]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[4]~input , bidir_angle[4]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[3]~input , bidir_angle[3]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[2]~input , bidir_angle[2]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[1]~input , bidir_angle[1]~input, Controller_ASK2, 1
instance = comp, \bidir_angle[0]~input , bidir_angle[0]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[7]~input , bidir_port_lcd_data[7]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[6]~input , bidir_port_lcd_data[6]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[5]~input , bidir_port_lcd_data[5]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[4]~input , bidir_port_lcd_data[4]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[3]~input , bidir_port_lcd_data[3]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[2]~input , bidir_port_lcd_data[2]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[1]~input , bidir_port_lcd_data[1]~input, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[0]~input , bidir_port_lcd_data[0]~input, Controller_ASK2, 1
instance = comp, \in_pio_keyboard[0]~input , in_pio_keyboard[0]~input, Controller_ASK2, 1
instance = comp, \in_pio_keyboard[5]~input , in_pio_keyboard[5]~input, Controller_ASK2, 1
instance = comp, \in_pio_keyboard[2]~input , in_pio_keyboard[2]~input, Controller_ASK2, 1
instance = comp, \inst1|wireCLK~clkctrl , inst1|wireCLK~clkctrl, Controller_ASK2, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[13]~feeder , inst2|pio_i_max|data_out[13]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[11]~feeder , inst2|pio_i_max|data_out[11]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[0]~feeder , inst2|pio_angle_s1_translator|av_readdata_pre[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[5]~feeder , inst2|pio_angle_s1_translator|av_readdata_pre[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[3]~feeder , inst2|pio_angle_s1_translator|av_readdata_pre[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[1]~feeder , inst2|pio_angle_s1_translator|av_readdata_pre[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[0]~feeder , inst2|nios2_qsys_0|M_iw[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[16]~feeder , inst2|nios2_qsys_0|M_iw[16]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[15]~feeder , inst2|nios2_qsys_0|M_iw[15]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[13]~feeder , inst2|nios2_qsys_0|M_iw[13]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[4]~feeder , inst2|pio_pwm_in|data_out[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[2]~feeder , inst2|nios2_qsys_0|E_iw[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[9]~feeder , inst2|nios2_qsys_0|E_iw[9]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[9]~feeder , inst1|DATA_OUT_ADC[9]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[7]~feeder , inst1|DATA_OUT_ADC[7]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[6]~feeder , inst1|DATA_OUT_ADC[6]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[5]~feeder , inst1|DATA_OUT_ADC[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[9]~feeder , inst2|nios2_qsys_0|E_pc[9]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[3]~feeder , inst2|nios2_qsys_0|E_pc[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[4]~feeder , inst2|nios2_qsys_0|E_pc[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[6]~feeder , inst2|nios2_qsys_0|E_pc[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[7]~feeder , inst2|nios2_qsys_0|E_pc[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[14]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[14]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[5]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]~feeder , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[12]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[12]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[3]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[2]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[9]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[9]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder, Controller_ASK2, 1
instance = comp, \out_pio_res_nSOE~output , out_pio_res_nSOE~output, Controller_ASK2, 1
instance = comp, \n_Reset~output , n_Reset~output, Controller_ASK2, 1
instance = comp, \out_pio_res_nWR~output , out_pio_res_nWR~output, Controller_ASK2, 1
instance = comp, \out_pio_res_nRD~output , out_pio_res_nRD~output, Controller_ASK2, 1
instance = comp, \out_pio_res_nSample~output , out_pio_res_nSample~output, Controller_ASK2, 1
instance = comp, \out_pio_res_nCS~output , out_pio_res_nCS~output, Controller_ASK2, 1
instance = comp, \ADC_CNV~output , ADC_CNV~output, Controller_ASK2, 1
instance = comp, \ADC_CLK~output , ADC_CLK~output, Controller_ASK2, 1
instance = comp, \Drv_PWM~output , Drv_PWM~output, Controller_ASK2, 1
instance = comp, \Drv_DIR~output , Drv_DIR~output, Controller_ASK2, 1
instance = comp, \Drv_DIS~output , Drv_DIS~output, Controller_ASK2, 1
instance = comp, \out_clk_resolver~output , out_clk_resolver~output, Controller_ASK2, 1
instance = comp, \out_lcd_E_RNOTW_RS[2]~output , out_lcd_E_RNOTW_RS[2]~output, Controller_ASK2, 1
instance = comp, \out_lcd_E_RNOTW_RS[1]~output , out_lcd_E_RNOTW_RS[1]~output, Controller_ASK2, 1
instance = comp, \out_lcd_E_RNOTW_RS[0]~output , out_lcd_E_RNOTW_RS[0]~output, Controller_ASK2, 1
instance = comp, \out_LED2_LED1[1]~output , out_LED2_LED1[1]~output, Controller_ASK2, 1
instance = comp, \out_LED2_LED1[0]~output , out_LED2_LED1[0]~output, Controller_ASK2, 1
instance = comp, \out_pio_res_A1_A0[1]~output , out_pio_res_A1_A0[1]~output, Controller_ASK2, 1
instance = comp, \out_pio_res_A1_A0[0]~output , out_pio_res_A1_A0[0]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[15]~output , bidir_angle[15]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[14]~output , bidir_angle[14]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[13]~output , bidir_angle[13]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[12]~output , bidir_angle[12]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[11]~output , bidir_angle[11]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[10]~output , bidir_angle[10]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[9]~output , bidir_angle[9]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[8]~output , bidir_angle[8]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[7]~output , bidir_angle[7]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[6]~output , bidir_angle[6]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[5]~output , bidir_angle[5]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[4]~output , bidir_angle[4]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[3]~output , bidir_angle[3]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[2]~output , bidir_angle[2]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[1]~output , bidir_angle[1]~output, Controller_ASK2, 1
instance = comp, \bidir_angle[0]~output , bidir_angle[0]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[7]~output , bidir_port_lcd_data[7]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[6]~output , bidir_port_lcd_data[6]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[5]~output , bidir_port_lcd_data[5]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[4]~output , bidir_port_lcd_data[4]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[3]~output , bidir_port_lcd_data[3]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[2]~output , bidir_port_lcd_data[2]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[1]~output , bidir_port_lcd_data[1]~output, Controller_ASK2, 1
instance = comp, \bidir_port_lcd_data[0]~output , bidir_port_lcd_data[0]~output, Controller_ASK2, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, Controller_ASK2, 1
instance = comp, \in_clk_10MHz~input , in_clk_10MHz~input, Controller_ASK2, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, Controller_ASK2, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1 , inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1, Controller_ASK2, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Controller_ASK2, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, Controller_ASK2, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~1 , inst2|cmd_xbar_mux|src_payload~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[4]~8 , inst2|nios2_qsys_0|F_iw[4]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder , inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest , inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~feeder , inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~feeder, Controller_ASK2, 1
instance = comp, \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[0]~21 , inst3|ST_REST[0]~21, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[0] , inst3|ST_REST[0], Controller_ASK2, 1
instance = comp, \inst3|ST_REST[2]~9 , inst3|ST_REST[2]~9, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[2] , inst3|ST_REST[2], Controller_ASK2, 1
instance = comp, \inst3|ST_REST[3]~11 , inst3|ST_REST[3]~11, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[3] , inst3|ST_REST[3], Controller_ASK2, 1
instance = comp, \inst3|ST_REST[4]~13 , inst3|ST_REST[4]~13, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[4] , inst3|ST_REST[4], Controller_ASK2, 1
instance = comp, \inst3|ST_REST[5]~15 , inst3|ST_REST[5]~15, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[5] , inst3|ST_REST[5], Controller_ASK2, 1
instance = comp, \inst3|ST_REST[6]~17 , inst3|ST_REST[6]~17, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[6] , inst3|ST_REST[6], Controller_ASK2, 1
instance = comp, \inst3|ST_REST[7]~19 , inst3|ST_REST[7]~19, Controller_ASK2, 1
instance = comp, \inst3|ST_REST[7] , inst3|ST_REST[7], Controller_ASK2, 1
instance = comp, \inst3|LessThan0~0 , inst3|LessThan0~0, Controller_ASK2, 1
instance = comp, \inst3|LessThan0~2 , inst3|LessThan0~2, Controller_ASK2, 1
instance = comp, \inst3|n_RESET , inst3|n_RESET, Controller_ASK2, 1
instance = comp, \inst3|n_RESET~clkctrl , inst3|n_RESET~clkctrl, Controller_ASK2, 1
instance = comp, \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Controller_ASK2, 1
instance = comp, \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Controller_ASK2, 1
instance = comp, \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Controller_ASK2, 1
instance = comp, \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Controller_ASK2, 1
instance = comp, \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override , inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0 , inst2|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req , inst2|nios2_qsys_0|latched_oci_tb_hbreak_req, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[31]~18 , inst2|nios2_qsys_0|F_iw[31]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[31] , inst2|nios2_qsys_0|D_iw[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal4~1 , inst2|nios2_qsys_0|Equal4~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[2]~feeder , inst2|nios2_qsys_0|E_pc[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[2] , inst2|nios2_qsys_0|E_pc[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[11]~15 , inst2|nios2_qsys_0|F_iw[11]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[11] , inst2|nios2_qsys_0|D_iw[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[0]~0 , inst2|nios2_qsys_0|F_pc_plus_one[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[2]~4 , inst2|nios2_qsys_0|F_pc_plus_one[2]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[3]~6 , inst2|nios2_qsys_0|F_pc_plus_one[3]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[4]~8 , inst2|nios2_qsys_0|F_pc_plus_one[4]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[5]~10 , inst2|nios2_qsys_0|F_pc_plus_one[5]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~3 , inst2|cmd_xbar_mux|src_payload~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.100, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6, Controller_ASK2, 1
instance = comp, \~GND , ~GND, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~25 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~26 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~27 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[34] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[34], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[39] , inst2|cmd_xbar_mux|src_data[39], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59], Controller_ASK2, 1
instance = comp, \inst2|limiter|response_accepted~0 , inst2|limiter|response_accepted~0, Controller_ASK2, 1
instance = comp, \inst2|limiter|nonposted_cmd_accepted , inst2|limiter|nonposted_cmd_accepted, Controller_ASK2, 1
instance = comp, \inst2|limiter|pending_response_count[0]~0 , inst2|limiter|pending_response_count[0]~0, Controller_ASK2, 1
instance = comp, \inst2|limiter|pending_response_count[0] , inst2|limiter|pending_response_count[0], Controller_ASK2, 1
instance = comp, \inst2|limiter|has_pending_responses~0 , inst2|limiter|has_pending_responses~0, Controller_ASK2, 1
instance = comp, \inst2|limiter|has_pending_responses , inst2|limiter|has_pending_responses, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[11] , inst2|nios2_qsys_0|E_iw[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[0]~feeder , inst2|nios2_qsys_0|E_iw[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[0] , inst2|nios2_qsys_0|E_iw[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[1] , inst2|nios2_qsys_0|E_iw[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[3] , inst2|nios2_qsys_0|E_iw[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[5] , inst2|nios2_qsys_0|E_iw[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[4] , inst2|nios2_qsys_0|E_iw[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal132~0 , inst2|nios2_qsys_0|Equal132~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal132~1 , inst2|nios2_qsys_0|Equal132~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_op_eret~0 , inst2|nios2_qsys_0|E_op_eret~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[12] , inst2|nios2_qsys_0|D_pc[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_nxt[12]~0 , inst2|nios2_qsys_0|F_pc_nxt[12]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[18]~30 , inst2|nios2_qsys_0|F_iw[18]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[18] , inst2|nios2_qsys_0|D_iw[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[18]~feeder , inst2|nios2_qsys_0|E_iw[18]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[18] , inst2|nios2_qsys_0|E_iw[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~3 , inst2|nios2_qsys_0|D_ctrl_jmp_indirect~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_jmp_indirect , inst2|nios2_qsys_0|E_ctrl_jmp_indirect, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1 , inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[12] , inst2|nios2_qsys_0|E_pc[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~32 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[12] , inst2|nios2_qsys_0|M_pipe_flush_waddr[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_nxt[12]~1 , inst2|nios2_qsys_0|F_pc_nxt[12]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[12] , inst2|nios2_qsys_0|F_pc[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 , inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1, Controller_ASK2, 1
instance = comp, \inst2|limiter|last_dest_id[1]~0 , inst2|limiter|last_dest_id[1]~0, Controller_ASK2, 1
instance = comp, \inst2|limiter|save_dest_id~0 , inst2|limiter|save_dest_id~0, Controller_ASK2, 1
instance = comp, \inst2|limiter|last_dest_id[1] , inst2|limiter|last_dest_id[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux|src1_valid~0 , inst2|cmd_xbar_demux|src1_valid~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 , inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0] , inst2|cmd_xbar_mux_001|arb|top_priority_reg[0], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|arb|grant[1]~0 , inst2|cmd_xbar_mux_001|arb|grant[1]~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|packet_in_progress~0 , inst2|cmd_xbar_mux_001|packet_in_progress~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|packet_in_progress , inst2|cmd_xbar_mux_001|packet_in_progress, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1] , inst2|cmd_xbar_mux_001|arb|top_priority_reg[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|arb|grant[0]~1 , inst2|cmd_xbar_mux_001|arb|grant[0]~1, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|saved_grant[0] , inst2|cmd_xbar_mux_001|saved_grant[0], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|update_grant~0 , inst2|cmd_xbar_mux_001|update_grant~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|update_grant~1 , inst2|cmd_xbar_mux_001|update_grant~1, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|saved_grant[1] , inst2|cmd_xbar_mux_001|saved_grant[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[1] , inst2|nios2_qsys_0|W_wr_data[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[1]~2 , inst2|nios2_qsys_0|E_src2_prelim[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[0]~3 , inst2|nios2_qsys_0|D_dst_regnum[0]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[3]~2 , inst2|nios2_qsys_0|ic_tag_wraddress[3]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_line[3] , inst2|nios2_qsys_0|ic_fill_line[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[4]~3 , inst2|nios2_qsys_0|ic_tag_wraddress[4]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_line[4] , inst2|nios2_qsys_0|ic_fill_line[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[5]~4 , inst2|nios2_qsys_0|ic_tag_wraddress[5]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_line[5] , inst2|nios2_qsys_0|ic_fill_line[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~17 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[3] , inst2|nios2_qsys_0|F_pc[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[3] , inst2|nios2_qsys_0|D_pc[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[6]~12 , inst2|nios2_qsys_0|F_pc_plus_one[6]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~19 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~23 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[6] , inst2|nios2_qsys_0|F_pc[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[6] , inst2|nios2_qsys_0|D_pc[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[8] , inst2|nios2_qsys_0|F_pc[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[8] , inst2|nios2_qsys_0|D_pc[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[8]~16 , inst2|nios2_qsys_0|F_pc_plus_one[8]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[8] , inst2|nios2_qsys_0|E_pc[8], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_demux_001|src1_valid , inst2|rsp_xbar_demux_001|src1_valid, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_b_is_dst~0 , inst2|nios2_qsys_0|D_ctrl_b_is_dst~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_b_not_src~0 , inst2|nios2_qsys_0|D_ctrl_b_not_src~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_b_not_src~1 , inst2|nios2_qsys_0|D_ctrl_b_not_src~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_wr_dst_reg~38 , inst2|nios2_qsys_0|D_wr_dst_reg~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~3 , inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~2 , inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm , inst2|nios2_qsys_0|E_ctrl_src2_choose_imm, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~19 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_compare_op[0]~1 , inst2|nios2_qsys_0|D_compare_op[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_compare_op[0] , inst2|nios2_qsys_0|E_compare_op[0], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[42] , inst2|cmd_xbar_mux|src_data[42], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~53 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~53, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[33] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[33], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~55 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~55, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[32] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[32], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~57 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~57, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[30] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[6] , inst2|nios2_qsys_0|D_pc_plus_one[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~0 , inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1 , inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[6]~8 , inst2|nios2_qsys_0|D_extra_pc[6]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[6] , inst2|nios2_qsys_0|E_extra_pc[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0 , inst2|nios2_qsys_0|D_ctrl_hi_imm16~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[9]~13 , inst2|nios2_qsys_0|D_src2_imm[9]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[9] , inst2|nios2_qsys_0|E_src2_imm[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0 , inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_shift_rot_left~0 , inst2|nios2_qsys_0|D_ctrl_shift_rot_left~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_shift_rot_left , inst2|nios2_qsys_0|E_ctrl_shift_rot_left, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_shift_rot_right~0 , inst2|nios2_qsys_0|D_ctrl_shift_rot_right~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_shift_rot_right , inst2|nios2_qsys_0|E_ctrl_shift_rot_right, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[9]~24 , inst2|nios2_qsys_0|F_iw[9]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[9] , inst2|nios2_qsys_0|D_iw[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[3]~4 , inst2|nios2_qsys_0|D_src2_imm[3]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[3] , inst2|nios2_qsys_0|E_src2_imm[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[3]~3 , inst2|nios2_qsys_0|M_mul_src2[3]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_sel_fill1~0 , inst2|nios2_qsys_0|E_rot_sel_fill1~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_sel_fill1 , inst2|nios2_qsys_0|M_rot_sel_fill1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[8]~feeder , inst2|nios2_qsys_0|M_st_data[8]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal183~0 , inst2|nios2_qsys_0|Equal183~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[8] , inst2|nios2_qsys_0|M_st_data[8], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~2 , inst2|cmd_xbar_mux_001|src_payload~2, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[38] , inst2|cmd_xbar_mux_001|src_data[38], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[39] , inst2|cmd_xbar_mux_001|src_data[39], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[2] , inst2|nios2_qsys_0|D_pc_plus_one[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~15 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[2]~10 , inst2|nios2_qsys_0|D_extra_pc[2]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[2] , inst2|nios2_qsys_0|E_extra_pc[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[9]~feeder , inst2|nios2_qsys_0|M_st_data[9]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[9] , inst2|nios2_qsys_0|M_st_data[9], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~30 , inst2|cmd_xbar_mux_001|src_payload~30, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[41] , inst2|cmd_xbar_mux_001|src_data[41], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[42] , inst2|cmd_xbar_mux_001|src_data[42], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[43] , inst2|cmd_xbar_mux_001|src_data[43], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[44] , inst2|cmd_xbar_mux_001|src_data[44], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[45] , inst2|cmd_xbar_mux_001|src_data[45], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[10]~20 , inst2|nios2_qsys_0|E_alu_result[10]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[10]~21 , inst2|nios2_qsys_0|E_alu_result[10]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[10] , inst2|nios2_qsys_0|M_alu_result[10], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[46] , inst2|cmd_xbar_mux_001|src_data[46], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[47] , inst2|cmd_xbar_mux_001|src_data[47], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[48] , inst2|cmd_xbar_mux_001|src_data[48], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_alu_subtract~17 , inst2|nios2_qsys_0|D_ctrl_alu_subtract~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal4~2 , inst2|nios2_qsys_0|Equal4~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_alu_subtract~16 , inst2|nios2_qsys_0|D_ctrl_alu_subtract~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_alu_subtract~18 , inst2|nios2_qsys_0|D_ctrl_alu_subtract~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_alu_subtract , inst2|nios2_qsys_0|E_ctrl_alu_subtract, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_dst_regnum[3] , inst2|nios2_qsys_0|M_dst_regnum[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_dst_regnum[4] , inst2|nios2_qsys_0|M_dst_regnum[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~27 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[33] , inst2|cmd_xbar_mux|src_data[33], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~31 , inst2|cmd_xbar_mux|src_payload~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[9] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~30 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[11]~feeder , inst2|nios2_qsys_0|M_st_data[11]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_cnt_nxt[1]~1 , inst2|nios2_qsys_0|M_mul_cnt_nxt[1]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_cnt[1] , inst2|nios2_qsys_0|M_mul_cnt[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_cnt_nxt[2]~0 , inst2|nios2_qsys_0|M_mul_cnt_nxt[2]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_cnt[2] , inst2|nios2_qsys_0|M_mul_cnt[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_nxt~0 , inst2|nios2_qsys_0|M_mul_stall_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_nxt~1 , inst2|nios2_qsys_0|M_mul_stall_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall , inst2|nios2_qsys_0|M_mul_stall, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[2]~2 , inst2|nios2_qsys_0|M_mul_src1_nxt[2]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_demux|src1_valid , inst2|rsp_xbar_demux|src1_valid, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3 , inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg[0] , inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \in_pio_keyboard[3]~input , in_pio_keyboard[3]~input, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|read_mux_out[3] , inst2|pio_keyboard_sw6_sw1|read_mux_out[3], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|readdata[3] , inst2|pio_keyboard_sw6_sw1|readdata[3], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3] , inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal5~0 , inst2|addr_router_001|Equal5~0, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal3~2 , inst2|addr_router_001|Equal3~2, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_st~0 , inst2|nios2_qsys_0|D_ctrl_st~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_st , inst2|nios2_qsys_0|E_ctrl_st, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_write_nxt , inst2|nios2_qsys_0|d_write_nxt, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_write , inst2|nios2_qsys_0|d_write, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~1 , inst2|pio_sdo_adc_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0] , inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0 , inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1 , inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg[0] , inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~78 , inst2|rsp_xbar_mux_001|src_payload~78, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~79 , inst2|rsp_xbar_mux_001|src_payload~79, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~23 , inst2|rsp_xbar_mux_001|src_payload~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[4] , inst2|nios2_qsys_0|M_iw[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_b_is_dst~1 , inst2|nios2_qsys_0|D_ctrl_b_is_dst~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_ld_signed , inst2|nios2_qsys_0|E_ctrl_ld_signed, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ctrl_ld_signed , inst2|nios2_qsys_0|M_ctrl_ld_signed, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~30 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]~31 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~19 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[28] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~31 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd_d1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[14] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[6]~2 , inst2|nios2_qsys_0|E_rot_mask[6]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[6] , inst2|nios2_qsys_0|M_rot_mask[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_rot~0 , inst2|nios2_qsys_0|D_ctrl_rot~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_rot , inst2|nios2_qsys_0|E_ctrl_rot, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_pass0~0 , inst2|nios2_qsys_0|E_rot_pass0~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_pass0 , inst2|nios2_qsys_0|M_rot_pass0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_sel_fill0~0 , inst2|nios2_qsys_0|E_rot_sel_fill0~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_sel_fill0 , inst2|nios2_qsys_0|M_rot_sel_fill0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~4 , inst2|nios2_qsys_0|M_shift_rot_result~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add12~0 , inst2|nios2_qsys_0|Add12~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add12~1 , inst2|nios2_qsys_0|Add12~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add12~3 , inst2|nios2_qsys_0|Add12~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add12~5 , inst2|nios2_qsys_0|Add12~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add12~7 , inst2|nios2_qsys_0|Add12~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add12~9 , inst2|nios2_qsys_0|Add12~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_rn[4] , inst2|nios2_qsys_0|M_rot_rn[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_rn[2] , inst2|nios2_qsys_0|M_rot_rn[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5]~9 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~31 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[11] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~80 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~80, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~76 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~76, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~77 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~77, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[14] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~78 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~78, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~79 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~79, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[13] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~81 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~81, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[12] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~69 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~69, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[11] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~29 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[15] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[15], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[46] , inst2|cmd_xbar_mux|src_data[46], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[24] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~22 , inst2|rsp_xbar_mux_001|src_payload~22, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~24 , inst2|rsp_xbar_mux_001|src_payload~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[24] , inst2|nios2_qsys_0|d_readdata_d1[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[1]~41 , inst2|nios2_qsys_0|E_alu_result[1]~41, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[1] , inst2|nios2_qsys_0|M_alu_result[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ld_align_sh16 , inst2|nios2_qsys_0|M_ld_align_sh16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_fill_bit , inst2|nios2_qsys_0|av_fill_bit, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal2~0 , inst2|nios2_qsys_0|Equal2~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[7]~46 , inst2|nios2_qsys_0|M_mul_result[7]~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[8]~48 , inst2|nios2_qsys_0|M_mul_result[8]~48, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~32 , inst2|cmd_xbar_mux|src_payload~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[25] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~31 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~18 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[28] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[28] , inst2|rsp_xbar_mux|src_data[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[28] , inst2|nios2_qsys_0|i_readdata_d1[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~20 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[27] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[27]~31 , inst2|nios2_qsys_0|E_st_data[27]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[27]~45 , inst2|nios2_qsys_0|E_st_data[27]~45, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[27]~32 , inst2|nios2_qsys_0|E_st_data[27]~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[3]~5 , inst2|nios2_qsys_0|E_rot_mask[3]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[3] , inst2|nios2_qsys_0|M_rot_mask[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_pass3~0 , inst2|nios2_qsys_0|E_rot_pass3~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_pass3 , inst2|nios2_qsys_0|M_rot_pass3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~38 , inst2|nios2_qsys_0|M_shift_rot_result~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[13]~9 , inst2|nios2_qsys_0|D_src2_imm[13]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[13] , inst2|nios2_qsys_0|E_src2_imm[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[13] , inst2|nios2_qsys_0|W_wr_data[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[13]~14 , inst2|nios2_qsys_0|E_src2_prelim[13]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[13] , inst2|nios2_qsys_0|E_src2_prelim[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[13]~1 , inst2|nios2_qsys_0|E_stw_data[13]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[13]~13 , inst2|nios2_qsys_0|M_mul_src2[13]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~9 , inst2|nios2_qsys_0|Add8|auto_generated|_~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_mem_byte_en[3]~5 , inst2|nios2_qsys_0|E_mem_byte_en[3]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mem_byte_en[3] , inst2|nios2_qsys_0|M_mem_byte_en[3], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[35] , inst2|cmd_xbar_mux_001|src_data[35], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[25]~9 , inst2|nios2_qsys_0|M_mul_src1[25]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[26]~13 , inst2|nios2_qsys_0|M_rot_step1[26]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[6] , inst2|nios2_qsys_0|W_wr_data[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[12]~5 , inst2|nios2_qsys_0|M_rot_step1[12]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[12] , inst2|nios2_qsys_0|M_rot_step1[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[15] , inst2|nios2_qsys_0|W_wr_data[15], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~106 , inst2|rsp_xbar_mux_001|src_payload~106, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal17~0 , inst2|addr_router_001|Equal17~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator|uav_read~0 , inst2|nios2_qsys_0_data_master_translator|uav_read~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_waitrequest~2 , inst2|jtag_uart_0|av_waitrequest~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|fifo_wr~0 , inst2|jtag_uart_0|fifo_wr~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|fifo_wr , inst2|jtag_uart_0|fifo_wr, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|r_val , inst2|jtag_uart_0|r_val, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[2] , inst2|nios2_qsys_0|W_wr_data[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[2]~3 , inst2|nios2_qsys_0|E_src2_prelim[2]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[2] , inst2|nios2_qsys_0|E_src2_prelim[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[10]~5 , inst2|nios2_qsys_0|M_st_data[10]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[2] , inst2|nios2_qsys_0|M_st_data[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[3] , inst2|nios2_qsys_0|W_wr_data[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_mem_byte_en[2]~4 , inst2|nios2_qsys_0|E_mem_byte_en[2]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mem_byte_en[2] , inst2|nios2_qsys_0|M_mem_byte_en[2], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[34] , inst2|cmd_xbar_mux_001|src_data[34], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_sel_fill2~0 , inst2|nios2_qsys_0|E_rot_sel_fill2~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_sel_fill2 , inst2|nios2_qsys_0|M_rot_sel_fill2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[5]~3 , inst2|nios2_qsys_0|E_rot_mask[5]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[5] , inst2|nios2_qsys_0|M_rot_mask[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~50 , inst2|nios2_qsys_0|M_shift_rot_result~50, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~51 , inst2|nios2_qsys_0|M_shift_rot_result~51, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[21] , inst2|nios2_qsys_0|M_shift_rot_result[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_logic~9 , inst2|nios2_qsys_0|D_ctrl_logic~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_wr_dst_reg~37 , inst2|nios2_qsys_0|D_wr_dst_reg~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 , inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 , inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[15]~16 , inst2|nios2_qsys_0|D_src2_imm[15]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[20]~27 , inst2|nios2_qsys_0|D_src2_imm[20]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[20] , inst2|nios2_qsys_0|E_src2_imm[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~26 , inst2|nios2_qsys_0|Add8|auto_generated|_~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[19]~3 , inst2|nios2_qsys_0|M_mul_src1[19]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~28 , inst2|nios2_qsys_0|Add8|auto_generated|_~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[17]~30 , inst2|nios2_qsys_0|D_src2_imm[17]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[17] , inst2|nios2_qsys_0|E_src2_imm[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~29 , inst2|nios2_qsys_0|Add8|auto_generated|_~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[16]~31 , inst2|nios2_qsys_0|D_src2_imm[16]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[16] , inst2|nios2_qsys_0|E_src2_imm[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~30 , inst2|nios2_qsys_0|Add8|auto_generated|_~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[7] , inst2|nios2_qsys_0|W_wr_data[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[7]~8 , inst2|nios2_qsys_0|E_src1_prelim[7]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[28]~19 , inst2|nios2_qsys_0|F_iw[28]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[28] , inst2|nios2_qsys_0|D_iw[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_M~1 , inst2|nios2_qsys_0|D_src1_hazard_M~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_a_not_src~0 , inst2|nios2_qsys_0|D_ctrl_a_not_src~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_wr_dst_reg~35 , inst2|nios2_qsys_0|D_wr_dst_reg~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_wr_dst_reg~20 , inst2|nios2_qsys_0|D_wr_dst_reg~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_wr_dst_reg~39 , inst2|nios2_qsys_0|D_wr_dst_reg~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_wr_dst_reg~36 , inst2|nios2_qsys_0|D_wr_dst_reg~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wr_dst_reg_from_D , inst2|nios2_qsys_0|E_wr_dst_reg_from_D, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wr_dst_reg~0 , inst2|nios2_qsys_0|E_wr_dst_reg~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_dst_reg , inst2|nios2_qsys_0|M_wr_dst_reg, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_M~0 , inst2|nios2_qsys_0|D_src1_hazard_M~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_M , inst2|nios2_qsys_0|D_src1_hazard_M, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[7] , inst2|nios2_qsys_0|E_src1_prelim[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[7]~7 , inst2|nios2_qsys_0|M_mul_src1_nxt[7]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[8] , inst2|nios2_qsys_0|W_wr_data[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[8]~9 , inst2|nios2_qsys_0|E_src1_prelim[8]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[8] , inst2|nios2_qsys_0|E_src1_prelim[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[8]~8 , inst2|nios2_qsys_0|M_mul_src1_nxt[8]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[9]~9 , inst2|nios2_qsys_0|M_mul_src1_nxt[9]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[10] , inst2|nios2_qsys_0|W_wr_data[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[0]~0 , inst2|nios2_qsys_0|E_rot_mask[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[0] , inst2|nios2_qsys_0|M_rot_mask[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_sel_fill3~0 , inst2|nios2_qsys_0|E_rot_sel_fill3~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_sel_fill3 , inst2|nios2_qsys_0|M_rot_sel_fill3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~44 , inst2|nios2_qsys_0|M_shift_rot_result~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~45 , inst2|nios2_qsys_0|M_shift_rot_result~45, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[24] , inst2|nios2_qsys_0|M_shift_rot_result[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[24]~14 , inst2|nios2_qsys_0|E_src2[24]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~22 , inst2|nios2_qsys_0|Add8|auto_generated|_~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[22] , inst2|nios2_qsys_0|W_wr_data[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[22]~22 , inst2|nios2_qsys_0|E_src1_prelim[22]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[22] , inst2|nios2_qsys_0|E_src1_prelim[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[22]~6 , inst2|nios2_qsys_0|M_mul_src1[22]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~44 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~50 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~50, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[24]~57 , inst2|nios2_qsys_0|E_alu_result[24]~57, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[24] , inst2|nios2_qsys_0|M_alu_result[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[0]~7 , inst2|nios2_qsys_0|av_ld_byte3_data[0]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[24] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~46 , inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47 , inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[7]~1 , inst2|nios2_qsys_0|E_rot_mask[7]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[7] , inst2|nios2_qsys_0|M_rot_mask[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~30 , inst2|nios2_qsys_0|M_shift_rot_result~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~31 , inst2|nios2_qsys_0|M_shift_rot_result~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[31] , inst2|nios2_qsys_0|M_shift_rot_result[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~4 , inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~5 , inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~3 , inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~2 , inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_alu_signed_comparison , inst2|nios2_qsys_0|E_ctrl_alu_signed_comparison, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_arith_src1[31] , inst2|nios2_qsys_0|E_arith_src1[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[30] , inst2|nios2_qsys_0|W_wr_data[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[30]~30 , inst2|nios2_qsys_0|E_src1_prelim[30]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[30] , inst2|nios2_qsys_0|E_src1_prelim[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[30]~14 , inst2|nios2_qsys_0|M_mul_src1[30]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[29]~18 , inst2|nios2_qsys_0|D_src2_imm[29]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[29] , inst2|nios2_qsys_0|E_src2_imm[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[29]~4 , inst2|nios2_qsys_0|E_src2[29]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~17 , inst2|nios2_qsys_0|Add8|auto_generated|_~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[27]~27 , inst2|nios2_qsys_0|E_src1_prelim[27]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[27] , inst2|nios2_qsys_0|E_src1_prelim[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[27]~11 , inst2|nios2_qsys_0|M_mul_src1[27]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[26]~21 , inst2|nios2_qsys_0|D_src2_imm[26]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[26] , inst2|nios2_qsys_0|E_src2_imm[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~20 , inst2|nios2_qsys_0|Add8|auto_generated|_~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[25]~22 , inst2|nios2_qsys_0|D_src2_imm[25]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[25] , inst2|nios2_qsys_0|E_src2_imm[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[25]~12 , inst2|nios2_qsys_0|E_src2[25]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~21 , inst2|nios2_qsys_0|Add8|auto_generated|_~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~52 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~52, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~54 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~54, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~58 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~58, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~62 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~62, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[31]~42 , inst2|nios2_qsys_0|E_alu_result[31]~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[31]~43 , inst2|nios2_qsys_0|E_alu_result[31]~43, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[31] , inst2|nios2_qsys_0|M_alu_result[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~32 , inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[11]~11 , inst2|nios2_qsys_0|M_mul_src1_nxt[11]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[12]~12 , inst2|nios2_qsys_0|M_mul_src1_nxt[12]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[13]~14 , inst2|nios2_qsys_0|E_src1_prelim[13]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[13] , inst2|nios2_qsys_0|E_src1_prelim[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[13]~13 , inst2|nios2_qsys_0|M_mul_src1_nxt[13]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[14]~0 , inst2|nios2_qsys_0|E_src1_prelim[14]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[14] , inst2|nios2_qsys_0|E_src1_prelim[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[14]~14 , inst2|nios2_qsys_0|M_mul_src1_nxt[14]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[15]~15 , inst2|nios2_qsys_0|M_mul_src1_nxt[15]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[16] , inst2|nios2_qsys_0|W_wr_data[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[16]~16 , inst2|nios2_qsys_0|E_src2_prelim[16]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[16] , inst2|nios2_qsys_0|E_src2_prelim[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[16]~8 , inst2|nios2_qsys_0|M_st_data[16]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[16]~2 , inst2|nios2_qsys_0|M_mul_src2_nxt[16]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[16] , inst2|nios2_qsys_0|M_mul_src2[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[0] , inst2|nios2_qsys_0|M_mul_src2[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[17]~3 , inst2|nios2_qsys_0|M_mul_src2_nxt[17]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[17] , inst2|nios2_qsys_0|M_mul_src2[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[1] , inst2|nios2_qsys_0|M_mul_src2[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[18]~4 , inst2|nios2_qsys_0|M_mul_src2_nxt[18]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[18] , inst2|nios2_qsys_0|M_mul_src2[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[2] , inst2|nios2_qsys_0|M_mul_src2[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[19] , inst2|nios2_qsys_0|W_wr_data[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[19]~19 , inst2|nios2_qsys_0|E_src2_prelim[19]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[19] , inst2|nios2_qsys_0|E_src2_prelim[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[19]~12 , inst2|nios2_qsys_0|M_st_data[19]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[19]~5 , inst2|nios2_qsys_0|M_mul_src2_nxt[19]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[19] , inst2|nios2_qsys_0|M_mul_src2[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[3] , inst2|nios2_qsys_0|M_mul_src2[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[20]~6 , inst2|nios2_qsys_0|M_mul_src2_nxt[20]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[20] , inst2|nios2_qsys_0|M_mul_src2[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[4] , inst2|nios2_qsys_0|M_mul_src2[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[5] , inst2|nios2_qsys_0|W_wr_data[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[5]~6 , inst2|nios2_qsys_0|E_src2_prelim[5]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[5] , inst2|nios2_qsys_0|E_src2_prelim[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[13]~2 , inst2|nios2_qsys_0|M_st_data[13]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[5]~2 , inst2|nios2_qsys_0|D_src2_imm[5]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[5] , inst2|nios2_qsys_0|E_src2_imm[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[5]~5 , inst2|nios2_qsys_0|M_mul_src2[5]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[21]~26 , inst2|nios2_qsys_0|D_src2_imm[21]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[21] , inst2|nios2_qsys_0|E_src2_imm[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[21] , inst2|nios2_qsys_0|W_wr_data[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[21]~21 , inst2|nios2_qsys_0|E_src2_prelim[21]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[21] , inst2|nios2_qsys_0|E_src2_prelim[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[21]~14 , inst2|nios2_qsys_0|M_st_data[21]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[21]~7 , inst2|nios2_qsys_0|M_mul_src2_nxt[21]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[21] , inst2|nios2_qsys_0|M_mul_src2[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[5] , inst2|nios2_qsys_0|M_mul_src2[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[6]~1 , inst2|nios2_qsys_0|D_src2_imm[6]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[6] , inst2|nios2_qsys_0|E_src2_imm[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[6]~6 , inst2|nios2_qsys_0|M_mul_src2[6]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[22]~25 , inst2|nios2_qsys_0|D_src2_imm[22]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[22] , inst2|nios2_qsys_0|E_src2_imm[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[22]~8 , inst2|nios2_qsys_0|M_mul_src2_nxt[22]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[22] , inst2|nios2_qsys_0|M_mul_src2[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[6] , inst2|nios2_qsys_0|M_mul_src2[6], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[10] , inst2|rsp_xbar_mux|src_data[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[10] , inst2|nios2_qsys_0|i_readdata_d1[10], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~26 , inst2|cmd_xbar_mux_001|src_payload~26, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~22 , inst2|cmd_xbar_mux_001|src_payload~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[12]~feeder , inst2|nios2_qsys_0|M_st_data[12]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[12] , inst2|nios2_qsys_0|M_st_data[12], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~18 , inst2|cmd_xbar_mux_001|src_payload~18, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[11] , inst2|rsp_xbar_mux|src_data[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[11] , inst2|nios2_qsys_0|i_readdata_d1[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~17 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[12] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[12] , inst2|rsp_xbar_mux|src_data[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[12] , inst2|nios2_qsys_0|i_readdata_d1[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[13]~feeder , inst2|nios2_qsys_0|M_st_data[13]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[13] , inst2|nios2_qsys_0|M_st_data[13], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~14 , inst2|cmd_xbar_mux_001|src_payload~14, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~10 , inst2|cmd_xbar_mux_001|src_payload~10, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~6 , inst2|cmd_xbar_mux_001|src_payload~6, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[13] , inst2|rsp_xbar_mux|src_data[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[13] , inst2|nios2_qsys_0|i_readdata_d1[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[16] , inst2|nios2_qsys_0|M_st_data[16], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~1 , inst2|cmd_xbar_mux_001|src_payload~1, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~13 , inst2|cmd_xbar_mux_001|src_payload~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[22]~22 , inst2|nios2_qsys_0|E_src2_prelim[22]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[22] , inst2|nios2_qsys_0|E_src2_prelim[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[22]~15 , inst2|nios2_qsys_0|M_st_data[22]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[22] , inst2|nios2_qsys_0|M_st_data[22], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~9 , inst2|cmd_xbar_mux_001|src_payload~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[23]~23 , inst2|nios2_qsys_0|E_src2_prelim[23]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[23] , inst2|nios2_qsys_0|E_src2_prelim[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[23]~9 , inst2|nios2_qsys_0|M_st_data[23]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[23] , inst2|nios2_qsys_0|M_st_data[23], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~5 , inst2|cmd_xbar_mux_001|src_payload~5, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[21] , inst2|rsp_xbar_mux|src_data[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[21] , inst2|nios2_qsys_0|i_readdata_d1[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[13]~12 , inst2|nios2_qsys_0|F_iw[13]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[13] , inst2|nios2_qsys_0|D_iw[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[23]~24 , inst2|nios2_qsys_0|D_src2_imm[23]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[23] , inst2|nios2_qsys_0|E_src2_imm[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[23]~9 , inst2|nios2_qsys_0|M_mul_src2_nxt[23]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[23] , inst2|nios2_qsys_0|M_mul_src2[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[7] , inst2|nios2_qsys_0|M_mul_src2[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[24]~10 , inst2|nios2_qsys_0|M_mul_src2_nxt[24]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[24] , inst2|nios2_qsys_0|M_mul_src2[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[8] , inst2|nios2_qsys_0|M_mul_src2[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[25]~11 , inst2|nios2_qsys_0|M_mul_src2_nxt[25]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[25] , inst2|nios2_qsys_0|M_mul_src2[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[9] , inst2|nios2_qsys_0|M_mul_src2[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[10]~11 , inst2|nios2_qsys_0|E_src2_prelim[10]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[10] , inst2|nios2_qsys_0|E_src2_prelim[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[10]~4 , inst2|nios2_qsys_0|E_stw_data[10]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[10]~10 , inst2|nios2_qsys_0|M_mul_src2[10]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[26]~12 , inst2|nios2_qsys_0|M_mul_src2_nxt[26]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[26] , inst2|nios2_qsys_0|M_mul_src2[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[10] , inst2|nios2_qsys_0|M_mul_src2[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[11]~11 , inst2|nios2_qsys_0|D_src2_imm[11]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[11] , inst2|nios2_qsys_0|E_src2_imm[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[11]~11 , inst2|nios2_qsys_0|M_mul_src2[11]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[27] , inst2|nios2_qsys_0|W_wr_data[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[27]~27 , inst2|nios2_qsys_0|E_src2_prelim[27]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[27] , inst2|nios2_qsys_0|E_src2_prelim[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[27]~8 , inst2|nios2_qsys_0|E_src2[27]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[27]~20 , inst2|nios2_qsys_0|D_src2_imm[27]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[27] , inst2|nios2_qsys_0|E_src2_imm[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[27]~13 , inst2|nios2_qsys_0|M_mul_src2_nxt[27]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[27] , inst2|nios2_qsys_0|M_mul_src2[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[11] , inst2|nios2_qsys_0|M_mul_src2[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[28]~28 , inst2|nios2_qsys_0|E_src2_prelim[28]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[28] , inst2|nios2_qsys_0|E_src2_prelim[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[28]~6 , inst2|nios2_qsys_0|E_src2[28]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[28]~14 , inst2|nios2_qsys_0|M_mul_src2_nxt[28]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[28] , inst2|nios2_qsys_0|M_mul_src2[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[12] , inst2|nios2_qsys_0|M_mul_src2[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[29]~15 , inst2|nios2_qsys_0|M_mul_src2_nxt[29]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[29] , inst2|nios2_qsys_0|M_mul_src2[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[13] , inst2|nios2_qsys_0|M_mul_src2[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[14] , inst2|nios2_qsys_0|W_wr_data[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[14]~1 , inst2|nios2_qsys_0|E_src2_prelim[14]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[14] , inst2|nios2_qsys_0|E_src2_prelim[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[14]~0 , inst2|nios2_qsys_0|E_stw_data[14]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[14]~14 , inst2|nios2_qsys_0|M_mul_src2[14]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[30]~30 , inst2|nios2_qsys_0|E_src2_prelim[30]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[30] , inst2|nios2_qsys_0|E_src2_prelim[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[30]~2 , inst2|nios2_qsys_0|E_src2[30]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[30]~16 , inst2|nios2_qsys_0|M_mul_src2_nxt[30]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[30] , inst2|nios2_qsys_0|M_mul_src2[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[14] , inst2|nios2_qsys_0|M_mul_src2[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[31]~31 , inst2|nios2_qsys_0|E_src2_prelim[31]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[31] , inst2|nios2_qsys_0|E_src2_prelim[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[31]~0 , inst2|nios2_qsys_0|E_src2[31]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[30]~15 , inst2|nios2_qsys_0|D_src2_imm[30]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[31] , inst2|nios2_qsys_0|E_src2_imm[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2_nxt[31]~17 , inst2|nios2_qsys_0|M_mul_src2_nxt[31]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[31] , inst2|nios2_qsys_0|M_mul_src2[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[15] , inst2|nios2_qsys_0|M_mul_src2[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[16]~16 , inst2|nios2_qsys_0|E_src1_prelim[16]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[16] , inst2|nios2_qsys_0|E_src1_prelim[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[16]~0 , inst2|nios2_qsys_0|M_mul_src1[16]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[16] , inst2|nios2_qsys_0|M_mul_src1[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[17]~1 , inst2|nios2_qsys_0|M_mul_src1[17]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[17] , inst2|nios2_qsys_0|M_mul_src1[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[18] , inst2|nios2_qsys_0|W_wr_data[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[18]~18 , inst2|nios2_qsys_0|E_src1_prelim[18]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[18] , inst2|nios2_qsys_0|E_src1_prelim[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[18]~2 , inst2|nios2_qsys_0|M_mul_src1[18]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[18] , inst2|nios2_qsys_0|M_mul_src1[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[19] , inst2|nios2_qsys_0|M_mul_src1[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[20] , inst2|nios2_qsys_0|W_wr_data[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[20]~20 , inst2|nios2_qsys_0|E_src1_prelim[20]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[20] , inst2|nios2_qsys_0|E_src1_prelim[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[20]~4 , inst2|nios2_qsys_0|M_mul_src1[20]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[20] , inst2|nios2_qsys_0|M_mul_src1[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[21] , inst2|nios2_qsys_0|M_mul_src1[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[22] , inst2|nios2_qsys_0|M_mul_src1[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[23] , inst2|nios2_qsys_0|M_mul_src1[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[24]~8 , inst2|nios2_qsys_0|M_mul_src1[24]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[24] , inst2|nios2_qsys_0|M_mul_src1[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[25] , inst2|nios2_qsys_0|M_mul_src1[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[26] , inst2|nios2_qsys_0|M_mul_src1[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[27] , inst2|nios2_qsys_0|M_mul_src1[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[28] , inst2|nios2_qsys_0|M_mul_src1[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[29]~13 , inst2|nios2_qsys_0|M_mul_src1[29]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[29] , inst2|nios2_qsys_0|M_mul_src1[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[30] , inst2|nios2_qsys_0|M_mul_src1[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1 , inst2|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[31] , inst2|nios2_qsys_0|M_mul_src1[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[16]~16 , inst2|nios2_qsys_0|M_mul_partial_prod[16]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[17]~18 , inst2|nios2_qsys_0|M_mul_partial_prod[17]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[18]~20 , inst2|nios2_qsys_0|M_mul_partial_prod[18]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[19]~22 , inst2|nios2_qsys_0|M_mul_partial_prod[19]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[20]~24 , inst2|nios2_qsys_0|M_mul_partial_prod[20]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[21]~26 , inst2|nios2_qsys_0|M_mul_partial_prod[21]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[22]~28 , inst2|nios2_qsys_0|M_mul_partial_prod[22]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[23]~30 , inst2|nios2_qsys_0|M_mul_partial_prod[23]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[24]~32 , inst2|nios2_qsys_0|M_mul_partial_prod[24]~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[25]~34 , inst2|nios2_qsys_0|M_mul_partial_prod[25]~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[25] , inst2|nios2_qsys_0|M_mul_partial_prod[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[24] , inst2|nios2_qsys_0|M_mul_partial_prod[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[22]~76 , inst2|nios2_qsys_0|M_mul_result[22]~76, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[23]~78 , inst2|nios2_qsys_0|M_mul_result[23]~78, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[26]~84 , inst2|nios2_qsys_0|M_mul_result[26]~84, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[26]~36 , inst2|nios2_qsys_0|M_mul_partial_prod[26]~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[26] , inst2|nios2_qsys_0|M_mul_partial_prod[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_d1~feeder , inst2|nios2_qsys_0|M_mul_stall_d1~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_d1 , inst2|nios2_qsys_0|M_mul_stall_d1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_d2~feeder , inst2|nios2_qsys_0|M_mul_stall_d2~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_d2 , inst2|nios2_qsys_0|M_mul_stall_d2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_d3~feeder , inst2|nios2_qsys_0|M_mul_stall_d3~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_stall_d3 , inst2|nios2_qsys_0|M_mul_stall_d3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[26] , inst2|nios2_qsys_0|M_mul_result[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[27]~86 , inst2|nios2_qsys_0|M_mul_result[27]~86, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[27]~38 , inst2|nios2_qsys_0|M_mul_partial_prod[27]~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[27] , inst2|nios2_qsys_0|M_mul_partial_prod[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[27] , inst2|nios2_qsys_0|M_mul_result[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[28]~88 , inst2|nios2_qsys_0|M_mul_result[28]~88, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[28]~40 , inst2|nios2_qsys_0|M_mul_partial_prod[28]~40, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[28] , inst2|nios2_qsys_0|M_mul_partial_prod[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[28] , inst2|nios2_qsys_0|M_mul_result[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[29]~90 , inst2|nios2_qsys_0|M_mul_result[29]~90, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[29]~42 , inst2|nios2_qsys_0|M_mul_partial_prod[29]~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[29] , inst2|nios2_qsys_0|M_mul_partial_prod[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[29] , inst2|nios2_qsys_0|M_mul_result[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[30]~92 , inst2|nios2_qsys_0|M_mul_result[30]~92, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[30]~44 , inst2|nios2_qsys_0|M_mul_partial_prod[30]~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[30] , inst2|nios2_qsys_0|M_mul_partial_prod[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[30] , inst2|nios2_qsys_0|M_mul_result[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[31]~94 , inst2|nios2_qsys_0|M_mul_result[31]~94, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[31]~46 , inst2|nios2_qsys_0|M_mul_partial_prod[31]~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[31] , inst2|nios2_qsys_0|M_mul_partial_prod[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[31] , inst2|nios2_qsys_0|M_mul_result[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[7]~0 , inst2|nios2_qsys_0|av_ld_byte3_data[7]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[31] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33 , inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[28]~28 , inst2|nios2_qsys_0|E_src1_prelim[28]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[28] , inst2|nios2_qsys_0|E_src1_prelim[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[28]~12 , inst2|nios2_qsys_0|M_mul_src1[28]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[28]~19 , inst2|nios2_qsys_0|D_src2_imm[28]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[28] , inst2|nios2_qsys_0|E_src2_imm[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[28]~7 , inst2|nios2_qsys_0|E_src2[28]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[28]~48 , inst2|nios2_qsys_0|E_alu_result[28]~48, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[28]~49 , inst2|nios2_qsys_0|E_alu_result[28]~49, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[28] , inst2|nios2_qsys_0|M_alu_result[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[4]~3 , inst2|nios2_qsys_0|av_ld_byte3_data[4]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[28] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~38 , inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39 , inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[10]~11 , inst2|nios2_qsys_0|E_src1_prelim[10]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[10] , inst2|nios2_qsys_0|E_src1_prelim[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[10]~10 , inst2|nios2_qsys_0|M_mul_src1_nxt[10]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[21] , inst2|nios2_qsys_0|M_mul_partial_prod[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[19] , inst2|nios2_qsys_0|M_mul_partial_prod[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[18] , inst2|nios2_qsys_0|M_mul_partial_prod[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[17] , inst2|nios2_qsys_0|M_mul_partial_prod[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[16] , inst2|nios2_qsys_0|M_mul_partial_prod[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[15]~62 , inst2|nios2_qsys_0|M_mul_result[15]~62, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[19]~70 , inst2|nios2_qsys_0|M_mul_result[19]~70, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[20]~72 , inst2|nios2_qsys_0|M_mul_result[20]~72, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[20] , inst2|nios2_qsys_0|M_mul_partial_prod[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[20] , inst2|nios2_qsys_0|M_mul_result[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[21]~74 , inst2|nios2_qsys_0|M_mul_result[21]~74, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[22] , inst2|nios2_qsys_0|M_mul_partial_prod[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[22] , inst2|nios2_qsys_0|M_mul_result[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[22]~14 , inst2|nios2_qsys_0|M_rot_step1[22]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[20]~3 , inst2|nios2_qsys_0|M_rot_step1[20]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[22] , inst2|nios2_qsys_0|M_rot_step1[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[22]~15 , inst2|nios2_qsys_0|Mn_rot_step2[22]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_rn[3] , inst2|nios2_qsys_0|M_rot_rn[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[22] , inst2|nios2_qsys_0|Mn_rot_step2[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~24 , inst2|nios2_qsys_0|M2_rot~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[22] , inst2|nios2_qsys_0|M2_rot[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~49 , inst2|nios2_qsys_0|M_shift_rot_result~49, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[22] , inst2|nios2_qsys_0|M_shift_rot_result[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51 , inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[15]~15 , inst2|nios2_qsys_0|E_src2_prelim[15]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[15] , inst2|nios2_qsys_0|E_src2_prelim[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[15]~7 , inst2|nios2_qsys_0|E_stw_data[15]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[15] , inst2|nios2_qsys_0|E_src2_imm[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[15]~15 , inst2|nios2_qsys_0|M_mul_src2[15]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~31 , inst2|nios2_qsys_0|Add8|auto_generated|_~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~8 , inst2|nios2_qsys_0|Add8|auto_generated|_~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~28 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[21]~18 , inst2|nios2_qsys_0|E_src2[21]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[21]~62 , inst2|nios2_qsys_0|E_alu_result[21]~62, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[21]~63 , inst2|nios2_qsys_0|E_alu_result[21]~63, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[21] , inst2|nios2_qsys_0|M_alu_result[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~52 , inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~52, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[21] , inst2|nios2_qsys_0|M_mul_result[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53 , inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[18]~18 , inst2|nios2_qsys_0|E_src2_prelim[18]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[18] , inst2|nios2_qsys_0|E_src2_prelim[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[18]~11 , inst2|nios2_qsys_0|M_st_data[18]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[18] , inst2|nios2_qsys_0|M_st_data[18], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~25 , inst2|cmd_xbar_mux_001|src_payload~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[19] , inst2|nios2_qsys_0|M_st_data[19], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~21 , inst2|cmd_xbar_mux_001|src_payload~21, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~17 , inst2|cmd_xbar_mux_001|src_payload~17, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|fifo_rd~2 , inst2|jtag_uart_0|fifo_rd~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|fifo_rd~3 , inst2|jtag_uart_0|fifo_rd~3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|read_0 , inst2|jtag_uart_0|read_0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~68 , inst2|rsp_xbar_mux_001|src_payload~68, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~122 , inst2|rsp_xbar_mux_001|src_payload~122, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[20] , inst2|nios2_qsys_0|d_readdata_d1[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[4]~3 , inst2|nios2_qsys_0|av_ld_byte2_data[4]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[20] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~54 , inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~54, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_pass2~0 , inst2|nios2_qsys_0|E_rot_pass2~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_pass2~1 , inst2|nios2_qsys_0|E_rot_pass2~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_pass2 , inst2|nios2_qsys_0|M_rot_pass2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~52 , inst2|nios2_qsys_0|M_shift_rot_result~52, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[18]~15 , inst2|nios2_qsys_0|M_rot_step1[18]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[20] , inst2|nios2_qsys_0|M_rot_step1[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[20]~11 , inst2|nios2_qsys_0|Mn_rot_step2[20]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[8]~6 , inst2|nios2_qsys_0|M_rot_step1[8]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[8] , inst2|nios2_qsys_0|M_rot_step1[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[12]~26 , inst2|nios2_qsys_0|Mn_rot_step2[12]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[20] , inst2|nios2_qsys_0|Mn_rot_step2[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~26 , inst2|nios2_qsys_0|M2_rot~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[20] , inst2|nios2_qsys_0|M2_rot[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~53 , inst2|nios2_qsys_0|M_shift_rot_result~53, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[20] , inst2|nios2_qsys_0|M_shift_rot_result[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55 , inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[3]~4 , inst2|nios2_qsys_0|E_src1_prelim[3]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[3] , inst2|nios2_qsys_0|E_src1_prelim[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[3]~4 , inst2|nios2_qsys_0|E_src1[3]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[3]~24 , inst2|nios2_qsys_0|M_rot_step1[3]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[0]~1 , inst2|nios2_qsys_0|E_src1_prelim[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[0] , inst2|nios2_qsys_0|E_src1_prelim[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[0]~7 , inst2|nios2_qsys_0|E_src1[0]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[1]~16 , inst2|nios2_qsys_0|M_rot_step1[1]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[3] , inst2|nios2_qsys_0|M_rot_step1[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[31]~25 , inst2|nios2_qsys_0|M_rot_step1[31]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[29]~17 , inst2|nios2_qsys_0|M_rot_step1[29]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[31] , inst2|nios2_qsys_0|M_rot_step1[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[3]~8 , inst2|nios2_qsys_0|Mn_rot_step2[3]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[23]~27 , inst2|nios2_qsys_0|M_rot_step1[23]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[23] , inst2|nios2_qsys_0|M_rot_step1[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[27]~26 , inst2|nios2_qsys_0|M_rot_step1[27]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[25]~18 , inst2|nios2_qsys_0|M_rot_step1[25]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[27] , inst2|nios2_qsys_0|M_rot_step1[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[27]~25 , inst2|nios2_qsys_0|Mn_rot_step2[27]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[3] , inst2|nios2_qsys_0|Mn_rot_step2[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[14]~8 , inst2|nios2_qsys_0|E_src1[14]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[15]~29 , inst2|nios2_qsys_0|M_rot_step1[15]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[13]~21 , inst2|nios2_qsys_0|M_rot_step1[13]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[15] , inst2|nios2_qsys_0|M_rot_step1[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[19]~28 , inst2|nios2_qsys_0|M_rot_step1[19]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[17]~20 , inst2|nios2_qsys_0|M_rot_step1[17]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[19] , inst2|nios2_qsys_0|M_rot_step1[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[19]~9 , inst2|nios2_qsys_0|Mn_rot_step2[19]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[19] , inst2|nios2_qsys_0|Mn_rot_step2[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~27 , inst2|nios2_qsys_0|M2_rot~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[19] , inst2|nios2_qsys_0|M2_rot[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~55 , inst2|nios2_qsys_0|M_shift_rot_result~55, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[19] , inst2|nios2_qsys_0|M_shift_rot_result[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~56 , inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~56, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[19] , inst2|nios2_qsys_0|M_mul_result[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57 , inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[1]~2 , inst2|nios2_qsys_0|E_src1_prelim[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[1] , inst2|nios2_qsys_0|E_src1_prelim[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[1]~6 , inst2|nios2_qsys_0|E_src1[1]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[2]~11 , inst2|nios2_qsys_0|M_rot_step1[2]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[0]~0 , inst2|nios2_qsys_0|M_rot_step1[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[2] , inst2|nios2_qsys_0|M_rot_step1[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[2]~6 , inst2|nios2_qsys_0|Mn_rot_step2[2]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[26]~23 , inst2|nios2_qsys_0|Mn_rot_step2[26]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[2] , inst2|nios2_qsys_0|Mn_rot_step2[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~28 , inst2|nios2_qsys_0|M2_rot~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[18] , inst2|nios2_qsys_0|M2_rot[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[2]~6 , inst2|nios2_qsys_0|E_rot_mask[2]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[2] , inst2|nios2_qsys_0|M_rot_mask[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~56 , inst2|nios2_qsys_0|M_shift_rot_result~56, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~57 , inst2|nios2_qsys_0|M_shift_rot_result~57, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[18] , inst2|nios2_qsys_0|M_shift_rot_result[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~22 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~22, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~20 , inst2|cmd_xbar_mux|src_payload~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~18 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[5] , inst2|nios2_qsys_0|M_st_data[5], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~16 , inst2|cmd_xbar_mux|src_payload~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[6] , inst2|nios2_qsys_0|M_st_data[6], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~12 , inst2|cmd_xbar_mux|src_payload~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~30 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~10 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[7] , inst2|nios2_qsys_0|M_st_data[7], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~8 , inst2|cmd_xbar_mux|src_payload~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~16 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[16] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[16], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~5 , inst2|cmd_xbar_mux|src_payload~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[16] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[20] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[20], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~27 , inst2|cmd_xbar_mux|src_payload~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[18] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~26 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~14 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[19] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[19], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~24 , inst2|cmd_xbar_mux|src_payload~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[19] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~21 , inst2|cmd_xbar_mux|src_payload~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[20] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~13 , inst2|cmd_xbar_mux|src_payload~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[22] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~11 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~11, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~9 , inst2|cmd_xbar_mux|src_payload~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[23] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[23], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[34] , inst2|cmd_xbar_mux|src_data[34], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~28 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[23] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~15 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[21] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[21], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~17 , inst2|cmd_xbar_mux|src_payload~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[21] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~15 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~50 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~50, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[25] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~23 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[22] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~15 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[22] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~51 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~51, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~21 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[23] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~62 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~62, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~63 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~63, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[24] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~52 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~52, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[23] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~13 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[20] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~18 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~20 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[21] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~23 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[20] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~17 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[17] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[17], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~30 , inst2|cmd_xbar_mux|src_payload~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[17] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~29 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~4 , inst2|cmd_xbar_mux|src_payload~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~24 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[18] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~97 , inst2|rsp_xbar_mux_001|src_payload~97, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~98 , inst2|rsp_xbar_mux_001|src_payload~98, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~99 , inst2|rsp_xbar_mux_001|src_payload~99, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[18] , inst2|nios2_qsys_0|d_readdata_d1[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[2]~5 , inst2|nios2_qsys_0|av_ld_byte2_data[2]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[18] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[18]~68 , inst2|nios2_qsys_0|E_alu_result[18]~68, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[18]~69 , inst2|nios2_qsys_0|E_alu_result[18]~69, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[18] , inst2|nios2_qsys_0|M_alu_result[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~58 , inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~58, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59 , inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[4]~5 , inst2|nios2_qsys_0|E_src2_prelim[4]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[4] , inst2|nios2_qsys_0|E_src2_prelim[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[12]~3 , inst2|nios2_qsys_0|M_st_data[12]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[4] , inst2|nios2_qsys_0|M_st_data[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~3 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[8] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[8], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~12, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~9, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[10], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~8, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[9], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~10, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~5, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~7, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|t_dav , inst2|jtag_uart_0|t_dav, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~4 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[0] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[1] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|r_val~0 , inst2|jtag_uart_0|r_val~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~107 , inst2|rsp_xbar_mux_001|src_payload~107, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~108 , inst2|rsp_xbar_mux_001|src_payload~108, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[17] , inst2|nios2_qsys_0|d_readdata_d1[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[1]~6 , inst2|nios2_qsys_0|av_ld_byte2_data[1]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[17] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~58 , inst2|nios2_qsys_0|M_shift_rot_result~58, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[13] , inst2|nios2_qsys_0|M_rot_step1[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[17] , inst2|nios2_qsys_0|M_rot_step1[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[17]~5 , inst2|nios2_qsys_0|Mn_rot_step2[17]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[9]~22 , inst2|nios2_qsys_0|M_rot_step1[9]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[7]~31 , inst2|nios2_qsys_0|M_rot_step1[7]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[9] , inst2|nios2_qsys_0|M_rot_step1[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[5]~23 , inst2|nios2_qsys_0|M_rot_step1[5]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[5] , inst2|nios2_qsys_0|M_rot_step1[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[9]~20 , inst2|nios2_qsys_0|Mn_rot_step2[9]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[17] , inst2|nios2_qsys_0|Mn_rot_step2[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~29 , inst2|nios2_qsys_0|M2_rot~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[17] , inst2|nios2_qsys_0|M2_rot[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~59 , inst2|nios2_qsys_0|M_shift_rot_result~59, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[17] , inst2|nios2_qsys_0|M_shift_rot_result[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[17]~70 , inst2|nios2_qsys_0|E_alu_result[17]~70, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[17]~71 , inst2|nios2_qsys_0|E_alu_result[17]~71, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[17] , inst2|nios2_qsys_0|M_alu_result[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~60 , inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~60, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61 , inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[15]~15 , inst2|nios2_qsys_0|E_src1_prelim[15]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[15] , inst2|nios2_qsys_0|E_src1_prelim[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[15]~15 , inst2|nios2_qsys_0|E_src1[15]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[16]~4 , inst2|nios2_qsys_0|M_rot_step1[16]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[13]~9 , inst2|nios2_qsys_0|E_src1[13]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[14]~8 , inst2|nios2_qsys_0|M_rot_step1[14]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[16] , inst2|nios2_qsys_0|M_rot_step1[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[16]~1 , inst2|nios2_qsys_0|Mn_rot_step2[16]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[4]~7 , inst2|nios2_qsys_0|M_rot_step1[4]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[4] , inst2|nios2_qsys_0|M_rot_step1[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[8]~18 , inst2|nios2_qsys_0|Mn_rot_step2[8]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[16] , inst2|nios2_qsys_0|Mn_rot_step2[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[30]~12 , inst2|nios2_qsys_0|M_rot_step1[30]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[0] , inst2|nios2_qsys_0|M_rot_step1[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[28]~1 , inst2|nios2_qsys_0|M_rot_step1[28]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[28] , inst2|nios2_qsys_0|M_rot_step1[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[0]~0 , inst2|nios2_qsys_0|Mn_rot_step2[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[24] , inst2|nios2_qsys_0|M_rot_step1[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[24]~19 , inst2|nios2_qsys_0|Mn_rot_step2[24]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[0] , inst2|nios2_qsys_0|Mn_rot_step2[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~30 , inst2|nios2_qsys_0|M2_rot~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[16] , inst2|nios2_qsys_0|M2_rot[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~61 , inst2|nios2_qsys_0|M_shift_rot_result~61, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[16] , inst2|nios2_qsys_0|M_shift_rot_result[16], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~16 , inst2|rsp_xbar_mux_001|src_payload~16, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~116 , inst2|rsp_xbar_mux_001|src_payload~116, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[16] , inst2|nios2_qsys_0|d_readdata_d1[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte2_data[0]~7 , inst2|nios2_qsys_0|av_ld_byte2_data[0]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[16] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~62 , inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~62, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63 , inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[6]~7 , inst2|nios2_qsys_0|E_src1_prelim[6]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[6] , inst2|nios2_qsys_0|E_src1_prelim[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[6]~6 , inst2|nios2_qsys_0|M_mul_src1_nxt[6]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[14]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[14]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[14] , inst2|nios2_qsys_0|M_mul_partial_prod[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[13]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[13]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[13] , inst2|nios2_qsys_0|M_mul_partial_prod[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[12]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[12]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[12] , inst2|nios2_qsys_0|M_mul_partial_prod[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[9]~50 , inst2|nios2_qsys_0|M_mul_result[9]~50, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[9] , inst2|nios2_qsys_0|M_mul_partial_prod[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[9] , inst2|nios2_qsys_0|M_mul_result[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[10]~52 , inst2|nios2_qsys_0|M_mul_result[10]~52, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[10]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[10]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[10] , inst2|nios2_qsys_0|M_mul_partial_prod[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[10] , inst2|nios2_qsys_0|M_mul_result[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[11]~54 , inst2|nios2_qsys_0|M_mul_result[11]~54, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[12]~56 , inst2|nios2_qsys_0|M_mul_result[12]~56, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[13]~58 , inst2|nios2_qsys_0|M_mul_result[13]~58, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[14]~60 , inst2|nios2_qsys_0|M_mul_result[14]~60, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[15] , inst2|nios2_qsys_0|M_mul_partial_prod[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[15] , inst2|nios2_qsys_0|M_mul_result[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[15]~74 , inst2|nios2_qsys_0|E_alu_result[15]~74, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[15]~75 , inst2|nios2_qsys_0|E_alu_result[15]~75, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[15] , inst2|nios2_qsys_0|M_alu_result[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[15]~30 , inst2|nios2_qsys_0|Mn_rot_step2[15]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[7] , inst2|nios2_qsys_0|M_rot_step1[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[7]~16 , inst2|nios2_qsys_0|Mn_rot_step2[7]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[15] , inst2|nios2_qsys_0|Mn_rot_step2[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~31 , inst2|nios2_qsys_0|M2_rot~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[15] , inst2|nios2_qsys_0|M2_rot[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_pass1~0 , inst2|nios2_qsys_0|E_rot_pass1~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_pass1~1 , inst2|nios2_qsys_0|E_rot_pass1~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_pass1 , inst2|nios2_qsys_0|M_rot_pass1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~62 , inst2|nios2_qsys_0|M_shift_rot_result~62, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~63 , inst2|nios2_qsys_0|M_shift_rot_result~63, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[15] , inst2|nios2_qsys_0|M_shift_rot_result[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~64 , inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~64, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]~15 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65 , inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[9] , inst2|nios2_qsys_0|W_wr_data[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[9]~10 , inst2|nios2_qsys_0|E_src1_prelim[9]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[9] , inst2|nios2_qsys_0|E_src1_prelim[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[9]~13 , inst2|nios2_qsys_0|E_src1[9]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[10]~9 , inst2|nios2_qsys_0|M_rot_step1[10]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[10] , inst2|nios2_qsys_0|M_rot_step1[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[14]~2 , inst2|nios2_qsys_0|Mn_rot_step2[14]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[14] , inst2|nios2_qsys_0|Mn_rot_step2[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~8 , inst2|nios2_qsys_0|M2_rot~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[14] , inst2|nios2_qsys_0|M2_rot[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~16 , inst2|nios2_qsys_0|M_shift_rot_result~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~17 , inst2|nios2_qsys_0|M_shift_rot_result~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[14] , inst2|nios2_qsys_0|M_shift_rot_result[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~18 , inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[14] , inst2|nios2_qsys_0|M_mul_result[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19 , inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[5]~6 , inst2|nios2_qsys_0|E_src1_prelim[5]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[5] , inst2|nios2_qsys_0|E_src1_prelim[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[5]~5 , inst2|nios2_qsys_0|M_mul_src1_nxt[5]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[23] , inst2|nios2_qsys_0|M_mul_partial_prod[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[23] , inst2|nios2_qsys_0|M_mul_result[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~46 , inst2|nios2_qsys_0|M_shift_rot_result~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[23]~17 , inst2|nios2_qsys_0|Mn_rot_step2[23]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[23] , inst2|nios2_qsys_0|Mn_rot_step2[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~23 , inst2|nios2_qsys_0|M2_rot~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[23] , inst2|nios2_qsys_0|M2_rot[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~47 , inst2|nios2_qsys_0|M_shift_rot_result~47, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[23] , inst2|nios2_qsys_0|M_shift_rot_result[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~48 , inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~48, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49 , inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[23] , inst2|nios2_qsys_0|W_wr_data[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[23]~23 , inst2|nios2_qsys_0|E_src1_prelim[23]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[23] , inst2|nios2_qsys_0|E_src1_prelim[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[23]~7 , inst2|nios2_qsys_0|M_mul_src1[23]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[24]~2 , inst2|nios2_qsys_0|M_rot_step1[24]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[26] , inst2|nios2_qsys_0|M_rot_step1[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[30]~3 , inst2|nios2_qsys_0|Mn_rot_step2[30]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[30] , inst2|nios2_qsys_0|Mn_rot_step2[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~16 , inst2|nios2_qsys_0|M2_rot~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[30] , inst2|nios2_qsys_0|M2_rot[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~32 , inst2|nios2_qsys_0|M_shift_rot_result~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~33 , inst2|nios2_qsys_0|M_shift_rot_result~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[30] , inst2|nios2_qsys_0|M_shift_rot_result[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~20 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[19] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[19] , inst2|rsp_xbar_mux|src_data[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[19] , inst2|nios2_qsys_0|i_readdata_d1[19], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[20] , inst2|rsp_xbar_mux|src_data[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[20] , inst2|nios2_qsys_0|i_readdata_d1[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[20]~28 , inst2|nios2_qsys_0|F_iw[20]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[20] , inst2|nios2_qsys_0|D_iw[20], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[30]~17 , inst2|nios2_qsys_0|D_src2_imm[30]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[30] , inst2|nios2_qsys_0|E_src2_imm[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[30]~3 , inst2|nios2_qsys_0|E_src2[30]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[30]~44 , inst2|nios2_qsys_0|E_alu_result[30]~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[30]~45 , inst2|nios2_qsys_0|E_alu_result[30]~45, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[30] , inst2|nios2_qsys_0|M_alu_result[30], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~49 , inst2|rsp_xbar_mux_001|src_payload~49, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[30] , inst2|nios2_qsys_0|d_readdata_d1[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[6]~1 , inst2|nios2_qsys_0|av_ld_byte3_data[6]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[30] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~34 , inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35 , inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[30]~42 , inst2|nios2_qsys_0|E_st_data[30]~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[6]~7 , inst2|nios2_qsys_0|E_src2_prelim[6]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[6] , inst2|nios2_qsys_0|E_src2_prelim[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[30]~22 , inst2|nios2_qsys_0|E_st_data[30]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[30]~23 , inst2|nios2_qsys_0|E_st_data[30]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[30]~24 , inst2|nios2_qsys_0|E_st_data[30]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[30] , inst2|nios2_qsys_0|M_st_data[30], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~11 , inst2|cmd_xbar_mux_001|src_payload~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[31]~19 , inst2|nios2_qsys_0|E_st_data[31]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[31]~41 , inst2|nios2_qsys_0|E_st_data[31]~41, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[31]~20 , inst2|nios2_qsys_0|E_st_data[31]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[31]~21 , inst2|nios2_qsys_0|E_st_data[31]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[31] , inst2|nios2_qsys_0|M_st_data[31], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~7 , inst2|cmd_xbar_mux_001|src_payload~7, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~62 , inst2|rsp_xbar_mux_001|src_payload~62, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[29] , inst2|nios2_qsys_0|d_readdata_d1[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[5]~2 , inst2|nios2_qsys_0|av_ld_byte3_data[5]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[29] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37 , inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[29] , inst2|nios2_qsys_0|W_wr_data[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[29]~29 , inst2|nios2_qsys_0|E_src2_prelim[29]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[29] , inst2|nios2_qsys_0|E_src2_prelim[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[29]~27 , inst2|nios2_qsys_0|E_st_data[29]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[29] , inst2|nios2_qsys_0|M_st_data[29], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~15 , inst2|cmd_xbar_mux_001|src_payload~15, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[31] , inst2|rsp_xbar_mux|src_data[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[31] , inst2|nios2_qsys_0|i_readdata_d1[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[12]~13 , inst2|nios2_qsys_0|E_src1_prelim[12]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[12] , inst2|nios2_qsys_0|E_src1_prelim[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[12]~10 , inst2|nios2_qsys_0|E_src1[12]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~12 , inst2|nios2_qsys_0|Add8|auto_generated|_~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~5 , inst2|nios2_qsys_0|Add8|auto_generated|_~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[0]~1 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~6 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~8 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~10 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~14 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~16 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~18 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~20 , inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[13]~13 , inst2|nios2_qsys_0|E_alu_result[13]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[13]~15 , inst2|nios2_qsys_0|E_alu_result[13]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[13] , inst2|nios2_qsys_0|M_alu_result[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~20 , inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[13] , inst2|nios2_qsys_0|M_mul_result[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[13]~28 , inst2|nios2_qsys_0|Mn_rot_step2[13]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[1] , inst2|nios2_qsys_0|M_rot_step1[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[5]~12 , inst2|nios2_qsys_0|Mn_rot_step2[5]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[13] , inst2|nios2_qsys_0|Mn_rot_step2[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[25] , inst2|nios2_qsys_0|M_rot_step1[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[29] , inst2|nios2_qsys_0|M_rot_step1[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[29]~29 , inst2|nios2_qsys_0|Mn_rot_step2[29]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[29] , inst2|nios2_qsys_0|Mn_rot_step2[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~9 , inst2|nios2_qsys_0|M2_rot~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[13] , inst2|nios2_qsys_0|M2_rot[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~19 , inst2|nios2_qsys_0|M_shift_rot_result~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[13] , inst2|nios2_qsys_0|M_shift_rot_result[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21 , inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[24]~24 , inst2|nios2_qsys_0|E_src2_prelim[24]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[24] , inst2|nios2_qsys_0|E_src2_prelim[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[24]~18 , inst2|nios2_qsys_0|E_st_data[24]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[24] , inst2|nios2_qsys_0|M_st_data[24], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~3 , inst2|cmd_xbar_mux_001|src_payload~3, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~23 , inst2|cmd_xbar_mux|src_payload~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[28] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~21 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~25 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[30] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[30], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~15 , inst2|cmd_xbar_mux|src_payload~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[30] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~13 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~13, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~11 , inst2|cmd_xbar_mux|src_payload~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[31] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~9 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~9, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[35] , inst2|cmd_xbar_mux|src_data[35], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~10 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[30] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[30] , inst2|rsp_xbar_mux|src_data[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[30] , inst2|nios2_qsys_0|i_readdata_d1[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[11]~12 , inst2|nios2_qsys_0|E_src1_prelim[11]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[11] , inst2|nios2_qsys_0|E_src1_prelim[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[11]~11 , inst2|nios2_qsys_0|E_src1[11]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[11]~30 , inst2|nios2_qsys_0|M_rot_step1[11]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[11] , inst2|nios2_qsys_0|M_rot_step1[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[11]~24 , inst2|nios2_qsys_0|Mn_rot_step2[11]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[11] , inst2|nios2_qsys_0|Mn_rot_step2[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[27] , inst2|nios2_qsys_0|Mn_rot_step2[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~19 , inst2|nios2_qsys_0|M2_rot~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[27] , inst2|nios2_qsys_0|M2_rot[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~39 , inst2|nios2_qsys_0|M_shift_rot_result~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[27] , inst2|nios2_qsys_0|M_shift_rot_result[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~40 , inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~40, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~88 , inst2|rsp_xbar_mux_001|src_payload~88, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~89 , inst2|rsp_xbar_mux_001|src_payload~89, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[27] , inst2|nios2_qsys_0|d_readdata_d1[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[3]~4 , inst2|nios2_qsys_0|av_ld_byte3_data[3]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[27] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41 , inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[27]~33 , inst2|nios2_qsys_0|E_st_data[27]~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[27] , inst2|nios2_qsys_0|M_st_data[27], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~26 , inst2|cmd_xbar_mux|src_payload~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[27] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~25 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~14 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[29] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[29] , inst2|rsp_xbar_mux|src_data[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[29] , inst2|nios2_qsys_0|i_readdata_d1[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[30]~21 , inst2|nios2_qsys_0|F_iw[30]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[30] , inst2|nios2_qsys_0|D_iw[30], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_dst_regnum[2] , inst2|nios2_qsys_0|W_dst_regnum[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[29]~22 , inst2|nios2_qsys_0|F_iw[29]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[29] , inst2|nios2_qsys_0|D_iw[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_W~2 , inst2|nios2_qsys_0|D_src1_hazard_W~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_dst_reg~0 , inst2|nios2_qsys_0|W_wr_dst_reg~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_dst_reg , inst2|nios2_qsys_0|W_wr_dst_reg, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_dst_regnum[4] , inst2|nios2_qsys_0|W_dst_regnum[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_W~0 , inst2|nios2_qsys_0|D_src1_hazard_W~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_W , inst2|nios2_qsys_0|D_src1_hazard_W, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[26]~26 , inst2|nios2_qsys_0|E_src1_prelim[26]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[26] , inst2|nios2_qsys_0|E_src1_prelim[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[26]~10 , inst2|nios2_qsys_0|M_mul_src1[26]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[26]~11 , inst2|nios2_qsys_0|E_src2[26]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[26]~52 , inst2|nios2_qsys_0|E_alu_result[26]~52, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[26]~53 , inst2|nios2_qsys_0|E_alu_result[26]~53, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[26] , inst2|nios2_qsys_0|M_alu_result[26], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~27 , inst2|cmd_xbar_mux_001|src_payload~27, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~23 , inst2|cmd_xbar_mux_001|src_payload~23, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~19 , inst2|cmd_xbar_mux_001|src_payload~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~26 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[26] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~105 , inst2|rsp_xbar_mux_001|src_payload~105, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[26] , inst2|nios2_qsys_0|d_readdata_d1[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[2]~5 , inst2|nios2_qsys_0|av_ld_byte3_data[2]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[26] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~42 , inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43 , inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[26]~46 , inst2|nios2_qsys_0|E_st_data[26]~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[26]~35 , inst2|nios2_qsys_0|E_st_data[26]~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[26]~36 , inst2|nios2_qsys_0|E_st_data[26]~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[26] , inst2|nios2_qsys_0|M_st_data[26], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~29 , inst2|cmd_xbar_mux|src_payload~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[26] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~21 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[26] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~28 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~22 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[24] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[24], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~7 , inst2|cmd_xbar_mux|src_payload~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[24] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~22 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[27] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[27] , inst2|rsp_xbar_mux|src_data[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[27] , inst2|nios2_qsys_0|i_readdata_d1[27], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[4]~5 , inst2|nios2_qsys_0|E_src1_prelim[4]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[4] , inst2|nios2_qsys_0|E_src1_prelim[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[4]~4 , inst2|nios2_qsys_0|M_mul_src1_nxt[4]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[8] , inst2|nios2_qsys_0|M_mul_partial_prod[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[8] , inst2|nios2_qsys_0|M_mul_result[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31 , inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[7]~8 , inst2|nios2_qsys_0|E_src2_prelim[7]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[7] , inst2|nios2_qsys_0|E_src2_prelim[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[15]~0 , inst2|nios2_qsys_0|M_st_data[15]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[15]~feeder , inst2|nios2_qsys_0|M_st_data[15]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[15] , inst2|nios2_qsys_0|M_st_data[15], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~10 , inst2|cmd_xbar_mux|src_payload~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[15] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9]~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~70 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~70, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~71 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~71, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[10] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~27 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~72 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~72, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~73 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~73, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[9] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~67 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~67, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~60 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~60, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~22 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux30~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~61 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~61, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~10 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~18 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~41 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~41, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~42 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~11 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~12 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~14 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~15 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~16 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~17 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~28 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~29 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[16] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[16] , inst2|rsp_xbar_mux|src_data[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[16] , inst2|nios2_qsys_0|i_readdata_d1[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[21]~21 , inst2|nios2_qsys_0|E_src1_prelim[21]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[21] , inst2|nios2_qsys_0|E_src1_prelim[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[21]~5 , inst2|nios2_qsys_0|M_mul_src1[21]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[21]~19 , inst2|nios2_qsys_0|M_rot_step1[21]~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[21] , inst2|nios2_qsys_0|M_rot_step1[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[21]~13 , inst2|nios2_qsys_0|Mn_rot_step2[21]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[21] , inst2|nios2_qsys_0|Mn_rot_step2[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~3 , inst2|nios2_qsys_0|M2_rot~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[5] , inst2|nios2_qsys_0|M2_rot[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~6 , inst2|nios2_qsys_0|M_shift_rot_result~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~7 , inst2|nios2_qsys_0|M_shift_rot_result~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[5] , inst2|nios2_qsys_0|M_shift_rot_result[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[4]~40 , inst2|nios2_qsys_0|M_mul_result[4]~40, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[5]~42 , inst2|nios2_qsys_0|M_mul_result[5]~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[5] , inst2|nios2_qsys_0|M_mul_result[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9 , inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[5]~2 , inst2|nios2_qsys_0|E_src1[5]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[6]~10 , inst2|nios2_qsys_0|M_rot_step1[6]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[6] , inst2|nios2_qsys_0|M_rot_step1[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[6]~14 , inst2|nios2_qsys_0|Mn_rot_step2[6]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[6] , inst2|nios2_qsys_0|Mn_rot_step2[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~2 , inst2|nios2_qsys_0|M2_rot~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[6] , inst2|nios2_qsys_0|M2_rot[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~5 , inst2|nios2_qsys_0|M_shift_rot_result~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[6] , inst2|nios2_qsys_0|M_shift_rot_result[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~6 , inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7 , inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[14]~1 , inst2|nios2_qsys_0|M_st_data[14]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[14]~feeder , inst2|nios2_qsys_0|M_st_data[14]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[14] , inst2|nios2_qsys_0|M_st_data[14], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~14 , inst2|cmd_xbar_mux|src_payload~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[14] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~26 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[28] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~58 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~58, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~59 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~59, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[29] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[29], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~46 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~46, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[28] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[18] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~37 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~38 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[19] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~40 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~40, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[18] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~82 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~82, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.010, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~75 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~75, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~23 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[15] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~64 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~64, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~65 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~65, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[16] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~35 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~35, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~36 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[17] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~33 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13]~10 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~18 , inst2|cmd_xbar_mux|src_payload~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[13] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~16 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~34 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[12] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[12], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~22 , inst2|cmd_xbar_mux|src_payload~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[12] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~20 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[31] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]~feeder , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~36 , inst2|rsp_xbar_mux_001|src_payload~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[31] , inst2|nios2_qsys_0|d_readdata_d1[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0 , inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1 , inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_cmp~6 , inst2|nios2_qsys_0|D_ctrl_cmp~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_cmp~11 , inst2|nios2_qsys_0|D_ctrl_cmp~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_cmp~12 , inst2|nios2_qsys_0|D_ctrl_cmp~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_cmp , inst2|nios2_qsys_0|E_ctrl_cmp, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal107~3 , inst2|nios2_qsys_0|Equal107~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_op_rdctl , inst2|nios2_qsys_0|D_op_rdctl, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_rdctl_inst , inst2|nios2_qsys_0|E_ctrl_rdctl_inst, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2 , inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3 , inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[0] , inst2|nios2_qsys_0|M_alu_result[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_iw[3] , inst2|nios2_qsys_0|M_iw[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_sign_bit~0 , inst2|nios2_qsys_0|av_sign_bit~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~117 , inst2|rsp_xbar_mux_001|src_payload~117, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[7]~feeder , inst2|pio_pwm_in|data_out[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[7] , inst2|pio_pwm_in|data_out[7], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[7] , inst2|pio_pwm_in|readdata[7], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[7] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[7], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~28 , inst2|rsp_xbar_mux_001|src_payload~28, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[7]~2 , inst2|jtag_uart_0|av_readdata[7]~2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~25 , inst2|rsp_xbar_mux_001|src_payload~25, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~29 , inst2|rsp_xbar_mux_001|src_payload~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[7] , inst2|nios2_qsys_0|d_readdata_d1[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~4 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[23] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~30 , inst2|rsp_xbar_mux_001|src_payload~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[23] , inst2|nios2_qsys_0|d_readdata_d1[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_sign_bit~1 , inst2|nios2_qsys_0|av_sign_bit~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_sign_bit~2 , inst2|nios2_qsys_0|av_sign_bit~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_byte3_data[1]~6 , inst2|nios2_qsys_0|av_ld_byte3_data[1]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[25] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2[25]~13 , inst2|nios2_qsys_0|E_src2[25]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[25]~54 , inst2|nios2_qsys_0|E_alu_result[25]~54, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[25]~55 , inst2|nios2_qsys_0|E_alu_result[25]~55, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[25] , inst2|nios2_qsys_0|M_alu_result[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[1]~4 , inst2|nios2_qsys_0|Mn_rot_step2[1]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[9] , inst2|nios2_qsys_0|Mn_rot_step2[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~21 , inst2|nios2_qsys_0|M2_rot~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[25] , inst2|nios2_qsys_0|M2_rot[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~42 , inst2|nios2_qsys_0|M_shift_rot_result~42, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~43 , inst2|nios2_qsys_0|M_shift_rot_result~43, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[25] , inst2|nios2_qsys_0|M_shift_rot_result[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~44 , inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45 , inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[25] , inst2|nios2_qsys_0|W_wr_data[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[25]~25 , inst2|nios2_qsys_0|E_src2_prelim[25]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[25] , inst2|nios2_qsys_0|E_src2_prelim[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[9]~10 , inst2|nios2_qsys_0|E_src2_prelim[9]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[9] , inst2|nios2_qsys_0|E_src2_prelim[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[25]~37 , inst2|nios2_qsys_0|E_st_data[25]~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[25]~38 , inst2|nios2_qsys_0|E_st_data[25]~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_st_data[25]~39 , inst2|nios2_qsys_0|E_st_data[25]~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[25] , inst2|nios2_qsys_0|M_st_data[25], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~31 , inst2|cmd_xbar_mux_001|src_payload~31, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~75 , inst2|rsp_xbar_mux_001|src_payload~75, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[28] , inst2|nios2_qsys_0|d_readdata_d1[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[12] , inst2|nios2_qsys_0|M_mul_result[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[4]~10 , inst2|nios2_qsys_0|Mn_rot_step2[4]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[12] , inst2|nios2_qsys_0|Mn_rot_step2[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[28]~27 , inst2|nios2_qsys_0|Mn_rot_step2[28]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[28] , inst2|nios2_qsys_0|Mn_rot_step2[28], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~10 , inst2|nios2_qsys_0|M2_rot~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[12] , inst2|nios2_qsys_0|M2_rot[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[4]~4 , inst2|nios2_qsys_0|E_rot_mask[4]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[4] , inst2|nios2_qsys_0|M_rot_mask[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~20 , inst2|nios2_qsys_0|M_shift_rot_result~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~21 , inst2|nios2_qsys_0|M_shift_rot_result~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[12] , inst2|nios2_qsys_0|M_shift_rot_result[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~22 , inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23 , inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[12] , inst2|nios2_qsys_0|W_wr_data[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[12]~13 , inst2|nios2_qsys_0|E_src2_prelim[12]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[12] , inst2|nios2_qsys_0|E_src2_prelim[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[12]~2 , inst2|nios2_qsys_0|E_stw_data[12]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[12]~10 , inst2|nios2_qsys_0|D_src2_imm[12]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[12] , inst2|nios2_qsys_0|E_src2_imm[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[12]~12 , inst2|nios2_qsys_0|M_mul_src2[12]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[12]~11 , inst2|nios2_qsys_0|E_alu_result[12]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[12]~12 , inst2|nios2_qsys_0|E_alu_result[12]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[12] , inst2|nios2_qsys_0|M_alu_result[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[11]~17 , inst2|nios2_qsys_0|E_alu_result[11]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[11]~18 , inst2|nios2_qsys_0|E_alu_result[11]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[11] , inst2|nios2_qsys_0|M_alu_result[11], Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal2~0 , inst2|addr_router_001|Equal2~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal2~2 , inst2|addr_router_001|Equal2~2, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal2~3 , inst2|addr_router_001|Equal2~3, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal3~3 , inst2|addr_router_001|Equal3~3, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0 , inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0 , inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1 , inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|wait_latency_counter~2 , inst2|pio_pwm_in_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|wait_latency_counter[0] , inst2|pio_pwm_in_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|wait_latency_counter~3 , inst2|pio_pwm_in_s1_translator|wait_latency_counter~3, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1] , inst2|pio_pwm_in_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|always0~1 , inst2|pio_pwm_in|always0~1, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal11~0 , inst2|addr_router_001|Equal11~0, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|always0~2 , inst2|pio_pwm_in|always0~2, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[3] , inst2|pio_pwm_in|data_out[3], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[3] , inst2|pio_pwm_in|readdata[3], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[3] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal2~1 , inst2|addr_router_001|Equal2~1, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal4~0 , inst2|addr_router_001|Equal4~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal4~1 , inst2|addr_router_001|Equal4~1, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1 , inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|wait_latency_counter~2 , inst2|pio_i_max_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|wait_latency_counter[0] , inst2|pio_i_max_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0 , inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|read_latency_shift_reg~1 , inst2|pio_i_max_s1_translator|read_latency_shift_reg~1, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|read_latency_shift_reg[0] , inst2|pio_i_max_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[3]~feeder , inst2|pio_i_max|data_out[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|wait_latency_counter~3 , inst2|pio_i_max_s1_translator|wait_latency_counter~3, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|wait_latency_counter[1] , inst2|pio_i_max_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|always0~0 , inst2|pio_i_max|always0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|always0~1 , inst2|pio_i_max|always0~1, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[3] , inst2|pio_i_max|data_out[3], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[3] , inst2|pio_i_max|readdata[3], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[3] , inst2|pio_i_max_s1_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~80 , inst2|rsp_xbar_mux_001|src_payload~80, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~81 , inst2|rsp_xbar_mux_001|src_payload~81, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[3] , inst2|nios2_qsys_0|d_readdata_d1[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ld_align_sh8 , inst2|nios2_qsys_0|M_ld_align_sh8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~12 , inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~10 , inst2|nios2_qsys_0|M_shift_rot_result~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~11 , inst2|nios2_qsys_0|M_shift_rot_result~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[3] , inst2|nios2_qsys_0|M_shift_rot_result[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[2]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[2] , inst2|nios2_qsys_0|M_mul_partial_prod[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[1] , inst2|nios2_qsys_0|M_mul_partial_prod[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[0]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[0] , inst2|nios2_qsys_0|M_mul_partial_prod[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[1]~34 , inst2|nios2_qsys_0|M_mul_result[1]~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[2]~36 , inst2|nios2_qsys_0|M_mul_result[2]~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[3]~38 , inst2|nios2_qsys_0|M_mul_result[3]~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[3] , inst2|nios2_qsys_0|M_mul_result[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13 , inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[3]~3 , inst2|nios2_qsys_0|M_mul_src1_nxt[3]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[11]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[11]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[11] , inst2|nios2_qsys_0|M_mul_partial_prod[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[11] , inst2|nios2_qsys_0|M_mul_result[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~24 , inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~11 , inst2|nios2_qsys_0|M2_rot~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[11] , inst2|nios2_qsys_0|M2_rot[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~22 , inst2|nios2_qsys_0|M_shift_rot_result~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~23 , inst2|nios2_qsys_0|M_shift_rot_result~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[11] , inst2|nios2_qsys_0|M_shift_rot_result[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25 , inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[11] , inst2|nios2_qsys_0|W_wr_data[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[11]~12 , inst2|nios2_qsys_0|E_src2_prelim[11]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[11] , inst2|nios2_qsys_0|E_src2_prelim[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[11]~3 , inst2|nios2_qsys_0|E_stw_data[11]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[11] , inst2|nios2_qsys_0|M_st_data[11], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~25 , inst2|cmd_xbar_mux|src_payload~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[11] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~24 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10]~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~28 , inst2|cmd_xbar_mux|src_payload~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[10] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~27 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[15] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[15] , inst2|rsp_xbar_mux|src_data[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[15] , inst2|nios2_qsys_0|i_readdata_d1[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[7]~26 , inst2|nios2_qsys_0|F_iw[7]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[7] , inst2|nios2_qsys_0|D_iw[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[1]~6 , inst2|nios2_qsys_0|D_src2_imm[1]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[1] , inst2|nios2_qsys_0|E_src2_imm[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[1]~1 , inst2|nios2_qsys_0|M_mul_src2[1]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~6 , inst2|nios2_qsys_0|Add8|auto_generated|_~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_mem_byte_en[0]~6 , inst2|nios2_qsys_0|E_mem_byte_en[0]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mem_byte_en[0] , inst2|nios2_qsys_0|M_mem_byte_en[0], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[32] , inst2|cmd_xbar_mux|src_data[32], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[1] , inst2|rsp_xbar_mux|src_data[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[1] , inst2|nios2_qsys_0|i_readdata_d1[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~15 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[4] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[32] , inst2|cmd_xbar_mux_001|src_data[32], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~24 , inst2|cmd_xbar_mux_001|src_payload~24, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~20 , inst2|cmd_xbar_mux_001|src_payload~20, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~16 , inst2|cmd_xbar_mux_001|src_payload~16, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[4] , inst2|rsp_xbar_mux|src_data[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[4] , inst2|nios2_qsys_0|i_readdata_d1[4], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~12 , inst2|cmd_xbar_mux_001|src_payload~12, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~8 , inst2|cmd_xbar_mux_001|src_payload~8, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~4 , inst2|cmd_xbar_mux_001|src_payload~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~11 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[5] , inst2|rsp_xbar_mux|src_data[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[5] , inst2|nios2_qsys_0|i_readdata_d1[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~8 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[22] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[22] , inst2|rsp_xbar_mux|src_data[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[22] , inst2|nios2_qsys_0|i_readdata_d1[22], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[23] , inst2|rsp_xbar_mux|src_data[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[23] , inst2|nios2_qsys_0|i_readdata_d1[23], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[24] , inst2|rsp_xbar_mux|src_data[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[24] , inst2|nios2_qsys_0|i_readdata_d1[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~30 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[25] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[25] , inst2|rsp_xbar_mux|src_data[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[25] , inst2|nios2_qsys_0|i_readdata_d1[25], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[26] , inst2|rsp_xbar_mux|src_data[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[26] , inst2|nios2_qsys_0|i_readdata_d1[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[17]~17 , inst2|nios2_qsys_0|E_src2_prelim[17]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[17] , inst2|nios2_qsys_0|E_src2_prelim[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[17]~10 , inst2|nios2_qsys_0|M_st_data[17]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[17] , inst2|nios2_qsys_0|M_st_data[17], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~29 , inst2|cmd_xbar_mux_001|src_payload~29, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[18] , inst2|rsp_xbar_mux|src_data[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[18] , inst2|nios2_qsys_0|i_readdata_d1[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[6]~27 , inst2|nios2_qsys_0|F_iw[6]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[6] , inst2|nios2_qsys_0|D_iw[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[0]~7 , inst2|nios2_qsys_0|D_src2_imm[0]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[0] , inst2|nios2_qsys_0|E_src2_imm[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[0]~0 , inst2|nios2_qsys_0|M_mul_src2[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~7 , inst2|nios2_qsys_0|Add8|auto_generated|_~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_mem_byte_en[1]~7 , inst2|nios2_qsys_0|E_mem_byte_en[1]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mem_byte_en[1] , inst2|nios2_qsys_0|M_mem_byte_en[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[33] , inst2|cmd_xbar_mux_001|src_data[33], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[9] , inst2|rsp_xbar_mux|src_data[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[9] , inst2|nios2_qsys_0|i_readdata_d1[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[10]~23 , inst2|nios2_qsys_0|F_iw[10]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[10] , inst2|nios2_qsys_0|D_iw[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[4]~3 , inst2|nios2_qsys_0|D_src2_imm[4]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[4] , inst2|nios2_qsys_0|E_src2_imm[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[4]~4 , inst2|nios2_qsys_0|M_mul_src2[4]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~3 , inst2|nios2_qsys_0|Add8|auto_generated|_~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[4]~31 , inst2|nios2_qsys_0|E_alu_result[4]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[4]~33 , inst2|nios2_qsys_0|E_alu_result[4]~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[4] , inst2|nios2_qsys_0|M_alu_result[4], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_data[40] , inst2|cmd_xbar_mux_001|src_data[40], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[8] , inst2|rsp_xbar_mux|src_data[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[8] , inst2|nios2_qsys_0|i_readdata_d1[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[8]~25 , inst2|nios2_qsys_0|F_iw[8]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[8] , inst2|nios2_qsys_0|D_iw[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[2]~5 , inst2|nios2_qsys_0|D_src2_imm[2]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[2] , inst2|nios2_qsys_0|E_src2_imm[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[2]~2 , inst2|nios2_qsys_0|M_mul_src2[2]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_mask[1]~7 , inst2|nios2_qsys_0|E_rot_mask[1]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_mask[1] , inst2|nios2_qsys_0|M_rot_mask[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~26 , inst2|nios2_qsys_0|M_shift_rot_result~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~13 , inst2|nios2_qsys_0|M2_rot~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[9] , inst2|nios2_qsys_0|M2_rot[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~27 , inst2|nios2_qsys_0|M_shift_rot_result~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[9] , inst2|nios2_qsys_0|M_shift_rot_result[9], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~115 , inst2|rsp_xbar_mux_001|src_payload~115, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[25] , inst2|nios2_qsys_0|d_readdata_d1[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~28 , inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29 , inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[9]~5 , inst2|nios2_qsys_0|E_stw_data[9]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[9]~9 , inst2|nios2_qsys_0|M_mul_src2[9]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~13 , inst2|nios2_qsys_0|Add8|auto_generated|_~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[9]~22 , inst2|nios2_qsys_0|E_alu_result[9]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[9]~23 , inst2|nios2_qsys_0|E_alu_result[9]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[9]~24 , inst2|nios2_qsys_0|E_alu_result[9]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[9] , inst2|nios2_qsys_0|M_alu_result[9], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[45] , inst2|cmd_xbar_mux|src_data[45], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[7] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~4 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[9] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~28 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[17] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[17] , inst2|rsp_xbar_mux|src_data[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[17] , inst2|nios2_qsys_0|i_readdata_d1[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[19]~29 , inst2|nios2_qsys_0|F_iw[19]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[19] , inst2|nios2_qsys_0|D_iw[19], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[24]~3 , inst2|nios2_qsys_0|F_iw[24]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[24] , inst2|nios2_qsys_0|D_iw[24], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[2]~7 , inst2|nios2_qsys_0|D_dst_regnum[2]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_dst_regnum[2] , inst2|nios2_qsys_0|E_dst_regnum[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_dst_regnum[2] , inst2|nios2_qsys_0|M_dst_regnum[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[8]~9 , inst2|nios2_qsys_0|E_src2_prelim[8]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[8] , inst2|nios2_qsys_0|E_src2_prelim[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_stw_data[8]~6 , inst2|nios2_qsys_0|E_stw_data[8]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[8]~14 , inst2|nios2_qsys_0|D_src2_imm[8]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[8] , inst2|nios2_qsys_0|E_src2_imm[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[8]~8 , inst2|nios2_qsys_0|M_mul_src2[8]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~14 , inst2|nios2_qsys_0|Add8|auto_generated|_~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[8]~25 , inst2|nios2_qsys_0|E_alu_result[8]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[8]~27 , inst2|nios2_qsys_0|E_alu_result[8]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[8] , inst2|nios2_qsys_0|M_alu_result[8], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[44] , inst2|cmd_xbar_mux|src_data[44], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~9 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[14] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[14] , inst2|rsp_xbar_mux|src_data[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[14] , inst2|nios2_qsys_0|i_readdata_d1[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[15]~17 , inst2|nios2_qsys_0|F_iw[15]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[15] , inst2|nios2_qsys_0|D_iw[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_compare_op[1]~0 , inst2|nios2_qsys_0|D_compare_op[1]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_compare_op[1] , inst2|nios2_qsys_0|E_compare_op[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[5]~5 , inst2|nios2_qsys_0|E_alu_result[5]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[3]~1 , inst2|nios2_qsys_0|D_extra_pc[3]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[3] , inst2|nios2_qsys_0|E_extra_pc[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[5]~4 , inst2|nios2_qsys_0|E_alu_result[5]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[5]~6 , inst2|nios2_qsys_0|E_alu_result[5]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[5] , inst2|nios2_qsys_0|M_alu_result[5], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[41] , inst2|cmd_xbar_mux|src_data[41], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[3] , inst2|rsp_xbar_mux|src_data[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[3] , inst2|nios2_qsys_0|i_readdata_d1[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[2]~10 , inst2|nios2_qsys_0|F_iw[2]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[2] , inst2|nios2_qsys_0|D_iw[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_imm[7]~0 , inst2|nios2_qsys_0|D_src2_imm[7]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_imm[7] , inst2|nios2_qsys_0|E_src2_imm[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src2[7]~7 , inst2|nios2_qsys_0|M_mul_src2[7]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add8|auto_generated|_~0 , inst2|nios2_qsys_0|Add8|auto_generated|_~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[7]~1 , inst2|nios2_qsys_0|E_alu_result[7]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[7]~2 , inst2|nios2_qsys_0|E_alu_result[7]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[7]~3 , inst2|nios2_qsys_0|E_alu_result[7]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[7] , inst2|nios2_qsys_0|M_alu_result[7], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[43] , inst2|cmd_xbar_mux|src_data[43], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[5] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~25 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[10] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~103 , inst2|rsp_xbar_mux_001|src_payload~103, Controller_ASK2, 1
instance = comp, \ADC_SDO~input , ADC_SDO~input, Controller_ASK2, 1
instance = comp, \inst1|state~15 , inst1|state~15, Controller_ASK2, 1
instance = comp, \inst1|Selector0~0 , inst1|Selector0~0, Controller_ASK2, 1
instance = comp, \inst1|Selector3~1 , inst1|Selector3~1, Controller_ASK2, 1
instance = comp, \inst1|state.S6 , inst1|state.S6, Controller_ASK2, 1
instance = comp, \inst1|always4~0 , inst1|always4~0, Controller_ASK2, 1
instance = comp, \inst1|enable , inst1|enable, Controller_ASK2, 1
instance = comp, \inst1|ST[0]~5 , inst1|ST[0]~5, Controller_ASK2, 1
instance = comp, \inst1|ST[1]~7 , inst1|ST[1]~7, Controller_ASK2, 1
instance = comp, \inst1|state~14 , inst1|state~14, Controller_ASK2, 1
instance = comp, \inst1|state.000 , inst1|state.000, Controller_ASK2, 1
instance = comp, \inst1|always0~1 , inst1|always0~1, Controller_ASK2, 1
instance = comp, \inst1|ST[1] , inst1|ST[1], Controller_ASK2, 1
instance = comp, \inst1|ST[2]~9 , inst1|ST[2]~9, Controller_ASK2, 1
instance = comp, \inst1|ST[2] , inst1|ST[2], Controller_ASK2, 1
instance = comp, \inst1|ST[4]~13 , inst1|ST[4]~13, Controller_ASK2, 1
instance = comp, \inst1|ST[4] , inst1|ST[4], Controller_ASK2, 1
instance = comp, \inst1|ST[0] , inst1|ST[0], Controller_ASK2, 1
instance = comp, \inst1|LessThan0~0 , inst1|LessThan0~0, Controller_ASK2, 1
instance = comp, \inst1|Selector2~0 , inst1|Selector2~0, Controller_ASK2, 1
instance = comp, \inst1|state.S5 , inst1|state.S5, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[2]~1 , inst1|SHIFT_REG_REC[2]~1, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[0] , inst1|SHIFT_REG_REC[0], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~15 , inst1|SHIFT_REG_REC~15, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[1] , inst1|SHIFT_REG_REC[1], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~14 , inst1|SHIFT_REG_REC~14, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[2] , inst1|SHIFT_REG_REC[2], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~13 , inst1|SHIFT_REG_REC~13, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[3] , inst1|SHIFT_REG_REC[3], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~12 , inst1|SHIFT_REG_REC~12, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[4] , inst1|SHIFT_REG_REC[4], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~11 , inst1|SHIFT_REG_REC~11, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[5] , inst1|SHIFT_REG_REC[5], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~10 , inst1|SHIFT_REG_REC~10, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[6] , inst1|SHIFT_REG_REC[6], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~9 , inst1|SHIFT_REG_REC~9, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[7] , inst1|SHIFT_REG_REC[7], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~8 , inst1|SHIFT_REG_REC~8, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[8] , inst1|SHIFT_REG_REC[8], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~7 , inst1|SHIFT_REG_REC~7, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[9] , inst1|SHIFT_REG_REC[9], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~6 , inst1|SHIFT_REG_REC~6, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[10] , inst1|SHIFT_REG_REC[10], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[10]~feeder , inst1|DATA_OUT_ADC[10]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[10] , inst1|DATA_OUT_ADC[10], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[10] , inst2|pio_sdo_adc|read_mux_out[10], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[10] , inst2|pio_sdo_adc|readdata[10], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[10]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[10]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[10] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[10]~feeder , inst2|nios2_qsys_0|M_st_data[10]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[10] , inst2|nios2_qsys_0|M_st_data[10], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[10]~feeder , inst2|pio_angle|data_dir[10]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|Add0~0 , inst2|pio_angle_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal7~0 , inst2|addr_router_001|Equal7~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|wait_latency_counter~0 , inst2|pio_angle_s1_translator|wait_latency_counter~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|wait_latency_counter[0] , inst2|pio_angle_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|read_latency_shift_reg~3 , inst2|pio_angle_s1_translator|read_latency_shift_reg~3, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2 , inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|wait_latency_counter~1 , inst2|pio_angle_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|wait_latency_counter[1] , inst2|pio_angle_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|always2~0 , inst2|pio_res_nsoe|always2~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|always2~0 , inst2|pio_angle|always2~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[10] , inst2|pio_angle|data_dir[10], Controller_ASK2, 1
instance = comp, \bidir_angle[10]~input , bidir_angle[10]~input, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[10]~13 , inst2|pio_angle|read_mux_out[10]~13, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[10] , inst2|pio_angle|readdata[10], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[10] , inst2|pio_angle_s1_translator|av_readdata_pre[10], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|read_latency_shift_reg[0] , inst2|pio_angle_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~102 , inst2|rsp_xbar_mux_001|src_payload~102, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg[0] , inst2|pio_pwm_in_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[10]~feeder , inst2|pio_i_max|data_out[10]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[10] , inst2|pio_i_max|data_out[10], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[10] , inst2|pio_i_max|readdata[10], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[10] , inst2|pio_i_max_s1_translator|av_readdata_pre[10], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~100 , inst2|rsp_xbar_mux_001|src_payload~100, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~104 , inst2|rsp_xbar_mux_001|src_payload~104, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[10] , inst2|nios2_qsys_0|d_readdata_d1[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_step1[18] , inst2|nios2_qsys_0|M_rot_step1[18], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[18]~7 , inst2|nios2_qsys_0|Mn_rot_step2[18]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Mn_rot_step2[26] , inst2|nios2_qsys_0|Mn_rot_step2[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~12 , inst2|nios2_qsys_0|M2_rot~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[10] , inst2|nios2_qsys_0|M2_rot[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~25 , inst2|nios2_qsys_0|M_shift_rot_result~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[10] , inst2|nios2_qsys_0|M_shift_rot_result[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~26 , inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27 , inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[10]~12 , inst2|nios2_qsys_0|E_src1[10]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[8] , inst2|nios2_qsys_0|D_pc_plus_one[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~25 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~27 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~27, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[8]~6 , inst2|nios2_qsys_0|D_extra_pc[8]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[8] , inst2|nios2_qsys_0|E_extra_pc[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_exception~0 , inst2|nios2_qsys_0|D_ctrl_exception~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_exception~1 , inst2|nios2_qsys_0|D_ctrl_exception~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_exception , inst2|nios2_qsys_0|E_ctrl_exception, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~24 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~24, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~25 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~25, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~26 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~26, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[8] , inst2|nios2_qsys_0|M_pipe_flush_waddr[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[21]~11 , inst2|nios2_qsys_0|F_iw[21]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[21] , inst2|nios2_qsys_0|D_iw[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[7]~14 , inst2|nios2_qsys_0|F_pc_plus_one[7]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[7] , inst2|nios2_qsys_0|D_pc_plus_one[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[7]~7 , inst2|nios2_qsys_0|D_extra_pc[7]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[7] , inst2|nios2_qsys_0|E_extra_pc[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~21 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~21, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~22 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~22, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[13] , inst2|nios2_qsys_0|E_iw[13], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~23 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[7] , inst2|nios2_qsys_0|M_pipe_flush_waddr[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[7] , inst2|nios2_qsys_0|D_pc[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[7] , inst2|nios2_qsys_0|F_pc[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[9]~18 , inst2|nios2_qsys_0|F_pc_plus_one[9]~18, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[9] , inst2|nios2_qsys_0|F_pc[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[9] , inst2|nios2_qsys_0|D_pc[9], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~0 , inst2|nios2_qsys_0|ic_tag_wraddress_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_line[6] , inst2|nios2_qsys_0|ic_fill_line[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[23]~2 , inst2|nios2_qsys_0|F_iw[23]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[23] , inst2|nios2_qsys_0|D_iw[23], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[1]~4 , inst2|nios2_qsys_0|D_dst_regnum[1]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[1]~9 , inst2|nios2_qsys_0|D_dst_regnum[1]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_dst_regnum[1] , inst2|nios2_qsys_0|E_dst_regnum[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_dst_regnum[1] , inst2|nios2_qsys_0|M_dst_regnum[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_M~1 , inst2|nios2_qsys_0|D_src2_hazard_M~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_M~0 , inst2|nios2_qsys_0|D_src2_hazard_M~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_M~2 , inst2|nios2_qsys_0|D_src2_hazard_M~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_M , inst2|nios2_qsys_0|D_src2_hazard_M, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[1] , inst2|nios2_qsys_0|E_src2_prelim[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[9]~6 , inst2|nios2_qsys_0|M_st_data[9]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[1] , inst2|nios2_qsys_0|M_st_data[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~28 , inst2|cmd_xbar_mux_001|src_payload~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~23 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~23, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~feeder , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[2] , inst2|rsp_xbar_mux|src_data[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[2] , inst2|nios2_qsys_0|i_readdata_d1[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~11 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~13 , inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[4] , inst2|nios2_qsys_0|F_pc[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[4] , inst2|nios2_qsys_0|D_pc[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[1]~0 , inst2|nios2_qsys_0|ic_tag_wraddress[1]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_line[1] , inst2|nios2_qsys_0|ic_fill_line[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[14]~13 , inst2|nios2_qsys_0|F_iw[14]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[14] , inst2|nios2_qsys_0|D_iw[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[14] , inst2|nios2_qsys_0|E_iw[14], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[15] , inst2|nios2_qsys_0|E_iw[15], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_invalidate_i~0 , inst2|nios2_qsys_0|E_ctrl_invalidate_i~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[16] , inst2|nios2_qsys_0|E_iw[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_invalidate_i~1 , inst2|nios2_qsys_0|E_ctrl_invalidate_i~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_invalidate_i~2 , inst2|nios2_qsys_0|E_ctrl_invalidate_i~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ctrl_invalidate_i , inst2|nios2_qsys_0|M_ctrl_invalidate_i, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_valid_from_E , inst2|nios2_qsys_0|M_valid_from_E, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt , inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ic_fill_starting_d1~0 , inst2|nios2_qsys_0|D_ic_fill_starting_d1~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ic_fill_starting_d1 , inst2|nios2_qsys_0|D_ic_fill_starting_d1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset_en~0 , inst2|nios2_qsys_0|ic_fill_dp_offset_en~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2 , inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_en , inst2|nios2_qsys_0|ic_fill_valid_bits_en, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[0] , inst2|nios2_qsys_0|ic_fill_valid_bits[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3 , inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[0] , inst2|nios2_qsys_0|ic_tag_wraddress[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[1]~feeder , inst2|nios2_qsys_0|ic_tag_wraddress[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_crst~0 , inst2|nios2_qsys_0|D_ctrl_crst~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_crst~1 , inst2|nios2_qsys_0|D_ctrl_crst~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_crst , inst2|nios2_qsys_0|E_ctrl_crst, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ctrl_crst , inst2|nios2_qsys_0|M_ctrl_crst, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5 , inst2|nios2_qsys_0|ic_tag_wraddress[2]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[1] , inst2|nios2_qsys_0|ic_tag_wraddress[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[2]~feeder , inst2|nios2_qsys_0|ic_tag_wraddress[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[2] , inst2|nios2_qsys_0|ic_tag_wraddress[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[3]~feeder , inst2|nios2_qsys_0|ic_tag_wraddress[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[3] , inst2|nios2_qsys_0|ic_tag_wraddress[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[4]~feeder , inst2|nios2_qsys_0|ic_tag_wraddress[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[4] , inst2|nios2_qsys_0|ic_tag_wraddress[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[5] , inst2|nios2_qsys_0|ic_tag_wraddress[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4 , inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5 , inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[6] , inst2|nios2_qsys_0|ic_tag_wraddress[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[1] , inst2|nios2_qsys_0|ic_fill_valid_bits[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[2] , inst2|nios2_qsys_0|ic_fill_valid_bits[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[3] , inst2|nios2_qsys_0|ic_fill_valid_bits[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[4] , inst2|nios2_qsys_0|ic_fill_valid_bits[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[5] , inst2|nios2_qsys_0|ic_fill_valid_bits[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal159~0 , inst2|nios2_qsys_0|Equal159~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[6] , inst2|nios2_qsys_0|ic_fill_valid_bits[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6 , inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_valid_bits[7] , inst2|nios2_qsys_0|ic_fill_valid_bits[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_plus_one[10]~20 , inst2|nios2_qsys_0|F_pc_plus_one[10]~20, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_nxt[11]~2 , inst2|nios2_qsys_0|F_pc_nxt[11]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_nxt[11]~3 , inst2|nios2_qsys_0|F_pc_nxt[11]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[11] , inst2|nios2_qsys_0|F_pc[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[11] , inst2|nios2_qsys_0|D_pc[11], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_tag[1] , inst2|nios2_qsys_0|ic_fill_tag[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_tag[2] , inst2|nios2_qsys_0|ic_fill_tag[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_inst_ram_hit~2 , inst2|nios2_qsys_0|F_inst_ram_hit~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_valid~0 , inst2|nios2_qsys_0|F_ic_valid~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_valid~1 , inst2|nios2_qsys_0|F_ic_valid~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_valid~3 , inst2|nios2_qsys_0|F_ic_valid~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_inst_ram_hit~1 , inst2|nios2_qsys_0|F_inst_ram_hit~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_issue , inst2|nios2_qsys_0|F_issue, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_issue , inst2|nios2_qsys_0|D_issue, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_valid , inst2|nios2_qsys_0|D_valid, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_valid_from_D , inst2|nios2_qsys_0|E_valid_from_D, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~3 , inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~2 , inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~4 , inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~5 , inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal4~5 , inst2|nios2_qsys_0|Equal4~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~0 , inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~6 , inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_flush_pipe_always , inst2|nios2_qsys_0|E_ctrl_flush_pipe_always, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_nxt~3 , inst2|nios2_qsys_0|M_pipe_flush_nxt~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush , inst2|nios2_qsys_0|M_pipe_flush, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_valid~0 , inst2|nios2_qsys_0|E_valid~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_hbreak_req , inst2|nios2_qsys_0|E_hbreak_req, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0 , inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[10] , inst2|nios2_qsys_0|E_pc[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~39 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[10] , inst2|nios2_qsys_0|M_pipe_flush_waddr[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_nxt[10]~4 , inst2|nios2_qsys_0|F_pc_nxt[10]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc_nxt[10]~5 , inst2|nios2_qsys_0|F_pc_nxt[10]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[10] , inst2|nios2_qsys_0|F_pc[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[10] , inst2|nios2_qsys_0|D_pc[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_tag[0] , inst2|nios2_qsys_0|ic_fill_tag[0], Controller_ASK2, 1
instance = comp, \inst2|addr_router|Equal1~0 , inst2|addr_router|Equal1~0, Controller_ASK2, 1
instance = comp, \inst2|limiter|suppress~0 , inst2|limiter|suppress~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_req_accepted~0 , inst2|nios2_qsys_0|ic_fill_req_accepted~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0 , inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_active_nxt~2 , inst2|nios2_qsys_0|ic_fill_active_nxt~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_active_nxt~3 , inst2|nios2_qsys_0|ic_fill_active_nxt~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_active_nxt~4 , inst2|nios2_qsys_0|ic_fill_active_nxt~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_active , inst2|nios2_qsys_0|ic_fill_active, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2 , inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_offset[0] , inst2|nios2_qsys_0|ic_fill_ap_offset[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~1 , inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_offset[1] , inst2|nios2_qsys_0|ic_fill_ap_offset[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Add5~0 , inst2|nios2_qsys_0|Add5~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~2 , inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_ap_offset[2] , inst2|nios2_qsys_0|ic_fill_ap_offset[2], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[40] , inst2|cmd_xbar_mux|src_data[40], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8]~5 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~6 , inst2|cmd_xbar_mux|src_payload~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[8] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~4 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~19 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~19, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[25] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~43 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~43, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~44 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[26] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[2] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~7 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[6] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[6] , inst2|rsp_xbar_mux|src_data[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[6] , inst2|nios2_qsys_0|i_readdata_d1[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[17]~31 , inst2|nios2_qsys_0|F_iw[17]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[17] , inst2|nios2_qsys_0|D_iw[17], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[0]~5 , inst2|nios2_qsys_0|D_dst_regnum[0]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_dst_regnum[0] , inst2|nios2_qsys_0|E_dst_regnum[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_dst_regnum[0] , inst2|nios2_qsys_0|M_dst_regnum[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_wr_data[31] , inst2|nios2_qsys_0|W_wr_data[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[31]~31 , inst2|nios2_qsys_0|E_src1_prelim[31]~31, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[31] , inst2|nios2_qsys_0|E_src1_prelim[31], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1[31]~15 , inst2|nios2_qsys_0|M_mul_src1[31]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_rot_fill_bit~0 , inst2|nios2_qsys_0|E_rot_fill_bit~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_rot_fill_bit , inst2|nios2_qsys_0|M_rot_fill_bit, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~7 , inst2|nios2_qsys_0|M2_rot~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[1] , inst2|nios2_qsys_0|M2_rot[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~15 , inst2|nios2_qsys_0|M_shift_rot_result~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[1] , inst2|nios2_qsys_0|M_shift_rot_result[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[1] , inst2|nios2_qsys_0|M_mul_result[1], Controller_ASK2, 1
instance = comp, \in_pio_keyboard[1]~input , in_pio_keyboard[1]~input, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|read_mux_out[1] , inst2|pio_keyboard_sw6_sw1|read_mux_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|readdata[1] , inst2|pio_keyboard_sw6_sw1|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[1] , inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[1]~feeder , inst1|DATA_OUT_ADC[1]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[1] , inst1|DATA_OUT_ADC[1], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[1] , inst2|pio_sdo_adc|read_mux_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[1] , inst2|pio_sdo_adc|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[1]~feeder , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[1] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1]~15 , inst2|rsp_xbar_mux_001|src_data[1]~15, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal2~4 , inst2|addr_router_001|Equal2~4, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1 , inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg[0] , inst2|pio_led2_led1_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1|readdata[1] , inst2|pio_led2_led1|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|av_readdata_pre[1] , inst2|pio_led2_led1_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1]~17 , inst2|rsp_xbar_mux_001|src_data[1]~17, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[1]~feeder , inst2|pio_pwm_in|data_out[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[1] , inst2|pio_pwm_in|data_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[1] , inst2|pio_pwm_in|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[1] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[1] , inst2|pio_i_max|data_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[1] , inst2|pio_i_max|readdata[1], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[1] , inst2|pio_i_max_s1_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1]~16 , inst2|rsp_xbar_mux_001|src_data[1]~16, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1]~18 , inst2|rsp_xbar_mux_001|src_data[1]~18, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|ien_AE~0 , inst2|jtag_uart_0|ien_AE~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|ien_AE , inst2|jtag_uart_0|ien_AE, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|wr_rfifo , inst2|jtag_uart_0|wr_rfifo, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[0] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~16, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[8], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~17, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[7], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~18, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~19, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~14, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~15, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[5] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[5], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7] , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[1]~8 , inst2|jtag_uart_0|av_readdata[1]~8, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1]~13 , inst2|rsp_xbar_mux_001|src_data[1]~13, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[1] , inst2|rsp_xbar_mux_001|src_data[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[1] , inst2|nios2_qsys_0|d_readdata_d1[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~16 , inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17 , inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[1]~1 , inst2|nios2_qsys_0|M_mul_src1_nxt[1]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[5]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[5] , inst2|nios2_qsys_0|M_mul_partial_prod[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[6]~44 , inst2|nios2_qsys_0|M_mul_result[6]~44, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[6] , inst2|nios2_qsys_0|M_mul_partial_prod[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[6] , inst2|nios2_qsys_0|M_mul_result[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[7]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[7] , inst2|nios2_qsys_0|M_mul_partial_prod[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[7] , inst2|nios2_qsys_0|M_mul_result[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~1 , inst2|nios2_qsys_0|M2_rot~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[7] , inst2|nios2_qsys_0|M2_rot[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~3 , inst2|nios2_qsys_0|M_shift_rot_result~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[7] , inst2|nios2_qsys_0|M_shift_rot_result[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5 , inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[7]~0 , inst2|nios2_qsys_0|E_src1[7]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~16 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~17 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~17, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[5] , inst2|nios2_qsys_0|M_pipe_flush_waddr[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6 , inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[5] , inst2|nios2_qsys_0|F_pc[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[5] , inst2|nios2_qsys_0|D_pc[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress[2]~1 , inst2|nios2_qsys_0|ic_tag_wraddress[2]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_line[2] , inst2|nios2_qsys_0|ic_fill_line[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~3 , inst2|nios2_qsys_0|F_ic_fill_same_tag_line~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~1 , inst2|nios2_qsys_0|F_ic_fill_same_tag_line~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~2 , inst2|nios2_qsys_0|F_ic_fill_same_tag_line~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~0 , inst2|nios2_qsys_0|F_ic_fill_same_tag_line~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_fill_same_tag_line , inst2|nios2_qsys_0|F_ic_fill_same_tag_line, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ic_fill_same_tag_line , inst2|nios2_qsys_0|D_ic_fill_same_tag_line, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_inst_ram_hit~3 , inst2|nios2_qsys_0|F_inst_ram_hit~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw_valid , inst2|nios2_qsys_0|D_iw_valid, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ic_fill_starting~0 , inst2|nios2_qsys_0|D_ic_fill_starting~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ic_fill_starting~1 , inst2|nios2_qsys_0|D_ic_fill_starting~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~1 , inst2|nios2_qsys_0|ic_tag_wraddress_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_line[0] , inst2|nios2_qsys_0|ic_fill_line[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[22]~1 , inst2|nios2_qsys_0|F_iw[22]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[22] , inst2|nios2_qsys_0|D_iw[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_dst_regnum[1] , inst2|nios2_qsys_0|W_dst_regnum[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_dst_regnum[0] , inst2|nios2_qsys_0|W_dst_regnum[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_W~1 , inst2|nios2_qsys_0|D_src2_hazard_W~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_W~0 , inst2|nios2_qsys_0|D_src2_hazard_W~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_W , inst2|nios2_qsys_0|D_src2_hazard_W, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[0]~0 , inst2|nios2_qsys_0|E_src2_prelim[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[0] , inst2|nios2_qsys_0|E_src2_prelim[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[8]~7 , inst2|nios2_qsys_0|M_st_data[8]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[0] , inst2|nios2_qsys_0|M_st_data[0], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|src_payload~0 , inst2|cmd_xbar_mux_001|src_payload~0, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[7] , inst2|rsp_xbar_mux|src_data[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[7] , inst2|nios2_qsys_0|i_readdata_d1[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[16]~14 , inst2|nios2_qsys_0|F_iw[16]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[16] , inst2|nios2_qsys_0|D_iw[16], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal107~1 , inst2|nios2_qsys_0|Equal107~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal107~5 , inst2|nios2_qsys_0|Equal107~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_shift_rot~5 , inst2|nios2_qsys_0|D_ctrl_shift_rot~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_shift_rot , inst2|nios2_qsys_0|E_ctrl_shift_rot, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ctrl_shift_rot , inst2|nios2_qsys_0|M_ctrl_shift_rot, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0 , inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot~0 , inst2|nios2_qsys_0|M2_rot~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M2_rot[0] , inst2|nios2_qsys_0|M2_rot[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~0 , inst2|nios2_qsys_0|M_shift_rot_result~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~1 , inst2|nios2_qsys_0|M_shift_rot_result~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[0] , inst2|nios2_qsys_0|M_shift_rot_result[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|wait_latency_counter~1 , inst2|pio_res_nrd_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0] , inst2|pio_res_nrd_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0 , inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|Add0~0 , inst2|pio_res_nrd_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|wait_latency_counter~2 , inst2|pio_res_nrd_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|wait_latency_counter[1] , inst2|pio_res_nrd_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd|always0~1 , inst2|pio_res_nrd|always0~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd|data_out~0 , inst2|pio_res_nrd|data_out~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd|data_out , inst2|pio_res_nrd|data_out, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd|readdata[0] , inst2|pio_res_nrd|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|av_readdata_pre[0] , inst2|pio_res_nrd_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|wait_latency_counter~1 , inst2|pio_res_nsample_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0] , inst2|pio_res_nsample_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|Add0~0 , inst2|pio_res_nsample_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|wait_latency_counter~2 , inst2|pio_res_nsample_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|wait_latency_counter[1] , inst2|pio_res_nsample_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0 , inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1 , inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg[0] , inst2|pio_res_nsample_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample|data_out~0 , inst2|pio_res_nsample|data_out~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample|data_out , inst2|pio_res_nsample|data_out, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample|readdata[0] , inst2|pio_res_nsample|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|av_readdata_pre[0] , inst2|pio_res_nsample_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~4 , inst2|rsp_xbar_mux_001|src_data[0]~4, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~1 , inst2|rsp_xbar_mux_001|src_data[0]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|Add0~0 , inst2|pio_lcd_control_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|wait_latency_counter~2 , inst2|pio_lcd_control_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|wait_latency_counter[1] , inst2|pio_lcd_control_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3 , inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg[0] , inst2|pio_lcd_control_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|always0~0 , inst2|pio_lcd_control|always0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0 , inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|wait_latency_counter~1 , inst2|pio_lcd_control_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0] , inst2|pio_lcd_control_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|always0~1 , inst2|pio_lcd_control|always0~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|data_out[0] , inst2|pio_lcd_control|data_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|readdata[0] , inst2|pio_lcd_control|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control_s1_translator|av_readdata_pre[0] , inst2|pio_lcd_control_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr|always0~0 , inst2|pio_res_nwr|always0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|wait_latency_counter~2 , inst2|pio_res_nwr_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0] , inst2|pio_res_nwr_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0 , inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0 , inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg[0] , inst2|pio_res_nwr_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~3 , inst2|rsp_xbar_mux_001|src_data[0]~3, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~5 , inst2|rsp_xbar_mux_001|src_data[0]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] , inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[0]~feeder , inst1|DATA_OUT_ADC[0]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[0] , inst1|DATA_OUT_ADC[0], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|read_mux_out[0] , inst2|pio_sdo_adc|read_mux_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc|readdata[0] , inst2|pio_sdo_adc|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator|av_readdata_pre[0] , inst2|pio_sdo_adc_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[0] , inst2|pio_i_max|data_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|readdata[0] , inst2|pio_i_max|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_readdata_pre[0] , inst2|pio_i_max_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~6 , inst2|rsp_xbar_mux_001|src_data[0]~6, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~7 , inst2|rsp_xbar_mux_001|src_data[0]~7, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal9~0 , inst2|addr_router_001|Equal9~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal9~1 , inst2|addr_router_001|Equal9~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~0 , inst2|pio_res_nsoe_s1_translator|wait_latency_counter~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|wait_latency_counter[0] , inst2|pio_res_nsoe_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2 , inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3 , inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg[0] , inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|Add0~0 , inst2|pio_res_nsoe_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~1 , inst2|pio_res_nsoe_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|wait_latency_counter[1] , inst2|pio_res_nsoe_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|always1~0 , inst2|pio_res_nsoe|always1~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|data_dir~0 , inst2|pio_res_nsoe|data_dir~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|data_dir , inst2|pio_res_nsoe|data_dir, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|read_mux_out~0 , inst2|pio_res_nsoe|read_mux_out~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|readdata[0] , inst2|pio_res_nsoe|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe_s1_translator|av_readdata_pre[0] , inst2|pio_res_nsoe_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1 , inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs|always0~0 , inst2|pio_res_ncs|always0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs|always0~1 , inst2|pio_res_ncs|always0~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs|data_out~0 , inst2|pio_res_ncs|data_out~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs|data_out , inst2|pio_res_ncs|data_out, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs|readdata[0] , inst2|pio_res_ncs|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|av_readdata_pre[0] , inst2|pio_res_ncs_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~9 , inst2|rsp_xbar_mux_001|src_data[0]~9, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[0]~feeder , inst2|pio_pwm_in|data_out[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[0] , inst2|pio_pwm_in|data_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|readdata[0] , inst2|pio_pwm_in|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in_s1_translator|av_readdata_pre[0] , inst2|pio_pwm_in_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1|data_out[0]~feeder , inst2|pio_led2_led1|data_out[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1 , inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|wait_latency_counter~2 , inst2|pio_led2_led1_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1] , inst2|pio_led2_led1_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1|always0~0 , inst2|pio_led2_led1|always0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1|always0~1 , inst2|pio_led2_led1|always0~1, Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1|data_out[0] , inst2|pio_led2_led1|data_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1|readdata[0] , inst2|pio_led2_led1|readdata[0], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1_s1_translator|av_readdata_pre[0] , inst2|pio_led2_led1_s1_translator|av_readdata_pre[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~8 , inst2|rsp_xbar_mux_001|src_data[0]~8, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~10 , inst2|rsp_xbar_mux_001|src_data[0]~10, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_data[0]~11 , inst2|rsp_xbar_mux_001|src_data[0]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[0] , inst2|nios2_qsys_0|d_readdata_d1[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0]~0 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~2 , inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3 , inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_src1_nxt[0]~0 , inst2|nios2_qsys_0|M_mul_src1_nxt[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[3] , inst2|nios2_qsys_0|M_mul_partial_prod[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[4]~feeder , inst2|nios2_qsys_0|M_mul_partial_prod[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_partial_prod[4] , inst2|nios2_qsys_0|M_mul_partial_prod[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[4] , inst2|nios2_qsys_0|M_mul_result[4], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[4]~feeder , inst2|pio_lcd_data|data_dir[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal6~0 , inst2|addr_router_001|Equal6~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal6~1 , inst2|addr_router_001|Equal6~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3 , inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|wait_latency_counter~0 , inst2|pio_lcd_data_s1_translator|wait_latency_counter~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|wait_latency_counter[0] , inst2|pio_lcd_data_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|always2~0 , inst2|pio_lcd_data|always2~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[4] , inst2|pio_lcd_data|data_dir[4], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|read_mux_out[4]~4 , inst2|pio_lcd_data|read_mux_out[4]~4, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|readdata[4] , inst2|pio_lcd_data|readdata[4], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[4]~feeder , inst2|pio_lcd_data_s1_translator|av_readdata_pre[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|av_readdata_pre[4] , inst2|pio_lcd_data_s1_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \in_pio_keyboard[4]~input , in_pio_keyboard[4]~input, Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|read_mux_out[4] , inst2|pio_keyboard_sw6_sw1|read_mux_out[4], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1|readdata[4] , inst2|pio_keyboard_sw6_sw1|readdata[4], Controller_ASK2, 1
instance = comp, \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4] , inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~64 , inst2|rsp_xbar_mux_001|src_payload~64, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~121 , inst2|rsp_xbar_mux_001|src_payload~121, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[4]~5 , inst2|jtag_uart_0|av_readdata[4]~5, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[4]~feeder , inst2|pio_angle|data_dir[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[4] , inst2|pio_angle|data_dir[4], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|read_mux_out[4]~8 , inst2|pio_angle|read_mux_out[4]~8, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|readdata[4] , inst2|pio_angle|readdata[4], Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|av_readdata_pre[4] , inst2|pio_angle_s1_translator|av_readdata_pre[4], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~63 , inst2|rsp_xbar_mux_001|src_payload~63, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|src_payload~67 , inst2|rsp_xbar_mux_001|src_payload~67, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_readdata_d1[4] , inst2|nios2_qsys_0|d_readdata_d1[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5 , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4] , inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11 , inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[4]~3 , inst2|nios2_qsys_0|E_src1[4]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[8] , inst2|nios2_qsys_0|E_iw[8], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~6 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~7 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~8 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[2] , inst2|nios2_qsys_0|M_pipe_flush_waddr[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5 , inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[2] , inst2|nios2_qsys_0|F_pc[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[2] , inst2|nios2_qsys_0|D_pc[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_initial_offset[2] , inst2|nios2_qsys_0|ic_fill_initial_offset[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1 , inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2 , inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset[2] , inst2|nios2_qsys_0|ic_fill_dp_offset[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[0]~5 , inst2|nios2_qsys_0|F_iw[0]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[0] , inst2|nios2_qsys_0|D_iw[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1 , inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal4~6 , inst2|nios2_qsys_0|Equal4~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_pred_taken~0 , inst2|nios2_qsys_0|D_br_pred_taken~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_kill , inst2|nios2_qsys_0|F_kill, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_kill , inst2|nios2_qsys_0|D_kill, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_kill~2 , inst2|nios2_qsys_0|F_kill~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2 , inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3 , inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[1] , inst2|nios2_qsys_0|F_pc[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[1] , inst2|nios2_qsys_0|D_pc[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_initial_offset[1] , inst2|nios2_qsys_0|ic_fill_initial_offset[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0 , inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset[1] , inst2|nios2_qsys_0|ic_fill_dp_offset[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[5]~7 , inst2|nios2_qsys_0|F_iw[5]~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[5] , inst2|nios2_qsys_0|D_iw[5], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_op_rsvx55 , inst2|nios2_qsys_0|D_op_rsvx55, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_mul_lsw~0 , inst2|nios2_qsys_0|D_ctrl_mul_lsw~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_mul_lsw , inst2|nios2_qsys_0|E_ctrl_mul_lsw, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ctrl_mul_lsw , inst2|nios2_qsys_0|M_ctrl_mul_lsw, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1 , inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_mul_result[2] , inst2|nios2_qsys_0|M_mul_result[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~12 , inst2|nios2_qsys_0|M_shift_rot_result~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result~13 , inst2|nios2_qsys_0|M_shift_rot_result~13, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_result[2] , inst2|nios2_qsys_0|M_shift_rot_result[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~14 , inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~14, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15 , inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[2]~3 , inst2|nios2_qsys_0|E_src1_prelim[2]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_prelim[2] , inst2|nios2_qsys_0|E_src1_prelim[2], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[2]~5 , inst2|nios2_qsys_0|E_src1[2]~5, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0] , inst2|nios2_qsys_0|D_br_taken_waddr_partial[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc_plus_one[0] , inst2|nios2_qsys_0|D_pc_plus_one[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_extra_pc[0]~12 , inst2|nios2_qsys_0|D_extra_pc[0]~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_extra_pc[0] , inst2|nios2_qsys_0|E_extra_pc[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~0 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[6] , inst2|nios2_qsys_0|E_iw[6], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~1 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[0]~feeder , inst2|nios2_qsys_0|E_pc[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_pc[0] , inst2|nios2_qsys_0|E_pc[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~2 , inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_pipe_flush_waddr[0] , inst2|nios2_qsys_0|M_pipe_flush_waddr[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0 , inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1 , inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_pc[0] , inst2|nios2_qsys_0|F_pc[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_pc[0] , inst2|nios2_qsys_0|D_pc[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_initial_offset[0] , inst2|nios2_qsys_0|ic_fill_initial_offset[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3 , inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|ic_fill_dp_offset[0] , inst2|nios2_qsys_0|ic_fill_dp_offset[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[25]~4 , inst2|nios2_qsys_0|F_iw[25]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[25] , inst2|nios2_qsys_0|D_iw[25], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[3]~8 , inst2|nios2_qsys_0|D_dst_regnum[3]~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_dst_regnum[3] , inst2|nios2_qsys_0|E_dst_regnum[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_E~1 , inst2|nios2_qsys_0|D_src1_hazard_E~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_E~0 , inst2|nios2_qsys_0|D_src1_hazard_E~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_E~2 , inst2|nios2_qsys_0|D_src1_hazard_E~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src1_hazard_E , inst2|nios2_qsys_0|D_src1_hazard_E, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1_hazard_M , inst2|nios2_qsys_0|E_src1_hazard_M, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src1[6]~1 , inst2|nios2_qsys_0|E_src1[6]~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[6]~28 , inst2|nios2_qsys_0|E_alu_result[6]~28, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[6]~29 , inst2|nios2_qsys_0|E_alu_result[6]~29, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[6]~30 , inst2|nios2_qsys_0|E_alu_result[6]~30, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[6] , inst2|nios2_qsys_0|M_alu_result[6], Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal8~0 , inst2|addr_router_001|Equal8~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal1~0 , inst2|addr_router_001|Equal1~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal13~0 , inst2|addr_router_001|Equal13~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|src_channel[1]~1 , inst2|addr_router_001|src_channel[1]~1, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal5~1 , inst2|addr_router_001|Equal5~1, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|src_channel[1]~0 , inst2|addr_router_001|src_channel[1]~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|src_channel[1]~2 , inst2|addr_router_001|src_channel[1]~2, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|src_channel[1]~3 , inst2|addr_router_001|src_channel[1]~3, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|src1_valid~0 , inst2|cmd_xbar_demux_001|src1_valid~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux_001|WideOr1 , inst2|cmd_xbar_mux_001|WideOr1, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_demux_001|src0_valid , inst2|rsp_xbar_demux_001|src0_valid, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux|src_data[0] , inst2|rsp_xbar_mux|src_data[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdata_d1[0] , inst2|nios2_qsys_0|i_readdata_d1[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[26]~0 , inst2|nios2_qsys_0|F_iw[26]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[26] , inst2|nios2_qsys_0|D_iw[26], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_dst_regnum[4]~6 , inst2|nios2_qsys_0|D_dst_regnum[4]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_dst_regnum[4] , inst2|nios2_qsys_0|E_dst_regnum[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_src2_hazard_E , inst2|nios2_qsys_0|D_src2_hazard_E, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_hazard_M , inst2|nios2_qsys_0|E_src2_hazard_M, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[3]~4 , inst2|nios2_qsys_0|E_src2_prelim[3]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_src2_prelim[3] , inst2|nios2_qsys_0|E_src2_prelim[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[11]~4 , inst2|nios2_qsys_0|M_st_data[11]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_data[3] , inst2|nios2_qsys_0|M_st_data[3], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~0 , inst2|cmd_xbar_mux|src_payload~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[3] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~0 , inst2|nios2_qsys_0|wait_for_one_post_bret_inst~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~1 , inst2|nios2_qsys_0|wait_for_one_post_bret_inst~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|wait_for_one_post_bret_inst , inst2|nios2_qsys_0|wait_for_one_post_bret_inst, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|hbreak_req~0 , inst2|nios2_qsys_0|hbreak_req~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_valid~1 , inst2|nios2_qsys_0|E_valid~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_status_reg_pie~0 , inst2|nios2_qsys_0|M_status_reg_pie~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0 , inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_cnt[1] , inst2|nios2_qsys_0|M_shift_rot_cnt[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~0 , inst2|nios2_qsys_0|M_shift_rot_stall_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~1 , inst2|nios2_qsys_0|M_shift_rot_stall_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_shift_rot_stall , inst2|nios2_qsys_0|M_shift_rot_stall, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 , inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[12]~16 , inst2|nios2_qsys_0|F_iw[12]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[12] , inst2|nios2_qsys_0|D_iw[12], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_break~0 , inst2|nios2_qsys_0|D_ctrl_break~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_break~1 , inst2|nios2_qsys_0|D_ctrl_break~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_break , inst2|nios2_qsys_0|E_ctrl_break, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ctrl_break , inst2|nios2_qsys_0|M_ctrl_break, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ctrl_ld , inst2|nios2_qsys_0|M_ctrl_ld, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_stall~0 , inst2|nios2_qsys_0|W_stall~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_valid~0 , inst2|nios2_qsys_0|W_valid~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|hbreak_enabled~4 , inst2|nios2_qsys_0|hbreak_enabled~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|hbreak_enabled , inst2|nios2_qsys_0|hbreak_enabled, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~3 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[10] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[10], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2 , inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] , inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_demux|src0_valid , inst2|rsp_xbar_demux|src0_valid, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 , inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_readdatavalid_d1 , inst2|nios2_qsys_0|i_readdatavalid_d1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[1]~6 , inst2|nios2_qsys_0|F_iw[1]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[1] , inst2|nios2_qsys_0|D_iw[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_ld~8 , inst2|nios2_qsys_0|D_ctrl_ld~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_ld , inst2|nios2_qsys_0|E_ctrl_ld, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_read_nxt , inst2|nios2_qsys_0|d_read_nxt, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|d_read , inst2|nios2_qsys_0|d_read, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1 , inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|wait_latency_counter~1 , inst2|pio_res_ncs_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0] , inst2|pio_res_ncs_s1_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0 , inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|Add0~0 , inst2|pio_res_ncs_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|wait_latency_counter~2 , inst2|pio_res_ncs_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|wait_latency_counter[1] , inst2|pio_res_ncs_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0 , inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0 , inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|Add0~0 , inst2|pio_a1_a0_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|addr_router_001|Equal7~1 , inst2|addr_router_001|Equal7~1, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1 , inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg[0] , inst2|pio_a1_a0_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0|always0~3 , inst2|pio_a1_a0|always0~3, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0 , inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|wait_latency_counter~2 , inst2|pio_a1_a0_s1_translator|wait_latency_counter~2, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1] , inst2|pio_a1_a0_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0 , inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~5 , inst2|cmd_xbar_demux_001|WideOr0~5, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0 , inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nrd|always0~0 , inst2|pio_res_nrd|always0~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~2 , inst2|cmd_xbar_demux_001|WideOr0~2, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|av_waitrequest_generated~0 , inst2|pio_i_max_s1_translator|av_waitrequest_generated~0, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator|read_latency_shift_reg~0 , inst2|pio_i_max_s1_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~4 , inst2|cmd_xbar_demux_001|WideOr0~4, Controller_ASK2, 1
instance = comp, \inst2|pio_angle_s1_translator|read_latency_shift_reg~2 , inst2|pio_angle_s1_translator|read_latency_shift_reg~2, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2 , inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~1 , inst2|cmd_xbar_demux_001|WideOr0~1, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|WideOr0~8 , inst2|cmd_xbar_demux_001|WideOr0~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator|read_accepted~0 , inst2|nios2_qsys_0_data_master_translator|read_accepted~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator|read_accepted~1 , inst2|nios2_qsys_0_data_master_translator|read_accepted~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator|read_accepted , inst2|nios2_qsys_0_data_master_translator|read_accepted, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1 , inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0 , inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 , inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, Controller_ASK2, 1
instance = comp, \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg[0] , inst2|pio_lcd_data_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|WideOr1~2 , inst2|rsp_xbar_mux_001|WideOr1~2, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|WideOr1~1 , inst2|rsp_xbar_mux_001|WideOr1~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg[0] , inst2|pio_res_ncs_s1_translator|read_latency_shift_reg[0], Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|WideOr1~4 , inst2|rsp_xbar_mux_001|WideOr1~4, Controller_ASK2, 1
instance = comp, \inst2|rsp_xbar_mux_001|WideOr1~5 , inst2|rsp_xbar_mux_001|WideOr1~5, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3 , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53] , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1 , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53] , inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12 , inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_st_stall~0 , inst2|nios2_qsys_0|M_st_stall~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|W_stall , inst2|nios2_qsys_0|W_stall, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[4] , inst2|nios2_qsys_0|D_iw[4], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 , inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_retaddr~4 , inst2|nios2_qsys_0|D_ctrl_retaddr~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_retaddr , inst2|nios2_qsys_0|E_ctrl_retaddr, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result~0 , inst2|nios2_qsys_0|E_alu_result~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[2]~37 , inst2|nios2_qsys_0|E_alu_result[2]~37, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[2]~38 , inst2|nios2_qsys_0|E_alu_result[2]~38, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[2]~39 , inst2|nios2_qsys_0|E_alu_result[2]~39, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[2] , inst2|nios2_qsys_0|M_alu_result[2], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_data[38] , inst2|cmd_xbar_mux|src_data[38], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~32 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~32, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[36] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[36], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~6 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[21] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[21], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~33 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~33, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~34 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[22] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetrequest , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetrequest, Controller_ASK2, 1
instance = comp, \inst2|rst_controller|merged_reset~0 , inst2|rst_controller|merged_reset~0, Controller_ASK2, 1
instance = comp, \inst2|rst_controller|merged_reset~0clkctrl , inst2|rst_controller|merged_reset~0clkctrl, Controller_ASK2, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Controller_ASK2, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Controller_ASK2, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Controller_ASK2, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Controller_ASK2, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux_001|src0_valid~0 , inst2|cmd_xbar_demux_001|src0_valid~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0 , inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|arb|top_priority_reg[0] , inst2|cmd_xbar_mux|arb|top_priority_reg[0], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|arb|grant[0]~1 , inst2|cmd_xbar_mux|arb|grant[0]~1, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|update_grant~0 , inst2|cmd_xbar_mux|update_grant~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|update_grant~1 , inst2|cmd_xbar_mux|update_grant~1, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|saved_grant[0] , inst2|cmd_xbar_mux|saved_grant[0], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|WideOr1 , inst2|cmd_xbar_mux|WideOr1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux|WideOr0~0 , inst2|cmd_xbar_demux|WideOr0~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux|WideOr0~1 , inst2|cmd_xbar_demux|WideOr0~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_read_nxt~1 , inst2|nios2_qsys_0|i_read_nxt~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|i_read , inst2|nios2_qsys_0|i_read, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_demux|src0_valid~0 , inst2|cmd_xbar_demux|src0_valid~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|arb|grant[1]~0 , inst2|cmd_xbar_mux|arb|grant[1]~0, Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|saved_grant[1] , inst2|cmd_xbar_mux|saved_grant[1], Controller_ASK2, 1
instance = comp, \inst2|cmd_xbar_mux|src_payload~2 , inst2|cmd_xbar_mux|src_payload~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[0], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0 , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] , inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0], Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_valid , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_valid, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|always2~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|always2~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~1, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|pause_irq~0 , inst2|jtag_uart_0|pause_irq~0, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|pause_irq , inst2|jtag_uart_0|pause_irq, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|ien_AF , inst2|jtag_uart_0|ien_AF, Controller_ASK2, 1
instance = comp, \inst2|jtag_uart_0|av_readdata[8]~0 , inst2|jtag_uart_0|av_readdata[8]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal107~2 , inst2|nios2_qsys_0|Equal107~2, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_wrctl_inst_nxt , inst2|nios2_qsys_0|E_ctrl_wrctl_inst_nxt, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_wrctl_inst , inst2|nios2_qsys_0|E_ctrl_wrctl_inst, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_iw[7] , inst2|nios2_qsys_0|E_iw[7], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ienable_reg_irq0~0 , inst2|nios2_qsys_0|M_ienable_reg_irq0~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ienable_reg_irq0~1 , inst2|nios2_qsys_0|M_ienable_reg_irq0~1, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ienable_reg_irq0 , inst2|nios2_qsys_0|M_ienable_reg_irq0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ipending_reg_irq0_nxt~0 , inst2|nios2_qsys_0|M_ipending_reg_irq0_nxt~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_ipending_reg_irq0 , inst2|nios2_qsys_0|M_ipending_reg_irq0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[6]~0 , inst2|nios2_qsys_0|D_iw[6]~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|F_iw[3]~9 , inst2|nios2_qsys_0|F_iw[3]~9, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_iw[3] , inst2|nios2_qsys_0|D_iw[3], Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|Equal4~0 , inst2|nios2_qsys_0|Equal4~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_op_rdctl~0 , inst2|nios2_qsys_0|D_op_rdctl~0, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|D_ctrl_logic~8 , inst2|nios2_qsys_0|D_ctrl_logic~8, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_ctrl_logic , inst2|nios2_qsys_0|E_ctrl_logic, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[3]~34 , inst2|nios2_qsys_0|E_alu_result[3]~34, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|E_alu_result[3]~36 , inst2|nios2_qsys_0|E_alu_result[3]~36, Controller_ASK2, 1
instance = comp, \inst2|nios2_qsys_0|M_alu_result[3] , inst2|nios2_qsys_0|M_alu_result[3], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr|always0~1 , inst2|pio_res_nwr|always0~1, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|data_out~0 , inst2|pio_res_nsoe|data_out~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nsoe|data_out , inst2|pio_res_nsoe|data_out, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|always1~0 , inst2|pio_angle|always1~0, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[15] , inst2|pio_angle|data_out[15], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[15]~feeder , inst2|pio_angle|data_dir[15]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[15] , inst2|pio_angle|data_dir[15], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[14]~feeder , inst2|pio_angle|data_out[14]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[14] , inst2|pio_angle|data_out[14], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[14]~feeder , inst2|pio_angle|data_dir[14]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[14] , inst2|pio_angle|data_dir[14], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[13] , inst2|pio_angle|data_out[13], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[13]~feeder , inst2|pio_angle|data_dir[13]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[13] , inst2|pio_angle|data_dir[13], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[12] , inst2|pio_angle|data_out[12], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[12]~feeder , inst2|pio_angle|data_dir[12]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[12] , inst2|pio_angle|data_dir[12], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[11]~feeder , inst2|pio_angle|data_out[11]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[11] , inst2|pio_angle|data_out[11], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[11]~feeder , inst2|pio_angle|data_dir[11]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[11] , inst2|pio_angle|data_dir[11], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[10]~feeder , inst2|pio_angle|data_out[10]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[10] , inst2|pio_angle|data_out[10], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[9] , inst2|pio_angle|data_out[9], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[9]~feeder , inst2|pio_angle|data_dir[9]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[9] , inst2|pio_angle|data_dir[9], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[8] , inst2|pio_angle|data_out[8], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[8]~feeder , inst2|pio_angle|data_dir[8]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[8] , inst2|pio_angle|data_dir[8], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[7]~feeder , inst2|pio_angle|data_out[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[7] , inst2|pio_angle|data_out[7], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[7]~feeder , inst2|pio_angle|data_dir[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[7] , inst2|pio_angle|data_dir[7], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[6]~feeder , inst2|pio_angle|data_out[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[6] , inst2|pio_angle|data_out[6], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[6]~feeder , inst2|pio_angle|data_dir[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[6] , inst2|pio_angle|data_dir[6], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[5]~feeder , inst2|pio_angle|data_out[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[5] , inst2|pio_angle|data_out[5], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[5]~feeder , inst2|pio_angle|data_dir[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[5] , inst2|pio_angle|data_dir[5], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[4]~feeder , inst2|pio_angle|data_out[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[4] , inst2|pio_angle|data_out[4], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[3] , inst2|pio_angle|data_out[3], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[3]~feeder , inst2|pio_angle|data_dir[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[3] , inst2|pio_angle|data_dir[3], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[2]~feeder , inst2|pio_angle|data_out[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[2] , inst2|pio_angle|data_out[2], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[2]~feeder , inst2|pio_angle|data_dir[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[2] , inst2|pio_angle|data_dir[2], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[1] , inst2|pio_angle|data_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[1]~feeder , inst2|pio_angle|data_dir[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[1] , inst2|pio_angle|data_dir[1], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[0]~feeder , inst2|pio_angle|data_out[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_out[0] , inst2|pio_angle|data_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[0]~feeder , inst2|pio_angle|data_dir[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_angle|data_dir[0] , inst2|pio_angle|data_dir[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|Add0~0 , inst2|pio_lcd_data_s1_translator|Add0~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|wait_latency_counter~1 , inst2|pio_lcd_data_s1_translator|wait_latency_counter~1, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data_s1_translator|wait_latency_counter[1] , inst2|pio_lcd_data_s1_translator|wait_latency_counter[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|always1~0 , inst2|pio_lcd_data|always1~0, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[7] , inst2|pio_lcd_data|data_out[7], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[7]~feeder , inst2|pio_lcd_data|data_dir[7]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[7] , inst2|pio_lcd_data|data_dir[7], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[6]~feeder , inst2|pio_lcd_data|data_out[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[6] , inst2|pio_lcd_data|data_out[6], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[6]~feeder , inst2|pio_lcd_data|data_dir[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[6] , inst2|pio_lcd_data|data_dir[6], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[5]~feeder , inst2|pio_lcd_data|data_out[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[5] , inst2|pio_lcd_data|data_out[5], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[5]~feeder , inst2|pio_lcd_data|data_dir[5]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[5] , inst2|pio_lcd_data|data_dir[5], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[4] , inst2|pio_lcd_data|data_out[4], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[3]~feeder , inst2|pio_lcd_data|data_out[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[3] , inst2|pio_lcd_data|data_out[3], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[3]~feeder , inst2|pio_lcd_data|data_dir[3]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[3] , inst2|pio_lcd_data|data_dir[3], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[2]~feeder , inst2|pio_lcd_data|data_out[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[2] , inst2|pio_lcd_data|data_out[2], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[2]~feeder , inst2|pio_lcd_data|data_dir[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[2] , inst2|pio_lcd_data|data_dir[2], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[1] , inst2|pio_lcd_data|data_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[1]~feeder , inst2|pio_lcd_data|data_dir[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[1] , inst2|pio_lcd_data|data_dir[1], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[0]~feeder , inst2|pio_lcd_data|data_out[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_out[0] , inst2|pio_lcd_data|data_out[0], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[0]~feeder , inst2|pio_lcd_data|data_dir[0]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_data|data_dir[0] , inst2|pio_lcd_data|data_dir[0], Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr|always0~2 , inst2|pio_res_nwr|always0~2, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr|data_out~0 , inst2|pio_res_nwr|data_out~0, Controller_ASK2, 1
instance = comp, \inst2|pio_res_nwr|data_out , inst2|pio_res_nwr|data_out, Controller_ASK2, 1
instance = comp, \inst1|HOLD_1CLK~clkctrl , inst1|HOLD_1CLK~clkctrl, Controller_ASK2, 1
instance = comp, \inst1|CNV~0 , inst1|CNV~0, Controller_ASK2, 1
instance = comp, \inst1|CNV , inst1|CNV, Controller_ASK2, 1
instance = comp, \inst1|HOLD_2CLK , inst1|HOLD_2CLK, Controller_ASK2, 1
instance = comp, \inst1|HOLD_3CLK , inst1|HOLD_3CLK, Controller_ASK2, 1
instance = comp, \inst1|HOLD_4CLK , inst1|HOLD_4CLK, Controller_ASK2, 1
instance = comp, \inst1|wireCLK , inst1|wireCLK, Controller_ASK2, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[14] , inst2|pio_i_max|data_out[14], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~3 , inst1|SHIFT_REG_REC~3, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[13] , inst1|SHIFT_REG_REC[13], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[13]~feeder , inst1|DATA_OUT_ADC[13]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[13] , inst1|DATA_OUT_ADC[13], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~5 , inst1|SHIFT_REG_REC~5, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[11] , inst1|SHIFT_REG_REC[11], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~4 , inst1|SHIFT_REG_REC~4, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[12] , inst1|SHIFT_REG_REC[12], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[12] , inst1|DATA_OUT_ADC[12], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[11]~feeder , inst1|DATA_OUT_ADC[11]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[11] , inst1|DATA_OUT_ADC[11], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~0 , inst1|SHIFT_REG_REC~0, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[14] , inst1|SHIFT_REG_REC[14], Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC~2 , inst1|SHIFT_REG_REC~2, Controller_ASK2, 1
instance = comp, \inst1|SHIFT_REG_REC[15] , inst1|SHIFT_REG_REC[15], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[15] , inst1|DATA_OUT_ADC[15], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[8]~feeder , inst1|DATA_OUT_ADC[8]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[8] , inst1|DATA_OUT_ADC[8], Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[2]~feeder , inst1|DATA_OUT_ADC[2]~feeder, Controller_ASK2, 1
instance = comp, \inst1|DATA_OUT_ADC[2] , inst1|DATA_OUT_ADC[2], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[1]~17 , inst7|I_in_mod[1]~17, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[3]~21 , inst7|I_in_mod[3]~21, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[6]~27 , inst7|I_in_mod[6]~27, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[7]~29 , inst7|I_in_mod[7]~29, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[9]~33 , inst7|I_in_mod[9]~33, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[10]~35 , inst7|I_in_mod[10]~35, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[11]~37 , inst7|I_in_mod[11]~37, Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[13] , inst7|I_in_mod[13], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[12]~feeder , inst2|pio_i_max|data_out[12]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[12] , inst2|pio_i_max|data_out[12], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[11] , inst7|I_in_mod[11], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[10] , inst7|I_in_mod[10], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[9] , inst7|I_in_mod[9], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[8]~feeder , inst2|pio_i_max|data_out[8]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[8] , inst2|pio_i_max|data_out[8], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[7] , inst7|I_in_mod[7], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[6] , inst7|I_in_mod[6], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[5] , inst2|pio_i_max|data_out[5], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[4]~feeder , inst2|pio_i_max|data_out[4]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[4] , inst2|pio_i_max|data_out[4], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[3] , inst7|I_in_mod[3], Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[2]~feeder , inst2|pio_i_max|data_out[2]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[2] , inst2|pio_i_max|data_out[2], Controller_ASK2, 1
instance = comp, \inst7|I_in_mod[1] , inst7|I_in_mod[1], Controller_ASK2, 1
instance = comp, \inst7|LessThan0~1 , inst7|LessThan0~1, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~3 , inst7|LessThan0~3, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~5 , inst7|LessThan0~5, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~7 , inst7|LessThan0~7, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~9 , inst7|LessThan0~9, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~11 , inst7|LessThan0~11, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~13 , inst7|LessThan0~13, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~15 , inst7|LessThan0~15, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~17 , inst7|LessThan0~17, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~19 , inst7|LessThan0~19, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~21 , inst7|LessThan0~21, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~23 , inst7|LessThan0~23, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~25 , inst7|LessThan0~25, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~27 , inst7|LessThan0~27, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~28 , inst7|LessThan0~28, Controller_ASK2, 1
instance = comp, \inst2|pio_i_max|data_out[15] , inst2|pio_i_max|data_out[15], Controller_ASK2, 1
instance = comp, \inst7|Count[1]~10 , inst7|Count[1]~10, Controller_ASK2, 1
instance = comp, \inst7|Count[1] , inst7|Count[1], Controller_ASK2, 1
instance = comp, \inst7|Count[2]~12 , inst7|Count[2]~12, Controller_ASK2, 1
instance = comp, \inst7|Count[3]~14 , inst7|Count[3]~14, Controller_ASK2, 1
instance = comp, \inst7|Count[3] , inst7|Count[3], Controller_ASK2, 1
instance = comp, \inst7|Count[4]~16 , inst7|Count[4]~16, Controller_ASK2, 1
instance = comp, \inst7|Count[5]~18 , inst7|Count[5]~18, Controller_ASK2, 1
instance = comp, \inst7|Count[6]~20 , inst7|Count[6]~20, Controller_ASK2, 1
instance = comp, \inst7|Count[6] , inst7|Count[6], Controller_ASK2, 1
instance = comp, \inst7|Count[7]~22 , inst7|Count[7]~22, Controller_ASK2, 1
instance = comp, \inst7|Count[8]~24 , inst7|Count[8]~24, Controller_ASK2, 1
instance = comp, \inst7|Count[8] , inst7|Count[8], Controller_ASK2, 1
instance = comp, \inst7|Count[9]~26 , inst7|Count[9]~26, Controller_ASK2, 1
instance = comp, \inst7|Count[9] , inst7|Count[9], Controller_ASK2, 1
instance = comp, \inst7|Count[10]~28 , inst7|Count[10]~28, Controller_ASK2, 1
instance = comp, \inst7|Count[10] , inst7|Count[10], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[13] , inst2|pio_pwm_in|data_out[13], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[12]~feeder , inst2|pio_pwm_in|data_out[12]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[12] , inst2|pio_pwm_in|data_out[12], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[11] , inst2|pio_pwm_in|data_out[11], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[10]~feeder , inst2|pio_pwm_in|data_out[10]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[10] , inst2|pio_pwm_in|data_out[10], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[9]~feeder , inst2|pio_pwm_in|data_out[9]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[9] , inst2|pio_pwm_in|data_out[9], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[8]~feeder , inst2|pio_pwm_in|data_out[8]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[8] , inst2|pio_pwm_in|data_out[8], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[6]~feeder , inst2|pio_pwm_in|data_out[6]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[6] , inst2|pio_pwm_in|data_out[6], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[5] , inst2|pio_pwm_in|data_out[5], Controller_ASK2, 1
instance = comp, \inst2|pio_pwm_in|data_out[15] , inst2|pio_pwm_in|data_out[15], Controller_ASK2, 1
instance = comp, \inst7|Add0~0 , inst7|Add0~0, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[1]~13 , inst7|Pwm_in_reg[1]~13, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[2]~15 , inst7|Pwm_in_reg[2]~15, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[7]~25 , inst7|Pwm_in_reg[7]~25, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[8]~27 , inst7|Pwm_in_reg[8]~27, Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[9] , inst7|Pwm_in_reg[9], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[8] , inst7|Pwm_in_reg[8], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[7] , inst7|Pwm_in_reg[7], Controller_ASK2, 1
instance = comp, \inst7|Count[5] , inst7|Count[5], Controller_ASK2, 1
instance = comp, \inst7|Count[4] , inst7|Count[4], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[2] , inst7|Pwm_in_reg[2], Controller_ASK2, 1
instance = comp, \inst7|Pwm_in_reg[1] , inst7|Pwm_in_reg[1], Controller_ASK2, 1
instance = comp, \inst7|Count[0]~30 , inst7|Count[0]~30, Controller_ASK2, 1
instance = comp, \inst7|Count[0] , inst7|Count[0], Controller_ASK2, 1
instance = comp, \inst7|LessThan1~1 , inst7|LessThan1~1, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~3 , inst7|LessThan1~3, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~5 , inst7|LessThan1~5, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~7 , inst7|LessThan1~7, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~9 , inst7|LessThan1~9, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~11 , inst7|LessThan1~11, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~13 , inst7|LessThan1~13, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~15 , inst7|LessThan1~15, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~17 , inst7|LessThan1~17, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~19 , inst7|LessThan1~19, Controller_ASK2, 1
instance = comp, \inst7|LessThan1~20 , inst7|LessThan1~20, Controller_ASK2, 1
instance = comp, \inst7|PWM~0 , inst7|PWM~0, Controller_ASK2, 1
instance = comp, \inst7|PWM , inst7|PWM, Controller_ASK2, 1
instance = comp, \inst7|Equal0~1 , inst7|Equal0~1, Controller_ASK2, 1
instance = comp, \inst7|Count[7] , inst7|Count[7], Controller_ASK2, 1
instance = comp, \inst7|Equal0~2 , inst7|Equal0~2, Controller_ASK2, 1
instance = comp, \inst7|Count[2] , inst7|Count[2], Controller_ASK2, 1
instance = comp, \inst7|Equal0~0 , inst7|Equal0~0, Controller_ASK2, 1
instance = comp, \rtl~0 , rtl~0, Controller_ASK2, 1
instance = comp, \rtl~0clkctrl , rtl~0clkctrl, Controller_ASK2, 1
instance = comp, \inst7|DIR , inst7|DIR, Controller_ASK2, 1
instance = comp, \inst7|LessThan0~30 , inst7|LessThan0~30, Controller_ASK2, 1
instance = comp, \inst7|OFF , inst7|OFF, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|data_out[2] , inst2|pio_lcd_control|data_out[2], Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|data_out[1]~feeder , inst2|pio_lcd_control|data_out[1]~feeder, Controller_ASK2, 1
instance = comp, \inst2|pio_lcd_control|data_out[1] , inst2|pio_lcd_control|data_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_led2_led1|data_out[1] , inst2|pio_led2_led1|data_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0|always0~2 , inst2|pio_a1_a0|always0~2, Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0|data_out[1] , inst2|pio_a1_a0|data_out[1], Controller_ASK2, 1
instance = comp, \inst2|pio_a1_a0|data_out[0] , inst2|pio_a1_a0|data_out[0], Controller_ASK2, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, Controller_ASK2, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, Controller_ASK2, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, Controller_ASK2, 1
