Analysis & Synthesis report for alu_dataflow_test
Sat Apr 30 16:37:50 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Apr 30 16:37:50 2016          ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; alu_dataflow_test                          ;
; Top-level Entity Name       ; alu_dataflow_de1soc_test                   ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+
; Option                                                                          ; Setting                  ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6             ;                    ;
; Top-level entity name                                                           ; alu_dataflow_de1soc_test ; alu_dataflow_test  ;
; Family name                                                                     ; Cyclone V                ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                      ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                       ; On                 ;
; Enable compact report table                                                     ; Off                      ; Off                ;
; Restructure Multiplexers                                                        ; Auto                     ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                      ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                      ; Off                ;
; Preserve fewer node names                                                       ; On                       ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                      ; Off                ;
; Verilog Version                                                                 ; Verilog_2001             ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                     ; Auto               ;
; Safe State Machine                                                              ; Off                      ; Off                ;
; Extract Verilog State Machines                                                  ; On                       ; On                 ;
; Extract VHDL State Machines                                                     ; On                       ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                      ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                     ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                      ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                       ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                       ; On                 ;
; Parallel Synthesis                                                              ; On                       ; On                 ;
; DSP Block Balancing                                                             ; Auto                     ; Auto               ;
; NOT Gate Push-Back                                                              ; On                       ; On                 ;
; Power-Up Don't Care                                                             ; On                       ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                      ; Off                ;
; Remove Duplicate Registers                                                      ; On                       ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                      ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                      ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                      ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                      ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                      ; Off                ;
; Ignore SOFT Buffers                                                             ; On                       ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                      ; Off                ;
; Optimization Technique                                                          ; Balanced                 ; Balanced           ;
; Carry Chain Length                                                              ; 70                       ; 70                 ;
; Auto Carry Chains                                                               ; On                       ; On                 ;
; Auto Open-Drain Pins                                                            ; On                       ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                      ; Off                ;
; Auto ROM Replacement                                                            ; On                       ; On                 ;
; Auto RAM Replacement                                                            ; On                       ; On                 ;
; Auto DSP Block Replacement                                                      ; On                       ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                     ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                     ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                       ; On                 ;
; Strict RAM Replacement                                                          ; Off                      ; Off                ;
; Allow Synchronous Control Signals                                               ; On                       ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                      ; Off                ;
; Auto Resource Sharing                                                           ; Off                      ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                      ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                      ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                      ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                       ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                      ; Off                ;
; Timing-Driven Synthesis                                                         ; On                       ; On                 ;
; Report Parameter Settings                                                       ; On                       ; On                 ;
; Report Source Assignments                                                       ; On                       ; On                 ;
; Report Connectivity Checks                                                      ; On                       ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                      ; Off                ;
; Synchronization Register Chain Length                                           ; 3                        ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation       ; Normal compilation ;
; HDL message level                                                               ; Level2                   ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                      ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                     ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                     ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                      ; 100                ;
; Clock MUX Protection                                                            ; On                       ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                      ; Off                ;
; Block Design Naming                                                             ; Auto                     ; Auto               ;
; SDC constraint protection                                                       ; Off                      ; Off                ;
; Synthesis Effort                                                                ; Auto                     ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                       ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                      ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                   ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                     ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                       ; On                 ;
; Synthesis Seed                                                                  ; 1                        ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                       ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                      ; Off                ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Apr 30 16:37:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/hex_encoder/hexencoder.v
    Info (12023): Found entity 1: HexEncoder
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v
    Info (12023): Found entity 1: subtract_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v
    Info (12023): Found entity 1: one_complement
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/subtract_gate/negate_signed_gate.v
    Info (12023): Found entity 1: negate_signed_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v
    Info (12023): Found entity 1: slt_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v
    Info (12023): Found entity 1: sll_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v
    Info (12023): Found entity 1: adder_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v
    Info (12023): Found entity 1: AND_32_Data
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v
    Info (12023): Found entity 1: OR_32_Data
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v
    Info (12023): Found entity 1: XOR_32_Data
Info (12021): Found 1 design units, including 1 entities, in source file /ee469/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v
    Info (12023): Found entity 1: alu_dataflow
Warning (10261): Verilog HDL Event Control warning at alu_dataflow_de1soc_test.v(188): Event Control contains a complex event expression
Info (12021): Found 3 design units, including 3 entities, in source file alu_dataflow_de1soc_test.v
    Info (12023): Found entity 1: alu_dataflow_de1soc_test
    Info (12023): Found entity 2: alu_dataflow_de1soc_testbench
    Info (12023): Found entity 3: div_clock
Warning (10236): Verilog HDL Implicit Net warning at slt_gate.v(86): created implicit net for "slow"
Warning (10236): Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(29): created implicit net for "digitIn"
Warning (10236): Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(30): created implicit net for "control"
Warning (10236): Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(34): created implicit net for "enter"
Warning (10236): Verilog HDL Implicit Net warning at alu_dataflow_de1soc_test.v(35): created implicit net for "run"
Info (12127): Elaborating entity "alu_dataflow_de1soc_test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(29): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(30): truncated value with size 3 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(97): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(98): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(99): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(100): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(105): variable "operand1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(106): variable "operand1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(107): variable "operand1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(108): variable "operand1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(113): variable "operand0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(114): variable "operand0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(115): variable "operand0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(116): variable "operand0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(189): variable "KEY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(190): variable "displaySelect" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(192): variable "digitA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(193): variable "digitA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(193): truncated value with size 32 to match size of target (2)
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(196): variable "digitB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(197): variable "digitB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(197): truncated value with size 32 to match size of target (2)
Warning (10270): Verilog HDL Case Statement warning at alu_dataflow_de1soc_test.v(190): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(202): variable "displaySelect" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(204): variable "digitA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(205): variable "digitA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(205): truncated value with size 32 to match size of target (2)
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(208): variable "digitB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(209): variable "digitB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(209): truncated value with size 32 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(188): inferring latch(es) for variable "digitA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu_dataflow_de1soc_test.v(188): inferring latch(es) for variable "digitB", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "LEDR[9]" at alu_dataflow_de1soc_test.v(13) has no driver
Warning (10034): Output port "LEDR[4..3]" at alu_dataflow_de1soc_test.v(13) has no driver
Info (10041): Inferred latch for "digitB[0]" at alu_dataflow_de1soc_test.v(202)
Info (10041): Inferred latch for "digitB[1]" at alu_dataflow_de1soc_test.v(202)
Info (10041): Inferred latch for "digitA[0]" at alu_dataflow_de1soc_test.v(202)
Info (10041): Inferred latch for "digitA[1]" at alu_dataflow_de1soc_test.v(202)
Error (10028): Can't resolve multiple constant drivers for net "digitA[1]" at alu_dataflow_de1soc_test.v(129) File: C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v Line: 129
Error (10029): Constant driver at alu_dataflow_de1soc_test.v(202) File: C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v Line: 202
Error (10028): Can't resolve multiple constant drivers for net "digitA[0]" at alu_dataflow_de1soc_test.v(129) File: C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v Line: 129
Error (10028): Can't resolve multiple constant drivers for net "digitB[1]" at alu_dataflow_de1soc_test.v(129) File: C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v Line: 129
Error (10028): Can't resolve multiple constant drivers for net "digitB[0]" at alu_dataflow_de1soc_test.v(129) File: C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v Line: 129
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 41 warnings
    Error: Peak virtual memory: 590 megabytes
    Error: Processing ended: Sat Apr 30 16:37:50 2016
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg.


