Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul  1 14:40:39 2022
| Host         : wufisher-TK running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.842        0.000                      0                82833        0.101        0.000                      0                82833        3.000        0.000                       0                  8450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk_i              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk       10.842        0.000                      0                82833        0.101        0.000                      0                82833       18.750        0.000                       0                  8446  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       10.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.842ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.679ns  (logic 6.456ns (22.513%)  route 22.222ns (77.487%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 40.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.958    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.110 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        4.144    22.254    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/A0
    SLICE_X30Y36         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.521    22.776 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.776    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/OA
    SLICE_X30Y36         MUXF7 (Prop_muxf7_I1_O)      0.214    22.990 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/F7.A/O
                         net (fo=1, routed)           0.000    22.990    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/O1
    SLICE_X30Y36         MUXF8 (Prop_muxf8_I1_O)      0.088    23.078 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/F8/O
                         net (fo=1, routed)           1.329    24.407    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.319    24.726 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.726    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_20_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    24.943 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    24.943    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_8_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    25.037 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.548    26.585    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.316    26.901 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.848    28.749    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    28.873 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.650    29.523    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/DIB0
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.511    40.876    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.147    40.729    
                         clock uncertainty           -0.180    40.550    
    SLICE_X46Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.365    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         40.365    
                         arrival time                         -29.523    
  -------------------------------------------------------------------
                         slack                                 10.842    

Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.538ns  (logic 6.456ns (22.624%)  route 22.082ns (77.376%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 40.875 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.958    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.110 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        4.144    22.254    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/A0
    SLICE_X30Y36         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.521    22.776 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.776    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/OA
    SLICE_X30Y36         MUXF7 (Prop_muxf7_I1_O)      0.214    22.990 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/F7.A/O
                         net (fo=1, routed)           0.000    22.990    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/O1
    SLICE_X30Y36         MUXF8 (Prop_muxf8_I1_O)      0.088    23.078 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8/F8/O
                         net (fo=1, routed)           1.329    24.407    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_8_8_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.319    24.726 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.726    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_20_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    24.943 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    24.943    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_8_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    25.037 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.548    26.585    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.316    26.901 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.848    28.749    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    28.873 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.509    29.382    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/DIB0
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.510    40.875    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.147    40.728    
                         clock uncertainty           -0.180    40.549    
    SLICE_X46Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.364    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         40.364    
                         arrival time                         -29.382    
  -------------------------------------------------------------------
                         slack                                 10.982    

Slack (MET) :             11.111ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.346ns  (logic 6.218ns (21.936%)  route 22.128ns (78.064%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 40.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.899    17.968    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.154    18.122 r  u_rv_u/u_regfile/u_dram_i_6/O
                         net (fo=12288, routed)       4.444    22.566    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/A6
    SLICE_X78Y62         MUXF7 (Prop_muxf7_S_O)       0.495    23.061 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/F7.A/O
                         net (fo=1, routed)           0.000    23.061    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/O1
    SLICE_X78Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    23.149 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/F8/O
                         net (fo=1, routed)           0.869    24.018    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I1_O)        0.319    24.337 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    24.337    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_16_n_0
    SLICE_X73Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    24.554 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.554    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_6_n_0
    SLICE_X73Y59         MUXF8 (Prop_muxf8_I1_O)      0.094    24.648 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           1.614    26.262    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_1_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.316    26.578 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.846    28.425    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[10]
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.549 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.641    29.190    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/DIC1
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.511    40.876    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.147    40.729    
                         clock uncertainty           -0.180    40.550    
    SLICE_X46Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    40.301    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         40.301    
                         arrival time                         -29.190    
  -------------------------------------------------------------------
                         slack                                 11.111    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.333ns  (logic 6.218ns (21.946%)  route 22.115ns (78.054%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 40.875 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.899    17.968    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.154    18.122 r  u_rv_u/u_regfile/u_dram_i_6/O
                         net (fo=12288, routed)       4.444    22.566    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/A6
    SLICE_X78Y62         MUXF7 (Prop_muxf7_S_O)       0.495    23.061 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/F7.A/O
                         net (fo=1, routed)           0.000    23.061    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/O1
    SLICE_X78Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    23.149 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11/F8/O
                         net (fo=1, routed)           0.869    24.018    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_11_11_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I1_O)        0.319    24.337 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    24.337    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_16_n_0
    SLICE_X73Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    24.554 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.554    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_6_n_0
    SLICE_X73Y59         MUXF8 (Prop_muxf8_I1_O)      0.094    24.648 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           1.614    26.262    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_1_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.316    26.578 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.846    28.425    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[10]
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.549 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.628    29.177    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/DIC1
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.510    40.875    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.147    40.728    
                         clock uncertainty           -0.180    40.549    
    SLICE_X46Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    40.300    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         40.300    
                         arrival time                         -29.177    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.244ns  (logic 6.329ns (22.408%)  route 21.915ns (77.592%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 40.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.958    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.110 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        4.353    22.464    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/A0
    SLICE_X80Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    22.790 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.790    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/OD
    SLICE_X80Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    23.031 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/F7.B/O
                         net (fo=1, routed)           0.000    23.031    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/O0
    SLICE_X80Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    23.129 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/F8/O
                         net (fo=1, routed)           1.242    24.370    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I1_O)        0.319    24.689 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.689    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_21_n_0
    SLICE_X81Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    24.927 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.927    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_9_n_0
    SLICE_X81Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    25.031 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.096    26.127    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_3_n_0
    SLICE_X72Y69         LUT6 (Prop_lut6_I3_O)        0.316    26.443 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.985    28.429    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[6]
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.553 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.536    29.088    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/DIA1
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.511    40.876    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.147    40.729    
                         clock uncertainty           -0.180    40.550    
    SLICE_X46Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.292    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.292    
                         arrival time                         -29.088    
  -------------------------------------------------------------------
                         slack                                 11.203    

Slack (MET) :             11.238ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.209ns  (logic 6.329ns (22.436%)  route 21.880ns (77.564%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 40.875 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.958    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.110 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        4.353    22.464    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/A0
    SLICE_X80Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    22.790 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.790    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/OD
    SLICE_X80Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    23.031 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/F7.B/O
                         net (fo=1, routed)           0.000    23.031    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/O0
    SLICE_X80Y61         MUXF8 (Prop_muxf8_I0_O)      0.098    23.129 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7/F8/O
                         net (fo=1, routed)           1.242    24.370    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_7_7_n_0
    SLICE_X81Y74         LUT6 (Prop_lut6_I1_O)        0.319    24.689 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.689    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_21_n_0
    SLICE_X81Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    24.927 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.927    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_9_n_0
    SLICE_X81Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    25.031 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.096    26.127    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_3_n_0
    SLICE_X72Y69         LUT6 (Prop_lut6_I3_O)        0.316    26.443 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.985    28.429    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[6]
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.553 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.500    29.052    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/DIA1
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.510    40.875    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.147    40.728    
                         clock uncertainty           -0.180    40.549    
    SLICE_X46Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.291    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.291    
                         arrival time                         -29.052    
  -------------------------------------------------------------------
                         slack                                 11.238    

Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.045ns  (logic 6.910ns (24.638%)  route 21.135ns (75.362%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 40.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.958    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.110 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        3.695    21.805    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/A0
    SLICE_X30Y41         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.937    22.742 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.742    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/OA
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    22.956 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/F7.A/O
                         net (fo=1, routed)           0.000    22.956    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/O1
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I1_O)      0.088    23.044 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/F8/O
                         net (fo=1, routed)           0.992    24.036    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I0_O)        0.319    24.355 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.355    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_14_n_0
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    24.600 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    24.600    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X31Y51         MUXF8 (Prop_muxf8_I0_O)      0.104    24.704 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.390    26.094    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.316    26.410 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.710    28.120    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[8]
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    28.244 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.645    28.889    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/DIB1
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.511    40.876    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y97         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.147    40.729    
                         clock uncertainty           -0.180    40.550    
    SLICE_X46Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    40.322    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         40.322    
                         arrival time                         -28.889    
  -------------------------------------------------------------------
                         slack                                 11.433    

Slack (MET) :             11.435ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        28.042ns  (logic 6.910ns (24.641%)  route 21.132ns (75.359%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 40.875 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.958    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.110 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        3.695    21.805    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/A0
    SLICE_X30Y41         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.937    22.742 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.742    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/OA
    SLICE_X30Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    22.956 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/F7.A/O
                         net (fo=1, routed)           0.000    22.956    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/O1
    SLICE_X30Y41         MUXF8 (Prop_muxf8_I1_O)      0.088    23.044 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/F8/O
                         net (fo=1, routed)           0.992    24.036    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I0_O)        0.319    24.355 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    24.355    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_14_n_0
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    24.600 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    24.600    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X31Y51         MUXF8 (Prop_muxf8_I0_O)      0.104    24.704 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.390    26.094    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.316    26.410 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.710    28.120    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[8]
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    28.244 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.642    28.885    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/DIB1
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.510    40.875    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y96         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.147    40.728    
                         clock uncertainty           -0.180    40.549    
    SLICE_X46Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    40.321    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         40.321    
                         arrival time                         -28.885    
  -------------------------------------------------------------------
                         slack                                 11.435    

Slack (MET) :             11.464ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        27.993ns  (logic 6.336ns (22.634%)  route 21.657ns (77.366%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 40.876 - 40.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.626     0.844    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y100        FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     1.300 r  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=8, routed)           0.996     2.296    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.124     2.420 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.427    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.579 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.670    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.996 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.786    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.910 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.680    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.830 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.136    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.462 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.161    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.285 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.929    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.509 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.509    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.737    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.851    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.227    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.561 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.205    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.531 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.995    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.119 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.760    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.884 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.038    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.162 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.313    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.437 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.945    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.069 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.958    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.110 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        4.138    22.248    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_5_5/A0
    SLICE_X38Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    22.574 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    22.574    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_5_5/OD
    SLICE_X38Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    22.815 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_5_5/F7.B/O
                         net (fo=1, routed)           0.000    22.815    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_5_5/O0
    SLICE_X38Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    22.913 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_5_5/F8/O
                         net (fo=1, routed)           0.979    23.893    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_5_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.319    24.212 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    24.212    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_18_n_0
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.245    24.457 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.457    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_7_n_0
    SLICE_X43Y49         MUXF8 (Prop_muxf8_I0_O)      0.104    24.561 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.537    26.097    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I1_O)        0.316    26.413 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           1.460    27.874    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[4]
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124    27.998 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.839    28.837    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/DIC1
    SLICE_X46Y98         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.511    40.876    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/WCLK
    SLICE_X46Y98         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.147    40.729    
                         clock uncertainty           -0.180    40.550    
    SLICE_X46Y98         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    40.301    u_rv_u/u_regfile/reg_array_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         40.301    
                         arrival time                         -28.837    
  -------------------------------------------------------------------
                         slack                                 11.464    

Slack (MET) :             11.524ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        27.901ns  (logic 6.434ns (23.062%)  route 21.466ns (76.938%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 40.865 - 40.000 ) 
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.638     0.856    u_rv_u/u_pc/clk_BUFG
    SLICE_X40Y98         FDRE                                         r  u_rv_u/u_pc/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     1.312 r  u_rv_u/u_pc/pc_reg[13]/Q
                         net (fo=8, routed)           0.973     2.285    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.409 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3/O
                         net (fo=17, routed)          1.007     3.415    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.152     3.567 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=3, routed)           1.091     4.659    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I1_O)        0.326     4.985 f  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=16, routed)          0.790     5.775    u_rv_u/u_pc/spo[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.899 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=7, routed)           0.770     6.669    u_rv_u/u_pc/bbstub_spo[2]
    SLICE_X52Y104        LUT5 (Prop_lut5_I0_O)        0.150     6.819 r  u_rv_u/u_pc/adder_result0__0_carry_i_18/O
                         net (fo=96, routed)          1.306     8.125    u_rv_u/u_regfile/adder_result0__0_carry__1_i_6_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.451 r  u_rv_u/u_regfile/adder_result0__0_carry_i_11/O
                         net (fo=44, routed)          0.699     9.150    u_rv_u/u_regfile/adder_result0__0_carry_i_11_n_0
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.124     9.274 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.645     9.918    u_rv_u/u_alu/pc[0]_i_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.498 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.498    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.612 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.612    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.726    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.954    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.267 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[3]
                         net (fo=1, routed)           0.949    12.216    u_rv_u/u_alu/adder_result0__0_carry__4_n_4
    SLICE_X43Y105        LUT4 (Prop_lut4_I3_O)        0.334    12.550 f  u_rv_u/u_alu/pc[23]_i_17/O
                         net (fo=1, routed)           0.644    13.194    u_rv_u/u_regfile/pc[23]_i_5_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I2_O)        0.326    13.520 f  u_rv_u/u_regfile/pc[23]_i_12/O
                         net (fo=1, routed)           0.464    13.984    u_rv_u/u_regfile/pc[23]_i_12_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.108 f  u_rv_u/u_regfile/pc[23]_i_5/O
                         net (fo=1, routed)           0.641    14.749    u_rv_u/u_regfile/pc[23]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.124    14.873 f  u_rv_u/u_regfile/pc[23]_i_2/O
                         net (fo=4, routed)           1.153    16.027    u_rv_u/u_regfile/pc[23]_i_7_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.151 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.151    16.302    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.426 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27/O
                         net (fo=3, routed)           0.508    16.934    u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X37Y98         LUT4 (Prop_lut4_I0_O)        0.124    17.058 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_14/O
                         net (fo=80, routed)          0.889    17.947    u_rv_u/u_regfile/data_reg[23]_i_5_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I1_O)        0.152    18.099 r  u_rv_u/u_regfile/u_dram_i_12/O
                         net (fo=8192, routed)        4.315    22.415    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_25_25/A0
    SLICE_X38Y152        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.499    22.914 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    22.914    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_25_25/OA
    SLICE_X38Y152        MUXF7 (Prop_muxf7_I1_O)      0.214    23.128 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_25_25/F7.A/O
                         net (fo=1, routed)           0.000    23.128    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_25_25/O1
    SLICE_X38Y152        MUXF8 (Prop_muxf8_I1_O)      0.088    23.216 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_25_25/F8/O
                         net (fo=1, routed)           0.875    24.091    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_25_25_n_0
    SLICE_X43Y151        LUT6 (Prop_lut6_I1_O)        0.319    24.410 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.410    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_20_n_0
    SLICE_X43Y151        MUXF7 (Prop_muxf7_I1_O)      0.217    24.627 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    24.627    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_8_n_0
    SLICE_X43Y151        MUXF8 (Prop_muxf8_I1_O)      0.094    24.721 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.229    25.950    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I1_O)        0.316    26.266 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           1.827    28.093    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31_2[23]
    SLICE_X41Y108        LUT6 (Prop_lut6_I3_O)        0.124    28.217 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.540    28.757    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/DIA1
    SLICE_X42Y108        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    38.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    39.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.364 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        1.501    40.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/WCLK
    SLICE_X42Y108        RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.147    40.719    
                         clock uncertainty           -0.180    40.539    
    SLICE_X42Y108        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.281    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.281    
                         arrival time                         -28.757    
  -------------------------------------------------------------------
                         slack                                 11.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.108 r  u_rv_u/u_pc/pcadd0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.108    u_rv_u/u_pc/p_2_in[13]
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[13]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.970%)  route 0.279ns (60.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.565     0.630    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     0.771 r  u_rv_u/u_pc/pcadd_reg[15]/Q
                         net (fo=3, routed)           0.279     1.050    u_rv_u/u_regfile/Q[2]
    SLICE_X43Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.095 r  u_rv_u/u_regfile/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     1.095    u_rv_u/u_pc/D[2]
    SLICE_X43Y98         FDRE                                         r  u_rv_u/u_pc/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X43Y98         FDRE                                         r  u_rv_u/u_pc/pc_reg[15]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.091     0.993    u_rv_u/u_pc/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.119 r  u_rv_u/u_pc/pcadd0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.119    u_rv_u/u_pc/p_2_in[15]
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[15]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.144 r  u_rv_u/u_pc/pcadd0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.144    u_rv_u/u_pc/p_2_in[14]
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[14]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.144 r  u_rv_u/u_pc/pcadd0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.144    u_rv_u/u_pc/p_2_in[16]
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y100        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[16]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.093 r  u_rv_u/u_pc/pcadd0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.093    u_rv_u/u_pc/pcadd0_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.147 r  u_rv_u/u_pc/pcadd0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.147    u_rv_u/u_pc/p_2_in[17]
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[17]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.093 r  u_rv_u/u_pc/pcadd0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.093    u_rv_u/u_pc/pcadd0_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.158 r  u_rv_u/u_pc/pcadd0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.158    u_rv_u/u_pc/p_2_in[19]
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[19]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.093 r  u_rv_u/u_pc/pcadd0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.093    u_rv_u/u_pc/pcadd0_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.183 r  u_rv_u/u_pc/pcadd0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.183    u_rv_u/u_pc/p_2_in[18]
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[18]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.093 r  u_rv_u/u_pc/pcadd0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.093    u_rv_u/u_pc/pcadd0_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.183 r  u_rv_u/u_pc/pcadd0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.183    u_rv_u/u_pc/p_2_in[20]
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y101        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[20]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pcadd_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.159%)  route 0.121ns (21.841%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pcadd_reg[12]/Q
                         net (fo=3, routed)           0.120     0.893    u_rv_u/u_pc/wr_pcadd_npc[12]
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  u_rv_u/u_pc/pcadd0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_rv_u/u_pc/pcadd0_carry__1_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.053 r  u_rv_u/u_pc/pcadd0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.054    u_rv_u/u_pc/pcadd0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.093 r  u_rv_u/u_pc/pcadd0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.093    u_rv_u/u_pc/pcadd0_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.132 r  u_rv_u/u_pc/pcadd0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.132    u_rv_u/u_pc/pcadd0_carry__3_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.186 r  u_rv_u/u_pc/pcadd0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.186    u_rv_u/u_pc/p_2_in[21]
    SLICE_X41Y102        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8443, routed)        0.837     1.230    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y102        FDRE                                         r  u_rv_u/u_pc/pcadd_reg[21]/C
                         clock pessimism             -0.328     0.902    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.105     1.007    u_rv_u/u_pc/pcadd_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   UCLK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X31Y117   u_led_display/bias_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X31Y116   u_led_display/bias_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X31Y116   u_led_display/bias_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y115   u_led_display/cnts_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y115   u_led_display/cnts_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y117   u_led_display/cnts_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X31Y117   u_led_display/cnts_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X2Y70     u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X2Y70     u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_9_9/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X2Y70     u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_9_9/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X2Y70     u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_9_9/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X14Y92    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X14Y92    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X14Y92    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X14Y92    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y86    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y86    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y115   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y115   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y115   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X78Y115   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y91    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y91    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y91    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_15_15/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT



