

================================================================
== Vitis HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Sat Oct 15 12:55:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3_fu_56  |B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2_fu_64  |B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_422_1  |        ?|        ?|        20|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       21|      153|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       52|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       36|      228|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2_fu_64  |B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2  |        0|   0|  13|  71|    0|
    |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3_fu_56  |B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3  |        0|   0|   8|  82|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |Total                                                       |                                                  |        0|   0|  21| 153|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |c3_V_4_fu_97_p2                  |         +|   0|  0|  12|           5|           1|
    |icmp_ln1049_fu_92_p2             |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  23|          11|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |c3_V_fu_46                     |   9|          2|    5|         10|
    |fifo_B_B_IO_L2_in_01278_read   |  14|          3|    1|          3|
    |fifo_B_B_IO_L2_in_11279_write  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  52|         11|    8|         19|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  3|   0|    3|          0|
    |c3_V_fu_46                                                               |  5|   0|    5|          0|
    |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3_fu_56_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln1049_reg_125                                                      |  1|   0|    1|          0|
    |idx_cast_reg_114                                                         |  4|   0|    5|          1|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 15|   0|   16|          1|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|   B_IO_L2_in_inter_trans|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|   B_IO_L2_in_inter_trans|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|   B_IO_L2_in_inter_trans|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|   B_IO_L2_in_inter_trans|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|   B_IO_L2_in_inter_trans|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|   B_IO_L2_in_inter_trans|  return value|
|idx                              |   in|    4|     ap_none|                      idx|        scalar|
|local_B_address0                 |  out|    4|   ap_memory|                  local_B|         array|
|local_B_ce0                      |  out|    1|   ap_memory|                  local_B|         array|
|local_B_we0                      |  out|    1|   ap_memory|                  local_B|         array|
|local_B_d0                       |  out|  512|   ap_memory|                  local_B|         array|
|fifo_B_B_IO_L2_in_01278_dout     |   in|  512|     ap_fifo|  fifo_B_B_IO_L2_in_01278|       pointer|
|fifo_B_B_IO_L2_in_01278_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_01278|       pointer|
|fifo_B_B_IO_L2_in_01278_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_01278|       pointer|
|fifo_B_B_IO_L2_in_11279_din      |  out|  512|     ap_fifo|  fifo_B_B_IO_L2_in_11279|       pointer|
|fifo_B_B_IO_L2_in_11279_full_n   |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_11279|       pointer|
|fifo_B_B_IO_L2_in_11279_write    |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_11279|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c3_V = alloca i32 1"   --->   Operation 4 'alloca' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx"   --->   Operation 5 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_cast = zext i4 %idx_read"   --->   Operation 6 'zext' 'idx_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_01278, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_11279, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_01278, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_11279, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln422 = store i5 %idx_cast, i5 %c3_V" [src/kernel_kernel.cpp:422]   --->   Operation 12 'store' 'store_ln422' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln422 = br void" [src/kernel_kernel.cpp:422]   --->   Operation 13 'br' 'br_ln422' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c3_V_3 = load i5 %c3_V"   --->   Operation 14 'load' 'c3_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %c3_V_3, i32 4"   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln422 = br i1 %tmp, void %.split5, void %._crit_edge.loopexit" [src/kernel_kernel.cpp:422]   --->   Operation 16 'br' 'br_ln422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/kernel_kernel.cpp:422]   --->   Operation 17 'specloopname' 'specloopname_ln422' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.63ns)   --->   "%icmp_ln1049 = icmp_eq  i5 %c3_V_3, i5 %idx_cast"   --->   Operation 18 'icmp' 'icmp_ln1049' <Predicate = (!tmp)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln1049, void %.preheader.preheader, void %.preheader1.preheader" [src/kernel_kernel.cpp:424]   --->   Operation 20 'br' 'br_ln424' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3, i512 %fifo_B_B_IO_L2_in_01278, i512 %fifo_B_B_IO_L2_in_11279"   --->   Operation 21 'call' 'call_ln0' <Predicate = (!tmp & !icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2, i512 %local_B, i512 %fifo_B_B_IO_L2_in_01278"   --->   Operation 22 'call' 'call_ln0' <Predicate = (!tmp & icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln450 = ret" [src/kernel_kernel.cpp:450]   --->   Operation 23 'ret' 'ret_ln450' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3, i512 %fifo_B_B_IO_L2_in_01278, i512 %fifo_B_B_IO_L2_in_11279"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2, i512 %local_B, i512 %fifo_B_B_IO_L2_in_01278"   --->   Operation 26 'call' 'call_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.70ns)   --->   "%c3_V_4 = add i5 %c3_V_3, i5 1"   --->   Operation 28 'add' 'c3_V_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln870 = store i5 %c3_V_4, i5 %c3_V"   --->   Operation 29 'store' 'store_ln870' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ fifo_B_B_IO_L2_in_01278]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_B_IO_L2_in_11279]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c3_V               (alloca       ) [ 0111]
idx_read           (read         ) [ 0000]
idx_cast           (zext         ) [ 0011]
specmemcore_ln0    (specmemcore  ) [ 0000]
specmemcore_ln0    (specmemcore  ) [ 0000]
specmemcore_ln0    (specmemcore  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
store_ln422        (store        ) [ 0000]
br_ln422           (br           ) [ 0000]
c3_V_3             (load         ) [ 0001]
tmp                (bitselect    ) [ 0011]
br_ln422           (br           ) [ 0000]
specloopname_ln422 (specloopname ) [ 0000]
icmp_ln1049        (icmp         ) [ 0011]
empty              (wait         ) [ 0000]
br_ln424           (br           ) [ 0000]
ret_ln450          (ret          ) [ 0000]
call_ln0           (call         ) [ 0000]
br_ln0             (br           ) [ 0000]
call_ln0           (call         ) [ 0000]
br_ln0             (br           ) [ 0000]
c3_V_4             (add          ) [ 0000]
store_ln870        (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_B_IO_L2_in_01278">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_01278"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_B_IO_L2_in_11279">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_11279"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="c3_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c3_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="idx_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="512" slack="0"/>
<pin id="59" dir="0" index="2" bw="512" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="512" slack="0"/>
<pin id="67" dir="0" index="2" bw="512" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="idx_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln422_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="c3_V_3_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="1"/>
<pin id="83" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_V_3/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln1049_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="1"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="c3_V_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_V_4/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln870_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="2"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="c3_V_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c3_V "/>
</bind>
</comp>

<comp id="114" class="1005" name="idx_cast_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="idx_cast "/>
</bind>
</comp>

<comp id="125" class="1005" name="icmp_ln1049_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="50" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="81" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="81" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="46" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="117"><net_src comp="72" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="128"><net_src comp="92" pin="2"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B | {2 3 }
	Port: fifo_B_B_IO_L2_in_01278 | {}
	Port: fifo_B_B_IO_L2_in_11279 | {2 3 }
 - Input state : 
	Port: B_IO_L2_in_inter_trans : idx | {1 }
	Port: B_IO_L2_in_inter_trans : fifo_B_B_IO_L2_in_01278 | {2 3 }
	Port: B_IO_L2_in_inter_trans : fifo_B_B_IO_L2_in_11279 | {}
  - Chain level:
	State 1
		store_ln422 : 1
	State 2
		tmp : 1
		br_ln422 : 2
		icmp_ln1049 : 1
		br_ln424 : 2
	State 3
		store_ln870 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                      |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|
|   call   | grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_437_3_fu_56 |    5    |    21   |
|          | grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_425_2_fu_64 |    10   |    21   |
|----------|------------------------------------------------------------|---------|---------|
|    add   |                        c3_V_4_fu_97                        |    0    |    12   |
|----------|------------------------------------------------------------|---------|---------|
|   icmp   |                      icmp_ln1049_fu_92                     |    0    |    9    |
|----------|------------------------------------------------------------|---------|---------|
|   read   |                     idx_read_read_fu_50                    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|
|   zext   |                       idx_cast_fu_72                       |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|
| bitselect|                          tmp_fu_84                         |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|
|   Total  |                                                            |    15   |    63   |
|----------|------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    c3_V_reg_107   |    5   |
|icmp_ln1049_reg_125|    1   |
|  idx_cast_reg_114 |    5   |
+-------------------+--------+
|       Total       |   11   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   15   |   63   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   26   |   63   |
+-----------+--------+--------+
