// Seed: 1801309791
module module_0 (
    input wire  id_0,
    input tri   id_1,
    input tri1  id_2,
    input uwire id_3
    , id_5
);
  always @(id_1 != id_2 or posedge -1) for (id_5 = 1; id_5; id_5++) id_5 = id_2 | 1;
  assign module_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_0 = 32'd59,
    parameter id_2 = 32'd9,
    parameter id_8 = 32'd36
) (
    output tri1 _id_0,
    output tri1 id_1,
    input wor module_1,
    input tri id_3,
    output supply1 id_4,
    output tri1 id_5,
    output uwire id_6
    , _id_8
);
  logic id_9[id_0 : id_2];
  ;
  and primCall (id_1, id_10, id_11, id_3, id_9);
  wire id_10;
  logic [-1 : id_8  ==  1 'b0] id_11;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
