// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_pt___rs_pt_L3_out_dist__m_axi_5_L3_out_dist__m_axi_inst_0___rs_pt___rs_pt_L3_out_dist__m_axi_5_L3_out_dist__m_axi_inst_0___rs_pt_L3_out_dist__m_axi_5_L3_out_dist__m_axi_inst_inst #(
    parameter BufferSize         = 32,
    parameter BufferSizeLog      = 5,
    parameter AddrWidth          = 64,
    parameter AxiSideAddrWidth   = 64,
    parameter DataWidth          = 512,
    parameter DataWidthBytesLog  = 6,
    parameter WaitTimeWidth      = 4,
    parameter BurstLenWidth      = 8,
    parameter EnableReadChannel  = 1,
    parameter EnableWriteChannel = 1,
    parameter MaxWaitTime        = 3,
    parameter MaxBurstLen        = 15
) (
    input wire  [    (DataWidth - 1):0] __rs_pt_m_axi_WDATA,
    input wire                          __rs_pt_m_axi_WLAST,
    output wire                         __rs_pt_m_axi_WREADY,
    input wire  [(DataWidth / 8 - 1):0] __rs_pt_m_axi_WSTRB,
    input wire                          __rs_pt_m_axi_WVALID,
    input wire                          clk,
    output wire [    (DataWidth - 1):0] m_axi_WDATA,
    output wire                         m_axi_WLAST,
    input wire                          m_axi_WREADY,
    output wire [(DataWidth / 8 - 1):0] m_axi_WSTRB,
    output wire                         m_axi_WVALID,
    input wire                          rst
);

wire [    (DataWidth - 1):0] __rs_pipelined___rs_pt_m_axi_WDATA;
wire                         __rs_pipelined___rs_pt_m_axi_WLAST;
wire                         __rs_pipelined___rs_pt_m_axi_WREADY;
wire [(DataWidth / 8 - 1):0] __rs_pipelined___rs_pt_m_axi_WSTRB;
wire                         __rs_pipelined___rs_pt_m_axi_WVALID;



__rs_pt___rs_pt_L3_out_dist__m_axi_5_L3_out_dist__m_axi_inst_0 #(
    .AddrWidth         (AddrWidth),
    .BurstLenWidth     (BurstLenWidth),
    .DataWidth         (DataWidth),
    .DataWidthBytesLog (DataWidthBytesLog),
    .MaxBurstLen       (MaxBurstLen),
    .MaxWaitTime       (MaxWaitTime),
    .WaitTimeWidth     (WaitTimeWidth)
) _ /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_WDATA  (__rs_pipelined___rs_pt_m_axi_WDATA),
    .__rs_pt_m_axi_WLAST  (__rs_pipelined___rs_pt_m_axi_WLAST),
    .__rs_pt_m_axi_WREADY (__rs_pipelined___rs_pt_m_axi_WREADY),
    .__rs_pt_m_axi_WSTRB  (__rs_pipelined___rs_pt_m_axi_WSTRB),
    .__rs_pt_m_axi_WVALID (__rs_pipelined___rs_pt_m_axi_WVALID),
    .clk                  (clk),
    .m_axi_WDATA          (m_axi_WDATA),
    .m_axi_WLAST          (m_axi_WLAST),
    .m_axi_WREADY         (m_axi_WREADY),
    .m_axi_WSTRB          (m_axi_WSTRB),
    .m_axi_WVALID         (m_axi_WVALID),
    .rst                  (rst)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_hs_pipeline_2 #(
    .BODY_LEVEL                      (2),
    .DATA_WIDTH                      (( ( ( ( DataWidth - 1 ) - ( 0 ) + 1 ) ) + ( 1 ) + ( ( ( DataWidth / 8 - 1 ) - ( 0 ) + 1 ) ) + 0 )),
    .DEPTH                           (8),
    .EXTRA_PIPELINE_BEFORE_TAIL      (0),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (1),
    .__BODY_0_REGION                 ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION                 ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION                   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION                   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) hs_0 /**   Generated by RapidStream   **/ (
    .clk        (clk),
    .if_din     ({ __rs_pt_m_axi_WDATA , __rs_pt_m_axi_WLAST , __rs_pt_m_axi_WSTRB }),
    .if_dout    ({ __rs_pipelined___rs_pt_m_axi_WDATA , __rs_pipelined___rs_pt_m_axi_WLAST , __rs_pipelined___rs_pt_m_axi_WSTRB }),
    .if_empty_n (__rs_pipelined___rs_pt_m_axi_WVALID),
    .if_full_n  (__rs_pt_m_axi_WREADY),
    .if_read    (__rs_pipelined___rs_pt_m_axi_WREADY),
    .if_write   (__rs_pt_m_axi_WVALID),
    .reset      (1'b0)
);

endmodule  // __rs_pipelined___rs_pt___rs_pt_L3_out_dist__m_axi_5_L3_out_dist__m_axi_inst_0___rs_pt___rs_pt_L3_out_dist__m_axi_5_L3_out_dist__m_axi_inst_0___rs_pt_L3_out_dist__m_axi_5_L3_out_dist__m_axi_inst_inst