
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -208.12

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3504.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.30    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.81    1.81   library removal time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.97    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.14    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3504.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.30    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.69    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.50    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.16    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.56    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.02    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.76    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   34.63    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   56.37    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18259_/A (BUF_X2)
    10   24.99    0.03    0.05    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.98    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   33.44    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _19495_/S (MUX2_X1)
     1    1.20    0.01    0.06    0.58 v _19495_/Z (MUX2_X1)
                                         _13550_ (net)
                  0.01    0.00    0.58 v _19497_/A (MUX2_X1)
     1    4.21    0.01    0.06    0.65 v _19497_/Z (MUX2_X1)
                                         _13552_ (net)
                  0.01    0.00    0.65 v _19498_/B1 (AOI21_X1)
     1    3.59    0.03    0.04    0.68 ^ _19498_/ZN (AOI21_X1)
                                         _13553_ (net)
                  0.03    0.00    0.68 ^ _19499_/B1 (AOI21_X1)
     1    2.82    0.02    0.02    0.71 v _19499_/ZN (AOI21_X1)
                                         _13554_ (net)
                  0.02    0.00    0.71 v _19500_/B1 (AOI21_X2)
     8   24.04    0.07    0.08    0.78 ^ _19500_/ZN (AOI21_X2)
                                         _13555_ (net)
                  0.07    0.01    0.79 ^ _20522_/B (MUX2_X1)
     1    1.07    0.01    0.05    0.84 ^ _20522_/Z (MUX2_X1)
                                         _03868_ (net)
                  0.01    0.00    0.84 ^ _20523_/A (BUF_X1)
     8   21.29    0.05    0.07    0.90 ^ _20523_/Z (BUF_X1)
                                         _03869_ (net)
                  0.05    0.00    0.91 ^ _20990_/A (BUF_X1)
    10   23.52    0.05    0.08    0.99 ^ _20990_/Z (BUF_X1)
                                         _04140_ (net)
                  0.05    0.00    0.99 ^ _20991_/A2 (NAND2_X1)
     1    4.19    0.02    0.03    1.02 v _20991_/ZN (NAND2_X1)
                                         _14725_ (net)
                  0.02    0.00    1.02 v _30129_/A (FA_X1)
     1    1.69    0.01    0.10    1.12 v _30129_/S (FA_X1)
                                         _14729_ (net)
                  0.01    0.00    1.12 v _21479_/A (INV_X1)
     1    3.32    0.01    0.02    1.14 ^ _21479_/ZN (INV_X1)
                                         _16093_ (net)
                  0.01    0.00    1.14 ^ _30520_/A (HA_X1)
     1    1.78    0.01    0.03    1.17 ^ _30520_/CO (HA_X1)
                                         _16095_ (net)
                  0.01    0.00    1.17 ^ _21750_/A (INV_X1)
     1    4.19    0.01    0.01    1.18 v _21750_/ZN (INV_X1)
                                         _14797_ (net)
                  0.01    0.00    1.18 v _30146_/A (FA_X1)
     1    1.90    0.01    0.11    1.29 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.29 ^ _21483_/A (INV_X1)
     1    2.78    0.01    0.01    1.30 v _21483_/ZN (INV_X1)
                                         _14802_ (net)
                  0.01    0.00    1.30 v _30147_/CI (FA_X1)
     1    1.93    0.01    0.11    1.41 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.41 ^ _21162_/A (INV_X1)
     1    3.80    0.01    0.01    1.42 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.42 v _30151_/A (FA_X1)
     1    2.98    0.01    0.11    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.58    0.01    0.09    1.62 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.62 v _21682_/A (INV_X1)
     1    4.02    0.01    0.02    1.65 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.65 ^ _30526_/B (HA_X1)
     4    8.08    0.05    0.08    1.72 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.72 ^ _23473_/A3 (AND3_X1)
     2    3.55    0.01    0.06    1.78 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.78 ^ _23533_/A3 (NAND3_X1)
     2    3.77    0.02    0.03    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    4.29    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    4.10    0.04    0.06    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.30    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   12.71    0.04    0.06    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23912_/A2 (NOR3_X1)
     1    2.52    0.01    0.01    2.07 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.07 v _23913_/B (XOR2_X1)
     1    4.02    0.03    0.04    2.12 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.12 ^ _23914_/B (MUX2_X1)
     2    5.14    0.02    0.05    2.17 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.80    0.02    0.03    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    6.73    0.08    0.12    2.32 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.32 ^ _23925_/B1 (AOI21_X1)
     4    6.87    0.03    0.04    2.36 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _23926_/A (BUF_X1)
    10   17.02    0.02    0.06    2.42 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.42 v _24159_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.48 v _24159_/Z (MUX2_X1)
                                         _01343_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3504.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.30    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[787]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.69    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.50    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.16    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.56    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.02    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.76    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   34.63    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   56.37    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18259_/A (BUF_X2)
    10   24.99    0.03    0.05    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.98    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   33.44    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _19495_/S (MUX2_X1)
     1    1.20    0.01    0.06    0.58 v _19495_/Z (MUX2_X1)
                                         _13550_ (net)
                  0.01    0.00    0.58 v _19497_/A (MUX2_X1)
     1    4.21    0.01    0.06    0.65 v _19497_/Z (MUX2_X1)
                                         _13552_ (net)
                  0.01    0.00    0.65 v _19498_/B1 (AOI21_X1)
     1    3.59    0.03    0.04    0.68 ^ _19498_/ZN (AOI21_X1)
                                         _13553_ (net)
                  0.03    0.00    0.68 ^ _19499_/B1 (AOI21_X1)
     1    2.82    0.02    0.02    0.71 v _19499_/ZN (AOI21_X1)
                                         _13554_ (net)
                  0.02    0.00    0.71 v _19500_/B1 (AOI21_X2)
     8   24.04    0.07    0.08    0.78 ^ _19500_/ZN (AOI21_X2)
                                         _13555_ (net)
                  0.07    0.01    0.79 ^ _20522_/B (MUX2_X1)
     1    1.07    0.01    0.05    0.84 ^ _20522_/Z (MUX2_X1)
                                         _03868_ (net)
                  0.01    0.00    0.84 ^ _20523_/A (BUF_X1)
     8   21.29    0.05    0.07    0.90 ^ _20523_/Z (BUF_X1)
                                         _03869_ (net)
                  0.05    0.00    0.91 ^ _20990_/A (BUF_X1)
    10   23.52    0.05    0.08    0.99 ^ _20990_/Z (BUF_X1)
                                         _04140_ (net)
                  0.05    0.00    0.99 ^ _20991_/A2 (NAND2_X1)
     1    4.19    0.02    0.03    1.02 v _20991_/ZN (NAND2_X1)
                                         _14725_ (net)
                  0.02    0.00    1.02 v _30129_/A (FA_X1)
     1    1.69    0.01    0.10    1.12 v _30129_/S (FA_X1)
                                         _14729_ (net)
                  0.01    0.00    1.12 v _21479_/A (INV_X1)
     1    3.32    0.01    0.02    1.14 ^ _21479_/ZN (INV_X1)
                                         _16093_ (net)
                  0.01    0.00    1.14 ^ _30520_/A (HA_X1)
     1    1.78    0.01    0.03    1.17 ^ _30520_/CO (HA_X1)
                                         _16095_ (net)
                  0.01    0.00    1.17 ^ _21750_/A (INV_X1)
     1    4.19    0.01    0.01    1.18 v _21750_/ZN (INV_X1)
                                         _14797_ (net)
                  0.01    0.00    1.18 v _30146_/A (FA_X1)
     1    1.90    0.01    0.11    1.29 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.29 ^ _21483_/A (INV_X1)
     1    2.78    0.01    0.01    1.30 v _21483_/ZN (INV_X1)
                                         _14802_ (net)
                  0.01    0.00    1.30 v _30147_/CI (FA_X1)
     1    1.93    0.01    0.11    1.41 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.41 ^ _21162_/A (INV_X1)
     1    3.80    0.01    0.01    1.42 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.42 v _30151_/A (FA_X1)
     1    2.98    0.01    0.11    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.58    0.01    0.09    1.62 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.62 v _21682_/A (INV_X1)
     1    4.02    0.01    0.02    1.65 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.65 ^ _30526_/B (HA_X1)
     4    8.08    0.05    0.08    1.72 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.72 ^ _23473_/A3 (AND3_X1)
     2    3.55    0.01    0.06    1.78 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.78 ^ _23533_/A3 (NAND3_X1)
     2    3.77    0.02    0.03    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    4.29    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    4.10    0.04    0.06    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.30    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   12.71    0.04    0.06    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23912_/A2 (NOR3_X1)
     1    2.52    0.01    0.01    2.07 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.07 v _23913_/B (XOR2_X1)
     1    4.02    0.03    0.04    2.12 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.12 ^ _23914_/B (MUX2_X1)
     2    5.14    0.02    0.05    2.17 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.80    0.02    0.03    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    6.73    0.08    0.12    2.32 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.32 ^ _23925_/B1 (AOI21_X1)
     4    6.87    0.03    0.04    2.36 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _23926_/A (BUF_X1)
    10   17.02    0.02    0.06    2.42 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.42 v _24159_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.48 v _24159_/Z (MUX2_X1)
                                         _01343_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_17048_/Z                               0.20    0.24   -0.04 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_27512_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   50.16  -24.83 (VIOLATED)
_27512_/ZN                             23.23   40.14  -16.91 (VIOLATED)
_22344_/ZN                             23.23   38.56  -15.33 (VIOLATED)
_22217_/ZN                             23.23   38.56  -15.33 (VIOLATED)
_22284_/ZN                             23.23   38.53  -15.30 (VIOLATED)
_20440_/ZN                             10.47   25.29  -14.82 (VIOLATED)
_19183_/ZN                             26.70   41.04  -14.34 (VIOLATED)
_18417_/ZN                             26.02   38.92  -12.90 (VIOLATED)
_18055_/ZN                             28.99   41.79  -12.79 (VIOLATED)
_19553_/ZN                             26.02   38.60  -12.59 (VIOLATED)
_20328_/ZN                             16.02   28.59  -12.56 (VIOLATED)
_22073_/ZN                             23.23   35.47  -12.24 (VIOLATED)
_19731_/ZN                             26.02   38.16  -12.15 (VIOLATED)
_22176_/ZN                             23.23   35.10  -11.87 (VIOLATED)
_19924_/ZN                             25.33   37.04  -11.71 (VIOLATED)
_22133_/ZN                             23.23   34.82  -11.59 (VIOLATED)
_18977_/ZN                             26.02   37.43  -11.41 (VIOLATED)
_24776_/ZN                             16.02   26.64  -10.62 (VIOLATED)
_19370_/ZN                             26.02   36.38  -10.37 (VIOLATED)
_27504_/ZN                             23.23   33.32  -10.09 (VIOLATED)
_20319_/Z                              25.33   35.12   -9.79 (VIOLATED)
_27522_/ZN                             23.23   32.64   -9.41 (VIOLATED)
_22089_/ZN                             23.23   32.50   -9.27 (VIOLATED)
_18225_/ZN                             26.02   35.17   -9.16 (VIOLATED)
_18429_/ZN                             26.02   33.69   -7.67 (VIOLATED)
_22052_/ZN                             23.23   30.87   -7.64 (VIOLATED)
_18028_/ZN                             26.02   33.64   -7.62 (VIOLATED)
_18215_/ZN                             26.02   33.42   -7.40 (VIOLATED)
_20318_/Z                              25.33   32.53   -7.20 (VIOLATED)
_25831_/ZN                             10.47   17.47   -7.00 (VIOLATED)
_22911_/ZN                             10.47   17.08   -6.61 (VIOLATED)
_17534_/ZN                             13.81   20.37   -6.56 (VIOLATED)
_18615_/ZN                             28.99   35.42   -6.43 (VIOLATED)
_20147_/ZN                             10.47   16.61   -6.14 (VIOLATED)
_23147_/ZN                             25.33   30.81   -5.48 (VIOLATED)
_22868_/ZN                             10.47   15.69   -5.21 (VIOLATED)
_23322_/ZN                             10.47   15.62   -5.15 (VIOLATED)
_20352_/ZN                             16.02   20.75   -4.72 (VIOLATED)
_22301_/ZN                             10.47   14.98   -4.51 (VIOLATED)
_20890_/ZN                             16.02   20.47   -4.45 (VIOLATED)
_18603_/ZN                             26.02   29.99   -3.97 (VIOLATED)
_22363_/ZN                             26.05   29.48   -3.42 (VIOLATED)
_23367_/ZN                             16.02   18.73   -2.71 (VIOLATED)
_20148_/ZN                             10.47   13.15   -2.67 (VIOLATED)
_22360_/ZN                             10.47   13.06   -2.59 (VIOLATED)
_19384_/ZN                             26.70   29.29   -2.59 (VIOLATED)
_22831_/ZN                             10.47   12.95   -2.48 (VIOLATED)
_27740_/ZN                             10.47   12.81   -2.34 (VIOLATED)
_18303_/ZN                             25.33   27.05   -1.72 (VIOLATED)
_18358_/ZN                             25.33   26.76   -1.43 (VIOLATED)
_27336_/ZN                             25.33   26.39   -1.06 (VIOLATED)
_21844_/ZN                             10.47   11.37   -0.90 (VIOLATED)
_21836_/ZN                             10.47   11.34   -0.86 (VIOLATED)
_22195_/ZN                             16.02   16.88   -0.86 (VIOLATED)
_17872_/ZN                             25.33   26.04   -0.71 (VIOLATED)
_17619_/ZN                             16.02   16.66   -0.64 (VIOLATED)
_28321_/ZN                             16.02   16.42   -0.40 (VIOLATED)
_17600_/ZN                             16.02   16.37   -0.35 (VIOLATED)
_17917_/ZN                             25.33   25.55   -0.22 (VIOLATED)
_18471_/ZN                             25.33   25.47   -0.14 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05719655379652977

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2881

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-24.8260440826416

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9801

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 60

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1178

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 770

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.04    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.05    0.31 ^ _16566_/Z (BUF_X4)
   0.06    0.37 ^ _18259_/Z (BUF_X2)
   0.08    0.45 ^ _18260_/Z (BUF_X1)
   0.07    0.52 ^ _18261_/Z (BUF_X2)
   0.06    0.58 v _19495_/Z (MUX2_X1)
   0.06    0.65 v _19497_/Z (MUX2_X1)
   0.04    0.68 ^ _19498_/ZN (AOI21_X1)
   0.02    0.71 v _19499_/ZN (AOI21_X1)
   0.08    0.78 ^ _19500_/ZN (AOI21_X2)
   0.05    0.84 ^ _20522_/Z (MUX2_X1)
   0.07    0.90 ^ _20523_/Z (BUF_X1)
   0.09    0.99 ^ _20990_/Z (BUF_X1)
   0.03    1.02 v _20991_/ZN (NAND2_X1)
   0.10    1.12 v _30129_/S (FA_X1)
   0.02    1.14 ^ _21479_/ZN (INV_X1)
   0.03    1.17 ^ _30520_/CO (HA_X1)
   0.01    1.18 v _21750_/ZN (INV_X1)
   0.11    1.29 ^ _30146_/S (FA_X1)
   0.01    1.30 v _21483_/ZN (INV_X1)
   0.11    1.41 ^ _30147_/S (FA_X1)
   0.01    1.42 v _21162_/ZN (INV_X1)
   0.11    1.54 ^ _30151_/S (FA_X1)
   0.09    1.62 v _30152_/S (FA_X1)
   0.02    1.65 ^ _21682_/ZN (INV_X1)
   0.08    1.72 ^ _30526_/S (HA_X1)
   0.06    1.78 ^ _23473_/ZN (AND3_X1)
   0.03    1.81 v _23533_/ZN (NAND3_X1)
   0.04    1.85 v _23589_/ZN (AND3_X1)
   0.06    1.91 ^ _23633_/ZN (NOR3_X1)
   0.02    1.93 v _23682_/ZN (NOR2_X1)
   0.06    1.99 ^ _23683_/ZN (AOI21_X2)
   0.07    2.06 ^ _23908_/ZN (AND4_X1)
   0.01    2.07 v _23912_/ZN (NOR3_X1)
   0.04    2.12 ^ _23913_/Z (XOR2_X1)
   0.05    2.17 ^ _23914_/Z (MUX2_X1)
   0.03    2.20 v _23915_/ZN (NAND2_X1)
   0.12    2.32 ^ _23924_/ZN (AOI221_X1)
   0.04    2.36 v _23925_/ZN (AOI21_X1)
   0.06    2.42 v _23926_/Z (BUF_X1)
   0.06    2.48 v _24159_/Z (MUX2_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[157]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4835

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3244

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.062211

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.49e-03   1.56e-04   1.29e-02  16.4%
Combinational          2.99e-02   3.50e-02   4.29e-04   6.53e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.68e-02   5.85e-04   7.85e-02 100.0%
                          52.3%      46.9%       0.7%
