<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4489' type='bool llvm::TargetLowering::expandREM(llvm::SDNode * Node, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4487'>/// Expand an SREM or UREM using SDIV/UDIV or SDIVREM/UDIVREM, if legal.
  /// Returns true if the expansion was successful.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3505' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1388' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer9ExpandREMEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='8328' ll='8349' type='bool llvm::TargetLowering::expandREM(llvm::SDNode * Node, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const'/>
