target=hw
link=1
#to_step=vpl.generate_target
[advanced]
#param=compiler.userPreSysLinkTcl=<full path name>/pre_sys_link.tcl
[connectivity]
# Following line deals with number of kernel instances, UG1393 (v2021.1) July 19, 2021
# nk= <kernel name>:<nuber of instances>:<Instance name>
nk=vitisAccelCore:1:perentie0

# perentie0/clk_gt_freerun is the port name in vitisaccelcore.vhd, the aclk_ctrl is in the Shell
# shell port names can be found by exploring the platform files in /opt/xilinx/platforms/<card>/hw.xsa
# xsa is a zip archive, you can rename to hw.zip and extract, then explore the design of the shell.
connect=perentie0/clk_gt_freerun:aclk_ctrl
connect=io_clk_qsfp_refclka_00_clk_p:perentie0/gt_refclk_p
connect=io_clk_qsfp_refclka_00_clk_n:perentie0/gt_refclk_n
connect=perentie0/gt_rxp_in:io_gt_qsfp_00_grx_p
connect=perentie0/gt_rxn_in:io_gt_qsfp_00_grx_n
connect=perentie0/gt_txp_out:io_gt_qsfp_00_gtx_p
connect=perentie0/gt_txn_out:io_gt_qsfp_00_gtx_n

sp=perentie0.sharedAddr:PLRAM[0]
# each HBM interface is 256 MBytes, so 4 are required for 1 Gbyte of memory.
sp=perentie0.M01Addr:HBM[0:3]
# Second stage corner turn uses 4 separate interfaces.
sp=perentie0.M02Addr:HBM[4]
sp=perentie0.M03Addr:HBM[5]
sp=perentie0.M04Addr:HBM[6]
sp=perentie0.M05Addr:HBM[7]


