/*
 * Copyright (C) 2014-2016 Variscite, Ltd. All Rights Reserved
 * Donio Ron: ron.d@variscite.com
 *
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6dl.dtsi"
#include "imx6qdl-var-som.dtsi"
#include "imx6qdl-var-solocb-dt6cb-displays.dtsi"

/ {
	model = "Variscite i.MX6 DL/Solo SOM-SOLO SOM-DUAL DRMC";
	compatible = "fsl,imx6q-var-som", "fsl,imx6q";
};

&iomuxc {
	imx6qdl-var-som-mx6 {
		pinctrl_usbotg_1: usbotggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
			>;
		};

		pinctrl_ft5406_pins: ft5406_pins {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17	0x1B0B0
			>;
		};
	};
};

&reg_usb_otg_vbus {
	gpio = <&gpio3 22 0>;
	enable-active-high;
};

&reg_usb_h1_vbus {
	gpio = <&gpio4 15 0>;
	enable-active-high;
};

&usbotg {
	pinctrl-0 = <&pinctrl_usbotg_1>;
	dr_mode = "otg"; /* Use "host" if you would like to use the USB0 type A connector */
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&gpc {
	/* use ldo-enable, u-boot will check it and configure */
	fsl,ldo-bypass = <0>;
};

&touch {
	interrupt-parent = <&gpio5>;
	interrupts = <17 0>;
	focaltech,irq-gpio = <&gpio5 17 0x00>;
};

&usdhc2 {	/* uSDHC2, MMC/SD card */
	wp-gpios = <>;
};

&mxcfb1 {
	status = "okay";
};

&mxcfb2 {
	status = "okay";
};

&pxp {
	status = "okay";
};


&ldb {
	status = "okay";
	split-mode;
	lvds-channel@0 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		crtc = "ipu1-di0";
		primary;
		status = "okay";

	display-timings {
			native-mode = <&timingr0>;
			timingr0: hsd100pxn1 {
				clock-frequency = <148500000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <0 44 60>;
				hfront-porch = <80 88 160>;
				vback-porch = <100 148 160>;
				vfront-porch = <0 4 6>;
				hsync-len = <0 36 50>;
				vsync-len = <0 5 6>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		crtc = "ipu1-di1";
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <148500000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <0 44 60>;
				hfront-porch = <80 88 160>;
				vback-porch = <100 148 160>;
				vfront-porch = <0 4 6>;
				hsync-len = <0 36 50>;
				vsync-len = <0 5 6>;
			};
		};
	};
};

