"\u_csr.branch_q == 0",
"\u_csr.branch_target_q == 5'b32'b0",
"\u_csr.csr_wdata_e1_q == 5'b32'b0",
"\u_csr.exception_e1_q == 4'b6'b0",
"\u_csr.ifence_q == 0",
"\u_csr.rd_result_e1_q == 5'b32'b0",
"\u_csr.rd_valid_e1_q == 0",
"\u_csr.reset_q == 0",
"\u_csr.take_interrupt_q == 0",
"\u_csr.u_csrfile.csr_mcause_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mcycle_q == 9'b32'b11110",
"\u_csr.u_csrfile.csr_mie_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mip_next_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mip_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mip_upd_q == 0",
"\u_csr.u_csrfile.csr_mpriv_q == 5'b2'b11",
"\u_csr.u_csrfile.csr_mscratch_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mtime_ie_q == 0",
"\u_csr.u_csrfile.csr_mtimecmp_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mtvec_q == 5'b32'b0",
"\u_csr.u_csrfile.irq_priv_q == 5'b2'b11",
"\u_div.div_busy_q == 0",
"\u_div.div_inst_q == 0",
"\u_div.dividend_q == 5'b32'b0",
"\u_div.divisor_q == 5'b63'b0",
"\u_div.invert_res_q == 0",
"\u_div.last_a_q == 5'b32'b0",
"\u_div.last_b_q == 5'b32'b0",
"\u_div.last_div_q == 0",
"\u_div.last_divu_q == 0",
"\u_div.last_rem_q == 0",
"\u_div.last_remu_q == 0",
"\u_div.q_mask_q == 5'b32'b0",
"\u_div.quotient_q == 5'b32'b0",
"\u_div.valid_q == 0",
"\u_div.wb_result_q == 5'b32'b0",
"\u_exec0.branch_call_q == 0",
"\u_exec0.branch_jmp_q == 0",
"\u_exec0.branch_ntaken_q == 0",
"\u_exec0.branch_ret_q == 0",
"\u_exec0.branch_taken_q == 0",
"\u_exec0.pc_m_q == 36'b32'b10000000000000000000000011001000",
"\u_exec0.pc_x_q == 36'b32'b10000000000000000000000011001100",
"\u_exec0.result_q == 5'b32'b0",
"\u_exec1.branch_call_q == 0",
"\u_exec1.branch_jmp_q == 0",
"\u_exec1.branch_ntaken_q == 0",
"\u_exec1.branch_ret_q == 0",
"\u_exec1.branch_taken_q == 0",
"\u_exec1.pc_m_q == 36'b32'b10000000000000000000000011001100",
"\u_exec1.pc_x_q == 36'b32'b10000000000000000000000011010000",
"\u_exec1.result_q == 5'b32'b0",
"\u_frontend.u_decode.u_fifo.count_q == 4'b2'b1",
"\u_frontend.u_decode.u_fifo.info0_q[0] == 4'b2'b0",
"\u_frontend.u_decode.u_fifo.info0_q[1] == 4'b2'b0",
"\u_frontend.u_decode.u_fifo.info1_q[0] == 4'b2'b0",
"\u_frontend.u_decode.u_fifo.info1_q[1] == 4'b2'b0",
"\u_frontend.u_decode.u_fifo.pc_q[1] == 36'b32'b10000000000000000000000011001000",
"\u_frontend.u_decode.u_fifo.ram_q[0] == 41'b64'b1001100000000000000000000000000010011",
"\u_frontend.u_decode.u_fifo.ram_q[1] == 41'b64'b1001100000000000000000000000000010011",
"\u_frontend.u_decode.u_fifo.rd_ptr_q == 0",
"\u_frontend.u_decode.u_fifo.valid0_q[0] == 1'b1",
"\u_frontend.u_decode.u_fifo.valid0_q[1] == 0",
"\u_frontend.u_decode.u_fifo.valid1_q[0] == 1'b1",
"\u_frontend.u_decode.u_fifo.valid1_q[1] == 0",
"\u_frontend.u_decode.u_fifo.wr_ptr_q == 1'b1",
"\u_frontend.u_fetch.active_q == 1'b1",
"\u_frontend.u_fetch.branch_pc_q == 5'b32'b0",
"\u_frontend.u_fetch.branch_q == 0",
"\u_frontend.u_fetch.icache_fetch_q == 1'b1",
"\u_frontend.u_fetch.icache_invalidate_q == 0",
"\u_frontend.u_fetch.pc_d_q == 36'b32'b10000000000000000000000011011000",
"\u_frontend.u_fetch.pc_f_q == 36'b32'b10000000000000000000000011100000",
"\u_frontend.u_fetch.pred_d_q == 4'b2'b0",
"\u_frontend.u_fetch.skid_buffer_q == 6'b100'b0",
"\u_frontend.u_fetch.skid_valid_q == 0",
"\u_frontend.u_fetch.stall_q == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[1] == 5'b2'b11",
"\u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[3] == 5'b2'b11",
"\u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[5] == 5'b2'b11",
"\u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[7] == 5'b2'b11",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7] == 0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3] == 5'b32'b0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7] == 5'b32'b0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] == 5'b32'b0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3] == 5'b32'b0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5] == 5'b32'b0",
"\u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] == 5'b32'b0",
"\u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q == 5'b16'b1",
"\u_issue.csr_pending_q == 0",
"\u_issue.div_pending_q == 0",
"\u_issue.u_pipe0_ctrl.csr_wdata_e2_q == 5'b32'b0",
"\u_issue.u_pipe0_ctrl.csr_wdata_wb_q == 5'b32'b0",
"\u_issue.u_pipe0_ctrl.csr_wr_e2_q == 0",
"\u_issue.u_pipe0_ctrl.csr_wr_wb_q == 0",
"\u_issue.u_pipe0_ctrl.ctrl_e1_q == 14'b10'b1010000001",
"\u_issue.u_pipe0_ctrl.ctrl_e2_q == 14'b10'b1010000001",
"\u_issue.u_pipe0_ctrl.ctrl_wb_q == 14'b10'b1010000001",
"\u_issue.u_pipe0_ctrl.exception_e1_q == 4'b6'b0",
"\u_issue.u_pipe0_ctrl.exception_e2_q == 4'b6'b0",
"\u_issue.u_pipe0_ctrl.exception_wb_q == 4'b6'b0",
"\u_issue.u_pipe0_ctrl.pc_e1_q == 36'b32'b10000000000000000000000011001000",
"\u_issue.u_pipe0_ctrl.pc_e2_q == 36'b32'b10000000000000000000000011000000",
"\u_issue.u_pipe0_ctrl.pc_wb_q == 36'b32'b10000000000000000000000010111000",
"\u_issue.u_pipe0_ctrl.result_e2_q == 5'b32'b0",
"\u_issue.u_pipe0_ctrl.result_wb_q == 5'b32'b0",
"\u_issue.u_pipe0_ctrl.squash_e1_e2_q == 0",
"\u_issue.u_pipe0_ctrl.valid_e1_q == 1'b1",
"\u_issue.u_pipe0_ctrl.valid_e2_q == 1'b1",
"\u_issue.u_pipe0_ctrl.valid_wb_q == 1'b1",
"\u_issue.u_pipe1_ctrl.ctrl_e1_q == 14'b10'b1010000001",
"\u_issue.u_pipe1_ctrl.ctrl_e2_q == 14'b10'b1010000001",
"\u_issue.u_pipe1_ctrl.ctrl_wb_q == 14'b10'b1010000001",
"\u_issue.u_pipe1_ctrl.exception_e1_q == 4'b6'b0",
"\u_issue.u_pipe1_ctrl.exception_e2_q == 4'b6'b0",
"\u_issue.u_pipe1_ctrl.exception_wb_q == 4'b6'b0",
"\u_issue.u_pipe1_ctrl.opcode_e1_q == 9'b32'b10011",
"\u_issue.u_pipe1_ctrl.opcode_e2_q == 9'b32'b10011",
"\u_issue.u_pipe1_ctrl.opcode_wb_q == 9'b32'b10011",
"\u_issue.u_pipe1_ctrl.pc_e1_q == 36'b32'b10000000000000000000000011001100",
"\u_issue.u_pipe1_ctrl.pc_e2_q == 36'b32'b10000000000000000000000011000100",
"\u_issue.u_pipe1_ctrl.pc_wb_q == 36'b32'b10000000000000000000000010111100",
"\u_issue.u_pipe1_ctrl.result_e2_q == 5'b32'b0",
"\u_issue.u_pipe1_ctrl.result_wb_q == 5'b32'b0",
"\u_issue.u_pipe1_ctrl.squash_e1_e2_q == 0",
"\u_issue.u_pipe1_ctrl.valid_e1_q == 1'b1",
"\u_issue.u_pipe1_ctrl.valid_e2_q == 1'b1",
"\u_issue.u_pipe1_ctrl.valid_wb_q == 1'b1",
"\u_issue.u_regfile.REGFILE.reg_r10_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r11_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r12_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r13_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r14_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r15_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r16_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r17_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r18_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r19_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r1_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r20_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r21_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r22_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r23_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r24_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r25_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r26_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r27_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r28_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r29_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r2_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r30_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r31_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r3_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r4_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r5_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r6_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r7_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r8_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r9_q == 5'b32'b0",
"\u_lsu.mem_addr_q == 5'b32'b0",
"\u_lsu.mem_cacheable_q == 0",
"\u_lsu.mem_data_wr_q == 5'b32'b0",
"\u_lsu.mem_flush_q == 0",
"\u_lsu.mem_invalidate_q == 0",
"\u_lsu.mem_load_q == 0",
"\u_lsu.mem_ls_q == 0",
"\u_lsu.mem_rd_q == 0",
"\u_lsu.mem_unaligned_e1_q == 0",
"\u_lsu.mem_unaligned_e2_q == 0",
"\u_lsu.mem_wr_q == 4'b4'b0",
"\u_lsu.mem_writeback_q == 0",
"\u_lsu.mem_xb_q == 0",
"\u_lsu.mem_xh_q == 0",
"\u_lsu.pending_lsu_e2_q == 0",
"\u_lsu.u_lsu_request.count_q == 4'b2'b0",
"\u_lsu.u_lsu_request.ram_q[0] == 5'b36'b0",
"\u_lsu.u_lsu_request.ram_q[1] == 5'b36'b0",
"\u_lsu.u_lsu_request.rd_ptr_q == 0",
"\u_lsu.u_lsu_request.wr_ptr_q == 0",
"\u_mul.mulhi_sel_e1_q == 0",
"\u_mul.operand_a_e1_q == 5'b33'b0",
"\u_mul.operand_b_e1_q == 5'b33'b0",
"\u_mul.result_e2_q == 5'b32'b0",
