{'c': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a', 'b']],
       'DLines': ['64:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9421976510>]},
 'd': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a', 'twos_complement', 'b']],
       'DLines': ['65:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9421971090>]}}
