5 18 1fd81 3 0 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt2.vcd) 2 -o (null_stmt2.cdd) 2 -v (null_stmt2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 null_stmt2.v 10 27 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 70004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 null_stmt2.v 14 16 1 
2 2 15 15 15 10001 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 2 11 0 0 2
3 1 main.u$1 "main.u$1" 0 null_stmt2.v 18 25 1 
