Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:31]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
