![logic design](https://github.com/ziippy/my_codility/blob/master/3_3_TapeEquilibrium/TapeEquilibrium_logic_design.png?raw=true)
