// Seed: 3733744163
module module_0 (
    input wand id_0,
    input wand id_1
);
  tri0 id_3 = !1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@(1 & 1 or posedge 1) 1 ==? 1)
  else;
  supply0 id_7 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_9 = 32'd87
) (
    input supply1 _id_0,
    output tri1 id_1,
    input wor id_2
    , id_7,
    output tri id_3,
    output wand id_4
    , id_8,
    input tri id_5
);
  module_0(
      id_5, id_2
  );
  wire _id_9;
  always assign id_8[id_9["" : (id_0)]] = id_7;
  wire id_10;
endmodule
