verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/88d7/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/7860/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_6/sim/design_1_xbar_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/tdata_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/tuser_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/tstrb_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/tkeep_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/tid_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/tdest_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/tlast_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/hdl/top_design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_6/sim/design_1_axis_subset_converter_1_6.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_1/sim/bd_108c_rx_0.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_2/bd_108c_phy_0/support/bd_108c_phy_0_support.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_2/bd_108c_phy_0_c1.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_2/bd_108c_phy_0_core.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_2/bd_108c_phy_0.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/ip_0/sim/bd_108c_vfb_0_0_axis_converter.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_fifo.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_axis_ycomp_dconverter.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_fifo_ycomp.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_YUV420_DT_Demux.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_YUV420_DT_Mux.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_YUV420_vc4_mux.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_YUV420_vc4_demux.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_YUV420_vc16_mux.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_YUV420_vc16_demux.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_fifo_yuv.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_fifo_sb.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0/src/verilog/bd_108c_vfb_0_0_axis_dconverter.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0_core.v" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_2/bd_0/ip/ip_3/bd_108c_vfb_0_0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_AXIvideo2MultiBayer.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_Block_split1_proc.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_CTRL_s_axi.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_Debayer.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_DebayerG.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_DebayerRandBatG.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_DebayerRatBorBatR.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_fifo_w8_d2_S.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_fifo_w16_d2_S.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_fifo_w16_d2_S_x.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_fifo_w24_d2_S.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_fifo_w24_d2_S_x.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_hls_deadlock_detection_unit.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_MultiPixStream2AXIvideo.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_mux_32_8_1_1.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_reg_unsigned_short_s.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_regslice_both.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_start_for_Block_split1_proc_U0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_start_for_DebayerRandBatG_U0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_start_for_DebayerRatBorBatR_U0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_start_for_MultiPixStream2AXIvideo_U0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_start_for_v_demosaic_entry48_U0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_start_for_ZipperRemoval_U0.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_v_demosaic_entry5.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_v_demosaic_entry48.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_ZipperRemoval.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog/design_1_v_demosaic_0_2_v_demosaic.v" \
"../../../bd/design_1/ip/design_1_v_demosaic_0_2/sim/design_1_v_demosaic_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_7/sim/design_1_xbar_7.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/88d7/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/7860/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/88d7/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_2/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/7860/hdl" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../ZynqBerryZero.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
