Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 12:13:00 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_Upcounter_drc_routed.rpt -pb Top_Upcounter_drc_routed.pb -rpx Top_Upcounter_drc_routed.rpx
| Design       : Top_Upcounter
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net U_Clk_div_10hz/w_run_stop is a gated clock net sourced by a combinational pin U_Clk_div_10hz/r_counter[23]_i_2/O, cell U_Clk_div_10hz/r_counter[23]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT U_Clk_div_10hz/r_counter[23]_i_2 is driving clock pin of 25 cells. This could lead to large hold time violations. Involved cells are:
U_Clk_div_10hz/r_clk_10hz_reg, U_Clk_div_10hz/r_counter_reg[0],
U_Clk_div_10hz/r_counter_reg[10], U_Clk_div_10hz/r_counter_reg[11],
U_Clk_div_10hz/r_counter_reg[12], U_Clk_div_10hz/r_counter_reg[13],
U_Clk_div_10hz/r_counter_reg[14], U_Clk_div_10hz/r_counter_reg[15],
U_Clk_div_10hz/r_counter_reg[16], U_Clk_div_10hz/r_counter_reg[17],
U_Clk_div_10hz/r_counter_reg[18], U_Clk_div_10hz/r_counter_reg[19],
U_Clk_div_10hz/r_counter_reg[1], U_Clk_div_10hz/r_counter_reg[20],
U_Clk_div_10hz/r_counter_reg[21] (the first 15 of 25 listed)
Related violations: <none>


