$date
	Sat Oct 26 22:20:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_c17 $end
$var wire 1 ! N23 $end
$var wire 1 " N22 $end
$var reg 1 # N1 $end
$var reg 1 $ N2 $end
$var reg 1 % N3 $end
$var reg 1 & N6 $end
$var reg 1 ' N7 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1#
#20000
1"
1!
0#
1$
#30000
1#
#40000
0"
0!
0#
0$
1%
#50000
1"
1#
#60000
1!
0#
1$
#70000
1#
#80000
0!
0"
0#
0$
0%
1&
#90000
1#
#100000
1"
1!
0#
1$
#110000
1#
#120000
0"
0!
0#
0$
1%
#130000
1"
1#
#140000
0"
0#
1$
#150000
1"
1#
#160000
1!
0"
0#
0$
0%
0&
1'
#170000
1#
#180000
1"
0#
1$
#190000
1#
#200000
0"
0#
0$
1%
#210000
1"
1#
#220000
0#
1$
#230000
1#
#240000
0"
0#
0$
0%
1&
#250000
1#
#260000
1"
0#
1$
#270000
1#
#280000
0"
0!
0#
0$
1%
#290000
1"
1#
#300000
0"
0#
1$
#310000
1"
1#
#320000
0"
0#
0$
0%
0&
0'
#330000
1#
#340000
1"
1!
0#
1$
#350000
1#
#360000
0"
0!
0#
0$
1%
#370000
1"
1#
#380000
1!
0#
1$
#390000
1#
#400000
0!
0"
0#
0$
0%
1&
#410000
1#
#420000
1"
1!
0#
1$
#430000
1#
#440000
0"
0!
0#
0$
1%
#450000
1"
1#
#460000
0"
0#
1$
#470000
1"
1#
#480000
1!
0"
0#
0$
0%
0&
1'
#490000
1#
#500000
1"
0#
1$
