OpenROAD v2.0-4194-g9d55eaa0c 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/routing/eco_3/20-global.def
[INFO ODB-0128] Design: fft_dit
[INFO ODB-0130]     Created 534 pins.
[INFO ODB-0131]     Created 19784 components and 102539 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 68650 connections.
[INFO ODB-0133]     Created 9853 nets and 33889 connections.
[INFO ODB-0134] Finished DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/routing/eco_3/20-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   fft_dit
Die area:                 ( 0 0 ) ( 600000 600000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     19784
Number of terminals:      534
Number of snets:          2
Number of nets:           9853

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 373.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 298777.
[INFO DRT-0033] mcon shape region query size = 179502.
[INFO DRT-0033] met1 shape region query size = 62113.
[INFO DRT-0033] via shape region query size = 4260.
[INFO DRT-0033] met2 shape region query size = 2830.
[INFO DRT-0033] via2 shape region query size = 3408.
[INFO DRT-0033] met3 shape region query size = 2814.
[INFO DRT-0033] via3 shape region query size = 3408.
[INFO DRT-0033] met4 shape region query size = 900.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1418 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 371 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 14117 groups.
#scanned instances     = 19784
#unique  instances     = 373
#stdCellGenAp          = 10933
#stdCellValidPlanarAp  = 84
#stdCellValidViaAp     = 8349
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 33889
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:12, memory = 176.72 (MB), peak = 179.50 (MB)

Number of guides:     0

[INFO DRT-0185] Post process initialize RPin region query.

Generating GCell with size = 15 tracks, using layer li1 pitch  = 0.46
li1 V Track-Pitch = 0.46000  line-2-Via Pitch = 0.34000
met1 H Track-Pitch = 0.34000  line-2-Via Pitch = 0.32500
met2 V Track-Pitch = 0.46000  line-2-Via Pitch = 0.34000
met3 H Track-Pitch = 0.68000  line-2-Via Pitch = 0.61000
met4 V Track-Pitch = 0.92000  line-2-Via Pitch = 0.61500
met5 H Track-Pitch = 3.40000  line-2-Via Pitch = 3.11000

initializing congestion map...

start routing resource analysis ...

             Routing   #Avail     #Track     #Total     %Gcell
Layer      Direction    Track    Blocked      Gcell    Blocked
--------------------------------------------------------------
li1             V        1304          0       7396     24.16%
met1            H        1765          0       7396      0.00%
met2            V        1304          0       7396      0.00%
met3            H         882          0       7396      0.00%
met4            V         652          0       7396      0.00%
met5            H         176          0       7396      1.16%
--------------------------------------------------------------
Total                    6083      0.00%      44376      4.22%

[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 177.34 (MB), peak = 179.50 (MB)


generating net topology...
done net topology...
[INFO DRT-0032] FR_MASTERSLICE grObj region query size = 0.
[INFO DRT-0032] FR_VIA grObj region query size = 0.
[INFO DRT-0032] li1 grObj region query size = 23749.
[INFO DRT-0032] mcon grObj region query size = 0.
[INFO DRT-0032] met1 grObj region query size = 0.
[INFO DRT-0032] via grObj region query size = 0.
[INFO DRT-0032] met2 grObj region query size = 0.
[INFO DRT-0032] via2 grObj region query size = 0.
[INFO DRT-0032] met3 grObj region query size = 0.
[INFO DRT-0032] via3 grObj region query size = 0.
[INFO DRT-0032] met4 grObj region query size = 0.
[INFO DRT-0032] via4 grObj region query size = 0.
[INFO DRT-0032] met5 grObj region query size = 0.

start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  84.85%
worstConV:  81.08%


start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 240.34 (MB), peak = 240.34 (MB)


start 1st optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 240.59 (MB), peak = 240.59 (MB)


start 2nd optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 240.72 (MB), peak = 240.72 (MB)


start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  78.79%
worstConV:  78.38%

layer assignment...
done layer assignment...

start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 265.09 (MB), peak = 265.09 (MB)


start reporting 3D congestion ...

---------- li1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met2 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met3 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met4 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met5 ----------
numOverConGCell: 0, %OverConGCell:   0.00%

[WARNING DRT-0203] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     138113

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X -5 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y -5 DO 86 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 26321.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 21502.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13294.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4078.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 794.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 188.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 40409 vertical wires in 2 frboxes and 25768 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 3529 vertical wires in 2 frboxes and 4466 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:05, memory = 430.09 (MB), peak = 430.09 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.09 (MB), peak = 430.09 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 498.09 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 776.59 (MB).
    Completing 30% with 289 violations.
    elapsed time = 00:00:27, memory = 845.09 (MB).
    Completing 40% with 289 violations.
    elapsed time = 00:00:41, memory = 845.22 (MB).
    Completing 50% with 289 violations.
    elapsed time = 00:00:57, memory = 865.72 (MB).
    Completing 60% with 655 violations.
    elapsed time = 00:01:04, memory = 880.72 (MB).
    Completing 70% with 655 violations.
    elapsed time = 00:01:22, memory = 891.09 (MB).
    Completing 80% with 928 violations.
    elapsed time = 00:01:30, memory = 924.47 (MB).
    Completing 90% with 928 violations.
    elapsed time = 00:01:52, memory = 936.34 (MB).
    Completing 100% with 1242 violations.
    elapsed time = 00:02:03, memory = 936.16 (MB).
[INFO DRT-0199]   Number of violations = 2689.
[INFO DRT-0267] cpu time = 00:01:24, elapsed time = 00:02:04, memory = 991.54 (MB), peak = 991.54 (MB)
Total wire length = 471978 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 86816 um.
Total wire length on LAYER met2 = 168542 um.
Total wire length on LAYER met3 = 125864 um.
Total wire length on LAYER met4 = 63833 um.
Total wire length on LAYER met5 = 26921 um.
Total number of vias = 72708.
Up-via summary (total 72708):.

------------------------
 FR_MASTERSLICE        0
            li1    32816
           met1    32517
           met2     5764
           met3     1231
           met4      380
------------------------
                   72708


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2689 violations.
    elapsed time = 00:00:05, memory = 991.54 (MB).
    Completing 20% with 2689 violations.
    elapsed time = 00:00:18, memory = 991.54 (MB).
    Completing 30% with 2127 violations.
    elapsed time = 00:00:24, memory = 1009.79 (MB).
    Completing 40% with 2127 violations.
    elapsed time = 00:00:33, memory = 1009.91 (MB).
    Completing 50% with 2127 violations.
    elapsed time = 00:00:50, memory = 1009.84 (MB).
    Completing 60% with 1367 violations.
    elapsed time = 00:00:54, memory = 1009.84 (MB).
    Completing 70% with 1367 violations.
    elapsed time = 00:01:07, memory = 1009.94 (MB).
    Completing 80% with 755 violations.
    elapsed time = 00:01:13, memory = 1009.94 (MB).
    Completing 90% with 755 violations.
    elapsed time = 00:01:28, memory = 1009.94 (MB).
    Completing 100% with 173 violations.
    elapsed time = 00:01:37, memory = 1009.94 (MB).
[INFO DRT-0199]   Number of violations = 173.
[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:01:38, memory = 1010.94 (MB), peak = 1024.32 (MB)
Total wire length = 469630 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 87006 um.
Total wire length on LAYER met2 = 167159 um.
Total wire length on LAYER met3 = 124971 um.
Total wire length on LAYER met4 = 63790 um.
Total wire length on LAYER met5 = 26701 um.
Total number of vias = 71999.
Up-via summary (total 71999):.

------------------------
 FR_MASTERSLICE        0
            li1    32791
           met1    32092
           met2     5512
           met3     1232
           met4      372
------------------------
                   71999


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 173 violations.
    elapsed time = 00:00:02, memory = 1010.94 (MB).
    Completing 20% with 173 violations.
    elapsed time = 00:00:10, memory = 1010.94 (MB).
    Completing 30% with 170 violations.
    elapsed time = 00:00:15, memory = 1010.94 (MB).
    Completing 40% with 170 violations.
    elapsed time = 00:00:17, memory = 1010.94 (MB).
    Completing 50% with 170 violations.
    elapsed time = 00:00:25, memory = 1010.94 (MB).
    Completing 60% with 149 violations.
    elapsed time = 00:00:26, memory = 1010.94 (MB).
    Completing 70% with 149 violations.
    elapsed time = 00:00:33, memory = 1010.94 (MB).
    Completing 80% with 120 violations.
    elapsed time = 00:00:37, memory = 1010.94 (MB).
    Completing 90% with 120 violations.
    elapsed time = 00:00:46, memory = 1010.94 (MB).
    Completing 100% with 90 violations.
    elapsed time = 00:00:53, memory = 1010.94 (MB).
[INFO DRT-0199]   Number of violations = 95.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:54, memory = 1010.94 (MB), peak = 1024.32 (MB)
Total wire length = 469403 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 86940 um.
Total wire length on LAYER met2 = 167093 um.
Total wire length on LAYER met3 = 125068 um.
Total wire length on LAYER met4 = 63735 um.
Total wire length on LAYER met5 = 26565 um.
Total number of vias = 72010.
Up-via summary (total 72010):.

------------------------
 FR_MASTERSLICE        0
            li1    32791
           met1    32132
           met2     5490
           met3     1233
           met4      364
------------------------
                   72010


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:00, memory = 1010.94 (MB).
    Completing 20% with 95 violations.
    elapsed time = 00:00:01, memory = 1010.94 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:02, memory = 1010.94 (MB).
    Completing 40% with 88 violations.
    elapsed time = 00:00:03, memory = 1010.94 (MB).
    Completing 50% with 88 violations.
    elapsed time = 00:00:05, memory = 1010.94 (MB).
    Completing 60% with 63 violations.
    elapsed time = 00:00:05, memory = 1010.94 (MB).
    Completing 70% with 63 violations.
    elapsed time = 00:00:08, memory = 1010.94 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:09, memory = 1010.94 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:12, memory = 1010.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:13, memory = 1010.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:14, memory = 1010.94 (MB), peak = 1024.32 (MB)
Total wire length = 469398 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 86997 um.
Total wire length on LAYER met2 = 167113 um.
Total wire length on LAYER met3 = 124989 um.
Total wire length on LAYER met4 = 63731 um.
Total wire length on LAYER met5 = 26565 um.
Total number of vias = 72023.
Up-via summary (total 72023):.

------------------------
 FR_MASTERSLICE        0
            li1    32791
           met1    32147
           met2     5482
           met3     1239
           met4      364
------------------------
                   72023


[INFO DRT-0198] Complete detail routing.
Total wire length = 469398 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 86997 um.
Total wire length on LAYER met2 = 167113 um.
Total wire length on LAYER met3 = 124989 um.
Total wire length on LAYER met4 = 63731 um.
Total wire length on LAYER met5 = 26565 um.
Total number of vias = 72023.
Up-via summary (total 72023):.

------------------------
 FR_MASTERSLICE        0
            li1    32791
           met1    32147
           met2     5482
           met3     1239
           met4      364
------------------------
                   72023


[INFO DRT-0267] cpu time = 00:03:18, elapsed time = 00:04:51, memory = 1010.94 (MB), peak = 1024.32 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/results/routing/eco_3/fft_dit.def
