$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module sim $end
   $var wire 8 C) serial_sink_data [7:0] $end
   $var wire 1 R serial_sink_ready $end
   $var wire 1 E) serial_sink_valid $end
   $var wire 8 S serial_source_data [7:0] $end
   $var wire 1 G) serial_source_ready $end
   $var wire 1 T serial_source_valid $end
   $var wire 1 {) sim_trace $end
   $var wire 1 J) sys_clk $end
   $var wire 15 U adr [14:0] $end
   $var wire 1 |) adr_burst $end
   $var wire 1 V bus_error $end
   $var wire 32 W bus_errors [31:0] $end
   $var wire 1 X bus_errors_re $end
   $var wire 32 W bus_errors_status [31:0] $end
   $var wire 1 Y bus_errors_we $end
   $var wire 20 Z count [19:0] $end
   $var wire 1 [ cpu_rst $end
   $var wire 6 \ csr_bankarray_adr [5:0] $end
   $var wire 32 ] csr_bankarray_csrbank0_bus_errors_r [31:0] $end
   $var wire 1 ^ csr_bankarray_csrbank0_bus_errors_re $end
   $var wire 32 W csr_bankarray_csrbank0_bus_errors_w [31:0] $end
   $var wire 1 Y csr_bankarray_csrbank0_bus_errors_we $end
   $var wire 2 _ csr_bankarray_csrbank0_reset0_r [1:0] $end
   $var wire 1 ` csr_bankarray_csrbank0_reset0_re $end
   $var wire 2 a csr_bankarray_csrbank0_reset0_w [1:0] $end
   $var wire 1 b csr_bankarray_csrbank0_reset0_we $end
   $var wire 32 ] csr_bankarray_csrbank0_scratch0_r [31:0] $end
   $var wire 1 c csr_bankarray_csrbank0_scratch0_re $end
   $var wire 32 d csr_bankarray_csrbank0_scratch0_w [31:0] $end
   $var wire 1 e csr_bankarray_csrbank0_scratch0_we $end
   $var wire 1 f csr_bankarray_csrbank0_sel $end
   $var wire 1 g csr_bankarray_csrbank1_en0_r $end
   $var wire 1 h csr_bankarray_csrbank1_en0_re $end
   $var wire 1 i csr_bankarray_csrbank1_en0_w $end
   $var wire 1 j csr_bankarray_csrbank1_en0_we $end
   $var wire 1 g csr_bankarray_csrbank1_ev_enable0_r $end
   $var wire 1 k csr_bankarray_csrbank1_ev_enable0_re $end
   $var wire 1 l csr_bankarray_csrbank1_ev_enable0_w $end
   $var wire 1 m csr_bankarray_csrbank1_ev_enable0_we $end
   $var wire 1 g csr_bankarray_csrbank1_ev_pending_r $end
   $var wire 1 n csr_bankarray_csrbank1_ev_pending_re $end
   $var wire 1 o csr_bankarray_csrbank1_ev_pending_w $end
   $var wire 1 p csr_bankarray_csrbank1_ev_pending_we $end
   $var wire 1 g csr_bankarray_csrbank1_ev_status_r $end
   $var wire 1 q csr_bankarray_csrbank1_ev_status_re $end
   $var wire 1 r csr_bankarray_csrbank1_ev_status_w $end
   $var wire 1 s csr_bankarray_csrbank1_ev_status_we $end
   $var wire 32 ] csr_bankarray_csrbank1_load0_r [31:0] $end
   $var wire 1 t csr_bankarray_csrbank1_load0_re $end
   $var wire 32 u csr_bankarray_csrbank1_load0_w [31:0] $end
   $var wire 1 v csr_bankarray_csrbank1_load0_we $end
   $var wire 32 ] csr_bankarray_csrbank1_reload0_r [31:0] $end
   $var wire 1 w csr_bankarray_csrbank1_reload0_re $end
   $var wire 32 x csr_bankarray_csrbank1_reload0_w [31:0] $end
   $var wire 1 y csr_bankarray_csrbank1_reload0_we $end
   $var wire 1 z csr_bankarray_csrbank1_sel $end
   $var wire 1 g csr_bankarray_csrbank1_update_value0_r $end
   $var wire 1 { csr_bankarray_csrbank1_update_value0_re $end
   $var wire 1 | csr_bankarray_csrbank1_update_value0_w $end
   $var wire 1 } csr_bankarray_csrbank1_update_value0_we $end
   $var wire 32 ] csr_bankarray_csrbank1_value_r [31:0] $end
   $var wire 1 ~ csr_bankarray_csrbank1_value_re $end
   $var wire 32 !! csr_bankarray_csrbank1_value_w [31:0] $end
   $var wire 1 "! csr_bankarray_csrbank1_value_we $end
   $var wire 2 _ csr_bankarray_csrbank2_ev_enable0_r [1:0] $end
   $var wire 1 #! csr_bankarray_csrbank2_ev_enable0_re $end
   $var wire 2 $! csr_bankarray_csrbank2_ev_enable0_w [1:0] $end
   $var wire 1 %! csr_bankarray_csrbank2_ev_enable0_we $end
   $var wire 2 _ csr_bankarray_csrbank2_ev_pending_r [1:0] $end
   $var wire 1 &! csr_bankarray_csrbank2_ev_pending_re $end
   $var wire 2 '! csr_bankarray_csrbank2_ev_pending_w [1:0] $end
   $var wire 1 (! csr_bankarray_csrbank2_ev_pending_we $end
   $var wire 2 _ csr_bankarray_csrbank2_ev_status_r [1:0] $end
   $var wire 1 )! csr_bankarray_csrbank2_ev_status_re $end
   $var wire 2 *! csr_bankarray_csrbank2_ev_status_w [1:0] $end
   $var wire 1 +! csr_bankarray_csrbank2_ev_status_we $end
   $var wire 1 g csr_bankarray_csrbank2_rxempty_r $end
   $var wire 1 ,! csr_bankarray_csrbank2_rxempty_re $end
   $var wire 1 -! csr_bankarray_csrbank2_rxempty_w $end
   $var wire 1 .! csr_bankarray_csrbank2_rxempty_we $end
   $var wire 1 g csr_bankarray_csrbank2_rxfull_r $end
   $var wire 1 /! csr_bankarray_csrbank2_rxfull_re $end
   $var wire 1 0! csr_bankarray_csrbank2_rxfull_w $end
   $var wire 1 1! csr_bankarray_csrbank2_rxfull_we $end
   $var wire 1 2! csr_bankarray_csrbank2_sel $end
   $var wire 1 g csr_bankarray_csrbank2_txempty_r $end
   $var wire 1 3! csr_bankarray_csrbank2_txempty_re $end
   $var wire 1 4! csr_bankarray_csrbank2_txempty_w $end
   $var wire 1 5! csr_bankarray_csrbank2_txempty_we $end
   $var wire 1 g csr_bankarray_csrbank2_txfull_r $end
   $var wire 1 6! csr_bankarray_csrbank2_txfull_re $end
   $var wire 1 7! csr_bankarray_csrbank2_txfull_w $end
   $var wire 1 8! csr_bankarray_csrbank2_txfull_we $end
   $var wire 8 9! csr_bankarray_dat_r [7:0] $end
   $var wire 14 :! csr_bankarray_interface0_bank_bus_adr [13:0] $end
   $var wire 32 ;! csr_bankarray_interface0_bank_bus_dat_r [31:0] $end
   $var wire 32 ] csr_bankarray_interface0_bank_bus_dat_w [31:0] $end
   $var wire 1 <! csr_bankarray_interface0_bank_bus_re $end
   $var wire 1 =! csr_bankarray_interface0_bank_bus_we $end
   $var wire 14 :! csr_bankarray_interface1_bank_bus_adr [13:0] $end
   $var wire 32 >! csr_bankarray_interface1_bank_bus_dat_r [31:0] $end
   $var wire 32 ] csr_bankarray_interface1_bank_bus_dat_w [31:0] $end
   $var wire 1 <! csr_bankarray_interface1_bank_bus_re $end
   $var wire 1 =! csr_bankarray_interface1_bank_bus_we $end
   $var wire 14 :! csr_bankarray_interface2_bank_bus_adr [13:0] $end
   $var wire 32 ?! csr_bankarray_interface2_bank_bus_dat_r [31:0] $end
   $var wire 32 ] csr_bankarray_interface2_bank_bus_dat_w [31:0] $end
   $var wire 1 <! csr_bankarray_interface2_bank_bus_re $end
   $var wire 1 =! csr_bankarray_interface2_bank_bus_we $end
   $var wire 1 @! csr_bankarray_sel $end
   $var wire 1 A! csr_bankarray_sel_r $end
   $var wire 14 :! csr_bankarray_sram_bus_adr [13:0] $end
   $var wire 32 B! csr_bankarray_sram_bus_dat_r [31:0] $end
   $var wire 32 ] csr_bankarray_sram_bus_dat_w [31:0] $end
   $var wire 1 <! csr_bankarray_sram_bus_re $end
   $var wire 1 =! csr_bankarray_sram_bus_we $end
   $var wire 14 :! csr_interconnect_adr [13:0] $end
   $var wire 32 C! csr_interconnect_dat_r [31:0] $end
   $var wire 32 ] csr_interconnect_dat_w [31:0] $end
   $var wire 1 <! csr_interconnect_re $end
   $var wire 1 =! csr_interconnect_we $end
   $var wire 32 D! dat_r [31:0] $end
   $var wire 1 E! dbus_ack $end
   $var wire 30 F! dbus_adr [29:0] $end
   $var wire 2 }) dbus_bte [1:0] $end
   $var wire 3 G! dbus_cti [2:0] $end
   $var wire 1 H! dbus_cyc $end
   $var wire 32 I! dbus_dat_r [31:0] $end
   $var wire 32 J! dbus_dat_w [31:0] $end
   $var wire 1 |) dbus_err $end
   $var wire 4 K! dbus_sel [3:0] $end
   $var wire 1 H! dbus_stb $end
   $var wire 1 L! dbus_we $end
   $var wire 1 M! done $end
   $var wire 1 V error $end
   $var wire 1 N! grant $end
   $var wire 1 O! ibus_ack $end
   $var wire 30 P! ibus_adr [29:0] $end
   $var wire 2 }) ibus_bte [1:0] $end
   $var wire 3 Q! ibus_cti [2:0] $end
   $var wire 1 R! ibus_cyc $end
   $var wire 32 I! ibus_dat_r [31:0] $end
   $var wire 32 ~) ibus_dat_w [31:0] $end
   $var wire 1 !* ibus_err $end
   $var wire 4 "* ibus_sel [3:0] $end
   $var wire 1 S! ibus_stb $end
   $var wire 1 |) ibus_we $end
   $var wire 1 T! int_rst $end
   $var wire 1 U! interface0_ack $end
   $var wire 30 V! interface0_adr [29:0] $end
   $var wire 2 # interface0_bte [1:0] $end
   $var wire 3 W! interface0_cti [2:0] $end
   $var wire 1 X! interface0_cyc $end
   $var wire 32 Y! interface0_dat_r [31:0] $end
   $var wire 32 Z! interface0_dat_w [31:0] $end
   $var wire 1 |) interface0_err $end
   $var wire 1 [! interface0_ram_bus_ack $end
   $var wire 30 V! interface0_ram_bus_adr [29:0] $end
   $var wire 2 # interface0_ram_bus_bte [1:0] $end
   $var wire 3 W! interface0_ram_bus_cti [2:0] $end
   $var wire 1 \! interface0_ram_bus_cyc $end
   $var wire 32 ]! interface0_ram_bus_dat_r [31:0] $end
   $var wire 32 Z! interface0_ram_bus_dat_w [31:0] $end
   $var wire 1 |) interface0_ram_bus_err $end
   $var wire 4 ^! interface0_ram_bus_sel [3:0] $end
   $var wire 1 _! interface0_ram_bus_stb $end
   $var wire 1 `! interface0_ram_bus_we $end
   $var wire 4 ^! interface0_sel [3:0] $end
   $var wire 1 _! interface0_stb $end
   $var wire 1 `! interface0_we $end
   $var wire 14 :! interface1_adr [13:0] $end
   $var wire 32 C! interface1_dat_r [31:0] $end
   $var wire 32 ] interface1_dat_w [31:0] $end
   $var wire 1 a! interface1_ram_bus_ack $end
   $var wire 30 V! interface1_ram_bus_adr [29:0] $end
   $var wire 2 # interface1_ram_bus_bte [1:0] $end
   $var wire 3 W! interface1_ram_bus_cti [2:0] $end
   $var wire 1 b! interface1_ram_bus_cyc $end
   $var wire 32 c! interface1_ram_bus_dat_r [31:0] $end
   $var wire 32 Z! interface1_ram_bus_dat_w [31:0] $end
   $var wire 1 |) interface1_ram_bus_err $end
   $var wire 4 ^! interface1_ram_bus_sel [3:0] $end
   $var wire 1 _! interface1_ram_bus_stb $end
   $var wire 1 `! interface1_ram_bus_we $end
   $var wire 1 <! interface1_re $end
   $var wire 1 =! interface1_we $end
   $var wire 32 d! interrupt [31:0] $end
   $var wire 1 e! next_state $end
   $var wire 1 J) por_clk $end
   $var wire 1 f! ram_bus_ack $end
   $var wire 30 V! ram_bus_adr [29:0] $end
   $var wire 2 # ram_bus_bte [1:0] $end
   $var wire 3 W! ram_bus_cti [2:0] $end
   $var wire 1 g! ram_bus_cyc $end
   $var wire 32 D! ram_bus_dat_r [31:0] $end
   $var wire 32 Z! ram_bus_dat_w [31:0] $end
   $var wire 1 |) ram_bus_err $end
   $var wire 4 ^! ram_bus_sel [3:0] $end
   $var wire 1 _! ram_bus_stb $end
   $var wire 1 `! ram_bus_we $end
   $var wire 2 h! request [1:0] $end
   $var wire 1 i! reset $end
   $var wire 1 j! reset_re $end
   $var wire 2 a reset_storage [1:0] $end
   $var wire 1 k! scratch_re $end
   $var wire 32 d scratch_storage [31:0] $end
   $var wire 30 V! self0 [29:0] $end
   $var wire 32 Z! self1 [31:0] $end
   $var wire 4 ^! self2 [3:0] $end
   $var wire 1 l! self3 $end
   $var wire 1 _! self4 $end
   $var wire 1 `! self5 $end
   $var wire 3 W! self6 [2:0] $end
   $var wire 2 # self7 [1:0] $end
   $var wire 1 m! shared_ack $end
   $var wire 30 V! shared_adr [29:0] $end
   $var wire 2 # shared_bte [1:0] $end
   $var wire 3 W! shared_cti [2:0] $end
   $var wire 1 l! shared_cyc $end
   $var wire 32 I! shared_dat_r [31:0] $end
   $var wire 32 Z! shared_dat_w [31:0] $end
   $var wire 1 |) shared_err $end
   $var wire 4 ^! shared_sel [3:0] $end
   $var wire 1 _! shared_stb $end
   $var wire 1 `! shared_we $end
   $var wire 1 n! sink_first $end
   $var wire 1 o! sink_last $end
   $var wire 8 S sink_payload_data [7:0] $end
   $var wire 1 G) sink_ready $end
   $var wire 1 T sink_valid $end
   $var wire 4 p! slave_sel [3:0] $end
   $var wire 4 q! slave_sel_r [3:0] $end
   $var wire 1 r! soc_rst $end
   $var wire 1 |) source_first $end
   $var wire 1 |) source_last $end
   $var wire 8 C) source_payload_data [7:0] $end
   $var wire 1 R source_ready $end
   $var wire 1 E) source_valid $end
   $var wire 11 s! sram0_adr [10:0] $end
   $var wire 1 |) sram0_adr_burst $end
   $var wire 32 ]! sram0_dat_r [31:0] $end
   $var wire 32 Z! sram0_dat_w [31:0] $end
   $var wire 4 t! sram0_we [3:0] $end
   $var wire 25 u! sram1_adr [24:0] $end
   $var wire 1 |) sram1_adr_burst $end
   $var wire 32 c! sram1_dat_r [31:0] $end
   $var wire 32 Z! sram1_dat_w [31:0] $end
   $var wire 4 v! sram1_we [3:0] $end
   $var wire 1 w! state $end
   $var wire 1 J) sys_clk_1 $end
   $var wire 1 T! sys_rst $end
   $var wire 1 x! timer_en_re $end
   $var wire 1 i timer_en_storage $end
   $var wire 1 y! timer_enable_re $end
   $var wire 1 l timer_enable_storage $end
   $var wire 1 z! timer_irq $end
   $var wire 1 {! timer_load_re $end
   $var wire 32 u timer_load_storage [31:0] $end
   $var wire 1 |! timer_pending_r $end
   $var wire 1 }! timer_pending_re $end
   $var wire 1 o timer_pending_status $end
   $var wire 1 p timer_pending_we $end
   $var wire 1 ~! timer_reload_re $end
   $var wire 32 x timer_reload_storage [31:0] $end
   $var wire 1 !" timer_status_re $end
   $var wire 1 r timer_status_status $end
   $var wire 1 s timer_status_we $end
   $var wire 1 "" timer_update_value_re $end
   $var wire 1 | timer_update_value_storage $end
   $var wire 32 #" timer_value [31:0] $end
   $var wire 1 $" timer_value_re $end
   $var wire 32 !! timer_value_status [31:0] $end
   $var wire 1 "! timer_value_we $end
   $var wire 1 r timer_zero0 $end
   $var wire 1 o timer_zero1 $end
   $var wire 1 l timer_zero2 $end
   $var wire 1 %" timer_zero_clear $end
   $var wire 1 o timer_zero_pending $end
   $var wire 1 r timer_zero_status $end
   $var wire 1 r timer_zero_trigger $end
   $var wire 1 &" timer_zero_trigger_d $end
   $var wire 1 '" uart_enable_re $end
   $var wire 2 $! uart_enable_storage [1:0] $end
   $var wire 1 (" uart_irq $end
   $var wire 2 )" uart_pending_r [1:0] $end
   $var wire 1 *" uart_pending_re $end
   $var wire 2 '! uart_pending_status [1:0] $end
   $var wire 1 (! uart_pending_we $end
   $var wire 1 +" uart_rx0 $end
   $var wire 1 +" uart_rx1 $end
   $var wire 1 ," uart_rx2 $end
   $var wire 1 -" uart_rx_clear $end
   $var wire 4 ." uart_rx_fifo_consume [3:0] $end
   $var wire 1 /" uart_rx_fifo_do_read $end
   $var wire 1 |) uart_rx_fifo_fifo_in_first $end
   $var wire 1 |) uart_rx_fifo_fifo_in_last $end
   $var wire 8 C) uart_rx_fifo_fifo_in_payload_data [7:0] $end
   $var wire 1 0" uart_rx_fifo_fifo_out_first $end
   $var wire 1 1" uart_rx_fifo_fifo_out_last $end
   $var wire 8 2" uart_rx_fifo_fifo_out_payload_data [7:0] $end
   $var wire 5 3" uart_rx_fifo_level0 [4:0] $end
   $var wire 5 4" uart_rx_fifo_level1 [4:0] $end
   $var wire 4 5" uart_rx_fifo_produce [3:0] $end
   $var wire 4 ." uart_rx_fifo_rdport_adr [3:0] $end
   $var wire 10 6" uart_rx_fifo_rdport_dat_r [9:0] $end
   $var wire 1 /" uart_rx_fifo_rdport_re $end
   $var wire 1 -" uart_rx_fifo_re $end
   $var wire 1 +" uart_rx_fifo_readable $end
   $var wire 1 |) uart_rx_fifo_replace $end
   $var wire 1 |) uart_rx_fifo_sink_first $end
   $var wire 1 |) uart_rx_fifo_sink_last $end
   $var wire 8 C) uart_rx_fifo_sink_payload_data [7:0] $end
   $var wire 1 R uart_rx_fifo_sink_ready $end
   $var wire 1 E) uart_rx_fifo_sink_valid $end
   $var wire 1 0" uart_rx_fifo_source_first $end
   $var wire 1 1" uart_rx_fifo_source_last $end
   $var wire 8 2" uart_rx_fifo_source_payload_data [7:0] $end
   $var wire 1 -" uart_rx_fifo_source_ready $end
   $var wire 1 +" uart_rx_fifo_source_valid $end
   $var wire 10 K) uart_rx_fifo_syncfifo_din [9:0] $end
   $var wire 10 6" uart_rx_fifo_syncfifo_dout [9:0] $end
   $var wire 1 7" uart_rx_fifo_syncfifo_re $end
   $var wire 1 8" uart_rx_fifo_syncfifo_readable $end
   $var wire 1 E) uart_rx_fifo_syncfifo_we $end
   $var wire 1 R uart_rx_fifo_syncfifo_writable $end
   $var wire 4 9" uart_rx_fifo_wrport_adr [3:0] $end
   $var wire 10 :" uart_rx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 K) uart_rx_fifo_wrport_dat_w [9:0] $end
   $var wire 1 L) uart_rx_fifo_wrport_we $end
   $var wire 1 +" uart_rx_pending $end
   $var wire 1 +" uart_rx_status $end
   $var wire 1 +" uart_rx_trigger $end
   $var wire 1 ;" uart_rxempty_re $end
   $var wire 1 -! uart_rxempty_status $end
   $var wire 1 .! uart_rxempty_we $end
   $var wire 1 <" uart_rxfull_re $end
   $var wire 1 0! uart_rxfull_status $end
   $var wire 1 1! uart_rxfull_we $end
   $var wire 8 =" uart_rxtx_r [7:0] $end
   $var wire 1 >" uart_rxtx_re $end
   $var wire 8 2" uart_rxtx_w [7:0] $end
   $var wire 1 ?" uart_rxtx_we $end
   $var wire 1 @" uart_status_re $end
   $var wire 2 *! uart_status_status [1:0] $end
   $var wire 1 +! uart_status_we $end
   $var wire 1 A" uart_tx0 $end
   $var wire 1 A" uart_tx1 $end
   $var wire 1 B" uart_tx2 $end
   $var wire 1 C" uart_tx_clear $end
   $var wire 4 D" uart_tx_fifo_consume [3:0] $end
   $var wire 1 $ uart_tx_fifo_do_read $end
   $var wire 1 |) uart_tx_fifo_fifo_in_first $end
   $var wire 1 |) uart_tx_fifo_fifo_in_last $end
   $var wire 8 =" uart_tx_fifo_fifo_in_payload_data [7:0] $end
   $var wire 1 n! uart_tx_fifo_fifo_out_first $end
   $var wire 1 o! uart_tx_fifo_fifo_out_last $end
   $var wire 8 S uart_tx_fifo_fifo_out_payload_data [7:0] $end
   $var wire 5 E" uart_tx_fifo_level0 [4:0] $end
   $var wire 5 F" uart_tx_fifo_level1 [4:0] $end
   $var wire 4 G" uart_tx_fifo_produce [3:0] $end
   $var wire 4 D" uart_tx_fifo_rdport_adr [3:0] $end
   $var wire 10 H" uart_tx_fifo_rdport_dat_r [9:0] $end
   $var wire 1 $ uart_tx_fifo_rdport_re $end
   $var wire 1 G) uart_tx_fifo_re $end
   $var wire 1 T uart_tx_fifo_readable $end
   $var wire 1 |) uart_tx_fifo_replace $end
   $var wire 1 |) uart_tx_fifo_sink_first $end
   $var wire 1 |) uart_tx_fifo_sink_last $end
   $var wire 8 =" uart_tx_fifo_sink_payload_data [7:0] $end
   $var wire 1 A" uart_tx_fifo_sink_ready $end
   $var wire 1 >" uart_tx_fifo_sink_valid $end
   $var wire 1 n! uart_tx_fifo_source_first $end
   $var wire 1 o! uart_tx_fifo_source_last $end
   $var wire 8 S uart_tx_fifo_source_payload_data [7:0] $end
   $var wire 1 G) uart_tx_fifo_source_ready $end
   $var wire 1 T uart_tx_fifo_source_valid $end
   $var wire 10 I" uart_tx_fifo_syncfifo_din [9:0] $end
   $var wire 10 H" uart_tx_fifo_syncfifo_dout [9:0] $end
   $var wire 1 % uart_tx_fifo_syncfifo_re $end
   $var wire 1 J" uart_tx_fifo_syncfifo_readable $end
   $var wire 1 >" uart_tx_fifo_syncfifo_we $end
   $var wire 1 A" uart_tx_fifo_syncfifo_writable $end
   $var wire 4 K" uart_tx_fifo_wrport_adr [3:0] $end
   $var wire 10 L" uart_tx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 I" uart_tx_fifo_wrport_dat_w [9:0] $end
   $var wire 1 M" uart_tx_fifo_wrport_we $end
   $var wire 1 A" uart_tx_pending $end
   $var wire 1 A" uart_tx_status $end
   $var wire 1 A" uart_tx_trigger $end
   $var wire 1 N" uart_txempty_re $end
   $var wire 1 4! uart_txempty_status $end
   $var wire 1 5! uart_txempty_we $end
   $var wire 1 O" uart_txfull_re $end
   $var wire 1 7! uart_txfull_status $end
   $var wire 1 8! uart_txfull_we $end
   $var wire 1 |) uart_uart_sink_first $end
   $var wire 1 |) uart_uart_sink_last $end
   $var wire 8 C) uart_uart_sink_payload_data [7:0] $end
   $var wire 1 R uart_uart_sink_ready $end
   $var wire 1 E) uart_uart_sink_valid $end
   $var wire 1 n! uart_uart_source_first $end
   $var wire 1 o! uart_uart_source_last $end
   $var wire 8 S uart_uart_source_payload_data [7:0] $end
   $var wire 1 G) uart_uart_source_ready $end
   $var wire 1 T uart_uart_source_valid $end
   $var wire 32 ~) vexriscv [31:0] $end
   $var wire 1 P" wait_1 $end
   $var wire 32 D! rom_dat0 [31:0] $end
   $var wire 11 Q" sram_adr0 [10:0] $end
   $var wire 25 R" main_ram_adr0 [24:0] $end
   $var wire 6 S" mem_adr0 [5:0] $end
   $var wire 10 T" storage[0] [9:0] $end
   $var wire 10 U" storage[1] [9:0] $end
   $var wire 10 V" storage[2] [9:0] $end
   $var wire 10 W" storage[3] [9:0] $end
   $var wire 10 X" storage[4] [9:0] $end
   $var wire 10 Y" storage[5] [9:0] $end
   $var wire 10 Z" storage[6] [9:0] $end
   $var wire 10 [" storage[7] [9:0] $end
   $var wire 10 \" storage[8] [9:0] $end
   $var wire 10 ]" storage[9] [9:0] $end
   $var wire 10 ^" storage[10] [9:0] $end
   $var wire 10 _" storage[11] [9:0] $end
   $var wire 10 `" storage[12] [9:0] $end
   $var wire 10 a" storage[13] [9:0] $end
   $var wire 10 b" storage[14] [9:0] $end
   $var wire 10 c" storage[15] [9:0] $end
   $var wire 10 L" storage_dat0 [9:0] $end
   $var wire 10 H" storage_dat1 [9:0] $end
   $var wire 10 d" storage_1[0] [9:0] $end
   $var wire 10 e" storage_1[1] [9:0] $end
   $var wire 10 f" storage_1[2] [9:0] $end
   $var wire 10 g" storage_1[3] [9:0] $end
   $var wire 10 h" storage_1[4] [9:0] $end
   $var wire 10 i" storage_1[5] [9:0] $end
   $var wire 10 j" storage_1[6] [9:0] $end
   $var wire 10 k" storage_1[7] [9:0] $end
   $var wire 10 l" storage_1[8] [9:0] $end
   $var wire 10 m" storage_1[9] [9:0] $end
   $var wire 10 n" storage_1[10] [9:0] $end
   $var wire 10 o" storage_1[11] [9:0] $end
   $var wire 10 p" storage_1[12] [9:0] $end
   $var wire 10 q" storage_1[13] [9:0] $end
   $var wire 10 r" storage_1[14] [9:0] $end
   $var wire 10 s" storage_1[15] [9:0] $end
   $var wire 10 :" storage_1_dat0 [9:0] $end
   $var wire 10 6" storage_1_dat1 [9:0] $end
   $scope module VexRiscv $end
    $var wire 32 ~) externalResetVector [31:0] $end
    $var wire 1 |) timerInterrupt $end
    $var wire 1 |) softwareInterrupt $end
    $var wire 32 d! externalInterruptArray [31:0] $end
    $var wire 1 R! iBusWishbone_CYC $end
    $var wire 1 S! iBusWishbone_STB $end
    $var wire 1 O! iBusWishbone_ACK $end
    $var wire 1 |) iBusWishbone_WE $end
    $var wire 30 P! iBusWishbone_ADR [29:0] $end
    $var wire 32 I! iBusWishbone_DAT_MISO [31:0] $end
    $var wire 32 ~) iBusWishbone_DAT_MOSI [31:0] $end
    $var wire 4 "* iBusWishbone_SEL [3:0] $end
    $var wire 1 !* iBusWishbone_ERR $end
    $var wire 3 Q! iBusWishbone_CTI [2:0] $end
    $var wire 2 }) iBusWishbone_BTE [1:0] $end
    $var wire 1 H! dBusWishbone_CYC $end
    $var wire 1 H! dBusWishbone_STB $end
    $var wire 1 E! dBusWishbone_ACK $end
    $var wire 1 L! dBusWishbone_WE $end
    $var wire 30 F! dBusWishbone_ADR [29:0] $end
    $var wire 32 I! dBusWishbone_DAT_MISO [31:0] $end
    $var wire 32 J! dBusWishbone_DAT_MOSI [31:0] $end
    $var wire 4 K! dBusWishbone_SEL [3:0] $end
    $var wire 1 |) dBusWishbone_ERR $end
    $var wire 3 G! dBusWishbone_CTI [2:0] $end
    $var wire 2 }) dBusWishbone_BTE [1:0] $end
    $var wire 1 J) clk $end
    $var wire 1 v" reset $end
    $var wire 2 }) ShiftCtrlEnum_DISABLE_1 [1:0] $end
    $var wire 2 #* ShiftCtrlEnum_SLL_1 [1:0] $end
    $var wire 2 $* ShiftCtrlEnum_SRL_1 [1:0] $end
    $var wire 2 %* ShiftCtrlEnum_SRA_1 [1:0] $end
    $var wire 2 }) EnvCtrlEnum_NONE [1:0] $end
    $var wire 2 #* EnvCtrlEnum_XRET [1:0] $end
    $var wire 2 $* EnvCtrlEnum_WFI [1:0] $end
    $var wire 2 %* EnvCtrlEnum_ECALL [1:0] $end
    $var wire 2 }) BranchCtrlEnum_INC [1:0] $end
    $var wire 2 #* BranchCtrlEnum_B [1:0] $end
    $var wire 2 $* BranchCtrlEnum_JAL [1:0] $end
    $var wire 2 %* BranchCtrlEnum_JALR [1:0] $end
    $var wire 2 }) AluBitwiseCtrlEnum_XOR_1 [1:0] $end
    $var wire 2 #* AluBitwiseCtrlEnum_OR_1 [1:0] $end
    $var wire 2 $* AluBitwiseCtrlEnum_AND_1 [1:0] $end
    $var wire 2 }) Src2CtrlEnum_RS [1:0] $end
    $var wire 2 #* Src2CtrlEnum_IMI [1:0] $end
    $var wire 2 $* Src2CtrlEnum_IMS [1:0] $end
    $var wire 2 %* Src2CtrlEnum_PC [1:0] $end
    $var wire 2 }) AluCtrlEnum_ADD_SUB [1:0] $end
    $var wire 2 #* AluCtrlEnum_SLT_SLTU [1:0] $end
    $var wire 2 $* AluCtrlEnum_BITWISE [1:0] $end
    $var wire 2 }) Src1CtrlEnum_RS [1:0] $end
    $var wire 2 #* Src1CtrlEnum_IMU [1:0] $end
    $var wire 2 $* Src1CtrlEnum_PC_INCREMENT [1:0] $end
    $var wire 2 %* Src1CtrlEnum_URS1 [1:0] $end
    $var wire 1 w" IBusCachedPlugin_cache_io_flush $end
    $var wire 1 & IBusCachedPlugin_cache_io_cpu_prefetch_isValid $end
    $var wire 1 x" IBusCachedPlugin_cache_io_cpu_fetch_isValid $end
    $var wire 1 y" IBusCachedPlugin_cache_io_cpu_fetch_isStuck $end
    $var wire 1 &* IBusCachedPlugin_cache_io_cpu_fetch_isRemoved $end
    $var wire 1 z" IBusCachedPlugin_cache_io_cpu_decode_isValid $end
    $var wire 1 y" IBusCachedPlugin_cache_io_cpu_decode_isStuck $end
    $var wire 1 |) IBusCachedPlugin_cache_io_cpu_decode_isUser $end
    $var wire 1 {" IBusCachedPlugin_cache_io_cpu_fill_valid $end
    $var wire 1 |" dataCache_1_io_cpu_execute_isValid $end
    $var wire 32 }" dataCache_1_io_cpu_execute_address [31:0] $end
    $var wire 1 ~" dataCache_1_io_cpu_memory_isValid $end
    $var wire 32 !# dataCache_1_io_cpu_memory_address [31:0] $end
    $var wire 1 "# dataCache_1_io_cpu_memory_mmuRsp_isIoAccess $end
    $var wire 1 ## dataCache_1_io_cpu_writeBack_isValid $end
    $var wire 1 |) dataCache_1_io_cpu_writeBack_isUser $end
    $var wire 32 $# dataCache_1_io_cpu_writeBack_storeData [31:0] $end
    $var wire 32 %# dataCache_1_io_cpu_writeBack_address [31:0] $end
    $var wire 1 '* dataCache_1_io_cpu_writeBack_fence_SW $end
    $var wire 1 (* dataCache_1_io_cpu_writeBack_fence_SR $end
    $var wire 1 )* dataCache_1_io_cpu_writeBack_fence_SO $end
    $var wire 1 ** dataCache_1_io_cpu_writeBack_fence_SI $end
    $var wire 1 +* dataCache_1_io_cpu_writeBack_fence_PW $end
    $var wire 1 ,* dataCache_1_io_cpu_writeBack_fence_PR $end
    $var wire 1 -* dataCache_1_io_cpu_writeBack_fence_PO $end
    $var wire 1 .* dataCache_1_io_cpu_writeBack_fence_PI $end
    $var wire 4 /* dataCache_1_io_cpu_writeBack_fence_FM [3:0] $end
    $var wire 1 &# dataCache_1_io_cpu_flush_valid $end
    $var wire 1 '# dataCache_1_io_cpu_flush_payload_singleLine $end
    $var wire 7 (# dataCache_1_io_cpu_flush_payload_lineId [6:0] $end
    $var wire 1 )# IBusCachedPlugin_cache_io_cpu_prefetch_haltIt $end
    $var wire 32 *# IBusCachedPlugin_cache_io_cpu_fetch_data [31:0] $end
    $var wire 32 M) IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress [31:0] $end
    $var wire 1 +# IBusCachedPlugin_cache_io_cpu_decode_error $end
    $var wire 1 ,# IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling $end
    $var wire 1 -# IBusCachedPlugin_cache_io_cpu_decode_mmuException $end
    $var wire 32 .# IBusCachedPlugin_cache_io_cpu_decode_data [31:0] $end
    $var wire 1 /# IBusCachedPlugin_cache_io_cpu_decode_cacheMiss $end
    $var wire 32 0# IBusCachedPlugin_cache_io_cpu_decode_physicalAddress [31:0] $end
    $var wire 1 1# IBusCachedPlugin_cache_io_mem_cmd_valid $end
    $var wire 32 2# IBusCachedPlugin_cache_io_mem_cmd_payload_address [31:0] $end
    $var wire 3 0* IBusCachedPlugin_cache_io_mem_cmd_payload_size [2:0] $end
    $var wire 1 3# dataCache_1_io_cpu_execute_haltIt $end
    $var wire 1 4# dataCache_1_io_cpu_execute_refilling $end
    $var wire 1 5# dataCache_1_io_cpu_memory_isWrite $end
    $var wire 1 6# dataCache_1_io_cpu_writeBack_haltIt $end
    $var wire 32 7# dataCache_1_io_cpu_writeBack_data [31:0] $end
    $var wire 1 8# dataCache_1_io_cpu_writeBack_mmuException $end
    $var wire 1 9# dataCache_1_io_cpu_writeBack_unalignedAccess $end
    $var wire 1 :# dataCache_1_io_cpu_writeBack_accessError $end
    $var wire 1 ;# dataCache_1_io_cpu_writeBack_isWrite $end
    $var wire 1 |) dataCache_1_io_cpu_writeBack_keepMemRspData $end
    $var wire 1 1* dataCache_1_io_cpu_writeBack_exclusiveOk $end
    $var wire 1 <# dataCache_1_io_cpu_flush_ready $end
    $var wire 1 =# dataCache_1_io_cpu_redo $end
    $var wire 1 2* dataCache_1_io_cpu_writesPending $end
    $var wire 1 ># dataCache_1_io_mem_cmd_valid $end
    $var wire 1 ?# dataCache_1_io_mem_cmd_payload_wr $end
    $var wire 1 @# dataCache_1_io_mem_cmd_payload_uncached $end
    $var wire 32 A# dataCache_1_io_mem_cmd_payload_address [31:0] $end
    $var wire 32 $# dataCache_1_io_mem_cmd_payload_data [31:0] $end
    $var wire 4 B# dataCache_1_io_mem_cmd_payload_mask [3:0] $end
    $var wire 3 C# dataCache_1_io_mem_cmd_payload_size [2:0] $end
    $var wire 1 {) dataCache_1_io_mem_cmd_payload_last $end
    $var wire 52 D# memory_MUL_LOW [51:0] $end
    $var wire 34 F# memory_MUL_HH [33:0] $end
    $var wire 34 H# execute_MUL_HH [33:0] $end
    $var wire 34 J# execute_MUL_HL [33:0] $end
    $var wire 34 L# execute_MUL_LH [33:0] $end
    $var wire 32 N# execute_MUL_LL [31:0] $end
    $var wire 32 O# execute_BRANCH_CALC [31:0] $end
    $var wire 1 P# execute_BRANCH_DO $end
    $var wire 32 Q# execute_SHIFT_RIGHT [31:0] $end
    $var wire 32 R# execute_REGFILE_WRITE_DATA [31:0] $end
    $var wire 32 S# memory_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire 32 T# execute_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire 1 U# decode_CSR_READ_OPCODE $end
    $var wire 1 V# decode_CSR_WRITE_OPCODE $end
    $var wire 1 W# decode_PREDICTION_HAD_BRANCHED2 $end
    $var wire 1 X# decode_SRC2_FORCE_ZERO $end
    $var wire 1 Y# decode_IS_RS2_SIGNED $end
    $var wire 1 Y# decode_IS_RS1_SIGNED $end
    $var wire 1 Z# decode_IS_DIV $end
    $var wire 1 [# memory_IS_MUL $end
    $var wire 1 \# execute_IS_MUL $end
    $var wire 1 ]# decode_IS_MUL $end
    $var wire 2 ^# decode_ENV_CTRL [1:0] $end
    $var wire 1 _# decode_IS_CSR $end
    $var wire 2 `# decode_SHIFT_CTRL [1:0] $end
    $var wire 2 a# decode_ALU_BITWISE_CTRL [1:0] $end
    $var wire 1 b# decode_SRC_LESS_UNSIGNED $end
    $var wire 1 c# decode_MEMORY_MANAGMENT $end
    $var wire 1 d# memory_MEMORY_WR $end
    $var wire 1 e# decode_MEMORY_WR $end
    $var wire 1 f# execute_BYPASSABLE_MEMORY_STAGE $end
    $var wire 1 g# decode_BYPASSABLE_MEMORY_STAGE $end
    $var wire 1 h# decode_BYPASSABLE_EXECUTE_STAGE $end
    $var wire 2 i# decode_SRC2_CTRL [1:0] $end
    $var wire 2 j# decode_ALU_CTRL [1:0] $end
    $var wire 2 k# decode_SRC1_CTRL [1:0] $end
    $var wire 1 |) decode_MEMORY_FORCE_CONSTISTENCY $end
    $var wire 32 l# writeBack_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 m# memory_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 n# execute_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 o# decode_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 p# memory_PC [31:0] $end
    $var wire 1 q# execute_IS_RS1_SIGNED $end
    $var wire 1 r# execute_IS_DIV $end
    $var wire 1 s# execute_IS_RS2_SIGNED $end
    $var wire 1 t# memory_IS_DIV $end
    $var wire 1 u# writeBack_IS_MUL $end
    $var wire 34 v# writeBack_MUL_HH [33:0] $end
    $var wire 52 x# writeBack_MUL_LOW [51:0] $end
    $var wire 34 z# memory_MUL_HL [33:0] $end
    $var wire 34 |# memory_MUL_LH [33:0] $end
    $var wire 32 ~# memory_MUL_LL [31:0] $end
    $var wire 1 !$ execute_CSR_READ_OPCODE $end
    $var wire 1 "$ execute_CSR_WRITE_OPCODE $end
    $var wire 1 #$ execute_IS_CSR $end
    $var wire 2 $$ memory_ENV_CTRL [1:0] $end
    $var wire 2 %$ execute_ENV_CTRL [1:0] $end
    $var wire 2 &$ writeBack_ENV_CTRL [1:0] $end
    $var wire 32 '$ memory_BRANCH_CALC [31:0] $end
    $var wire 1 ($ memory_BRANCH_DO $end
    $var wire 32 )$ execute_PC [31:0] $end
    $var wire 1 *$ execute_PREDICTION_HAD_BRANCHED2 $end
    $var wire 1 +$ execute_BRANCH_COND_RESULT $end
    $var wire 2 ,$ execute_BRANCH_CTRL [1:0] $end
    $var wire 1 -$ decode_RS2_USE $end
    $var wire 1 .$ decode_RS1_USE $end
    $var wire 1 /$ execute_REGFILE_WRITE_VALID $end
    $var wire 1 0$ execute_BYPASSABLE_EXECUTE_STAGE $end
    $var wire 1 1$ memory_REGFILE_WRITE_VALID $end
    $var wire 32 2$ memory_INSTRUCTION [31:0] $end
    $var wire 1 3$ memory_BYPASSABLE_MEMORY_STAGE $end
    $var wire 1 4$ writeBack_REGFILE_WRITE_VALID $end
    $var wire 32 5$ decode_RS2 [31:0] $end
    $var wire 32 6$ decode_RS1 [31:0] $end
    $var wire 32 7$ memory_SHIFT_RIGHT [31:0] $end
    $var wire 2 8$ memory_SHIFT_CTRL [1:0] $end
    $var wire 2 9$ execute_SHIFT_CTRL [1:0] $end
    $var wire 1 :$ execute_SRC_LESS_UNSIGNED $end
    $var wire 1 ;$ execute_SRC2_FORCE_ZERO $end
    $var wire 1 <$ execute_SRC_USE_SUB_LESS $end
    $var wire 2 =$ execute_SRC2_CTRL [1:0] $end
    $var wire 2 >$ execute_SRC1_CTRL [1:0] $end
    $var wire 1 ?$ decode_SRC_USE_SUB_LESS $end
    $var wire 1 @$ decode_SRC_ADD_ZERO $end
    $var wire 32 }" execute_SRC_ADD_SUB [31:0] $end
    $var wire 1 A$ execute_SRC_LESS $end
    $var wire 2 B$ execute_ALU_CTRL [1:0] $end
    $var wire 32 C$ execute_SRC2 [31:0] $end
    $var wire 32 D$ execute_SRC1 [31:0] $end
    $var wire 2 E$ execute_ALU_BITWISE_CTRL [1:0] $end
    $var wire 32 F$ decode_INSTRUCTION_ANTICIPATED [31:0] $end
    $var wire 1 G$ decode_REGFILE_WRITE_VALID $end
    $var wire 1 H$ decode_LEGAL_INSTRUCTION $end
    $var wire 1 I$ writeBack_MEMORY_WR $end
    $var wire 32 $# writeBack_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire 32 %# writeBack_REGFILE_WRITE_DATA [31:0] $end
    $var wire 1 J$ writeBack_MEMORY_ENABLE $end
    $var wire 32 !# memory_REGFILE_WRITE_DATA [31:0] $end
    $var wire 1 K$ memory_MEMORY_ENABLE $end
    $var wire 1 L$ execute_MEMORY_FORCE_CONSTISTENCY $end
    $var wire 32 M$ execute_RS1 [31:0] $end
    $var wire 1 N$ execute_MEMORY_MANAGMENT $end
    $var wire 32 O$ execute_RS2 [31:0] $end
    $var wire 1 P$ execute_MEMORY_WR $end
    $var wire 32 }" execute_SRC_ADD [31:0] $end
    $var wire 1 Q$ execute_MEMORY_ENABLE $end
    $var wire 32 R$ execute_INSTRUCTION [31:0] $end
    $var wire 1 S$ decode_MEMORY_ENABLE $end
    $var wire 1 T$ decode_FLUSH_ALL $end
    $var wire 1 U$ IBusCachedPlugin_rsp_issueDetected_4 $end
    $var wire 1 V$ IBusCachedPlugin_rsp_issueDetected_3 $end
    $var wire 1 W$ IBusCachedPlugin_rsp_issueDetected_2 $end
    $var wire 1 X$ IBusCachedPlugin_rsp_issueDetected_1 $end
    $var wire 2 Y$ decode_BRANCH_CTRL [1:0] $end
    $var wire 32 .# decode_INSTRUCTION [31:0] $end
    $var wire 32 Z$ decode_PC [31:0] $end
    $var wire 32 [$ writeBack_PC [31:0] $end
    $var wire 32 \$ writeBack_INSTRUCTION [31:0] $end
    $var wire 1 |) decode_arbitration_haltItself $end
    $var wire 1 ]$ decode_arbitration_haltByOther $end
    $var wire 1 ' decode_arbitration_removeIt $end
    $var wire 1 |) decode_arbitration_flushIt $end
    $var wire 1 ^$ decode_arbitration_flushNext $end
    $var wire 1 _$ decode_arbitration_isValid $end
    $var wire 1 `$ decode_arbitration_isStuck $end
    $var wire 1 `$ decode_arbitration_isStuckByOthers $end
    $var wire 1 ( decode_arbitration_isFlushed $end
    $var wire 1 ) decode_arbitration_isMoving $end
    $var wire 1 * decode_arbitration_isFiring $end
    $var wire 1 a$ execute_arbitration_haltItself $end
    $var wire 1 b$ execute_arbitration_haltByOther $end
    $var wire 1 + execute_arbitration_removeIt $end
    $var wire 1 |) execute_arbitration_flushIt $end
    $var wire 1 c$ execute_arbitration_flushNext $end
    $var wire 1 d$ execute_arbitration_isValid $end
    $var wire 1 e$ execute_arbitration_isStuck $end
    $var wire 1 f$ execute_arbitration_isStuckByOthers $end
    $var wire 1 , execute_arbitration_isFlushed $end
    $var wire 1 - execute_arbitration_isMoving $end
    $var wire 1 . execute_arbitration_isFiring $end
    $var wire 1 g$ memory_arbitration_haltItself $end
    $var wire 1 |) memory_arbitration_haltByOther $end
    $var wire 1 / memory_arbitration_removeIt $end
    $var wire 1 |) memory_arbitration_flushIt $end
    $var wire 1 h$ memory_arbitration_flushNext $end
    $var wire 1 i$ memory_arbitration_isValid $end
    $var wire 1 j$ memory_arbitration_isStuck $end
    $var wire 1 k$ memory_arbitration_isStuckByOthers $end
    $var wire 1 0 memory_arbitration_isFlushed $end
    $var wire 1 1 memory_arbitration_isMoving $end
    $var wire 1 2 memory_arbitration_isFiring $end
    $var wire 1 k$ writeBack_arbitration_haltItself $end
    $var wire 1 |) writeBack_arbitration_haltByOther $end
    $var wire 1 l$ writeBack_arbitration_removeIt $end
    $var wire 1 m$ writeBack_arbitration_flushIt $end
    $var wire 1 3 writeBack_arbitration_flushNext $end
    $var wire 1 n$ writeBack_arbitration_isValid $end
    $var wire 1 k$ writeBack_arbitration_isStuck $end
    $var wire 1 |) writeBack_arbitration_isStuckByOthers $end
    $var wire 1 m$ writeBack_arbitration_isFlushed $end
    $var wire 1 o$ writeBack_arbitration_isMoving $end
    $var wire 1 p$ writeBack_arbitration_isFiring $end
    $var wire 32 N) lastStageInstruction [31:0] $end
    $var wire 32 O) lastStagePc [31:0] $end
    $var wire 1 P) lastStageIsValid $end
    $var wire 1 Q) lastStageIsFiring $end
    $var wire 1 4 IBusCachedPlugin_fetcherHalt $end
    $var wire 1 |) IBusCachedPlugin_forceNoDecodeCond $end
    $var wire 1 q$ IBusCachedPlugin_incomingInstruction $end
    $var wire 1 r$ IBusCachedPlugin_predictionJumpInterface_valid $end
    $var wire 32 s$ IBusCachedPlugin_predictionJumpInterface_payload [31:0] $end
    $var wire 1 W# IBusCachedPlugin_decodePrediction_cmd_hadBranch $end
    $var wire 1 t$ IBusCachedPlugin_decodePrediction_rsp_wasWrong $end
    $var wire 1 u$ IBusCachedPlugin_pcValids_0 $end
    $var wire 1 v$ IBusCachedPlugin_pcValids_1 $end
    $var wire 1 w$ IBusCachedPlugin_pcValids_2 $end
    $var wire 1 x$ IBusCachedPlugin_pcValids_3 $end
    $var wire 1 y$ IBusCachedPlugin_decodeExceptionPort_valid $end
    $var wire 4 z$ IBusCachedPlugin_decodeExceptionPort_payload_code [3:0] $end
    $var wire 32 {$ IBusCachedPlugin_decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire 1 x" IBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 1 y" IBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire 32 M) IBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire 1 |) IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire 32 M) IBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire 1 R) IBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire 1 |) IBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 1 {) IBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire 1 {) IBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire 1 {) IBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire 1 |) IBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire 1 |) IBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire 1 3* IBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire 1 5 IBusCachedPlugin_mmuBus_end $end
    $var wire 1 |) IBusCachedPlugin_mmuBus_busy $end
    $var wire 1 H! dBus_cmd_valid $end
    $var wire 1 |$ dBus_cmd_ready $end
    $var wire 1 L! dBus_cmd_payload_wr $end
    $var wire 1 }$ dBus_cmd_payload_uncached $end
    $var wire 32 ~$ dBus_cmd_payload_address [31:0] $end
    $var wire 32 J! dBus_cmd_payload_data [31:0] $end
    $var wire 4 !% dBus_cmd_payload_mask [3:0] $end
    $var wire 3 "% dBus_cmd_payload_size [2:0] $end
    $var wire 1 #% dBus_cmd_payload_last $end
    $var wire 1 $% dBus_rsp_valid $end
    $var wire 1 4* dBus_rsp_payload_last $end
    $var wire 32 %% dBus_rsp_payload_data [31:0] $end
    $var wire 1 |) dBus_rsp_payload_error $end
    $var wire 1 ~" DBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 1 j$ DBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire 32 !# DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire 1 |) DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire 32 !# DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire 1 "# DBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire 1 |) DBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 1 {) DBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire 1 {) DBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire 1 {) DBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire 1 |) DBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire 1 |) DBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire 1 5* DBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire 1 6 DBusCachedPlugin_mmuBus_end $end
    $var wire 1 |) DBusCachedPlugin_mmuBus_busy $end
    $var wire 1 &% DBusCachedPlugin_redoBranch_valid $end
    $var wire 32 [$ DBusCachedPlugin_redoBranch_payload [31:0] $end
    $var wire 1 '% DBusCachedPlugin_exceptionBus_valid $end
    $var wire 4 (% DBusCachedPlugin_exceptionBus_payload_code [3:0] $end
    $var wire 32 %# DBusCachedPlugin_exceptionBus_payload_badAddr [31:0] $end
    $var wire 1 )% decodeExceptionPort_valid $end
    $var wire 4 6* decodeExceptionPort_payload_code [3:0] $end
    $var wire 32 .# decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire 1 t$ BranchPlugin_jumpInterface_valid $end
    $var wire 32 '$ BranchPlugin_jumpInterface_payload [31:0] $end
    $var wire 1 *% BranchPlugin_branchExceptionPort_valid $end
    $var wire 4 7* BranchPlugin_branchExceptionPort_payload_code [3:0] $end
    $var wire 32 '$ BranchPlugin_branchExceptionPort_payload_badAddr [31:0] $end
    $var wire 1 |) BranchPlugin_inDebugNoFetchFlag $end
    $var wire 32 +% CsrPlugin_csrMapping_readDataSignal [31:0] $end
    $var wire 32 +% CsrPlugin_csrMapping_readDataInit [31:0] $end
    $var wire 32 ,% CsrPlugin_csrMapping_writeDataSignal [31:0] $end
    $var wire 1 -% CsrPlugin_csrMapping_allowCsrSignal $end
    $var wire 1 .% CsrPlugin_csrMapping_hazardFree $end
    $var wire 1 |) CsrPlugin_csrMapping_doForceFailCsr $end
    $var wire 1 S) CsrPlugin_inWfi $end
    $var wire 1 |) CsrPlugin_thirdPartyWake $end
    $var wire 1 7 CsrPlugin_jumpInterface_valid $end
    $var wire 32 8 CsrPlugin_jumpInterface_payload [31:0] $end
    $var wire 1 /% CsrPlugin_exceptionPendings_0 $end
    $var wire 1 0% CsrPlugin_exceptionPendings_1 $end
    $var wire 1 1% CsrPlugin_exceptionPendings_2 $end
    $var wire 1 2% CsrPlugin_exceptionPendings_3 $end
    $var wire 1 3% externalInterrupt $end
    $var wire 1 7 contextSwitching $end
    $var wire 2 %* CsrPlugin_privilege [1:0] $end
    $var wire 1 |) CsrPlugin_forceMachineWire $end
    $var wire 1 4% CsrPlugin_selfException_valid $end
    $var wire 4 5% CsrPlugin_selfException_payload_code [3:0] $end
    $var wire 32 R$ CsrPlugin_selfException_payload_badAddr [31:0] $end
    $var wire 1 {) CsrPlugin_allowInterrupts $end
    $var wire 1 {) CsrPlugin_allowException $end
    $var wire 1 {) CsrPlugin_allowEbreakException $end
    $var wire 1 |) CsrPlugin_xretAwayFromMachine $end
    $var wire 1 9 IBusCachedPlugin_externalFlush $end
    $var wire 1 : IBusCachedPlugin_jump_pcLoad_valid $end
    $var wire 32 ; IBusCachedPlugin_jump_pcLoad_payload [31:0] $end
    $var wire 1 & IBusCachedPlugin_fetchPc_output_valid $end
    $var wire 1 6% IBusCachedPlugin_fetchPc_output_ready $end
    $var wire 32 < IBusCachedPlugin_fetchPc_output_payload [31:0] $end
    $var wire 32 M) IBusCachedPlugin_fetchPc_pcReg [31:0] $end
    $var wire 1 = IBusCachedPlugin_fetchPc_correction $end
    $var wire 1 7% IBusCachedPlugin_fetchPc_correctionReg $end
    $var wire 1 > IBusCachedPlugin_fetchPc_output_fire $end
    $var wire 1 ? IBusCachedPlugin_fetchPc_corrected $end
    $var wire 1 8% IBusCachedPlugin_fetchPc_pcRegPropagate $end
    $var wire 1 9% IBusCachedPlugin_fetchPc_booted $end
    $var wire 1 :% IBusCachedPlugin_fetchPc_inc $end
    $var wire 1 @ when_Fetcher_l133 $end
    $var wire 1 A when_Fetcher_l133_1 $end
    $var wire 32 < IBusCachedPlugin_fetchPc_pc [31:0] $end
    $var wire 1 ;% IBusCachedPlugin_fetchPc_redo_valid $end
    $var wire 32 Z$ IBusCachedPlugin_fetchPc_redo_payload [31:0] $end
    $var wire 1 B IBusCachedPlugin_fetchPc_flushed $end
    $var wire 1 C when_Fetcher_l160 $end
    $var wire 1 ;% IBusCachedPlugin_iBusRsp_redoFetch $end
    $var wire 1 & IBusCachedPlugin_iBusRsp_stages_0_input_valid $end
    $var wire 1 6% IBusCachedPlugin_iBusRsp_stages_0_input_ready $end
    $var wire 32 < IBusCachedPlugin_iBusRsp_stages_0_input_payload [31:0] $end
    $var wire 1 D IBusCachedPlugin_iBusRsp_stages_0_output_valid $end
    $var wire 1 <% IBusCachedPlugin_iBusRsp_stages_0_output_ready $end
    $var wire 32 < IBusCachedPlugin_iBusRsp_stages_0_output_payload [31:0] $end
    $var wire 1 =% IBusCachedPlugin_iBusRsp_stages_0_halt $end
    $var wire 1 >% IBusCachedPlugin_iBusRsp_stages_1_input_valid $end
    $var wire 1 <% IBusCachedPlugin_iBusRsp_stages_1_input_ready $end
    $var wire 32 M) IBusCachedPlugin_iBusRsp_stages_1_input_payload [31:0] $end
    $var wire 1 >% IBusCachedPlugin_iBusRsp_stages_1_output_valid $end
    $var wire 1 <% IBusCachedPlugin_iBusRsp_stages_1_output_ready $end
    $var wire 32 M) IBusCachedPlugin_iBusRsp_stages_1_output_payload [31:0] $end
    $var wire 1 |) IBusCachedPlugin_iBusRsp_stages_1_halt $end
    $var wire 1 ?% IBusCachedPlugin_iBusRsp_stages_2_input_valid $end
    $var wire 1 <% IBusCachedPlugin_iBusRsp_stages_2_input_ready $end
    $var wire 32 Z$ IBusCachedPlugin_iBusRsp_stages_2_input_payload [31:0] $end
    $var wire 1 _$ IBusCachedPlugin_iBusRsp_stages_2_output_valid $end
    $var wire 1 @% IBusCachedPlugin_iBusRsp_stages_2_output_ready $end
    $var wire 32 Z$ IBusCachedPlugin_iBusRsp_stages_2_output_payload [31:0] $end
    $var wire 1 A% IBusCachedPlugin_iBusRsp_stages_2_halt $end
    $var wire 1 E IBusCachedPlugin_iBusRsp_flush $end
    $var wire 1 ?% IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid $end
    $var wire 1 <% IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready $end
    $var wire 32 Z$ IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload [31:0] $end
    $var wire 1 B% IBusCachedPlugin_iBusRsp_readyForError $end
    $var wire 1 _$ IBusCachedPlugin_iBusRsp_output_valid $end
    $var wire 1 @% IBusCachedPlugin_iBusRsp_output_ready $end
    $var wire 32 Z$ IBusCachedPlugin_iBusRsp_output_payload_pc [31:0] $end
    $var wire 1 8* IBusCachedPlugin_iBusRsp_output_payload_rsp_error $end
    $var wire 32 .# IBusCachedPlugin_iBusRsp_output_payload_rsp_inst [31:0] $end
    $var wire 1 9* IBusCachedPlugin_iBusRsp_output_payload_isRvc $end
    $var wire 1 C% when_Fetcher_l242 $end
    $var wire 1 D% when_Fetcher_l322 $end
    $var wire 1 E% IBusCachedPlugin_injector_nextPcCalc_valids_0 $end
    $var wire 1 <% when_Fetcher_l331 $end
    $var wire 1 u$ IBusCachedPlugin_injector_nextPcCalc_valids_1 $end
    $var wire 1 <% when_Fetcher_l331_1 $end
    $var wire 1 v$ IBusCachedPlugin_injector_nextPcCalc_valids_2 $end
    $var wire 1 F% when_Fetcher_l331_2 $end
    $var wire 1 w$ IBusCachedPlugin_injector_nextPcCalc_valids_3 $end
    $var wire 1 G% when_Fetcher_l331_3 $end
    $var wire 1 x$ IBusCachedPlugin_injector_nextPcCalc_valids_4 $end
    $var wire 1 H% when_Fetcher_l331_4 $end
    $var wire 1 1# iBus_cmd_valid $end
    $var wire 1 I% iBus_cmd_ready $end
    $var wire 32 2# iBus_cmd_payload_address [31:0] $end
    $var wire 3 0* iBus_cmd_payload_size [2:0] $end
    $var wire 1 J% iBus_rsp_valid $end
    $var wire 32 K% iBus_rsp_payload_data [31:0] $end
    $var wire 1 |) iBus_rsp_payload_error $end
    $var wire 32 L% IBusCachedPlugin_rspCounter [31:0] $end
    $var wire 1 |) IBusCachedPlugin_s0_tightlyCoupledHit $end
    $var wire 1 M% IBusCachedPlugin_s1_tightlyCoupledHit $end
    $var wire 1 N% IBusCachedPlugin_s2_tightlyCoupledHit $end
    $var wire 1 |) IBusCachedPlugin_rsp_iBusRspOutputHalt $end
    $var wire 1 |) IBusCachedPlugin_rsp_issueDetected $end
    $var wire 1 O% IBusCachedPlugin_rsp_redoFetch $end
    $var wire 1 P% when_IBusCachedPlugin_l245 $end
    $var wire 1 Q% when_IBusCachedPlugin_l250 $end
    $var wire 1 R% when_IBusCachedPlugin_l256 $end
    $var wire 1 S% when_IBusCachedPlugin_l262 $end
    $var wire 1 U$ when_IBusCachedPlugin_l273 $end
    $var wire 1 T% toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid $end
    $var wire 1 U% toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready $end
    $var wire 1 V% toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr $end
    $var wire 1 W% toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_uncached $end
    $var wire 32 X% toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [31:0] $end
    $var wire 32 Y% toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [31:0] $end
    $var wire 4 Z% toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [3:0] $end
    $var wire 3 [% toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [2:0] $end
    $var wire 1 \% toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_last $end
    $var wire 1 ]% toplevel_dataCache_1_io_mem_cmd_rValidN $end
    $var wire 1 ^% toplevel_dataCache_1_io_mem_cmd_rData_wr $end
    $var wire 1 _% toplevel_dataCache_1_io_mem_cmd_rData_uncached $end
    $var wire 32 `% toplevel_dataCache_1_io_mem_cmd_rData_address [31:0] $end
    $var wire 32 a% toplevel_dataCache_1_io_mem_cmd_rData_data [31:0] $end
    $var wire 4 b% toplevel_dataCache_1_io_mem_cmd_rData_mask [3:0] $end
    $var wire 3 c% toplevel_dataCache_1_io_mem_cmd_rData_size [2:0] $end
    $var wire 1 d% toplevel_dataCache_1_io_mem_cmd_rData_last $end
    $var wire 1 H! toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_valid $end
    $var wire 1 |$ toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_ready $end
    $var wire 1 L! toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_wr $end
    $var wire 1 }$ toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_uncached $end
    $var wire 32 ~$ toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_address [31:0] $end
    $var wire 32 J! toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_data [31:0] $end
    $var wire 4 !% toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_mask [3:0] $end
    $var wire 3 "% toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_size [2:0] $end
    $var wire 1 #% toplevel_dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_last $end
    $var wire 1 H! toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid $end
    $var wire 1 L! toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr $end
    $var wire 1 }$ toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached $end
    $var wire 32 ~$ toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [31:0] $end
    $var wire 32 J! toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data [31:0] $end
    $var wire 4 !% toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask [3:0] $end
    $var wire 3 "% toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size [2:0] $end
    $var wire 1 #% toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last $end
    $var wire 1 e% when_Stream_l369 $end
    $var wire 32 f% DBusCachedPlugin_rspCounter [31:0] $end
    $var wire 1 |) when_DBusCachedPlugin_l352 $end
    $var wire 2 g% execute_DBusCachedPlugin_size [1:0] $end
    $var wire 1 h% toplevel_dataCache_1_io_cpu_flush_isStall $end
    $var wire 1 i% when_DBusCachedPlugin_l394 $end
    $var wire 1 j% when_DBusCachedPlugin_l410 $end
    $var wire 1 |) when_DBusCachedPlugin_l472 $end
    $var wire 1 ## when_DBusCachedPlugin_l533 $end
    $var wire 1 k% when_DBusCachedPlugin_l553 $end
    $var wire 32 7# writeBack_DBusCachedPlugin_rspData [31:0] $end
    $var wire 8 l% writeBack_DBusCachedPlugin_rspSplits_0 [7:0] $end
    $var wire 8 m% writeBack_DBusCachedPlugin_rspSplits_1 [7:0] $end
    $var wire 8 n% writeBack_DBusCachedPlugin_rspSplits_2 [7:0] $end
    $var wire 8 o% writeBack_DBusCachedPlugin_rspSplits_3 [7:0] $end
    $var wire 32 p% writeBack_DBusCachedPlugin_rspShifted [31:0] $end
    $var wire 32 p% writeBack_DBusCachedPlugin_rspRf [31:0] $end
    $var wire 2 q% switch_Misc_l232 [1:0] $end
    $var wire 32 r% writeBack_DBusCachedPlugin_rspFormated [31:0] $end
    $var wire 1 ## when_DBusCachedPlugin_l580 $end
    $var wire 1 s% when_RegFilePlugin_l63 $end
    $var wire 5 t% decode_RegFilePlugin_regFileReadAddress1 [4:0] $end
    $var wire 5 u% decode_RegFilePlugin_regFileReadAddress2 [4:0] $end
    $var wire 32 v% decode_RegFilePlugin_rs1Data [31:0] $end
    $var wire 32 w% decode_RegFilePlugin_rs2Data [31:0] $end
    $var wire 1 T) lastStageRegFileWrite_valid $end
    $var wire 5 U) lastStageRegFileWrite_payload_address [4:0] $end
    $var wire 32 V) lastStageRegFileWrite_payload_data [31:0] $end
    $var wire 32 x% execute_IntAluPlugin_bitwise [31:0] $end
    $var wire 32 }" execute_SrcPlugin_addSub [31:0] $end
    $var wire 1 A$ execute_SrcPlugin_less $end
    $var wire 5 y% execute_FullBarrelShifterPlugin_amplitude [4:0] $end
    $var wire 32 z% execute_FullBarrelShifterPlugin_reversed [31:0] $end
    $var wire 1 {% HazardSimplePlugin_src0Hazard $end
    $var wire 1 |% HazardSimplePlugin_src1Hazard $end
    $var wire 1 }% HazardSimplePlugin_writeBackWrites_valid $end
    $var wire 5 ~% HazardSimplePlugin_writeBackWrites_payload_address [4:0] $end
    $var wire 32 !& HazardSimplePlugin_writeBackWrites_payload_data [31:0] $end
    $var wire 1 "& HazardSimplePlugin_writeBackBuffer_valid $end
    $var wire 5 #& HazardSimplePlugin_writeBackBuffer_payload_address [4:0] $end
    $var wire 32 $& HazardSimplePlugin_writeBackBuffer_payload_data [31:0] $end
    $var wire 1 %& HazardSimplePlugin_addr0Match $end
    $var wire 1 && HazardSimplePlugin_addr1Match $end
    $var wire 1 {) when_HazardSimplePlugin_l47 $end
    $var wire 1 '& when_HazardSimplePlugin_l48 $end
    $var wire 1 (& when_HazardSimplePlugin_l51 $end
    $var wire 1 )& when_HazardSimplePlugin_l45 $end
    $var wire 1 )& when_HazardSimplePlugin_l57 $end
    $var wire 1 |) when_HazardSimplePlugin_l58 $end
    $var wire 1 *& when_HazardSimplePlugin_l48_1 $end
    $var wire 1 +& when_HazardSimplePlugin_l51_1 $end
    $var wire 1 ,& when_HazardSimplePlugin_l45_1 $end
    $var wire 1 ,& when_HazardSimplePlugin_l57_1 $end
    $var wire 1 -& when_HazardSimplePlugin_l58_1 $end
    $var wire 1 .& when_HazardSimplePlugin_l48_2 $end
    $var wire 1 /& when_HazardSimplePlugin_l51_2 $end
    $var wire 1 0& when_HazardSimplePlugin_l45_2 $end
    $var wire 1 0& when_HazardSimplePlugin_l57_2 $end
    $var wire 1 1& when_HazardSimplePlugin_l58_2 $end
    $var wire 1 2& when_HazardSimplePlugin_l105 $end
    $var wire 1 3& when_HazardSimplePlugin_l108 $end
    $var wire 1 4& when_HazardSimplePlugin_l113 $end
    $var wire 1 5& execute_BranchPlugin_eq $end
    $var wire 3 6& switch_Misc_l232_1 [2:0] $end
    $var wire 1 7& execute_BranchPlugin_missAlignedTarget $end
    $var wire 32 8& execute_BranchPlugin_branch_src1 [31:0] $end
    $var wire 32 9& execute_BranchPlugin_branch_src2 [31:0] $end
    $var wire 32 :& execute_BranchPlugin_branchAdder [31:0] $end
    $var wire 2 #* CsrPlugin_misa_base [1:0] $end
    $var wire 26 :* CsrPlugin_misa_extensions [25:0] $end
    $var wire 2 ;* CsrPlugin_mtvec_mode [1:0] $end
    $var wire 30 ;& CsrPlugin_mtvec_base [29:0] $end
    $var wire 32 <& CsrPlugin_mepc [31:0] $end
    $var wire 1 =& CsrPlugin_mstatus_MIE $end
    $var wire 1 >& CsrPlugin_mstatus_MPIE $end
    $var wire 2 ?& CsrPlugin_mstatus_MPP [1:0] $end
    $var wire 1 @& CsrPlugin_mip_MEIP $end
    $var wire 1 A& CsrPlugin_mip_MTIP $end
    $var wire 1 B& CsrPlugin_mip_MSIP $end
    $var wire 1 C& CsrPlugin_mie_MEIE $end
    $var wire 1 D& CsrPlugin_mie_MTIE $end
    $var wire 1 E& CsrPlugin_mie_MSIE $end
    $var wire 32 F& CsrPlugin_mscratch [31:0] $end
    $var wire 1 G& CsrPlugin_mcause_interrupt $end
    $var wire 4 H& CsrPlugin_mcause_exceptionCode [3:0] $end
    $var wire 32 I& CsrPlugin_mtval [31:0] $end
    $var wire 64 J& CsrPlugin_mcycle [63:0] $end
    $var wire 64 L& CsrPlugin_minstret [63:0] $end
    $var wire 1 F CsrPlugin_exceptionPortCtrl_exceptionValids_decode $end
    $var wire 1 G CsrPlugin_exceptionPortCtrl_exceptionValids_execute $end
    $var wire 1 H CsrPlugin_exceptionPortCtrl_exceptionValids_memory $end
    $var wire 1 N& CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack $end
    $var wire 1 /% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode $end
    $var wire 1 0% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute $end
    $var wire 1 1% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory $end
    $var wire 1 2% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack $end
    $var wire 4 O& CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:0] $end
    $var wire 32 P& CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31:0] $end
    $var wire 2 %* CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped [1:0] $end
    $var wire 2 %* CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege [1:0] $end
    $var wire 1 @% when_CsrPlugin_l1259 $end
    $var wire 1 F% when_CsrPlugin_l1259_1 $end
    $var wire 1 G% when_CsrPlugin_l1259_2 $end
    $var wire 1 H% when_CsrPlugin_l1259_3 $end
    $var wire 1 I when_CsrPlugin_l1272 $end
    $var wire 1 Q& CsrPlugin_interrupt_valid $end
    $var wire 4 W) CsrPlugin_interrupt_code [3:0] $end
    $var wire 2 R& CsrPlugin_interrupt_targetPrivilege [1:0] $end
    $var wire 1 =& when_CsrPlugin_l1296 $end
    $var wire 1 S& when_CsrPlugin_l1302 $end
    $var wire 1 T& when_CsrPlugin_l1302_1 $end
    $var wire 1 U& when_CsrPlugin_l1302_2 $end
    $var wire 1 N& CsrPlugin_exception $end
    $var wire 1 V& CsrPlugin_lastStageWasWfi $end
    $var wire 1 W& CsrPlugin_pipelineLiberator_pcValids_0 $end
    $var wire 1 X& CsrPlugin_pipelineLiberator_pcValids_1 $end
    $var wire 1 Y& CsrPlugin_pipelineLiberator_pcValids_2 $end
    $var wire 1 Z& CsrPlugin_pipelineLiberator_active $end
    $var wire 1 F% when_CsrPlugin_l1335 $end
    $var wire 1 G% when_CsrPlugin_l1335_1 $end
    $var wire 1 H% when_CsrPlugin_l1335_2 $end
    $var wire 1 J when_CsrPlugin_l1340 $end
    $var wire 1 K CsrPlugin_pipelineLiberator_done $end
    $var wire 1 [& when_CsrPlugin_l1346 $end
    $var wire 1 X) CsrPlugin_interruptJump $end
    $var wire 1 Y) CsrPlugin_hadException $end
    $var wire 2 L CsrPlugin_targetPrivilege [1:0] $end
    $var wire 4 M CsrPlugin_trapCause [3:0] $end
    $var wire 1 |) CsrPlugin_trapCauseEbreakDebug $end
    $var wire 2 N CsrPlugin_xtvec_mode [1:0] $end
    $var wire 30 O CsrPlugin_xtvec_base [29:0] $end
    $var wire 1 |) CsrPlugin_trapEnterDebug $end
    $var wire 1 P when_CsrPlugin_l1390 $end
    $var wire 1 {) when_CsrPlugin_l1398 $end
    $var wire 1 \& when_CsrPlugin_l1456 $end
    $var wire 2 ]& switch_CsrPlugin_l1460 [1:0] $end
    $var wire 1 ^& execute_CsrPlugin_wfiWake $end
    $var wire 1 _& when_CsrPlugin_l1519 $end
    $var wire 1 `& when_CsrPlugin_l1521 $end
    $var wire 1 a& when_CsrPlugin_l1527 $end
    $var wire 1 b& execute_CsrPlugin_blockedBySideEffects $end
    $var wire 1 c& execute_CsrPlugin_illegalAccess $end
    $var wire 1 |) execute_CsrPlugin_illegalInstruction $end
    $var wire 1 c& when_CsrPlugin_l1540 $end
    $var wire 1 d& when_CsrPlugin_l1547 $end
    $var wire 1 |) when_CsrPlugin_l1548 $end
    $var wire 1 e& when_CsrPlugin_l1555 $end
    $var wire 1 f& execute_CsrPlugin_writeInstruction $end
    $var wire 1 g& execute_CsrPlugin_readInstruction $end
    $var wire 1 h& execute_CsrPlugin_writeEnable $end
    $var wire 1 i& execute_CsrPlugin_readEnable $end
    $var wire 32 +% execute_CsrPlugin_readToWriteData [31:0] $end
    $var wire 1 j& switch_Misc_l232_2 $end
    $var wire 1 k& when_CsrPlugin_l1587 $end
    $var wire 1 k& when_CsrPlugin_l1591 $end
    $var wire 12 l& execute_CsrPlugin_csrAddress [11:0] $end
    $var wire 1 m& execute_MulPlugin_aSigned $end
    $var wire 1 n& execute_MulPlugin_bSigned $end
    $var wire 32 M$ execute_MulPlugin_a [31:0] $end
    $var wire 32 O$ execute_MulPlugin_b [31:0] $end
    $var wire 2 g% switch_MulPlugin_l87 [1:0] $end
    $var wire 16 o& execute_MulPlugin_aULow [15:0] $end
    $var wire 16 p& execute_MulPlugin_bULow [15:0] $end
    $var wire 17 q& execute_MulPlugin_aSLow [16:0] $end
    $var wire 17 r& execute_MulPlugin_bSLow [16:0] $end
    $var wire 17 s& execute_MulPlugin_aHigh [16:0] $end
    $var wire 17 t& execute_MulPlugin_bHigh [16:0] $end
    $var wire 66 u& writeBack_MulPlugin_result [65:0] $end
    $var wire 1 x& when_MulPlugin_l147 $end
    $var wire 2 q% switch_MulPlugin_l148 [1:0] $end
    $var wire 33 y& memory_DivPlugin_rs1 [32:0] $end
    $var wire 32 {& memory_DivPlugin_rs2 [31:0] $end
    $var wire 65 |& memory_DivPlugin_accumulator [64:0] $end
    $var wire 1 {) memory_DivPlugin_frontendOk $end
    $var wire 1 !' memory_DivPlugin_div_needRevert $end
    $var wire 1 "' memory_DivPlugin_div_counter_willIncrement $end
    $var wire 1 #' memory_DivPlugin_div_counter_willClear $end
    $var wire 6 $' memory_DivPlugin_div_counter_valueNext [5:0] $end
    $var wire 6 %' memory_DivPlugin_div_counter_value [5:0] $end
    $var wire 1 &' memory_DivPlugin_div_counter_willOverflowIfInc $end
    $var wire 1 '' memory_DivPlugin_div_counter_willOverflow $end
    $var wire 1 (' memory_DivPlugin_div_done $end
    $var wire 1 )' when_MulDivIterativePlugin_l126 $end
    $var wire 1 G% when_MulDivIterativePlugin_l126_1 $end
    $var wire 32 *' memory_DivPlugin_div_result [31:0] $end
    $var wire 1 +' when_MulDivIterativePlugin_l128 $end
    $var wire 1 ,' when_MulDivIterativePlugin_l129 $end
    $var wire 1 ,' when_MulDivIterativePlugin_l132 $end
    $var wire 33 -' memory_DivPlugin_div_stage_0_remainderShifted [32:0] $end
    $var wire 33 /' memory_DivPlugin_div_stage_0_remainderMinusDenominator [32:0] $end
    $var wire 32 1' memory_DivPlugin_div_stage_0_outRemainder [31:0] $end
    $var wire 32 2' memory_DivPlugin_div_stage_0_outNumerator [31:0] $end
    $var wire 1 )' when_MulDivIterativePlugin_l151 $end
    $var wire 1 G% when_MulDivIterativePlugin_l162 $end
    $var wire 32 3' externalInterruptArray_regNext [31:0] $end
    $var wire 1 F% when_Pipeline_l124 $end
    $var wire 32 )$ decode_to_execute_PC [31:0] $end
    $var wire 1 G% when_Pipeline_l124_1 $end
    $var wire 32 p# execute_to_memory_PC [31:0] $end
    $var wire 1 4' when_Pipeline_l124_2 $end
    $var wire 32 [$ memory_to_writeBack_PC [31:0] $end
    $var wire 1 F% when_Pipeline_l124_3 $end
    $var wire 32 R$ decode_to_execute_INSTRUCTION [31:0] $end
    $var wire 1 G% when_Pipeline_l124_4 $end
    $var wire 32 2$ execute_to_memory_INSTRUCTION [31:0] $end
    $var wire 1 H% when_Pipeline_l124_5 $end
    $var wire 32 \$ memory_to_writeBack_INSTRUCTION [31:0] $end
    $var wire 1 F% when_Pipeline_l124_6 $end
    $var wire 32 n# decode_to_execute_FORMAL_PC_NEXT [31:0] $end
    $var wire 1 G% when_Pipeline_l124_7 $end
    $var wire 32 m# execute_to_memory_FORMAL_PC_NEXT [31:0] $end
    $var wire 1 H% when_Pipeline_l124_8 $end
    $var wire 32 l# memory_to_writeBack_FORMAL_PC_NEXT [31:0] $end
    $var wire 1 F% when_Pipeline_l124_9 $end
    $var wire 1 L$ decode_to_execute_MEMORY_FORCE_CONSTISTENCY $end
    $var wire 1 F% when_Pipeline_l124_10 $end
    $var wire 2 >$ decode_to_execute_SRC1_CTRL [1:0] $end
    $var wire 1 F% when_Pipeline_l124_11 $end
    $var wire 1 <$ decode_to_execute_SRC_USE_SUB_LESS $end
    $var wire 1 F% when_Pipeline_l124_12 $end
    $var wire 1 Q$ decode_to_execute_MEMORY_ENABLE $end
    $var wire 1 G% when_Pipeline_l124_13 $end
    $var wire 1 K$ execute_to_memory_MEMORY_ENABLE $end
    $var wire 1 H% when_Pipeline_l124_14 $end
    $var wire 1 J$ memory_to_writeBack_MEMORY_ENABLE $end
    $var wire 1 F% when_Pipeline_l124_15 $end
    $var wire 2 B$ decode_to_execute_ALU_CTRL [1:0] $end
    $var wire 1 F% when_Pipeline_l124_16 $end
    $var wire 2 =$ decode_to_execute_SRC2_CTRL [1:0] $end
    $var wire 1 F% when_Pipeline_l124_17 $end
    $var wire 1 /$ decode_to_execute_REGFILE_WRITE_VALID $end
    $var wire 1 G% when_Pipeline_l124_18 $end
    $var wire 1 1$ execute_to_memory_REGFILE_WRITE_VALID $end
    $var wire 1 H% when_Pipeline_l124_19 $end
    $var wire 1 4$ memory_to_writeBack_REGFILE_WRITE_VALID $end
    $var wire 1 F% when_Pipeline_l124_20 $end
    $var wire 1 0$ decode_to_execute_BYPASSABLE_EXECUTE_STAGE $end
    $var wire 1 F% when_Pipeline_l124_21 $end
    $var wire 1 f# decode_to_execute_BYPASSABLE_MEMORY_STAGE $end
    $var wire 1 G% when_Pipeline_l124_22 $end
    $var wire 1 3$ execute_to_memory_BYPASSABLE_MEMORY_STAGE $end
    $var wire 1 F% when_Pipeline_l124_23 $end
    $var wire 1 P$ decode_to_execute_MEMORY_WR $end
    $var wire 1 G% when_Pipeline_l124_24 $end
    $var wire 1 d# execute_to_memory_MEMORY_WR $end
    $var wire 1 H% when_Pipeline_l124_25 $end
    $var wire 1 I$ memory_to_writeBack_MEMORY_WR $end
    $var wire 1 F% when_Pipeline_l124_26 $end
    $var wire 1 N$ decode_to_execute_MEMORY_MANAGMENT $end
    $var wire 1 F% when_Pipeline_l124_27 $end
    $var wire 1 :$ decode_to_execute_SRC_LESS_UNSIGNED $end
    $var wire 1 F% when_Pipeline_l124_28 $end
    $var wire 2 E$ decode_to_execute_ALU_BITWISE_CTRL [1:0] $end
    $var wire 1 F% when_Pipeline_l124_29 $end
    $var wire 2 9$ decode_to_execute_SHIFT_CTRL [1:0] $end
    $var wire 1 G% when_Pipeline_l124_30 $end
    $var wire 2 8$ execute_to_memory_SHIFT_CTRL [1:0] $end
    $var wire 1 F% when_Pipeline_l124_31 $end
    $var wire 2 ,$ decode_to_execute_BRANCH_CTRL [1:0] $end
    $var wire 1 F% when_Pipeline_l124_32 $end
    $var wire 1 #$ decode_to_execute_IS_CSR $end
    $var wire 1 F% when_Pipeline_l124_33 $end
    $var wire 2 %$ decode_to_execute_ENV_CTRL [1:0] $end
    $var wire 1 G% when_Pipeline_l124_34 $end
    $var wire 2 $$ execute_to_memory_ENV_CTRL [1:0] $end
    $var wire 1 H% when_Pipeline_l124_35 $end
    $var wire 2 &$ memory_to_writeBack_ENV_CTRL [1:0] $end
    $var wire 1 F% when_Pipeline_l124_36 $end
    $var wire 1 \# decode_to_execute_IS_MUL $end
    $var wire 1 G% when_Pipeline_l124_37 $end
    $var wire 1 [# execute_to_memory_IS_MUL $end
    $var wire 1 H% when_Pipeline_l124_38 $end
    $var wire 1 u# memory_to_writeBack_IS_MUL $end
    $var wire 1 F% when_Pipeline_l124_39 $end
    $var wire 1 r# decode_to_execute_IS_DIV $end
    $var wire 1 G% when_Pipeline_l124_40 $end
    $var wire 1 t# execute_to_memory_IS_DIV $end
    $var wire 1 F% when_Pipeline_l124_41 $end
    $var wire 1 q# decode_to_execute_IS_RS1_SIGNED $end
    $var wire 1 F% when_Pipeline_l124_42 $end
    $var wire 1 s# decode_to_execute_IS_RS2_SIGNED $end
    $var wire 1 F% when_Pipeline_l124_43 $end
    $var wire 32 M$ decode_to_execute_RS1 [31:0] $end
    $var wire 1 F% when_Pipeline_l124_44 $end
    $var wire 32 O$ decode_to_execute_RS2 [31:0] $end
    $var wire 1 F% when_Pipeline_l124_45 $end
    $var wire 1 ;$ decode_to_execute_SRC2_FORCE_ZERO $end
    $var wire 1 F% when_Pipeline_l124_46 $end
    $var wire 1 *$ decode_to_execute_PREDICTION_HAD_BRANCHED2 $end
    $var wire 1 F% when_Pipeline_l124_47 $end
    $var wire 1 "$ decode_to_execute_CSR_WRITE_OPCODE $end
    $var wire 1 F% when_Pipeline_l124_48 $end
    $var wire 1 !$ decode_to_execute_CSR_READ_OPCODE $end
    $var wire 1 G% when_Pipeline_l124_49 $end
    $var wire 32 S# execute_to_memory_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire 1 H% when_Pipeline_l124_50 $end
    $var wire 32 $# memory_to_writeBack_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire 1 G% when_Pipeline_l124_51 $end
    $var wire 32 !# execute_to_memory_REGFILE_WRITE_DATA [31:0] $end
    $var wire 1 H% when_Pipeline_l124_52 $end
    $var wire 32 %# memory_to_writeBack_REGFILE_WRITE_DATA [31:0] $end
    $var wire 1 G% when_Pipeline_l124_53 $end
    $var wire 32 7$ execute_to_memory_SHIFT_RIGHT [31:0] $end
    $var wire 1 G% when_Pipeline_l124_54 $end
    $var wire 1 ($ execute_to_memory_BRANCH_DO $end
    $var wire 1 G% when_Pipeline_l124_55 $end
    $var wire 32 '$ execute_to_memory_BRANCH_CALC [31:0] $end
    $var wire 1 G% when_Pipeline_l124_56 $end
    $var wire 32 ~# execute_to_memory_MUL_LL [31:0] $end
    $var wire 1 G% when_Pipeline_l124_57 $end
    $var wire 34 |# execute_to_memory_MUL_LH [33:0] $end
    $var wire 1 G% when_Pipeline_l124_58 $end
    $var wire 34 z# execute_to_memory_MUL_HL [33:0] $end
    $var wire 1 G% when_Pipeline_l124_59 $end
    $var wire 34 F# execute_to_memory_MUL_HH [33:0] $end
    $var wire 1 H% when_Pipeline_l124_60 $end
    $var wire 34 v# memory_to_writeBack_MUL_HH [33:0] $end
    $var wire 1 H% when_Pipeline_l124_61 $end
    $var wire 52 x# memory_to_writeBack_MUL_LOW [51:0] $end
    $var wire 1 Q when_Pipeline_l151 $end
    $var wire 1 ) when_Pipeline_l154 $end
    $var wire 1 6 when_Pipeline_l151_1 $end
    $var wire 1 - when_Pipeline_l154_1 $end
    $var wire 1 5' when_Pipeline_l151_2 $end
    $var wire 1 1 when_Pipeline_l154_2 $end
    $var wire 1 F% when_CsrPlugin_l1669 $end
    $var wire 1 6' execute_CsrPlugin_csr_3264 $end
    $var wire 1 F% when_CsrPlugin_l1669_1 $end
    $var wire 1 7' execute_CsrPlugin_csr_3857 $end
    $var wire 1 F% when_CsrPlugin_l1669_2 $end
    $var wire 1 8' execute_CsrPlugin_csr_3858 $end
    $var wire 1 F% when_CsrPlugin_l1669_3 $end
    $var wire 1 9' execute_CsrPlugin_csr_3859 $end
    $var wire 1 F% when_CsrPlugin_l1669_4 $end
    $var wire 1 :' execute_CsrPlugin_csr_3860 $end
    $var wire 1 F% when_CsrPlugin_l1669_5 $end
    $var wire 1 ;' execute_CsrPlugin_csr_769 $end
    $var wire 1 F% when_CsrPlugin_l1669_6 $end
    $var wire 1 <' execute_CsrPlugin_csr_768 $end
    $var wire 1 F% when_CsrPlugin_l1669_7 $end
    $var wire 1 =' execute_CsrPlugin_csr_836 $end
    $var wire 1 F% when_CsrPlugin_l1669_8 $end
    $var wire 1 >' execute_CsrPlugin_csr_772 $end
    $var wire 1 F% when_CsrPlugin_l1669_9 $end
    $var wire 1 ?' execute_CsrPlugin_csr_773 $end
    $var wire 1 F% when_CsrPlugin_l1669_10 $end
    $var wire 1 @' execute_CsrPlugin_csr_833 $end
    $var wire 1 F% when_CsrPlugin_l1669_11 $end
    $var wire 1 A' execute_CsrPlugin_csr_832 $end
    $var wire 1 F% when_CsrPlugin_l1669_12 $end
    $var wire 1 B' execute_CsrPlugin_csr_834 $end
    $var wire 1 F% when_CsrPlugin_l1669_13 $end
    $var wire 1 C' execute_CsrPlugin_csr_835 $end
    $var wire 1 F% when_CsrPlugin_l1669_14 $end
    $var wire 1 D' execute_CsrPlugin_csr_2816 $end
    $var wire 1 F% when_CsrPlugin_l1669_15 $end
    $var wire 1 E' execute_CsrPlugin_csr_2944 $end
    $var wire 1 F% when_CsrPlugin_l1669_16 $end
    $var wire 1 F' execute_CsrPlugin_csr_2818 $end
    $var wire 1 F% when_CsrPlugin_l1669_17 $end
    $var wire 1 G' execute_CsrPlugin_csr_2946 $end
    $var wire 1 F% when_CsrPlugin_l1669_18 $end
    $var wire 1 H' execute_CsrPlugin_csr_3072 $end
    $var wire 1 F% when_CsrPlugin_l1669_19 $end
    $var wire 1 I' execute_CsrPlugin_csr_3200 $end
    $var wire 1 F% when_CsrPlugin_l1669_20 $end
    $var wire 1 J' execute_CsrPlugin_csr_3074 $end
    $var wire 1 F% when_CsrPlugin_l1669_21 $end
    $var wire 1 K' execute_CsrPlugin_csr_3202 $end
    $var wire 1 F% when_CsrPlugin_l1669_22 $end
    $var wire 1 L' execute_CsrPlugin_csr_3008 $end
    $var wire 1 F% when_CsrPlugin_l1669_23 $end
    $var wire 1 M' execute_CsrPlugin_csr_4032 $end
    $var wire 2 N' switch_CsrPlugin_l1031 [1:0] $end
    $var wire 1 O' when_CsrPlugin_l1702 $end
    $var wire 1 P' when_CsrPlugin_l1709 $end
    $var wire 1 |) when_CsrPlugin_l1719 $end
    $var wire 1 |) when_CsrPlugin_l1717 $end
    $var wire 1 Q' when_CsrPlugin_l1725 $end
    $var wire 1 R' when_InstructionCache_l239 $end
    $var wire 32 K% iBusWishbone_DAT_MISO_regNext [31:0] $end
    $var wire 32 %% dBusWishbone_DAT_MISO_regNext [31:0] $end
    $var wire 40 S' decode_ENV_CTRL_string [39:0] $end
    $var wire 72 U' decode_SHIFT_CTRL_string [71:0] $end
    $var wire 40 X' decode_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire 24 Z' decode_SRC2_CTRL_string [23:0] $end
    $var wire 64 [' decode_ALU_CTRL_string [63:0] $end
    $var wire 96 ]' decode_SRC1_CTRL_string [95:0] $end
    $var wire 40 `' memory_ENV_CTRL_string [39:0] $end
    $var wire 40 b' execute_ENV_CTRL_string [39:0] $end
    $var wire 40 d' writeBack_ENV_CTRL_string [39:0] $end
    $var wire 32 f' execute_BRANCH_CTRL_string [31:0] $end
    $var wire 72 g' memory_SHIFT_CTRL_string [71:0] $end
    $var wire 72 j' execute_SHIFT_CTRL_string [71:0] $end
    $var wire 24 m' execute_SRC2_CTRL_string [23:0] $end
    $var wire 96 n' execute_SRC1_CTRL_string [95:0] $end
    $var wire 64 q' execute_ALU_CTRL_string [63:0] $end
    $var wire 40 s' execute_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire 32 u' decode_BRANCH_CTRL_string [31:0] $end
    $var wire 96 v' decode_to_execute_SRC1_CTRL_string [95:0] $end
    $var wire 64 q' decode_to_execute_ALU_CTRL_string [63:0] $end
    $var wire 24 y' decode_to_execute_SRC2_CTRL_string [23:0] $end
    $var wire 40 s' decode_to_execute_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire 72 z' decode_to_execute_SHIFT_CTRL_string [71:0] $end
    $var wire 72 }' execute_to_memory_SHIFT_CTRL_string [71:0] $end
    $var wire 32 "( decode_to_execute_BRANCH_CTRL_string [31:0] $end
    $var wire 40 #( decode_to_execute_ENV_CTRL_string [39:0] $end
    $var wire 40 %( execute_to_memory_ENV_CTRL_string [39:0] $end
    $var wire 40 '( memory_to_writeBack_ENV_CTRL_string [39:0] $end
    $var wire 32 Z) RegFilePlugin_regFile[0] [31:0] $end
    $var wire 32 [) RegFilePlugin_regFile[1] [31:0] $end
    $var wire 32 \) RegFilePlugin_regFile[2] [31:0] $end
    $var wire 32 ]) RegFilePlugin_regFile[3] [31:0] $end
    $var wire 32 ^) RegFilePlugin_regFile[4] [31:0] $end
    $var wire 32 _) RegFilePlugin_regFile[5] [31:0] $end
    $var wire 32 `) RegFilePlugin_regFile[6] [31:0] $end
    $var wire 32 a) RegFilePlugin_regFile[7] [31:0] $end
    $var wire 32 b) RegFilePlugin_regFile[8] [31:0] $end
    $var wire 32 c) RegFilePlugin_regFile[9] [31:0] $end
    $var wire 32 d) RegFilePlugin_regFile[10] [31:0] $end
    $var wire 32 e) RegFilePlugin_regFile[11] [31:0] $end
    $var wire 32 f) RegFilePlugin_regFile[12] [31:0] $end
    $var wire 32 g) RegFilePlugin_regFile[13] [31:0] $end
    $var wire 32 h) RegFilePlugin_regFile[14] [31:0] $end
    $var wire 32 i) RegFilePlugin_regFile[15] [31:0] $end
    $var wire 32 j) RegFilePlugin_regFile[16] [31:0] $end
    $var wire 32 k) RegFilePlugin_regFile[17] [31:0] $end
    $var wire 32 l) RegFilePlugin_regFile[18] [31:0] $end
    $var wire 32 m) RegFilePlugin_regFile[19] [31:0] $end
    $var wire 32 n) RegFilePlugin_regFile[20] [31:0] $end
    $var wire 32 o) RegFilePlugin_regFile[21] [31:0] $end
    $var wire 32 p) RegFilePlugin_regFile[22] [31:0] $end
    $var wire 32 q) RegFilePlugin_regFile[23] [31:0] $end
    $var wire 32 r) RegFilePlugin_regFile[24] [31:0] $end
    $var wire 32 s) RegFilePlugin_regFile[25] [31:0] $end
    $var wire 32 t) RegFilePlugin_regFile[26] [31:0] $end
    $var wire 32 u) RegFilePlugin_regFile[27] [31:0] $end
    $var wire 32 v) RegFilePlugin_regFile[28] [31:0] $end
    $var wire 32 w) RegFilePlugin_regFile[29] [31:0] $end
    $var wire 32 x) RegFilePlugin_regFile[30] [31:0] $end
    $var wire 32 y) RegFilePlugin_regFile[31] [31:0] $end
    $scope module IBusCachedPlugin_cache $end
     $var wire 1 w" io_flush $end
     $var wire 1 & io_cpu_prefetch_isValid $end
     $var wire 1 )# io_cpu_prefetch_haltIt $end
     $var wire 32 < io_cpu_prefetch_pc [31:0] $end
     $var wire 1 x" io_cpu_fetch_isValid $end
     $var wire 1 y" io_cpu_fetch_isStuck $end
     $var wire 1 &* io_cpu_fetch_isRemoved $end
     $var wire 32 M) io_cpu_fetch_pc [31:0] $end
     $var wire 32 *# io_cpu_fetch_data [31:0] $end
     $var wire 32 M) io_cpu_fetch_mmuRsp_physicalAddress [31:0] $end
     $var wire 1 R) io_cpu_fetch_mmuRsp_isIoAccess $end
     $var wire 1 |) io_cpu_fetch_mmuRsp_isPaging $end
     $var wire 1 {) io_cpu_fetch_mmuRsp_allowRead $end
     $var wire 1 {) io_cpu_fetch_mmuRsp_allowWrite $end
     $var wire 1 {) io_cpu_fetch_mmuRsp_allowExecute $end
     $var wire 1 |) io_cpu_fetch_mmuRsp_exception $end
     $var wire 1 |) io_cpu_fetch_mmuRsp_refilling $end
     $var wire 1 3* io_cpu_fetch_mmuRsp_bypassTranslation $end
     $var wire 32 M) io_cpu_fetch_physicalAddress [31:0] $end
     $var wire 1 z" io_cpu_decode_isValid $end
     $var wire 1 y" io_cpu_decode_isStuck $end
     $var wire 32 Z$ io_cpu_decode_pc [31:0] $end
     $var wire 32 0# io_cpu_decode_physicalAddress [31:0] $end
     $var wire 32 .# io_cpu_decode_data [31:0] $end
     $var wire 1 /# io_cpu_decode_cacheMiss $end
     $var wire 1 +# io_cpu_decode_error $end
     $var wire 1 ,# io_cpu_decode_mmuRefilling $end
     $var wire 1 -# io_cpu_decode_mmuException $end
     $var wire 1 |) io_cpu_decode_isUser $end
     $var wire 1 {" io_cpu_fill_valid $end
     $var wire 32 0# io_cpu_fill_payload [31:0] $end
     $var wire 1 1# io_mem_cmd_valid $end
     $var wire 1 I% io_mem_cmd_ready $end
     $var wire 32 2# io_mem_cmd_payload_address [31:0] $end
     $var wire 3 0* io_mem_cmd_payload_size [2:0] $end
     $var wire 1 J% io_mem_rsp_valid $end
     $var wire 32 K% io_mem_rsp_payload_data [31:0] $end
     $var wire 1 |) io_mem_rsp_payload_error $end
     $var wire 1 J) clk $end
     $var wire 1 v" reset $end
     $var wire 1 )( lineLoader_fire $end
     $var wire 1 *( lineLoader_valid $end
     $var wire 32 +( lineLoader_address [31:0] $end
     $var wire 1 ,( lineLoader_hadError $end
     $var wire 1 -( lineLoader_flushPending $end
     $var wire 8 .( lineLoader_flushCounter [7:0] $end
     $var wire 1 /( when_InstructionCache_l338 $end
     $var wire 1 0( when_InstructionCache_l342 $end
     $var wire 1 1( when_InstructionCache_l351 $end
     $var wire 1 2( lineLoader_cmdSent $end
     $var wire 1 I% io_mem_cmd_fire $end
     $var wire 1 3( when_Utils_l560 $end
     $var wire 1 4( lineLoader_wayToAllocate_willIncrement $end
     $var wire 1 |) lineLoader_wayToAllocate_willClear $end
     $var wire 1 {) lineLoader_wayToAllocate_willOverflowIfInc $end
     $var wire 1 4( lineLoader_wayToAllocate_willOverflow $end
     $var wire 3 5( lineLoader_wordIndex [2:0] $end
     $var wire 1 6( lineLoader_write_tag_0_valid $end
     $var wire 7 7( lineLoader_write_tag_0_payload_address [6:0] $end
     $var wire 1 8( lineLoader_write_tag_0_payload_data_valid $end
     $var wire 1 ,( lineLoader_write_tag_0_payload_data_error $end
     $var wire 20 9( lineLoader_write_tag_0_payload_data_address [19:0] $end
     $var wire 1 J% lineLoader_write_data_0_valid $end
     $var wire 10 :( lineLoader_write_data_0_payload_address [9:0] $end
     $var wire 32 K% lineLoader_write_data_0_payload_data [31:0] $end
     $var wire 1 ;( when_InstructionCache_l401 $end
     $var wire 32 *# fetchStage_read_banksValue_0_dataMem [31:0] $end
     $var wire 32 *# fetchStage_read_banksValue_0_data [31:0] $end
     $var wire 1 <( fetchStage_read_waysValues_0_tag_valid $end
     $var wire 1 =( fetchStage_read_waysValues_0_tag_error $end
     $var wire 20 >( fetchStage_read_waysValues_0_tag_address [19:0] $end
     $var wire 1 z) fetchStage_hit_hits_0 $end
     $var wire 1 z) fetchStage_hit_valid $end
     $var wire 1 =( fetchStage_hit_error $end
     $var wire 32 *# fetchStage_hit_data [31:0] $end
     $var wire 32 *# fetchStage_hit_word [31:0] $end
     $var wire 1 <% when_InstructionCache_l435 $end
     $var wire 32 .# io_cpu_fetch_data_regNextWhen [31:0] $end
     $var wire 1 <% when_InstructionCache_l459 $end
     $var wire 32 0# decodeStage_mmuRsp_physicalAddress [31:0] $end
     $var wire 1 ?( decodeStage_mmuRsp_isIoAccess $end
     $var wire 1 @( decodeStage_mmuRsp_isPaging $end
     $var wire 1 A( decodeStage_mmuRsp_allowRead $end
     $var wire 1 B( decodeStage_mmuRsp_allowWrite $end
     $var wire 1 C( decodeStage_mmuRsp_allowExecute $end
     $var wire 1 D( decodeStage_mmuRsp_exception $end
     $var wire 1 ,# decodeStage_mmuRsp_refilling $end
     $var wire 1 E( decodeStage_mmuRsp_bypassTranslation $end
     $var wire 1 <% when_InstructionCache_l459_1 $end
     $var wire 1 F( decodeStage_hit_valid $end
     $var wire 1 <% when_InstructionCache_l459_2 $end
     $var wire 1 G( decodeStage_hit_error $end
    $upscope $end
    $scope module dataCache_1 $end
     $var wire 1 |" io_cpu_execute_isValid $end
     $var wire 32 }" io_cpu_execute_address [31:0] $end
     $var wire 1 3# io_cpu_execute_haltIt $end
     $var wire 1 P$ io_cpu_execute_args_wr $end
     $var wire 2 g% io_cpu_execute_args_size [1:0] $end
     $var wire 1 L$ io_cpu_execute_args_totalyConsistent $end
     $var wire 1 4# io_cpu_execute_refilling $end
     $var wire 1 ~" io_cpu_memory_isValid $end
     $var wire 1 j$ io_cpu_memory_isStuck $end
     $var wire 1 5# io_cpu_memory_isWrite $end
     $var wire 32 !# io_cpu_memory_address [31:0] $end
     $var wire 32 !# io_cpu_memory_mmuRsp_physicalAddress [31:0] $end
     $var wire 1 "# io_cpu_memory_mmuRsp_isIoAccess $end
     $var wire 1 |) io_cpu_memory_mmuRsp_isPaging $end
     $var wire 1 {) io_cpu_memory_mmuRsp_allowRead $end
     $var wire 1 {) io_cpu_memory_mmuRsp_allowWrite $end
     $var wire 1 {) io_cpu_memory_mmuRsp_allowExecute $end
     $var wire 1 |) io_cpu_memory_mmuRsp_exception $end
     $var wire 1 |) io_cpu_memory_mmuRsp_refilling $end
     $var wire 1 5* io_cpu_memory_mmuRsp_bypassTranslation $end
     $var wire 1 ## io_cpu_writeBack_isValid $end
     $var wire 1 k$ io_cpu_writeBack_isStuck $end
     $var wire 1 p$ io_cpu_writeBack_isFiring $end
     $var wire 1 |) io_cpu_writeBack_isUser $end
     $var wire 1 6# io_cpu_writeBack_haltIt $end
     $var wire 1 ;# io_cpu_writeBack_isWrite $end
     $var wire 32 $# io_cpu_writeBack_storeData [31:0] $end
     $var wire 32 7# io_cpu_writeBack_data [31:0] $end
     $var wire 32 %# io_cpu_writeBack_address [31:0] $end
     $var wire 1 8# io_cpu_writeBack_mmuException $end
     $var wire 1 9# io_cpu_writeBack_unalignedAccess $end
     $var wire 1 :# io_cpu_writeBack_accessError $end
     $var wire 1 |) io_cpu_writeBack_keepMemRspData $end
     $var wire 1 '* io_cpu_writeBack_fence_SW $end
     $var wire 1 (* io_cpu_writeBack_fence_SR $end
     $var wire 1 )* io_cpu_writeBack_fence_SO $end
     $var wire 1 ** io_cpu_writeBack_fence_SI $end
     $var wire 1 +* io_cpu_writeBack_fence_PW $end
     $var wire 1 ,* io_cpu_writeBack_fence_PR $end
     $var wire 1 -* io_cpu_writeBack_fence_PO $end
     $var wire 1 .* io_cpu_writeBack_fence_PI $end
     $var wire 4 /* io_cpu_writeBack_fence_FM [3:0] $end
     $var wire 1 1* io_cpu_writeBack_exclusiveOk $end
     $var wire 1 =# io_cpu_redo $end
     $var wire 1 &# io_cpu_flush_valid $end
     $var wire 1 <# io_cpu_flush_ready $end
     $var wire 1 '# io_cpu_flush_payload_singleLine $end
     $var wire 7 (# io_cpu_flush_payload_lineId [6:0] $end
     $var wire 1 2* io_cpu_writesPending $end
     $var wire 1 ># io_mem_cmd_valid $end
     $var wire 1 ]% io_mem_cmd_ready $end
     $var wire 1 ?# io_mem_cmd_payload_wr $end
     $var wire 1 @# io_mem_cmd_payload_uncached $end
     $var wire 32 A# io_mem_cmd_payload_address [31:0] $end
     $var wire 32 $# io_mem_cmd_payload_data [31:0] $end
     $var wire 4 B# io_mem_cmd_payload_mask [3:0] $end
     $var wire 3 C# io_mem_cmd_payload_size [2:0] $end
     $var wire 1 {) io_mem_cmd_payload_last $end
     $var wire 1 $% io_mem_rsp_valid $end
     $var wire 1 4* io_mem_rsp_payload_last $end
     $var wire 32 %% io_mem_rsp_payload_data [31:0] $end
     $var wire 1 |) io_mem_rsp_payload_error $end
     $var wire 1 J) clk $end
     $var wire 1 v" reset $end
     $var wire 1 |) haltCpu $end
     $var wire 1 H( tagsReadCmd_valid $end
     $var wire 7 I( tagsReadCmd_payload [6:0] $end
     $var wire 1 J( tagsWriteCmd_valid $end
     $var wire 1 K( tagsWriteCmd_payload_way [0:0] $end
     $var wire 7 L( tagsWriteCmd_payload_address [6:0] $end
     $var wire 1 M( tagsWriteCmd_payload_data_valid $end
     $var wire 1 N( tagsWriteCmd_payload_data_error $end
     $var wire 20 O( tagsWriteCmd_payload_data_address [19:0] $end
     $var wire 1 P( tagsWriteLastCmd_valid $end
     $var wire 1 Q( tagsWriteLastCmd_payload_way [0:0] $end
     $var wire 7 R( tagsWriteLastCmd_payload_address [6:0] $end
     $var wire 1 S( tagsWriteLastCmd_payload_data_valid $end
     $var wire 1 T( tagsWriteLastCmd_payload_data_error $end
     $var wire 20 U( tagsWriteLastCmd_payload_data_address [19:0] $end
     $var wire 1 V( dataReadCmd_valid $end
     $var wire 10 W( dataReadCmd_payload [9:0] $end
     $var wire 1 X( dataWriteCmd_valid $end
     $var wire 1 Y( dataWriteCmd_payload_way [0:0] $end
     $var wire 10 Z( dataWriteCmd_payload_address [9:0] $end
     $var wire 32 [( dataWriteCmd_payload_data [31:0] $end
     $var wire 4 \( dataWriteCmd_payload_mask [3:0] $end
     $var wire 1 ]( ways_0_tagsReadRsp_valid $end
     $var wire 1 ^( ways_0_tagsReadRsp_error $end
     $var wire 20 _( ways_0_tagsReadRsp_address [19:0] $end
     $var wire 32 `( ways_0_dataReadRspMem [31:0] $end
     $var wire 32 `( ways_0_dataReadRsp [31:0] $end
     $var wire 1 a( when_DataCache_l645 $end
     $var wire 1 b( when_DataCache_l648 $end
     $var wire 1 c( when_DataCache_l667 $end
     $var wire 1 {) rspSync $end
     $var wire 1 {) rspLast $end
     $var wire 1 d( memCmdSent $end
     $var wire 1 e( io_mem_cmd_fire $end
     $var wire 1 H% when_DataCache_l689 $end
     $var wire 4 f( stage0_mask [3:0] $end
     $var wire 1 g( stage0_dataColisions [0:0] $end
     $var wire 1 |) stage0_wayInvalidate [0:0] $end
     $var wire 1 |) stage0_isAmo $end
     $var wire 1 G% when_DataCache_l776 $end
     $var wire 1 5# stageA_request_wr $end
     $var wire 2 h( stageA_request_size [1:0] $end
     $var wire 1 i( stageA_request_totalyConsistent $end
     $var wire 1 G% when_DataCache_l776_1 $end
     $var wire 4 j( stageA_mask [3:0] $end
     $var wire 1 |) stageA_isAmo $end
     $var wire 1 |) stageA_isLrsc $end
     $var wire 1 k( stageA_wayHits [0:0] $end
     $var wire 1 G% when_DataCache_l776_2 $end
     $var wire 1 l( stageA_wayInvalidate [0:0] $end
     $var wire 1 G% when_DataCache_l776_3 $end
     $var wire 1 m( stage0_dataColisions_regNextWhen [0:0] $end
     $var wire 1 n( stageA_dataColisions [0:0] $end
     $var wire 1 H% when_DataCache_l827 $end
     $var wire 1 ;# stageB_request_wr $end
     $var wire 2 o( stageB_request_size [1:0] $end
     $var wire 1 p( stageB_request_totalyConsistent $end
     $var wire 1 q( stageB_mmuRspFreeze $end
     $var wire 1 r( when_DataCache_l829 $end
     $var wire 32 s( stageB_mmuRsp_physicalAddress [31:0] $end
     $var wire 1 @# stageB_mmuRsp_isIoAccess $end
     $var wire 1 t( stageB_mmuRsp_isPaging $end
     $var wire 1 u( stageB_mmuRsp_allowRead $end
     $var wire 1 v( stageB_mmuRsp_allowWrite $end
     $var wire 1 w( stageB_mmuRsp_allowExecute $end
     $var wire 1 x( stageB_mmuRsp_exception $end
     $var wire 1 y( stageB_mmuRsp_refilling $end
     $var wire 1 z( stageB_mmuRsp_bypassTranslation $end
     $var wire 1 H% when_DataCache_l826 $end
     $var wire 1 {( stageB_tagsReadRsp_0_valid $end
     $var wire 1 |( stageB_tagsReadRsp_0_error $end
     $var wire 20 }( stageB_tagsReadRsp_0_address [19:0] $end
     $var wire 1 H% when_DataCache_l826_1 $end
     $var wire 32 ~( stageB_dataReadRsp_0 [31:0] $end
     $var wire 1 H% when_DataCache_l825 $end
     $var wire 1 !) stageB_wayInvalidate [0:0] $end
     $var wire 1 |) stageB_consistancyHazard $end
     $var wire 1 H% when_DataCache_l825_1 $end
     $var wire 1 ") stageB_dataColisions [0:0] $end
     $var wire 1 H% when_DataCache_l825_2 $end
     $var wire 1 #) stageB_unaligned $end
     $var wire 1 H% when_DataCache_l825_3 $end
     $var wire 1 $) stageB_waysHitsBeforeInvalidate [0:0] $end
     $var wire 1 %) stageB_waysHits [0:0] $end
     $var wire 1 %) stageB_waysHit $end
     $var wire 32 ~( stageB_dataMux [31:0] $end
     $var wire 1 H% when_DataCache_l825_4 $end
     $var wire 4 B# stageB_mask [3:0] $end
     $var wire 1 &) stageB_loaderValid $end
     $var wire 32 %% stageB_ioMemRspMuxed [31:0] $end
     $var wire 1 ') stageB_flusher_waitDone $end
     $var wire 1 |) stageB_flusher_hold $end
     $var wire 8 () stageB_flusher_counter [7:0] $end
     $var wire 1 )) when_DataCache_l855 $end
     $var wire 1 {) when_DataCache_l861 $end
     $var wire 1 *) when_DataCache_l863 $end
     $var wire 1 +) stageB_flusher_start $end
     $var wire 1 *) when_DataCache_l877 $end
     $var wire 1 |) stageB_isAmo $end
     $var wire 1 |) stageB_isAmoCached $end
     $var wire 1 |) stageB_isExternalLsrc $end
     $var wire 1 |) stageB_isExternalAmo $end
     $var wire 32 $# stageB_requestDataBypass [31:0] $end
     $var wire 1 ,) stageB_cpuWriteToCache $end
     $var wire 1 -) when_DataCache_l931 $end
     $var wire 1 .) stageB_badPermissions $end
     $var wire 1 /) stageB_loadStoreFault $end
     $var wire 1 @# stageB_bypassCache $end
     $var wire 1 0) when_DataCache_l1000 $end
     $var wire 1 1) when_DataCache_l1009 $end
     $var wire 1 2) when_DataCache_l1014 $end
     $var wire 1 3) when_DataCache_l1025 $end
     $var wire 1 4) when_DataCache_l1037 $end
     $var wire 1 @# when_DataCache_l996 $end
     $var wire 1 5) when_DataCache_l1072 $end
     $var wire 1 y( when_DataCache_l1081 $end
     $var wire 1 4# loader_valid $end
     $var wire 1 6) loader_counter_willIncrement $end
     $var wire 1 |) loader_counter_willClear $end
     $var wire 3 7) loader_counter_valueNext [2:0] $end
     $var wire 3 8) loader_counter_value [2:0] $end
     $var wire 1 9) loader_counter_willOverflowIfInc $end
     $var wire 1 :) loader_counter_willOverflow $end
     $var wire 1 ;) loader_waysAllocator [0:0] $end
     $var wire 1 <) loader_error $end
     $var wire 1 |) loader_kill $end
     $var wire 1 =) loader_killReg $end
     $var wire 1 >) when_DataCache_l1097 $end
     $var wire 1 :) loader_done $end
     $var wire 1 ?) when_DataCache_l1125 $end
     $var wire 1 @) loader_valid_regNext $end
     $var wire 1 A) when_DataCache_l1129 $end
     $var wire 1 B) when_DataCache_l1132 $end
    $upscope $end
   $upscope $end
   $scope module mem_write_block $end
    $var wire 32 t" we_index [31:0] $end
   $upscope $end
   $scope module mem_write_block_1 $end
    $var wire 32 u" we_index_1 [31:0] $end
   $upscope $end
  $upscope $end
  $var wire 8 C) serial_sink_data [7:0] $end
  $var wire 1 D) serial_sink_ready $end
  $var wire 1 E) serial_sink_valid $end
  $var wire 8 F) serial_source_data [7:0] $end
  $var wire 1 G) serial_source_ready $end
  $var wire 1 H) serial_source_valid $end
  $var wire 1 I) sim_trace $end
  $var wire 1 J) sys_clk $end
 $upscope $end
$enddefinitions $end


