#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f6d13ebff0 .scope module, "test_isa_decoder" "test_isa_decoder" 2 4;
 .timescale -9 -12;
v000001f6d1441cb0_0 .var "clk", 0 0;
v000001f6d1441710_0 .net "dummy1", 31 0, L_000001f6d13e8950;  1 drivers
v000001f6d1441b70_0 .net "dummy2", 31 0, L_000001f6d13e8100;  1 drivers
v000001f6d1441c10_0 .net "imm", 15 0, L_000001f6d1441030;  1 drivers
v000001f6d1441670_0 .var "instruction", 31 0;
v000001f6d14418f0_0 .net "opcode", 3 0, L_000001f6d1440950;  1 drivers
v000001f6d1440ef0_0 .net "rd", 3 0, L_000001f6d1440b30;  1 drivers
v000001f6d1440130_0 .var "rd_write", 3 0;
v000001f6d14401d0_0 .var "reg_write", 0 0;
v000001f6d1440270_0 .var "rs1", 3 0;
v000001f6d1441170_0 .net "rs1_value", 31 0, L_000001f6d13e8aa0;  1 drivers
v000001f6d14408b0_0 .var "rs2", 3 0;
v000001f6d1440310_0 .net "rs2_value", 31 0, L_000001f6d13e8330;  1 drivers
v000001f6d1440a90_0 .var "write_data", 31 0;
S_000001f6d13def40 .scope module, "rf" "register_file" 2 19, 3 1 0, S_000001f6d13ebff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "rs1";
    .port_info 2 /INPUT 4 "rs2";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
L_000001f6d13e8950 .functor BUFZ 32, L_000001f6d1440630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f6d13e8100 .functor BUFZ 32, L_000001f6d14406d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f6d13eb170_0 .net *"_ivl_0", 31 0, L_000001f6d1440630;  1 drivers
v000001f6d13eb850_0 .net *"_ivl_10", 5 0, L_000001f6d1440810;  1 drivers
L_000001f6d14423c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6d13eb350_0 .net *"_ivl_13", 1 0, L_000001f6d14423c0;  1 drivers
v000001f6d13eb2b0_0 .net *"_ivl_2", 5 0, L_000001f6d14404f0;  1 drivers
L_000001f6d1442378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6d13eb990_0 .net *"_ivl_5", 1 0, L_000001f6d1442378;  1 drivers
v000001f6d13eb7b0_0 .net *"_ivl_8", 31 0, L_000001f6d14406d0;  1 drivers
v000001f6d13ebc10_0 .net "clk", 0 0, v000001f6d1441cb0_0;  1 drivers
v000001f6d13ebf30_0 .var/i "i", 31 0;
v000001f6d13eb490_0 .net "rd", 3 0, v000001f6d1440130_0;  1 drivers
v000001f6d13eb3f0_0 .net "reg_write", 0 0, v000001f6d14401d0_0;  1 drivers
v000001f6d13eb8f0 .array "registers", 0 15, 31 0;
v000001f6d13eb530_0 .net "rs1", 3 0, v000001f6d1440270_0;  1 drivers
v000001f6d13eb030_0 .net "rs1_data", 31 0, L_000001f6d13e8950;  alias, 1 drivers
v000001f6d13eb5d0_0 .net "rs2", 3 0, v000001f6d14408b0_0;  1 drivers
v000001f6d13eb670_0 .net "rs2_data", 31 0, L_000001f6d13e8100;  alias, 1 drivers
v000001f6d13ebcb0_0 .net "write_data", 31 0, v000001f6d1440a90_0;  1 drivers
E_000001f6d13d0b70 .event posedge, v000001f6d13ebc10_0;
L_000001f6d1440630 .array/port v000001f6d13eb8f0, L_000001f6d14404f0;
L_000001f6d14404f0 .concat [ 4 2 0 0], v000001f6d1440270_0, L_000001f6d1442378;
L_000001f6d14406d0 .array/port v000001f6d13eb8f0, L_000001f6d1440810;
L_000001f6d1440810 .concat [ 4 2 0 0], v000001f6d14408b0_0, L_000001f6d14423c0;
S_000001f6d13df0d0 .scope task, "display_all" "display_all" 3 28, 3 28 0, S_000001f6d13def40;
 .timescale 0 0;
v000001f6d13ebdf0_0 .var/i "j", 31 0;
TD_test_isa_decoder.rf.display_all ;
    %vpi_call 3 31 "$display", "=== Register File Contents ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6d13ebdf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f6d13ebdf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 3 33 "$display", "r%0d = %0d", v000001f6d13ebdf0_0, &A<v000001f6d13eb8f0, v000001f6d13ebdf0_0 > {0 0 0};
    %load/vec4 v000001f6d13ebdf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6d13ebdf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001f6d1126370 .scope module, "uut" "isa_decoder" 2 30, 4 3 0, S_000001f6d13ebff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "rs1_value";
    .port_info 4 /OUTPUT 32 "rs2_value";
    .port_info 5 /OUTPUT 4 "rd";
    .port_info 6 /OUTPUT 16 "imm";
L_000001f6d13e8aa0 .functor BUFZ 32, L_000001f6d13e83a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f6d13e8330 .functor BUFZ 32, L_000001f6d13e81e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f6d1441a30_0 .net "clk", 0 0, v000001f6d1441cb0_0;  alias, 1 drivers
L_000001f6d1442408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6d1441210_0 .net "dummy_write_data", 31 0, L_000001f6d1442408;  1 drivers
L_000001f6d1442450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f6d1441990_0 .net "dummy_write_enable", 0 0, L_000001f6d1442450;  1 drivers
v000001f6d14413f0_0 .net "imm", 15 0, L_000001f6d1441030;  alias, 1 drivers
v000001f6d14409f0_0 .net "instruction", 31 0, v000001f6d1441670_0;  1 drivers
v000001f6d1441ad0_0 .net "opcode", 3 0, L_000001f6d1440950;  alias, 1 drivers
v000001f6d14417b0_0 .net "rd", 3 0, L_000001f6d1440b30;  alias, 1 drivers
v000001f6d1441850_0 .net "rs1", 3 0, L_000001f6d1440c70;  1 drivers
v000001f6d1440450_0 .net "rs1_out", 31 0, L_000001f6d13e83a0;  1 drivers
v000001f6d1440770_0 .net "rs1_value", 31 0, L_000001f6d13e8aa0;  alias, 1 drivers
v000001f6d1441350_0 .net "rs2", 3 0, L_000001f6d1440f90;  1 drivers
v000001f6d143fff0_0 .net "rs2_out", 31 0, L_000001f6d13e81e0;  1 drivers
v000001f6d1441530_0 .net "rs2_value", 31 0, L_000001f6d13e8330;  alias, 1 drivers
E_000001f6d13d0cf0 .event anyedge, v000001f6d143ff50_0, v000001f6d1441490_0;
L_000001f6d1440950 .part v000001f6d1441670_0, 28, 4;
L_000001f6d1440b30 .part v000001f6d1441670_0, 24, 4;
L_000001f6d1440c70 .part v000001f6d1441670_0, 20, 4;
L_000001f6d1440f90 .part v000001f6d1441670_0, 16, 4;
L_000001f6d1441030 .part v000001f6d1441670_0, 0, 16;
S_000001f6d1126500 .scope module, "rf" "register_file" 4 24, 3 1 0, S_000001f6d1126370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "rs1";
    .port_info 2 /INPUT 4 "rs2";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
L_000001f6d13e83a0 .functor BUFZ 32, L_000001f6d14410d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f6d13e81e0 .functor BUFZ 32, L_000001f6d148b0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f6d13eba30_0 .net *"_ivl_0", 31 0, L_000001f6d14410d0;  1 drivers
v000001f6d13ebe90_0 .net *"_ivl_10", 5 0, L_000001f6d148add0;  1 drivers
L_000001f6d14424e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6d13ebd50_0 .net *"_ivl_13", 1 0, L_000001f6d14424e0;  1 drivers
v000001f6d13eb210_0 .net *"_ivl_2", 5 0, L_000001f6d148a8d0;  1 drivers
L_000001f6d1442498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6d13eb0d0_0 .net *"_ivl_5", 1 0, L_000001f6d1442498;  1 drivers
v000001f6d1440e50_0 .net *"_ivl_8", 31 0, L_000001f6d148b0f0;  1 drivers
v000001f6d1440bd0_0 .net "clk", 0 0, v000001f6d1441cb0_0;  alias, 1 drivers
v000001f6d1440590_0 .var/i "i", 31 0;
L_000001f6d1442528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f6d143fe10_0 .net "rd", 3 0, L_000001f6d1442528;  1 drivers
v000001f6d14415d0_0 .net "reg_write", 0 0, L_000001f6d1442450;  alias, 1 drivers
v000001f6d143feb0 .array "registers", 0 15, 31 0;
v000001f6d143ff50_0 .net "rs1", 3 0, L_000001f6d1440c70;  alias, 1 drivers
v000001f6d1441490_0 .net "rs1_data", 31 0, L_000001f6d13e83a0;  alias, 1 drivers
v000001f6d1440d10_0 .net "rs2", 3 0, L_000001f6d1440f90;  alias, 1 drivers
v000001f6d14403b0_0 .net "rs2_data", 31 0, L_000001f6d13e81e0;  alias, 1 drivers
v000001f6d1440db0_0 .net "write_data", 31 0, L_000001f6d1442408;  alias, 1 drivers
L_000001f6d14410d0 .array/port v000001f6d143feb0, L_000001f6d148a8d0;
L_000001f6d148a8d0 .concat [ 4 2 0 0], L_000001f6d1440c70, L_000001f6d1442498;
L_000001f6d148b0f0 .array/port v000001f6d143feb0, L_000001f6d148add0;
L_000001f6d148add0 .concat [ 4 2 0 0], L_000001f6d1440f90, L_000001f6d14424e0;
S_000001f6d143fc30 .scope task, "display_all" "display_all" 3 28, 3 28 0, S_000001f6d1126500;
 .timescale 0 0;
v000001f6d13eb710_0 .var/i "j", 31 0;
TD_test_isa_decoder.uut.rf.display_all ;
    %vpi_call 3 31 "$display", "=== Register File Contents ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6d13eb710_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001f6d13eb710_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_call 3 33 "$display", "r%0d = %0d", v000001f6d13eb710_0, &A<v000001f6d143feb0, v000001f6d13eb710_0 > {0 0 0};
    %load/vec4 v000001f6d13eb710_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6d13eb710_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001f6d14421e0 .scope task, "write_to_register" "write_to_register" 2 68, 2 68 0, S_000001f6d13ebff0;
 .timescale -9 -12;
v000001f6d1440090_0 .var "reg_index", 3 0;
v000001f6d14412b0_0 .var "value", 31 0;
TD_test_isa_decoder.write_to_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d14401d0_0, 0, 1;
    %load/vec4 v000001f6d1440090_0;
    %store/vec4 v000001f6d1440130_0, 0, 4;
    %load/vec4 v000001f6d14412b0_0;
    %store/vec4 v000001f6d1440a90_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d14401d0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_000001f6d13def40;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6d13ebf30_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001f6d13ebf30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f6d13ebf30_0;
    %store/vec4a v000001f6d13eb8f0, 4, 0;
    %load/vec4 v000001f6d13ebf30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6d13ebf30_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 3 25 "$display", "Register file initialized." {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f6d13def40;
T_4 ;
    %wait E_000001f6d13d0b70;
    %load/vec4 v000001f6d13eb3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001f6d13eb490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f6d13ebcb0_0;
    %load/vec4 v000001f6d13eb490_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6d13eb8f0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f6d1126500;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6d1440590_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f6d1440590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f6d1440590_0;
    %store/vec4a v000001f6d143feb0, 4, 0;
    %load/vec4 v000001f6d1440590_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6d1440590_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 3 25 "$display", "Register file initialized." {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001f6d1126500;
T_6 ;
    %wait E_000001f6d13d0b70;
    %load/vec4 v000001f6d14415d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001f6d143fe10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001f6d1440db0_0;
    %load/vec4 v000001f6d143fe10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6d143feb0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f6d1126370;
T_7 ;
    %wait E_000001f6d13d0cf0;
    %vpi_call 4 36 "$display", "ISA Decoder | rs1 = %d | rs1_out = %d", v000001f6d1441850_0, v000001f6d1440450_0 {0 0 0};
    %fork TD_test_isa_decoder.uut.rf.display_all, S_000001f6d143fc30;
    %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f6d13ebff0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000001f6d1441cb0_0;
    %inv;
    %store/vec4 v000001f6d1441cb0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f6d13ebff0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d1441cb0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f6d1440090_0, 0, 4;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v000001f6d14412b0_0, 0, 32;
    %fork TD_test_isa_decoder.write_to_register, S_000001f6d14421e0;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f6d1440090_0, 0, 4;
    %pushi/vec4 77, 0, 32;
    %store/vec4 v000001f6d14412b0_0, 0, 32;
    %fork TD_test_isa_decoder.write_to_register, S_000001f6d14421e0;
    %join;
    %pushi/vec4 20250747, 0, 32;
    %store/vec4 v000001f6d1441670_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "Instruction = %b", v000001f6d1441670_0 {0 0 0};
    %vpi_call 2 56 "$display", "Opcode: %b", v000001f6d14418f0_0 {0 0 0};
    %vpi_call 2 57 "$display", "rs1_value: %d", v000001f6d1441170_0 {0 0 0};
    %vpi_call 2 58 "$display", "rs2_value: %d", v000001f6d1440310_0 {0 0 0};
    %load/vec4 v000001f6d1441170_0;
    %cmpi/e 45, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_9.2, 6;
    %load/vec4 v000001f6d1440310_0;
    %pushi/vec4 77, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 2 61 "$display", "PASS" {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call 2 63 "$display", "FAIL" {0 0 0};
T_9.1 ;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenches/test_isa_decoder.v";
    "./modules/register_file.v";
    "././modules/isa_decoder.v";
