// Seed: 2363717864
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  assign id_3[1] = 1;
  wire id_4;
  wire id_5;
  always @(posedge 1 & 1 or 1) begin : LABEL_0
    if (1) disable id_6;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_12,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    output supply1 id_6,
    input wor id_7,
    input wire id_8,
    output uwire id_9,
    output uwire id_10
    , id_13
);
  always disable id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
