;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD 802, 630
	SUB @180, <63
	SUB @187, 106
	ADD 876, -60
	JMP -7, @-20
	DAT #10, #70
	ADD 210, 60
	CMP 201, 120
	SUB @706, @2
	ADD #10, <1
	SUB @706, @2
	SUB @706, @2
	MOV -7, <-20
	MOV -7, <-20
	SUB 29, @512
	SUB @127, 106
	ADD 802, 630
	SPL -802, 610
	ADD 802, 630
	ADD 802, 630
	ADD 802, 630
	SUB @-127, 100
	ADD 270, 60
	CMP <0, @-205
	CMP <0, @-205
	SUB @-127, 100
	JMN 2, 2
	ADD #10, <1
	SPL -802, 610
	SPL -802, 610
	JMN 2, 2
	JMN 2, 2
	SUB 802, 630
	SUB 802, 630
	ADD 220, <602
	DJN -1, @-20
	SUB 802, 630
	DJN -1, @-20
	SUB @180, <63
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
