// Seed: 474612001
module module_0 (
    input logic id_0
);
  always id_1 <= 1'b0;
  logic id_2;
  assign id_1 = id_1;
endmodule
`define pp_1 0
`timescale 1 ps / 1ps
