// Seed: 3617446174
module module_0 (
    output uwire id_0,
    output wire  id_1
);
  wire id_3;
endmodule
module module_0 (
    output tri id_0,
    output wand id_1,
    output uwire id_2,
    input tri1 module_1,
    input tri1 id_4,
    output wand id_5,
    output uwire id_6,
    output tri0 id_7,
    output wire id_8,
    input tri id_9,
    output tri0 id_10,
    input supply0 id_11,
    output tri id_12,
    input uwire id_13,
    input wire id_14,
    input tri1 id_15,
    input uwire id_16,
    input supply1 id_17,
    input wor id_18
);
  assign id_0 = 1;
  module_0(
      id_7, id_12
  );
endmodule
