<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays</title>
  <title type="main" format="text/plain">IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays</title>
  <uri type="src">https://ieeexplore.ieee.org/document/761915</uri>
  <docidentifier type="IEEE">IEEE Std 1005-1998</docidentifier>
  <docidentifier type="ISBN">0-7381-0620-8</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.1998.89425</docidentifier>
  <docnumber>1005-1998</docnumber>
  <date type="created">
    <on>1998</on>
  </date>
  <date type="issued">
    <on>1998-06-25</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Summary form only given. This standard describes the underlying physics and the operation of floating gate memory arrays, specifically, UV erasable EPROM, byte rewritable E/sup 2/PROMs, and block rewritable "flash" EEPROMs. In addition, reliability hazards are covered with focus on retention, endurance and disturb. There are also clauses on the issues of testing floating gate arrays and their hardness to ionizing radiation.</abstract>
  <copyright>
    <from>1998</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>Semiconductor memories</keyword>
</bibdata>