{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 480, "design__instance__area": 4008.84, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0009304858976975083, "power__switching__total": 0.00044047454139217734, "power__leakage__total": 5.0448263344549105e-09, "power__total": 0.0013709653867408633, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2546798399813305, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2544388660670204, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3310539713844448, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.8330476544373004, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.331054, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2577952091432642, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25756111861190145, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9051028516190216, "timing__setup__ws__corner:nom_ss_100C_1v60": 6.032829073722031, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.905103, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2538397064392604, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25354219441582226, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1132373116215152, "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.1387799914268575, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113237, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2534420522961689, "clock__skew__worst_setup": 0.2530664360807394, "timing__hold__ws": 0.11217038726467574, "timing__setup__ws": 6.021456836914561, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.11217, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.16 111.88", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 38, "design__die__area": 11317.8, "design__core__area": 8051.47, "design__instance__count__stdcell": 480, "design__instance__area__stdcell": 4008.84, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.497902, "design__instance__utilization__stdcell": 0.497902, "design__instance__count__class:inverter": 64, "design__instance__count__class:sequential_cell": 64, "design__instance__count__class:multi_input_combinational_cell": 158, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 539, "design__instance__count__class:tap_cell": 102, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 405.22, "design__instance__displacement__mean": 0.718, "design__instance__displacement__max": 13.18, "route__wirelength__estimated": 5903.38, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 76, "design__instance__count__class:clock_buffer": 10, "design__instance__count__class:clock_inverter": 6, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 22, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 406, "route__net__special": 2, "route__drc_errors__iter:1": 53, "route__wirelength__iter:1": 6295, "route__drc_errors__iter:2": 29, "route__wirelength__iter:2": 6251, "route__drc_errors__iter:3": 6, "route__wirelength__iter:3": 6236, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 6210, "route__drc_errors": 0, "route__wirelength": 6210, "route__vias": 2054, "route__vias__singlecut": 2054, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 140.08, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 7, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 7, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 7, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2540150939265359, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25385419485014155, "timing__hold__ws__corner:min_tt_025C_1v80": 0.33008224865465946, "timing__setup__ws__corner:min_tt_025C_1v80": 6.840067372775931, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.330082, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 7, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2567267304741463, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2565707441347749, "timing__hold__ws__corner:min_ss_100C_1v60": 0.903602551692263, "timing__setup__ws__corner:min_ss_100C_1v60": 6.044062310602886, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.903603, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 7, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2534420522961689, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2530664360807394, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11217038726467574, "timing__setup__ws__corner:min_ff_n40C_1v95": 7.144151694661126, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11217, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 7, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2554126427094594, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2549244776317255, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33268350127492463, "timing__setup__ws__corner:max_tt_025C_1v80": 6.825178393416199, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.332684, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 7, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25888078524744484, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2584053322237024, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9078097419630675, "timing__setup__ws__corner:max_ss_100C_1v60": 6.021456836914561, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.90781, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 7, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25465957841055803, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2539164783635845, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.114383727949166, "timing__setup__ws__corner:max_ff_n40C_1v95": 7.1325218861046595, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114384, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 7, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 7, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.64632, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.74027, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.153676, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.137027, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.0565352, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.137027, "design_powergrid__voltage__worst": 0.137027, "design_powergrid__voltage__worst__net:VPWR": 1.64632, "design_powergrid__drop__worst": 0.153676, "design_powergrid__drop__worst__net:VPWR": 0.153676, "design_powergrid__voltage__worst__net:VGND": 0.137027, "design_powergrid__drop__worst__net:VGND": 0.137027, "ir__voltage__worst": 1.65, "ir__drop__avg": 0.0597, "ir__drop__worst": 0.154, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}