/// Auto-generated bit field definitions for SYSCTRL
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::sysctrl {

using namespace alloy::hal::bitfields;

// ============================================================================
// SYSCTRL Bit Field Definitions
// ============================================================================

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// XOSC Ready Interrupt Enable
    /// Position: 0, Width: 1
    using XOSCRDY = BitField<0, 1>;
    constexpr uint32_t XOSCRDY_Pos = 0;
    constexpr uint32_t XOSCRDY_Msk = XOSCRDY::mask;

    /// XOSC32K Ready Interrupt Enable
    /// Position: 1, Width: 1
    using XOSC32KRDY = BitField<1, 1>;
    constexpr uint32_t XOSC32KRDY_Pos = 1;
    constexpr uint32_t XOSC32KRDY_Msk = XOSC32KRDY::mask;

    /// OSC32K Ready Interrupt Enable
    /// Position: 2, Width: 1
    using OSC32KRDY = BitField<2, 1>;
    constexpr uint32_t OSC32KRDY_Pos = 2;
    constexpr uint32_t OSC32KRDY_Msk = OSC32KRDY::mask;

    /// OSC8M Ready Interrupt Enable
    /// Position: 3, Width: 1
    using OSC8MRDY = BitField<3, 1>;
    constexpr uint32_t OSC8MRDY_Pos = 3;
    constexpr uint32_t OSC8MRDY_Msk = OSC8MRDY::mask;

    /// DFLL Ready Interrupt Enable
    /// Position: 4, Width: 1
    using DFLLRDY = BitField<4, 1>;
    constexpr uint32_t DFLLRDY_Pos = 4;
    constexpr uint32_t DFLLRDY_Msk = DFLLRDY::mask;

    /// DFLL Out Of Bounds Interrupt Enable
    /// Position: 5, Width: 1
    using DFLLOOB = BitField<5, 1>;
    constexpr uint32_t DFLLOOB_Pos = 5;
    constexpr uint32_t DFLLOOB_Msk = DFLLOOB::mask;

    /// DFLL Lock Fine Interrupt Enable
    /// Position: 6, Width: 1
    using DFLLLCKF = BitField<6, 1>;
    constexpr uint32_t DFLLLCKF_Pos = 6;
    constexpr uint32_t DFLLLCKF_Msk = DFLLLCKF::mask;

    /// DFLL Lock Coarse Interrupt Enable
    /// Position: 7, Width: 1
    using DFLLLCKC = BitField<7, 1>;
    constexpr uint32_t DFLLLCKC_Pos = 7;
    constexpr uint32_t DFLLLCKC_Msk = DFLLLCKC::mask;

    /// DFLL Reference Clock Stopped Interrupt Enable
    /// Position: 8, Width: 1
    using DFLLRCS = BitField<8, 1>;
    constexpr uint32_t DFLLRCS_Pos = 8;
    constexpr uint32_t DFLLRCS_Msk = DFLLRCS::mask;

    /// BOD33 Ready Interrupt Enable
    /// Position: 9, Width: 1
    using BOD33RDY = BitField<9, 1>;
    constexpr uint32_t BOD33RDY_Pos = 9;
    constexpr uint32_t BOD33RDY_Msk = BOD33RDY::mask;

    /// BOD33 Detection Interrupt Enable
    /// Position: 10, Width: 1
    using BOD33DET = BitField<10, 1>;
    constexpr uint32_t BOD33DET_Pos = 10;
    constexpr uint32_t BOD33DET_Msk = BOD33DET::mask;

    /// BOD33 Synchronization Ready Interrupt Enable
    /// Position: 11, Width: 1
    using B33SRDY = BitField<11, 1>;
    constexpr uint32_t B33SRDY_Pos = 11;
    constexpr uint32_t B33SRDY_Msk = B33SRDY::mask;

    /// DPLL Lock Rise Interrupt Enable
    /// Position: 15, Width: 1
    using DPLLLCKR = BitField<15, 1>;
    constexpr uint32_t DPLLLCKR_Pos = 15;
    constexpr uint32_t DPLLLCKR_Msk = DPLLLCKR::mask;

    /// DPLL Lock Fall Interrupt Enable
    /// Position: 16, Width: 1
    using DPLLLCKF = BitField<16, 1>;
    constexpr uint32_t DPLLLCKF_Pos = 16;
    constexpr uint32_t DPLLLCKF_Msk = DPLLLCKF::mask;

    /// DPLL Lock Timeout Interrupt Enable
    /// Position: 17, Width: 1
    using DPLLLTO = BitField<17, 1>;
    constexpr uint32_t DPLLLTO_Pos = 17;
    constexpr uint32_t DPLLLTO_Msk = DPLLLTO::mask;

}  // namespace intenclr

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// XOSC Ready Interrupt Enable
    /// Position: 0, Width: 1
    using XOSCRDY = BitField<0, 1>;
    constexpr uint32_t XOSCRDY_Pos = 0;
    constexpr uint32_t XOSCRDY_Msk = XOSCRDY::mask;

    /// XOSC32K Ready Interrupt Enable
    /// Position: 1, Width: 1
    using XOSC32KRDY = BitField<1, 1>;
    constexpr uint32_t XOSC32KRDY_Pos = 1;
    constexpr uint32_t XOSC32KRDY_Msk = XOSC32KRDY::mask;

    /// OSC32K Ready Interrupt Enable
    /// Position: 2, Width: 1
    using OSC32KRDY = BitField<2, 1>;
    constexpr uint32_t OSC32KRDY_Pos = 2;
    constexpr uint32_t OSC32KRDY_Msk = OSC32KRDY::mask;

    /// OSC8M Ready Interrupt Enable
    /// Position: 3, Width: 1
    using OSC8MRDY = BitField<3, 1>;
    constexpr uint32_t OSC8MRDY_Pos = 3;
    constexpr uint32_t OSC8MRDY_Msk = OSC8MRDY::mask;

    /// DFLL Ready Interrupt Enable
    /// Position: 4, Width: 1
    using DFLLRDY = BitField<4, 1>;
    constexpr uint32_t DFLLRDY_Pos = 4;
    constexpr uint32_t DFLLRDY_Msk = DFLLRDY::mask;

    /// DFLL Out Of Bounds Interrupt Enable
    /// Position: 5, Width: 1
    using DFLLOOB = BitField<5, 1>;
    constexpr uint32_t DFLLOOB_Pos = 5;
    constexpr uint32_t DFLLOOB_Msk = DFLLOOB::mask;

    /// DFLL Lock Fine Interrupt Enable
    /// Position: 6, Width: 1
    using DFLLLCKF = BitField<6, 1>;
    constexpr uint32_t DFLLLCKF_Pos = 6;
    constexpr uint32_t DFLLLCKF_Msk = DFLLLCKF::mask;

    /// DFLL Lock Coarse Interrupt Enable
    /// Position: 7, Width: 1
    using DFLLLCKC = BitField<7, 1>;
    constexpr uint32_t DFLLLCKC_Pos = 7;
    constexpr uint32_t DFLLLCKC_Msk = DFLLLCKC::mask;

    /// DFLL Reference Clock Stopped Interrupt Enable
    /// Position: 8, Width: 1
    using DFLLRCS = BitField<8, 1>;
    constexpr uint32_t DFLLRCS_Pos = 8;
    constexpr uint32_t DFLLRCS_Msk = DFLLRCS::mask;

    /// BOD33 Ready Interrupt Enable
    /// Position: 9, Width: 1
    using BOD33RDY = BitField<9, 1>;
    constexpr uint32_t BOD33RDY_Pos = 9;
    constexpr uint32_t BOD33RDY_Msk = BOD33RDY::mask;

    /// BOD33 Detection Interrupt Enable
    /// Position: 10, Width: 1
    using BOD33DET = BitField<10, 1>;
    constexpr uint32_t BOD33DET_Pos = 10;
    constexpr uint32_t BOD33DET_Msk = BOD33DET::mask;

    /// BOD33 Synchronization Ready Interrupt Enable
    /// Position: 11, Width: 1
    using B33SRDY = BitField<11, 1>;
    constexpr uint32_t B33SRDY_Pos = 11;
    constexpr uint32_t B33SRDY_Msk = B33SRDY::mask;

    /// DPLL Lock Rise Interrupt Enable
    /// Position: 15, Width: 1
    using DPLLLCKR = BitField<15, 1>;
    constexpr uint32_t DPLLLCKR_Pos = 15;
    constexpr uint32_t DPLLLCKR_Msk = DPLLLCKR::mask;

    /// DPLL Lock Fall Interrupt Enable
    /// Position: 16, Width: 1
    using DPLLLCKF = BitField<16, 1>;
    constexpr uint32_t DPLLLCKF_Pos = 16;
    constexpr uint32_t DPLLLCKF_Msk = DPLLLCKF::mask;

    /// DPLL Lock Timeout Interrupt Enable
    /// Position: 17, Width: 1
    using DPLLLTO = BitField<17, 1>;
    constexpr uint32_t DPLLLTO_Pos = 17;
    constexpr uint32_t DPLLLTO_Msk = DPLLLTO::mask;

}  // namespace intenset

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// XOSC Ready
    /// Position: 0, Width: 1
    using XOSCRDY = BitField<0, 1>;
    constexpr uint32_t XOSCRDY_Pos = 0;
    constexpr uint32_t XOSCRDY_Msk = XOSCRDY::mask;

    /// XOSC32K Ready
    /// Position: 1, Width: 1
    using XOSC32KRDY = BitField<1, 1>;
    constexpr uint32_t XOSC32KRDY_Pos = 1;
    constexpr uint32_t XOSC32KRDY_Msk = XOSC32KRDY::mask;

    /// OSC32K Ready
    /// Position: 2, Width: 1
    using OSC32KRDY = BitField<2, 1>;
    constexpr uint32_t OSC32KRDY_Pos = 2;
    constexpr uint32_t OSC32KRDY_Msk = OSC32KRDY::mask;

    /// OSC8M Ready
    /// Position: 3, Width: 1
    using OSC8MRDY = BitField<3, 1>;
    constexpr uint32_t OSC8MRDY_Pos = 3;
    constexpr uint32_t OSC8MRDY_Msk = OSC8MRDY::mask;

    /// DFLL Ready
    /// Position: 4, Width: 1
    using DFLLRDY = BitField<4, 1>;
    constexpr uint32_t DFLLRDY_Pos = 4;
    constexpr uint32_t DFLLRDY_Msk = DFLLRDY::mask;

    /// DFLL Out Of Bounds
    /// Position: 5, Width: 1
    using DFLLOOB = BitField<5, 1>;
    constexpr uint32_t DFLLOOB_Pos = 5;
    constexpr uint32_t DFLLOOB_Msk = DFLLOOB::mask;

    /// DFLL Lock Fine
    /// Position: 6, Width: 1
    using DFLLLCKF = BitField<6, 1>;
    constexpr uint32_t DFLLLCKF_Pos = 6;
    constexpr uint32_t DFLLLCKF_Msk = DFLLLCKF::mask;

    /// DFLL Lock Coarse
    /// Position: 7, Width: 1
    using DFLLLCKC = BitField<7, 1>;
    constexpr uint32_t DFLLLCKC_Pos = 7;
    constexpr uint32_t DFLLLCKC_Msk = DFLLLCKC::mask;

    /// DFLL Reference Clock Stopped
    /// Position: 8, Width: 1
    using DFLLRCS = BitField<8, 1>;
    constexpr uint32_t DFLLRCS_Pos = 8;
    constexpr uint32_t DFLLRCS_Msk = DFLLRCS::mask;

    /// BOD33 Ready
    /// Position: 9, Width: 1
    using BOD33RDY = BitField<9, 1>;
    constexpr uint32_t BOD33RDY_Pos = 9;
    constexpr uint32_t BOD33RDY_Msk = BOD33RDY::mask;

    /// BOD33 Detection
    /// Position: 10, Width: 1
    using BOD33DET = BitField<10, 1>;
    constexpr uint32_t BOD33DET_Pos = 10;
    constexpr uint32_t BOD33DET_Msk = BOD33DET::mask;

    /// BOD33 Synchronization Ready
    /// Position: 11, Width: 1
    using B33SRDY = BitField<11, 1>;
    constexpr uint32_t B33SRDY_Pos = 11;
    constexpr uint32_t B33SRDY_Msk = B33SRDY::mask;

    /// DPLL Lock Rise
    /// Position: 15, Width: 1
    using DPLLLCKR = BitField<15, 1>;
    constexpr uint32_t DPLLLCKR_Pos = 15;
    constexpr uint32_t DPLLLCKR_Msk = DPLLLCKR::mask;

    /// DPLL Lock Fall
    /// Position: 16, Width: 1
    using DPLLLCKF = BitField<16, 1>;
    constexpr uint32_t DPLLLCKF_Pos = 16;
    constexpr uint32_t DPLLLCKF_Msk = DPLLLCKF::mask;

    /// DPLL Lock Timeout
    /// Position: 17, Width: 1
    using DPLLLTO = BitField<17, 1>;
    constexpr uint32_t DPLLLTO_Pos = 17;
    constexpr uint32_t DPLLLTO_Msk = DPLLLTO::mask;

}  // namespace intflag

/// PCLKSR - Power and Clocks Status
namespace pclksr {
    /// XOSC Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using XOSCRDY = BitField<0, 1>;
    constexpr uint32_t XOSCRDY_Pos = 0;
    constexpr uint32_t XOSCRDY_Msk = XOSCRDY::mask;

    /// XOSC32K Ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using XOSC32KRDY = BitField<1, 1>;
    constexpr uint32_t XOSC32KRDY_Pos = 1;
    constexpr uint32_t XOSC32KRDY_Msk = XOSC32KRDY::mask;

    /// OSC32K Ready
    /// Position: 2, Width: 1
    /// Access: read-only
    using OSC32KRDY = BitField<2, 1>;
    constexpr uint32_t OSC32KRDY_Pos = 2;
    constexpr uint32_t OSC32KRDY_Msk = OSC32KRDY::mask;

    /// OSC8M Ready
    /// Position: 3, Width: 1
    /// Access: read-only
    using OSC8MRDY = BitField<3, 1>;
    constexpr uint32_t OSC8MRDY_Pos = 3;
    constexpr uint32_t OSC8MRDY_Msk = OSC8MRDY::mask;

    /// DFLL Ready
    /// Position: 4, Width: 1
    /// Access: read-only
    using DFLLRDY = BitField<4, 1>;
    constexpr uint32_t DFLLRDY_Pos = 4;
    constexpr uint32_t DFLLRDY_Msk = DFLLRDY::mask;

    /// DFLL Out Of Bounds
    /// Position: 5, Width: 1
    /// Access: read-only
    using DFLLOOB = BitField<5, 1>;
    constexpr uint32_t DFLLOOB_Pos = 5;
    constexpr uint32_t DFLLOOB_Msk = DFLLOOB::mask;

    /// DFLL Lock Fine
    /// Position: 6, Width: 1
    /// Access: read-only
    using DFLLLCKF = BitField<6, 1>;
    constexpr uint32_t DFLLLCKF_Pos = 6;
    constexpr uint32_t DFLLLCKF_Msk = DFLLLCKF::mask;

    /// DFLL Lock Coarse
    /// Position: 7, Width: 1
    /// Access: read-only
    using DFLLLCKC = BitField<7, 1>;
    constexpr uint32_t DFLLLCKC_Pos = 7;
    constexpr uint32_t DFLLLCKC_Msk = DFLLLCKC::mask;

    /// DFLL Reference Clock Stopped
    /// Position: 8, Width: 1
    /// Access: read-only
    using DFLLRCS = BitField<8, 1>;
    constexpr uint32_t DFLLRCS_Pos = 8;
    constexpr uint32_t DFLLRCS_Msk = DFLLRCS::mask;

    /// BOD33 Ready
    /// Position: 9, Width: 1
    /// Access: read-only
    using BOD33RDY = BitField<9, 1>;
    constexpr uint32_t BOD33RDY_Pos = 9;
    constexpr uint32_t BOD33RDY_Msk = BOD33RDY::mask;

    /// BOD33 Detection
    /// Position: 10, Width: 1
    /// Access: read-only
    using BOD33DET = BitField<10, 1>;
    constexpr uint32_t BOD33DET_Pos = 10;
    constexpr uint32_t BOD33DET_Msk = BOD33DET::mask;

    /// BOD33 Synchronization Ready
    /// Position: 11, Width: 1
    /// Access: read-only
    using B33SRDY = BitField<11, 1>;
    constexpr uint32_t B33SRDY_Pos = 11;
    constexpr uint32_t B33SRDY_Msk = B33SRDY::mask;

    /// DPLL Lock Rise
    /// Position: 15, Width: 1
    /// Access: read-only
    using DPLLLCKR = BitField<15, 1>;
    constexpr uint32_t DPLLLCKR_Pos = 15;
    constexpr uint32_t DPLLLCKR_Msk = DPLLLCKR::mask;

    /// DPLL Lock Fall
    /// Position: 16, Width: 1
    /// Access: read-only
    using DPLLLCKF = BitField<16, 1>;
    constexpr uint32_t DPLLLCKF_Pos = 16;
    constexpr uint32_t DPLLLCKF_Msk = DPLLLCKF::mask;

    /// DPLL Lock Timeout
    /// Position: 17, Width: 1
    /// Access: read-only
    using DPLLLTO = BitField<17, 1>;
    constexpr uint32_t DPLLLTO_Pos = 17;
    constexpr uint32_t DPLLLTO_Msk = DPLLLTO::mask;

}  // namespace pclksr

/// XOSC - External Multipurpose Crystal Oscillator (XOSC) Control
namespace xosc {
    /// Oscillator Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Crystal Oscillator Enable
    /// Position: 2, Width: 1
    using XTALEN = BitField<2, 1>;
    constexpr uint32_t XTALEN_Pos = 2;
    constexpr uint32_t XTALEN_Msk = XTALEN::mask;

    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// On Demand Control
    /// Position: 7, Width: 1
    using ONDEMAND = BitField<7, 1>;
    constexpr uint32_t ONDEMAND_Pos = 7;
    constexpr uint32_t ONDEMAND_Msk = ONDEMAND::mask;

    /// Oscillator Gain
    /// Position: 8, Width: 3
    using GAIN = BitField<8, 3>;
    constexpr uint32_t GAIN_Pos = 8;
    constexpr uint32_t GAIN_Msk = GAIN::mask;
    /// Enumerated values for GAIN
    namespace gain {
        constexpr uint32_t 0 = 0;
        constexpr uint32_t 1 = 1;
        constexpr uint32_t 2 = 2;
        constexpr uint32_t 3 = 3;
        constexpr uint32_t 4 = 4;
    }

    /// Automatic Amplitude Gain Control
    /// Position: 11, Width: 1
    using AMPGC = BitField<11, 1>;
    constexpr uint32_t AMPGC_Pos = 11;
    constexpr uint32_t AMPGC_Msk = AMPGC::mask;

    /// Start-Up Time
    /// Position: 12, Width: 4
    using STARTUP = BitField<12, 4>;
    constexpr uint32_t STARTUP_Pos = 12;
    constexpr uint32_t STARTUP_Msk = STARTUP::mask;

}  // namespace xosc

/// XOSC32K - 32kHz External Crystal Oscillator (XOSC32K) Control
namespace xosc32k {
    /// Oscillator Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Crystal Oscillator Enable
    /// Position: 2, Width: 1
    using XTALEN = BitField<2, 1>;
    constexpr uint32_t XTALEN_Pos = 2;
    constexpr uint32_t XTALEN_Msk = XTALEN::mask;

    /// 32kHz Output Enable
    /// Position: 3, Width: 1
    using EN32K = BitField<3, 1>;
    constexpr uint32_t EN32K_Pos = 3;
    constexpr uint32_t EN32K_Msk = EN32K::mask;

    /// 1kHz Output Enable
    /// Position: 4, Width: 1
    using EN1K = BitField<4, 1>;
    constexpr uint32_t EN1K_Pos = 4;
    constexpr uint32_t EN1K_Msk = EN1K::mask;

    /// Automatic Amplitude Control Enable
    /// Position: 5, Width: 1
    using AAMPEN = BitField<5, 1>;
    constexpr uint32_t AAMPEN_Pos = 5;
    constexpr uint32_t AAMPEN_Msk = AAMPEN::mask;

    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// On Demand Control
    /// Position: 7, Width: 1
    using ONDEMAND = BitField<7, 1>;
    constexpr uint32_t ONDEMAND_Pos = 7;
    constexpr uint32_t ONDEMAND_Msk = ONDEMAND::mask;

    /// Oscillator Start-Up Time
    /// Position: 8, Width: 3
    using STARTUP = BitField<8, 3>;
    constexpr uint32_t STARTUP_Pos = 8;
    constexpr uint32_t STARTUP_Msk = STARTUP::mask;

    /// Write Lock
    /// Position: 12, Width: 1
    using WRTLOCK = BitField<12, 1>;
    constexpr uint32_t WRTLOCK_Pos = 12;
    constexpr uint32_t WRTLOCK_Msk = WRTLOCK::mask;

}  // namespace xosc32k

/// OSC32K - 32kHz Internal Oscillator (OSC32K) Control
namespace osc32k {
    /// Oscillator Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// 32kHz Output Enable
    /// Position: 2, Width: 1
    using EN32K = BitField<2, 1>;
    constexpr uint32_t EN32K_Pos = 2;
    constexpr uint32_t EN32K_Msk = EN32K::mask;

    /// 1kHz Output Enable
    /// Position: 3, Width: 1
    using EN1K = BitField<3, 1>;
    constexpr uint32_t EN1K_Pos = 3;
    constexpr uint32_t EN1K_Msk = EN1K::mask;

    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// On Demand Control
    /// Position: 7, Width: 1
    using ONDEMAND = BitField<7, 1>;
    constexpr uint32_t ONDEMAND_Pos = 7;
    constexpr uint32_t ONDEMAND_Msk = ONDEMAND::mask;

    /// Oscillator Start-Up Time
    /// Position: 8, Width: 3
    using STARTUP = BitField<8, 3>;
    constexpr uint32_t STARTUP_Pos = 8;
    constexpr uint32_t STARTUP_Msk = STARTUP::mask;

    /// Write Lock
    /// Position: 12, Width: 1
    using WRTLOCK = BitField<12, 1>;
    constexpr uint32_t WRTLOCK_Pos = 12;
    constexpr uint32_t WRTLOCK_Msk = WRTLOCK::mask;

    /// Oscillator Calibration
    /// Position: 16, Width: 7
    using CALIB = BitField<16, 7>;
    constexpr uint32_t CALIB_Pos = 16;
    constexpr uint32_t CALIB_Msk = CALIB::mask;

}  // namespace osc32k

/// OSCULP32K - 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control
namespace osculp32k {
    /// Oscillator Calibration
    /// Position: 0, Width: 5
    using CALIB = BitField<0, 5>;
    constexpr uint32_t CALIB_Pos = 0;
    constexpr uint32_t CALIB_Msk = CALIB::mask;

    /// Write Lock
    /// Position: 7, Width: 1
    using WRTLOCK = BitField<7, 1>;
    constexpr uint32_t WRTLOCK_Pos = 7;
    constexpr uint32_t WRTLOCK_Msk = WRTLOCK::mask;

}  // namespace osculp32k

/// OSC8M - 8MHz Internal Oscillator (OSC8M) Control
namespace osc8m {
    /// Oscillator Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// On Demand Control
    /// Position: 7, Width: 1
    using ONDEMAND = BitField<7, 1>;
    constexpr uint32_t ONDEMAND_Pos = 7;
    constexpr uint32_t ONDEMAND_Msk = ONDEMAND::mask;

    /// Oscillator Prescaler
    /// Position: 8, Width: 2
    using PRESC = BitField<8, 2>;
    constexpr uint32_t PRESC_Pos = 8;
    constexpr uint32_t PRESC_Msk = PRESC::mask;
    /// Enumerated values for PRESC
    namespace presc {
        constexpr uint32_t 0 = 0;
        constexpr uint32_t 1 = 1;
        constexpr uint32_t 2 = 2;
        constexpr uint32_t 3 = 3;
    }

    /// Oscillator Calibration
    /// Position: 16, Width: 12
    using CALIB = BitField<16, 12>;
    constexpr uint32_t CALIB_Pos = 16;
    constexpr uint32_t CALIB_Msk = CALIB::mask;

    /// Oscillator Frequency Range
    /// Position: 30, Width: 2
    using FRANGE = BitField<30, 2>;
    constexpr uint32_t FRANGE_Pos = 30;
    constexpr uint32_t FRANGE_Msk = FRANGE::mask;
    /// Enumerated values for FRANGE
    namespace frange {
        constexpr uint32_t 0 = 0;
        constexpr uint32_t 1 = 1;
        constexpr uint32_t 2 = 2;
        constexpr uint32_t 3 = 3;
    }

}  // namespace osc8m

/// DFLLCTRL - DFLL48M Control
namespace dfllctrl {
    /// DFLL Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode Selection
    /// Position: 2, Width: 1
    using MODE = BitField<2, 1>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;

    /// Stable DFLL Frequency
    /// Position: 3, Width: 1
    using STABLE = BitField<3, 1>;
    constexpr uint32_t STABLE_Pos = 3;
    constexpr uint32_t STABLE_Msk = STABLE::mask;

    /// Lose Lock After Wake
    /// Position: 4, Width: 1
    using LLAW = BitField<4, 1>;
    constexpr uint32_t LLAW_Pos = 4;
    constexpr uint32_t LLAW_Msk = LLAW::mask;

    /// USB Clock Recovery Mode
    /// Position: 5, Width: 1
    using USBCRM = BitField<5, 1>;
    constexpr uint32_t USBCRM_Pos = 5;
    constexpr uint32_t USBCRM_Msk = USBCRM::mask;

    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// On Demand Control
    /// Position: 7, Width: 1
    using ONDEMAND = BitField<7, 1>;
    constexpr uint32_t ONDEMAND_Pos = 7;
    constexpr uint32_t ONDEMAND_Msk = ONDEMAND::mask;

    /// Chill Cycle Disable
    /// Position: 8, Width: 1
    using CCDIS = BitField<8, 1>;
    constexpr uint32_t CCDIS_Pos = 8;
    constexpr uint32_t CCDIS_Msk = CCDIS::mask;

    /// Quick Lock Disable
    /// Position: 9, Width: 1
    using QLDIS = BitField<9, 1>;
    constexpr uint32_t QLDIS_Pos = 9;
    constexpr uint32_t QLDIS_Msk = QLDIS::mask;

    /// Bypass Coarse Lock
    /// Position: 10, Width: 1
    using BPLCKC = BitField<10, 1>;
    constexpr uint32_t BPLCKC_Pos = 10;
    constexpr uint32_t BPLCKC_Msk = BPLCKC::mask;

    /// Wait Lock
    /// Position: 11, Width: 1
    using WAITLOCK = BitField<11, 1>;
    constexpr uint32_t WAITLOCK_Pos = 11;
    constexpr uint32_t WAITLOCK_Msk = WAITLOCK::mask;

}  // namespace dfllctrl

/// DFLLVAL - DFLL48M Value
namespace dfllval {
    /// Fine Value
    /// Position: 0, Width: 10
    using FINE = BitField<0, 10>;
    constexpr uint32_t FINE_Pos = 0;
    constexpr uint32_t FINE_Msk = FINE::mask;

    /// Coarse Value
    /// Position: 10, Width: 6
    using COARSE = BitField<10, 6>;
    constexpr uint32_t COARSE_Pos = 10;
    constexpr uint32_t COARSE_Msk = COARSE::mask;

    /// Multiplication Ratio Difference
    /// Position: 16, Width: 16
    /// Access: read-only
    using DIFF = BitField<16, 16>;
    constexpr uint32_t DIFF_Pos = 16;
    constexpr uint32_t DIFF_Msk = DIFF::mask;

}  // namespace dfllval

/// DFLLMUL - DFLL48M Multiplier
namespace dfllmul {
    /// DFLL Multiply Factor
    /// Position: 0, Width: 16
    using MUL = BitField<0, 16>;
    constexpr uint32_t MUL_Pos = 0;
    constexpr uint32_t MUL_Msk = MUL::mask;

    /// Fine Maximum Step
    /// Position: 16, Width: 10
    using FSTEP = BitField<16, 10>;
    constexpr uint32_t FSTEP_Pos = 16;
    constexpr uint32_t FSTEP_Msk = FSTEP::mask;

    /// Coarse Maximum Step
    /// Position: 26, Width: 6
    using CSTEP = BitField<26, 6>;
    constexpr uint32_t CSTEP_Pos = 26;
    constexpr uint32_t CSTEP_Msk = CSTEP::mask;

}  // namespace dfllmul

/// DFLLSYNC - DFLL48M Synchronization
namespace dfllsync {
    /// Read Request
    /// Position: 7, Width: 1
    /// Access: write-only
    using READREQ = BitField<7, 1>;
    constexpr uint32_t READREQ_Pos = 7;
    constexpr uint32_t READREQ_Msk = READREQ::mask;

}  // namespace dfllsync

/// BOD33 - 3.3V Brown-Out Detector (BOD33) Control
namespace bod33 {
    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Hysteresis
    /// Position: 2, Width: 1
    using HYST = BitField<2, 1>;
    constexpr uint32_t HYST_Pos = 2;
    constexpr uint32_t HYST_Msk = HYST::mask;

    /// BOD33 Action
    /// Position: 3, Width: 2
    using ACTION = BitField<3, 2>;
    constexpr uint32_t ACTION_Pos = 3;
    constexpr uint32_t ACTION_Msk = ACTION::mask;
    /// Enumerated values for ACTION
    namespace action {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RESET = 1;
        constexpr uint32_t INTERRUPT = 2;
    }

    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Operation Mode
    /// Position: 8, Width: 1
    using MODE = BitField<8, 1>;
    constexpr uint32_t MODE_Pos = 8;
    constexpr uint32_t MODE_Msk = MODE::mask;

    /// Clock Enable
    /// Position: 9, Width: 1
    using CEN = BitField<9, 1>;
    constexpr uint32_t CEN_Pos = 9;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Prescaler Select
    /// Position: 12, Width: 4
    using PSEL = BitField<12, 4>;
    constexpr uint32_t PSEL_Pos = 12;
    constexpr uint32_t PSEL_Msk = PSEL::mask;
    /// Enumerated values for PSEL
    namespace psel {
        constexpr uint32_t DIV2 = 0;
        constexpr uint32_t DIV4 = 1;
        constexpr uint32_t DIV8 = 2;
        constexpr uint32_t DIV16 = 3;
        constexpr uint32_t DIV32 = 4;
        constexpr uint32_t DIV64 = 5;
        constexpr uint32_t DIV128 = 6;
        constexpr uint32_t DIV256 = 7;
        constexpr uint32_t DIV512 = 8;
        constexpr uint32_t DIV1K = 9;
        constexpr uint32_t DIV2K = 10;
        constexpr uint32_t DIV4K = 11;
        constexpr uint32_t DIV8K = 12;
        constexpr uint32_t DIV16K = 13;
        constexpr uint32_t DIV32K = 14;
        constexpr uint32_t DIV64K = 15;
    }

    /// BOD33 Threshold Level
    /// Position: 16, Width: 6
    using LEVEL = BitField<16, 6>;
    constexpr uint32_t LEVEL_Pos = 16;
    constexpr uint32_t LEVEL_Msk = LEVEL::mask;

}  // namespace bod33

/// VREG - Voltage Regulator System (VREG) Control
namespace vreg {
    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Force LDO Voltage Regulator
    /// Position: 13, Width: 1
    using FORCELDO = BitField<13, 1>;
    constexpr uint32_t FORCELDO_Pos = 13;
    constexpr uint32_t FORCELDO_Msk = FORCELDO::mask;

}  // namespace vreg

/// VREF - Voltage References System (VREF) Control
namespace vref {
    /// Temperature Sensor Enable
    /// Position: 1, Width: 1
    using TSEN = BitField<1, 1>;
    constexpr uint32_t TSEN_Pos = 1;
    constexpr uint32_t TSEN_Msk = TSEN::mask;

    /// Bandgap Output Enable
    /// Position: 2, Width: 1
    using BGOUTEN = BitField<2, 1>;
    constexpr uint32_t BGOUTEN_Pos = 2;
    constexpr uint32_t BGOUTEN_Msk = BGOUTEN::mask;

    /// Bandgap Voltage Generator Calibration
    /// Position: 16, Width: 11
    using CALIB = BitField<16, 11>;
    constexpr uint32_t CALIB_Pos = 16;
    constexpr uint32_t CALIB_Msk = CALIB::mask;

}  // namespace vref

/// DPLLCTRLA - DPLL Control A
namespace dpllctrla {
    /// DPLL Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Run in Standby
    /// Position: 6, Width: 1
    using RUNSTDBY = BitField<6, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 6;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// On Demand Clock Activation
    /// Position: 7, Width: 1
    using ONDEMAND = BitField<7, 1>;
    constexpr uint32_t ONDEMAND_Pos = 7;
    constexpr uint32_t ONDEMAND_Msk = ONDEMAND::mask;

}  // namespace dpllctrla

/// DPLLRATIO - DPLL Ratio Control
namespace dpllratio {
    /// Loop Divider Ratio
    /// Position: 0, Width: 12
    using LDR = BitField<0, 12>;
    constexpr uint32_t LDR_Pos = 0;
    constexpr uint32_t LDR_Msk = LDR::mask;

    /// Loop Divider Ratio Fractional Part
    /// Position: 16, Width: 4
    using LDRFRAC = BitField<16, 4>;
    constexpr uint32_t LDRFRAC_Pos = 16;
    constexpr uint32_t LDRFRAC_Msk = LDRFRAC::mask;

}  // namespace dpllratio

/// DPLLCTRLB - DPLL Control B
namespace dpllctrlb {
    /// Proportional Integral Filter Selection
    /// Position: 0, Width: 2
    using FILTER = BitField<0, 2>;
    constexpr uint32_t FILTER_Pos = 0;
    constexpr uint32_t FILTER_Msk = FILTER::mask;
    /// Enumerated values for FILTER
    namespace filter {
        constexpr uint32_t DEFAULT = 0;
        constexpr uint32_t LBFILT = 1;
        constexpr uint32_t HBFILT = 2;
        constexpr uint32_t HDFILT = 3;
    }

    /// Low-Power Enable
    /// Position: 2, Width: 1
    using LPEN = BitField<2, 1>;
    constexpr uint32_t LPEN_Pos = 2;
    constexpr uint32_t LPEN_Msk = LPEN::mask;

    /// Wake Up Fast
    /// Position: 3, Width: 1
    using WUF = BitField<3, 1>;
    constexpr uint32_t WUF_Pos = 3;
    constexpr uint32_t WUF_Msk = WUF::mask;

    /// Reference Clock Selection
    /// Position: 4, Width: 2
    using REFCLK = BitField<4, 2>;
    constexpr uint32_t REFCLK_Pos = 4;
    constexpr uint32_t REFCLK_Msk = REFCLK::mask;
    /// Enumerated values for REFCLK
    namespace refclk {
        constexpr uint32_t REF0 = 0;
        constexpr uint32_t REF1 = 1;
        constexpr uint32_t GCLK = 2;
    }

    /// Lock Time
    /// Position: 8, Width: 3
    using LTIME = BitField<8, 3>;
    constexpr uint32_t LTIME_Pos = 8;
    constexpr uint32_t LTIME_Msk = LTIME::mask;
    /// Enumerated values for LTIME
    namespace ltime {
        constexpr uint32_t DEFAULT = 0;
        constexpr uint32_t 8MS = 4;
        constexpr uint32_t 9MS = 5;
        constexpr uint32_t 10MS = 6;
        constexpr uint32_t 11MS = 7;
    }

    /// Lock Bypass
    /// Position: 12, Width: 1
    using LBYPASS = BitField<12, 1>;
    constexpr uint32_t LBYPASS_Pos = 12;
    constexpr uint32_t LBYPASS_Msk = LBYPASS::mask;

    /// Clock Divider
    /// Position: 16, Width: 11
    using DIV = BitField<16, 11>;
    constexpr uint32_t DIV_Pos = 16;
    constexpr uint32_t DIV_Msk = DIV::mask;

}  // namespace dpllctrlb

/// DPLLSTATUS - DPLL Status
namespace dpllstatus {
    /// DPLL Lock Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using LOCK = BitField<0, 1>;
    constexpr uint32_t LOCK_Pos = 0;
    constexpr uint32_t LOCK_Msk = LOCK::mask;

    /// Output Clock Ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using CLKRDY = BitField<1, 1>;
    constexpr uint32_t CLKRDY_Pos = 1;
    constexpr uint32_t CLKRDY_Msk = CLKRDY::mask;

    /// DPLL Enable
    /// Position: 2, Width: 1
    /// Access: read-only
    using ENABLE = BitField<2, 1>;
    constexpr uint32_t ENABLE_Pos = 2;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Divider Enable
    /// Position: 3, Width: 1
    /// Access: read-only
    using DIV = BitField<3, 1>;
    constexpr uint32_t DIV_Pos = 3;
    constexpr uint32_t DIV_Msk = DIV::mask;

}  // namespace dpllstatus

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::sysctrl
