-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sun May 14 13:51:36 2023
-- Host        : DESKTOP-JP2R5GF running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top sys_top_t4nfc_hlper_2_0 -prefix
--               sys_top_t4nfc_hlper_2_0_ sys_top_t4nfc_hlper_0_0_sim_netlist.vhdl
-- Design      : sys_top_t4nfc_hlper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu17eg-ffvc1760-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceReadChannel is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rReadAddress_reg[14]_0\ : out STD_LOGIC;
    \rReadAddress_reg[12]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \rReadAddress_reg[1]_0\ : out STD_LOGIC;
    rNextRState : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    C_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wSPQueueCount : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rReadData_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iReadyBusy : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rReadData_reg[0]_0\ : in STD_LOGIC;
    \rReadData_reg[0]_1\ : in STD_LOGIC;
    \rReadData_reg[0]_2\ : in STD_LOGIC;
    \rReadData_reg[1]_0\ : in STD_LOGIC;
    \rReadData_reg[1]_1\ : in STD_LOGIC;
    \rReadData_reg[1]_2\ : in STD_LOGIC;
    \rReadData_reg[2]_0\ : in STD_LOGIC;
    \rReadData_reg[2]_1\ : in STD_LOGIC;
    \rReadData_reg[2]_2\ : in STD_LOGIC;
    \rReadData_reg[3]_0\ : in STD_LOGIC;
    \rReadData_reg[3]_1\ : in STD_LOGIC;
    \rReadData_reg[3]_2\ : in STD_LOGIC;
    \rReadData_reg[4]_0\ : in STD_LOGIC;
    \rReadData_reg[4]_1\ : in STD_LOGIC;
    \rReadData_reg[4]_2\ : in STD_LOGIC;
    \rReadData_reg[5]_0\ : in STD_LOGIC;
    \rReadData_reg[5]_1\ : in STD_LOGIC;
    \rReadData_reg[5]_2\ : in STD_LOGIC;
    \rReadData_reg[6]_0\ : in STD_LOGIC;
    \rReadData_reg[6]_1\ : in STD_LOGIC;
    \rReadData_reg[6]_2\ : in STD_LOGIC;
    \rReadData_reg[7]_0\ : in STD_LOGIC;
    \rReadData_reg[7]_1\ : in STD_LOGIC;
    \rReadData_reg[7]_2\ : in STD_LOGIC;
    \rReadData_reg[8]_0\ : in STD_LOGIC;
    \rReadData_reg[8]_1\ : in STD_LOGIC;
    \rReadData_reg[8]_2\ : in STD_LOGIC;
    \rReadData_reg[9]_0\ : in STD_LOGIC;
    \rReadData_reg[9]_1\ : in STD_LOGIC;
    \rReadData_reg[9]_2\ : in STD_LOGIC;
    \rReadData_reg[11]_0\ : in STD_LOGIC;
    \rReadData_reg[11]_1\ : in STD_LOGIC;
    \rReadData_reg[11]_2\ : in STD_LOGIC;
    \rReadData_reg[12]_0\ : in STD_LOGIC;
    \rReadData_reg[12]_1\ : in STD_LOGIC;
    \rReadData_reg[12]_2\ : in STD_LOGIC;
    \rReadData_reg[15]_0\ : in STD_LOGIC;
    \rReadData_reg[15]_1\ : in STD_LOGIC;
    \rReadData_reg[15]_2\ : in STD_LOGIC;
    \rReadData_reg[16]_0\ : in STD_LOGIC;
    \rReadData_reg[16]_1\ : in STD_LOGIC;
    \rReadData_reg[16]_2\ : in STD_LOGIC;
    \rReadData_reg[18]_0\ : in STD_LOGIC;
    \rReadData_reg[18]_1\ : in STD_LOGIC;
    \rReadData_reg[18]_2\ : in STD_LOGIC;
    \rReadData_reg[19]_0\ : in STD_LOGIC;
    \rReadData_reg[19]_1\ : in STD_LOGIC;
    \rReadData_reg[19]_2\ : in STD_LOGIC;
    \rReadData_reg[20]_0\ : in STD_LOGIC;
    \rReadData_reg[20]_1\ : in STD_LOGIC;
    \rReadData_reg[20]_2\ : in STD_LOGIC;
    \rReadData_reg[21]_0\ : in STD_LOGIC;
    \rReadData_reg[21]_1\ : in STD_LOGIC;
    \rReadData_reg[21]_2\ : in STD_LOGIC;
    \rReadData_reg[24]_0\ : in STD_LOGIC;
    \rReadData_reg[24]_1\ : in STD_LOGIC;
    \rReadData_reg[24]_2\ : in STD_LOGIC;
    \rReadData_reg[25]_0\ : in STD_LOGIC;
    \rReadData_reg[25]_1\ : in STD_LOGIC;
    \rReadData_reg[25]_2\ : in STD_LOGIC;
    \rReadData_reg[28]_0\ : in STD_LOGIC;
    \rReadData_reg[28]_1\ : in STD_LOGIC;
    \rReadData_reg[28]_2\ : in STD_LOGIC;
    \rReadData_reg[29]_0\ : in STD_LOGIC;
    \rReadData_reg[29]_1\ : in STD_LOGIC;
    \rReadData_reg[29]_2\ : in STD_LOGIC;
    \rReadData_reg[30]_0\ : in STD_LOGIC;
    \rReadData_reg[30]_1\ : in STD_LOGIC;
    \rReadData_reg[30]_2\ : in STD_LOGIC;
    \rReadData_reg[0]_3\ : in STD_LOGIC;
    wCReadAck : in STD_LOGIC;
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    C_ARVALID : in STD_LOGIC;
    C_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C_RREADY : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceReadChannel;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceReadChannel is
  signal \FSM_onehot_rCurState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rreadaddress_reg[12]_0\ : STD_LOGIC;
  signal \^rreadaddress_reg[14]_0\ : STD_LOGIC;
  signal \^rreadaddress_reg[1]_0\ : STD_LOGIC;
  signal \rReadData[0]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_4_n_0\ : STD_LOGIC;
  signal \rReadData[10]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[11]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[12]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[13]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[14]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[15]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[16]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[17]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[18]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[19]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[1]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[20]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[21]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[22]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[23]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[24]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[25]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[25]_i_3_n_0\ : STD_LOGIC;
  signal \rReadData[26]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[27]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[28]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[29]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[2]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[30]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_3_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_4_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_8_n_0\ : STD_LOGIC;
  signal \rReadData[3]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[4]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[5]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[6]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[6]_i_3_n_0\ : STD_LOGIC;
  signal \rReadData[6]_i_4_n_0\ : STD_LOGIC;
  signal \rReadData[6]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[7]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[7]_i_4_n_0\ : STD_LOGIC;
  signal \rReadData[7]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[8]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[9]_i_2_n_0\ : STD_LOGIC;
  signal wCReadAddress : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wCReadData : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[2]_i_1\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_INCMDREQ:100,State_AXIRRESP:010,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_INCMDREQ:100,State_AXIRRESP:010,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_INCMDREQ:100,State_AXIRRESP:010,State_Idle:001";
  attribute SOFT_HLUTNM of rCurRState_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rReadData[0]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rReadData[25]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rReadData[31]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rReadData[6]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rReadData[6]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rReadData[7]_i_3\ : label is "soft_lutpair2";
begin
  \FSM_onehot_rCurState_reg[2]_0\(2 downto 0) <= \^fsm_onehot_rcurstate_reg[2]_0\(2 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \rReadAddress_reg[12]_0\ <= \^rreadaddress_reg[12]_0\;
  \rReadAddress_reg[14]_0\ <= \^rreadaddress_reg[14]_0\;
  \rReadAddress_reg[1]_0\ <= \^rreadaddress_reg[1]_0\;
\FSM_onehot_rCurState[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => C_ARVALID,
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => C_RREADY,
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      O => \FSM_onehot_rCurState[0]_i_1_n_0\
    );
\FSM_onehot_rCurState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => C_RREADY,
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      I2 => wCReadAck,
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(2),
      O => \FSM_onehot_rCurState[1]_i_1_n_0\
    );
\FSM_onehot_rCurState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => C_ARVALID,
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => wCReadAck,
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(2),
      O => \FSM_onehot_rCurState[2]_i_1_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1_n_0\,
      Q => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1_n_0\,
      Q => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[2]_i_1_n_0\,
      Q => \^fsm_onehot_rcurstate_reg[2]_0\(2),
      R => iReset
    );
rCurRState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[2]_0\(2),
      I1 => wCReadAck,
      O => rNextRState
    );
\rReadAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(0),
      Q => wCReadAddress(0),
      R => iReset
    );
\rReadAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(10),
      Q => wCReadAddress(10),
      R => iReset
    );
\rReadAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(11),
      Q => wCReadAddress(11),
      R => iReset
    );
\rReadAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(12),
      Q => \^q\(5),
      R => iReset
    );
\rReadAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(13),
      Q => \^q\(6),
      R => iReset
    );
\rReadAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(14),
      Q => wCReadAddress(14),
      R => iReset
    );
\rReadAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(15),
      Q => wCReadAddress(15),
      R => iReset
    );
\rReadAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(1),
      Q => wCReadAddress(1),
      R => iReset
    );
\rReadAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(2),
      Q => \^q\(0),
      R => iReset
    );
\rReadAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(3),
      Q => \^q\(1),
      R => iReset
    );
\rReadAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(4),
      Q => \^q\(2),
      R => iReset
    );
\rReadAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(5),
      Q => \^q\(3),
      R => iReset
    );
\rReadAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(6),
      Q => \^q\(4),
      R => iReset
    );
\rReadAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(7),
      Q => wCReadAddress(7),
      R => iReset
    );
\rReadAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(8),
      Q => wCReadAddress(8),
      R => iReset
    );
\rReadAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_ARVALID,
      D => C_ARADDR(9),
      Q => wCReadAddress(9),
      R => iReset
    );
\rReadData[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[0]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[0]_1\,
      I5 => \rReadData_reg[0]_2\,
      O => D(0)
    );
\rReadData[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFE"
    )
        port map (
      I0 => \rReadData[0]_i_2_n_0\,
      I1 => \rReadData_reg[0]_3\,
      I2 => \^q\(0),
      I3 => \rReadData[0]_i_4_n_0\,
      O => wCReadData(0)
    );
\rReadData[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222F222F2"
    )
        port map (
      I0 => iReadyBusy(0),
      I1 => \rReadData[7]_i_4_n_0\,
      I2 => douta(0),
      I3 => \^rreadaddress_reg[12]_0\,
      I4 => \rReadData[6]_i_4_n_0\,
      I5 => \rReadData_reg[31]_0\(0),
      O => \rReadData[0]_i_2_n_0\
    );
\rReadData[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \rReadData[25]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => \^q\(0),
      I4 => wSPQueueCount(0),
      O => \rReadData[0]_i_4_n_0\
    );
\rReadData[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(10),
      I4 => \rReadData[10]_i_2_n_0\,
      O => wCReadData(10)
    );
\rReadData[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(10),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(10),
      O => \rReadData[10]_i_2_n_0\
    );
\rReadData[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[11]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[11]_1\,
      I5 => \rReadData_reg[11]_2\,
      O => D(10)
    );
\rReadData[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(11),
      I4 => \rReadData[11]_i_2_n_0\,
      O => wCReadData(11)
    );
\rReadData[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(11),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(11),
      O => \rReadData[11]_i_2_n_0\
    );
\rReadData[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[12]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[12]_1\,
      I5 => \rReadData_reg[12]_2\,
      O => D(11)
    );
\rReadData[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(12),
      I4 => \rReadData[12]_i_2_n_0\,
      O => wCReadData(12)
    );
\rReadData[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(12),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(12),
      O => \rReadData[12]_i_2_n_0\
    );
\rReadData[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(13),
      I4 => \rReadData[13]_i_2_n_0\,
      O => wCReadData(13)
    );
\rReadData[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(13),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(13),
      O => \rReadData[13]_i_2_n_0\
    );
\rReadData[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(14),
      I4 => \rReadData[14]_i_2_n_0\,
      O => wCReadData(14)
    );
\rReadData[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(14),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(14),
      O => \rReadData[14]_i_2_n_0\
    );
\rReadData[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[15]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[15]_1\,
      I5 => \rReadData_reg[15]_2\,
      O => D(12)
    );
\rReadData[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(15),
      I4 => \rReadData[15]_i_2_n_0\,
      O => wCReadData(15)
    );
\rReadData[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(15),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(15),
      O => \rReadData[15]_i_2_n_0\
    );
\rReadData[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[16]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[16]_1\,
      I5 => \rReadData_reg[16]_2\,
      O => D(13)
    );
\rReadData[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(16),
      I4 => \rReadData[16]_i_2_n_0\,
      O => wCReadData(16)
    );
\rReadData[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(16),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(16),
      O => \rReadData[16]_i_2_n_0\
    );
\rReadData[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(17),
      I4 => \rReadData[17]_i_2_n_0\,
      O => wCReadData(17)
    );
\rReadData[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(17),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(17),
      O => \rReadData[17]_i_2_n_0\
    );
\rReadData[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[18]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[18]_1\,
      I5 => \rReadData_reg[18]_2\,
      O => D(14)
    );
\rReadData[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(18),
      I4 => \rReadData[18]_i_2_n_0\,
      O => wCReadData(18)
    );
\rReadData[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(18),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(18),
      O => \rReadData[18]_i_2_n_0\
    );
\rReadData[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[19]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[19]_1\,
      I5 => \rReadData_reg[19]_2\,
      O => D(15)
    );
\rReadData[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(19),
      I4 => \rReadData[19]_i_2_n_0\,
      O => wCReadData(19)
    );
\rReadData[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(19),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(19),
      O => \rReadData[19]_i_2_n_0\
    );
\rReadData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[1]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[1]_1\,
      I5 => \rReadData_reg[1]_2\,
      O => D(1)
    );
\rReadData[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \rReadData[1]_i_2_n_0\,
      I1 => douta(1),
      I2 => \^rreadaddress_reg[12]_0\,
      I3 => \rReadData[7]_i_4_n_0\,
      I4 => iReadyBusy(1),
      O => wCReadData(1)
    );
\rReadData[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20000020200000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \rReadData_reg[31]_0\(1),
      I3 => wSPQueueCount(1),
      I4 => \^rreadaddress_reg[14]_0\,
      I5 => \rReadData[31]_i_3_n_0\,
      O => \rReadData[1]_i_2_n_0\
    );
\rReadData[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[20]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[20]_1\,
      I5 => \rReadData_reg[20]_2\,
      O => D(16)
    );
\rReadData[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(20),
      I4 => \rReadData[20]_i_2_n_0\,
      O => wCReadData(20)
    );
\rReadData[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(20),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(20),
      O => \rReadData[20]_i_2_n_0\
    );
\rReadData[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[21]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[21]_1\,
      I5 => \rReadData_reg[21]_2\,
      O => D(17)
    );
\rReadData[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(21),
      I4 => \rReadData[21]_i_2_n_0\,
      O => wCReadData(21)
    );
\rReadData[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(21),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(21),
      O => \rReadData[21]_i_2_n_0\
    );
\rReadData[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(22),
      I4 => \rReadData[22]_i_2_n_0\,
      O => wCReadData(22)
    );
\rReadData[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(22),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(22),
      O => \rReadData[22]_i_2_n_0\
    );
\rReadData[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(23),
      I4 => \rReadData[23]_i_2_n_0\,
      O => wCReadData(23)
    );
\rReadData[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(23),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(23),
      O => \rReadData[23]_i_2_n_0\
    );
\rReadData[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[24]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[24]_1\,
      I5 => \rReadData_reg[24]_2\,
      O => D(18)
    );
\rReadData[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(24),
      I4 => \rReadData[24]_i_2_n_0\,
      O => wCReadData(24)
    );
\rReadData[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(24),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(24),
      O => \rReadData[24]_i_2_n_0\
    );
\rReadData[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[25]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[25]_1\,
      I5 => \rReadData_reg[25]_2\,
      O => D(19)
    );
\rReadData[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAAABA"
    )
        port map (
      I0 => \rReadData[25]_i_2_n_0\,
      I1 => \rReadData[25]_i_3_n_0\,
      I2 => \^rreadaddress_reg[14]_0\,
      I3 => \^q\(0),
      I4 => wSPQueueCount(25),
      O => wCReadData(25)
    );
\rReadData[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000032000000020"
    )
        port map (
      I0 => douta(25),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(25),
      O => \rReadData[25]_i_2_n_0\
    );
\rReadData[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(6),
      I5 => \^q\(5),
      O => \rReadData[25]_i_3_n_0\
    );
\rReadData[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wCReadAddress(14),
      I1 => wCReadAddress(15),
      O => \^rreadaddress_reg[14]_0\
    );
\rReadData[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(26),
      I4 => \rReadData[26]_i_2_n_0\,
      O => wCReadData(26)
    );
\rReadData[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(26),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(26),
      O => \rReadData[26]_i_2_n_0\
    );
\rReadData[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(27),
      I4 => \rReadData[27]_i_2_n_0\,
      O => wCReadData(27)
    );
\rReadData[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(27),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(27),
      O => \rReadData[27]_i_2_n_0\
    );
\rReadData[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[28]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[28]_1\,
      I5 => \rReadData_reg[28]_2\,
      O => D(20)
    );
\rReadData[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(28),
      I4 => \rReadData[28]_i_2_n_0\,
      O => wCReadData(28)
    );
\rReadData[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(28),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(28),
      O => \rReadData[28]_i_2_n_0\
    );
\rReadData[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[29]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[29]_1\,
      I5 => \rReadData_reg[29]_2\,
      O => D(21)
    );
\rReadData[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(29),
      I4 => \rReadData[29]_i_2_n_0\,
      O => wCReadData(29)
    );
\rReadData[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(29),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(29),
      O => \rReadData[29]_i_2_n_0\
    );
\rReadData[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[2]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[2]_1\,
      I5 => \rReadData_reg[2]_2\,
      O => D(2)
    );
\rReadData[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \rReadData[2]_i_2_n_0\,
      I1 => douta(2),
      I2 => \^rreadaddress_reg[12]_0\,
      I3 => \rReadData[7]_i_4_n_0\,
      I4 => iReadyBusy(2),
      O => wCReadData(2)
    );
\rReadData[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20000020200000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \rReadData_reg[31]_0\(2),
      I3 => wSPQueueCount(2),
      I4 => \^rreadaddress_reg[14]_0\,
      I5 => \rReadData[31]_i_3_n_0\,
      O => \rReadData[2]_i_2_n_0\
    );
\rReadData[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[30]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[30]_1\,
      I5 => \rReadData_reg[30]_2\,
      O => D(22)
    );
\rReadData[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(30),
      I4 => \rReadData[30]_i_2_n_0\,
      O => wCReadData(30)
    );
\rReadData[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(30),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(30),
      O => \rReadData[30]_i_2_n_0\
    );
\rReadData[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[2]_0\(2),
      I1 => wCReadAck,
      O => \rReadData[31]_i_1__0_n_0\
    );
\rReadData[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(31),
      I4 => \rReadData[31]_i_4_n_0\,
      O => wCReadData(31)
    );
\rReadData[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \rReadData[31]_i_5_n_0\,
      I4 => \^q\(1),
      I5 => \^rreadaddress_reg[1]_0\,
      O => \rReadData[31]_i_3_n_0\
    );
\rReadData[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(31),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(31),
      O => \rReadData[31]_i_4_n_0\
    );
\rReadData[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \rReadData[31]_i_5_n_0\
    );
\rReadData[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rReadData[31]_i_8_n_0\,
      I1 => wCReadAddress(1),
      I2 => wCReadAddress(0),
      I3 => wCReadAddress(11),
      O => \^rreadaddress_reg[1]_0\
    );
\rReadData[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wCReadAddress(10),
      I1 => wCReadAddress(9),
      I2 => wCReadAddress(7),
      I3 => wCReadAddress(8),
      I4 => \^q\(4),
      O => \rReadData[31]_i_8_n_0\
    );
\rReadData[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[3]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[3]_1\,
      I5 => \rReadData_reg[3]_2\,
      O => D(3)
    );
\rReadData[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \rReadData[3]_i_2_n_0\,
      I1 => douta(3),
      I2 => \^rreadaddress_reg[12]_0\,
      I3 => \rReadData[7]_i_4_n_0\,
      I4 => iReadyBusy(3),
      O => wCReadData(3)
    );
\rReadData[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20000020200000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \rReadData_reg[31]_0\(3),
      I3 => wSPQueueCount(3),
      I4 => \^rreadaddress_reg[14]_0\,
      I5 => \rReadData[31]_i_3_n_0\,
      O => \rReadData[3]_i_2_n_0\
    );
\rReadData[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[4]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[4]_1\,
      I5 => \rReadData_reg[4]_2\,
      O => D(4)
    );
\rReadData[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \rReadData[4]_i_2_n_0\,
      I1 => douta(4),
      I2 => \^rreadaddress_reg[12]_0\,
      I3 => \rReadData[7]_i_4_n_0\,
      I4 => iReadyBusy(4),
      O => wCReadData(4)
    );
\rReadData[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20000020200000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \rReadData_reg[31]_0\(4),
      I3 => wSPQueueCount(4),
      I4 => \^rreadaddress_reg[14]_0\,
      I5 => \rReadData[31]_i_3_n_0\,
      O => \rReadData[4]_i_2_n_0\
    );
\rReadData[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[5]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[5]_1\,
      I5 => \rReadData_reg[5]_2\,
      O => D(5)
    );
\rReadData[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \rReadData[5]_i_2_n_0\,
      I1 => douta(5),
      I2 => \^rreadaddress_reg[12]_0\,
      I3 => \rReadData[7]_i_4_n_0\,
      I4 => iReadyBusy(5),
      O => wCReadData(5)
    );
\rReadData[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20000020200000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \rReadData_reg[31]_0\(5),
      I3 => wSPQueueCount(5),
      I4 => \^rreadaddress_reg[14]_0\,
      I5 => \rReadData[31]_i_3_n_0\,
      O => \rReadData[5]_i_2_n_0\
    );
\rReadData[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[6]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[6]_1\,
      I5 => \rReadData_reg[6]_2\,
      O => D(6)
    );
\rReadData[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => \rReadData[6]_i_2_n_0\,
      I1 => \rReadData[31]_i_3_n_0\,
      I2 => wCReadAddress(14),
      I3 => wCReadAddress(15),
      I4 => wSPQueueCount(6),
      O => wCReadData(6)
    );
\rReadData[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF04FF04FF04"
    )
        port map (
      I0 => \^rreadaddress_reg[12]_0\,
      I1 => douta(6),
      I2 => \^rreadaddress_reg[14]_0\,
      I3 => \rReadData[6]_i_3_n_0\,
      I4 => \rReadData[6]_i_4_n_0\,
      I5 => \rReadData_reg[31]_0\(6),
      O => \rReadData[6]_i_2_n_0\
    );
\rReadData[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \rReadData[7]_i_5_n_0\,
      I1 => wCReadAddress(0),
      I2 => iReadyBusy(6),
      I3 => \rReadData[6]_i_5_n_0\,
      O => \rReadData[6]_i_3_n_0\
    );
\rReadData[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => wCReadAddress(15),
      I1 => wCReadAddress(14),
      I2 => \^q\(6),
      I3 => \^q\(5),
      O => \rReadData[6]_i_4_n_0\
    );
\rReadData[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wCReadAddress(1),
      O => \rReadData[6]_i_5_n_0\
    );
\rReadData[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[7]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[7]_1\,
      I5 => \rReadData_reg[7]_2\,
      O => D(7)
    );
\rReadData[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \rReadData[7]_i_2_n_0\,
      I1 => douta(7),
      I2 => \^rreadaddress_reg[12]_0\,
      I3 => \rReadData[7]_i_4_n_0\,
      I4 => iReadyBusy(7),
      O => wCReadData(7)
    );
\rReadData[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20000020200000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \rReadData_reg[31]_0\(7),
      I3 => wSPQueueCount(7),
      I4 => \^rreadaddress_reg[14]_0\,
      I5 => \rReadData[31]_i_3_n_0\,
      O => \rReadData[7]_i_2_n_0\
    );
\rReadData[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => wCReadAddress(14),
      I3 => wCReadAddress(15),
      O => \^rreadaddress_reg[12]_0\
    );
\rReadData[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \rReadData[7]_i_5_n_0\,
      I1 => \rReadData[31]_i_5_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wCReadAddress(1),
      I5 => wCReadAddress(0),
      O => \rReadData[7]_i_4_n_0\
    );
\rReadData[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \rReadData[31]_i_8_n_0\,
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(5),
      I4 => \^q\(6),
      I5 => wCReadAddress(11),
      O => \rReadData[7]_i_5_n_0\
    );
\rReadData[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[8]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[8]_1\,
      I5 => \rReadData_reg[8]_2\,
      O => D(8)
    );
\rReadData[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(8),
      I4 => \rReadData[8]_i_2_n_0\,
      O => wCReadData(8)
    );
\rReadData[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(8),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(8),
      O => \rReadData[8]_i_2_n_0\
    );
\rReadData[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554505405040004"
    )
        port map (
      I0 => \^rreadaddress_reg[1]_0\,
      I1 => \rReadData_reg[9]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \rReadData_reg[9]_1\,
      I5 => \rReadData_reg[9]_2\,
      O => D(9)
    );
\rReadData[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => wCReadAddress(14),
      I2 => wCReadAddress(15),
      I3 => wSPQueueCount(9),
      I4 => \rReadData[9]_i_2_n_0\,
      O => wCReadData(9)
    );
\rReadData[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCDFFFFFFFDF"
    )
        port map (
      I0 => douta(9),
      I1 => wCReadAddress(15),
      I2 => wCReadAddress(14),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \rReadData_reg[31]_0\(9),
      O => \rReadData[9]_i_2_n_0\
    );
\rReadData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(0),
      Q => C_RDATA(0),
      R => iReset
    );
\rReadData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(10),
      Q => C_RDATA(10),
      R => iReset
    );
\rReadData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(11),
      Q => C_RDATA(11),
      R => iReset
    );
\rReadData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(12),
      Q => C_RDATA(12),
      R => iReset
    );
\rReadData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(13),
      Q => C_RDATA(13),
      R => iReset
    );
\rReadData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(14),
      Q => C_RDATA(14),
      R => iReset
    );
\rReadData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(15),
      Q => C_RDATA(15),
      R => iReset
    );
\rReadData_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(16),
      Q => C_RDATA(16),
      R => iReset
    );
\rReadData_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(17),
      Q => C_RDATA(17),
      R => iReset
    );
\rReadData_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(18),
      Q => C_RDATA(18),
      R => iReset
    );
\rReadData_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(19),
      Q => C_RDATA(19),
      R => iReset
    );
\rReadData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(1),
      Q => C_RDATA(1),
      R => iReset
    );
\rReadData_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(20),
      Q => C_RDATA(20),
      R => iReset
    );
\rReadData_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(21),
      Q => C_RDATA(21),
      R => iReset
    );
\rReadData_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(22),
      Q => C_RDATA(22),
      R => iReset
    );
\rReadData_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(23),
      Q => C_RDATA(23),
      R => iReset
    );
\rReadData_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(24),
      Q => C_RDATA(24),
      R => iReset
    );
\rReadData_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(25),
      Q => C_RDATA(25),
      R => iReset
    );
\rReadData_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(26),
      Q => C_RDATA(26),
      R => iReset
    );
\rReadData_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(27),
      Q => C_RDATA(27),
      R => iReset
    );
\rReadData_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(28),
      Q => C_RDATA(28),
      R => iReset
    );
\rReadData_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(29),
      Q => C_RDATA(29),
      R => iReset
    );
\rReadData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(2),
      Q => C_RDATA(2),
      R => iReset
    );
\rReadData_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(30),
      Q => C_RDATA(30),
      R => iReset
    );
\rReadData_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(31),
      Q => C_RDATA(31),
      R => iReset
    );
\rReadData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(3),
      Q => C_RDATA(3),
      R => iReset
    );
\rReadData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(4),
      Q => C_RDATA(4),
      R => iReset
    );
\rReadData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(5),
      Q => C_RDATA(5),
      R => iReset
    );
\rReadData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(6),
      Q => C_RDATA(6),
      R => iReset
    );
\rReadData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(7),
      Q => C_RDATA(7),
      R => iReset
    );
\rReadData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(8),
      Q => C_RDATA(8),
      R => iReset
    );
\rReadData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rReadData[31]_i_1__0_n_0\,
      D => wCReadData(9),
      Q => C_RDATA(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceWriteChannel is
  port (
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    rCoreAccWriteValid_reg : out STD_LOGIC;
    \rNumberOfItems_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rNumberOfItems_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rNumberOfItems_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[15]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rExtWriteValid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[14]_0\ : out STD_LOGIC;
    rNextWState : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rWriteData_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_AWREADY : out STD_LOGIC;
    wSPQueueCount : in STD_LOGIC_VECTOR ( 29 downto 0 );
    wExtWriteValid : in STD_LOGIC;
    wSPadWriteValid : in STD_LOGIC;
    wSPadReadAck : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rPushDataCursor_reg[0]\ : in STD_LOGIC;
    wCoreAccWriteValid : in STD_LOGIC;
    wCWriteAck : in STD_LOGIC;
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    C_AWVALID : in STD_LOGIC;
    C_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C_WVALID : in STD_LOGIC;
    C_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_BREADY : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceWriteChannel;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceWriteChannel is
  signal \FSM_onehot_rCurState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_rCurState_reg_n_0_[0]\ : STD_LOGIC;
  signal \^rcoreaccwritevalid_reg\ : STD_LOGIC;
  signal \rPeriod[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \rPeriod[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \rPeriod[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \rPeriod[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \rPeriod[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \rPeriod[31]_i_2_n_0\ : STD_LOGIC;
  signal \rPeriod[31]_i_3_n_0\ : STD_LOGIC;
  signal \rPeriod[31]_i_4_n_0\ : STD_LOGIC;
  signal \^rwriteaddress_reg[15]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wCWriteAddress : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of C_WREADY_INST_0 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[2]_i_1\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_INCMDREQ:100,State_AXIWRESP:010,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_INCMDREQ:100,State_AXIWRESP:010,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_INCMDREQ:100,State_AXIWRESP:010,State_Idle:001";
  attribute SOFT_HLUTNM of rCurWState_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_1__4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_2__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_2__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rPeriod[31]_i_4\ : label is "soft_lutpair7";
begin
  \FSM_onehot_rCurState_reg[2]_0\(1 downto 0) <= \^fsm_onehot_rcurstate_reg[2]_0\(1 downto 0);
  rCoreAccWriteValid_reg <= \^rcoreaccwritevalid_reg\;
  \rWriteAddress_reg[15]_0\(4 downto 0) <= \^rwriteaddress_reg[15]_0\(4 downto 0);
C_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      I1 => wCWriteAck,
      O => C_AWREADY
    );
\FSM_onehot_rCurState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => C_AWVALID,
      I1 => C_WVALID,
      I2 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I3 => C_BREADY,
      I4 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      O => \FSM_onehot_rCurState[0]_i_1_n_0\
    );
\FSM_onehot_rCurState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => C_BREADY,
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => wCWriteAck,
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      O => \FSM_onehot_rCurState[1]_i_1_n_0\
    );
\FSM_onehot_rCurState[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => C_AWVALID,
      I1 => C_WVALID,
      I2 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I3 => wCWriteAck,
      I4 => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      O => \FSM_onehot_rCurState[2]_i_1_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[0]\,
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1_n_0\,
      Q => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[2]_i_1_n_0\,
      Q => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      R => iReset
    );
Inst_SPBRAM_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => wCWriteAddress(6),
      I1 => wSPadWriteValid,
      I2 => wSPadReadAck,
      I3 => Q(4),
      O => addra(4)
    );
Inst_SPBRAM_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => wCWriteAddress(5),
      I1 => wSPadWriteValid,
      I2 => wSPadReadAck,
      I3 => Q(3),
      O => addra(3)
    );
Inst_SPBRAM_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => wCWriteAddress(4),
      I1 => wSPadWriteValid,
      I2 => wSPadReadAck,
      I3 => Q(2),
      O => addra(2)
    );
Inst_SPBRAM_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => wCWriteAddress(3),
      I1 => wSPadWriteValid,
      I2 => wSPadReadAck,
      I3 => Q(1),
      O => addra(1)
    );
Inst_SPBRAM_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => wCWriteAddress(2),
      I1 => wSPadWriteValid,
      I2 => wSPadReadAck,
      I3 => Q(0),
      O => addra(0)
    );
rCoreAccWriteValid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^rwriteaddress_reg[15]_0\(3),
      I1 => \^rwriteaddress_reg[15]_0\(2),
      I2 => \^rwriteaddress_reg[15]_0\(4),
      O => \rWriteAddress_reg[14]_0\
    );
rCurWState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[2]_0\(1),
      I1 => wCWriteAck,
      O => rNextWState
    );
\rNumberOfItems[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(6),
      O => \rNumberOfItems_reg[7]\(6)
    );
\rNumberOfItems[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(5),
      O => \rNumberOfItems_reg[7]\(5)
    );
\rNumberOfItems[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(4),
      O => \rNumberOfItems_reg[7]\(4)
    );
\rNumberOfItems[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(3),
      O => \rNumberOfItems_reg[7]\(3)
    );
\rNumberOfItems[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(2),
      O => \rNumberOfItems_reg[7]\(2)
    );
\rNumberOfItems[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(1),
      O => \rNumberOfItems_reg[7]\(1)
    );
\rNumberOfItems[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(0),
      O => \rNumberOfItems_reg[7]\(0)
    );
\rNumberOfItems[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(22),
      O => \rNumberOfItems_reg[23]\(7)
    );
\rNumberOfItems[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(21),
      O => \rNumberOfItems_reg[23]\(6)
    );
\rNumberOfItems[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(20),
      O => \rNumberOfItems_reg[23]\(5)
    );
\rNumberOfItems[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(19),
      O => \rNumberOfItems_reg[23]\(4)
    );
\rNumberOfItems[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(18),
      O => \rNumberOfItems_reg[23]\(3)
    );
\rNumberOfItems[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(17),
      O => \rNumberOfItems_reg[23]\(2)
    );
\rNumberOfItems[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(16),
      O => \rNumberOfItems_reg[23]\(1)
    );
\rNumberOfItems[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(15),
      O => \rNumberOfItems_reg[23]\(0)
    );
\rNumberOfItems[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(29),
      O => S(6)
    );
\rNumberOfItems[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(28),
      O => S(5)
    );
\rNumberOfItems[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(27),
      O => S(4)
    );
\rNumberOfItems[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(26),
      O => S(3)
    );
\rNumberOfItems[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(25),
      O => S(2)
    );
\rNumberOfItems[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(24),
      O => S(1)
    );
\rNumberOfItems[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(23),
      O => S(0)
    );
\rNumberOfItems[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(14),
      O => \rNumberOfItems_reg[15]\(7)
    );
\rNumberOfItems[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(13),
      O => \rNumberOfItems_reg[15]\(6)
    );
\rNumberOfItems[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(12),
      O => \rNumberOfItems_reg[15]\(5)
    );
\rNumberOfItems[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(11),
      O => \rNumberOfItems_reg[15]\(4)
    );
\rNumberOfItems[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(10),
      O => \rNumberOfItems_reg[15]\(3)
    );
\rNumberOfItems[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(9),
      O => \rNumberOfItems_reg[15]\(2)
    );
\rNumberOfItems[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(8),
      O => \rNumberOfItems_reg[15]\(1)
    );
\rNumberOfItems[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rcoreaccwritevalid_reg\,
      I1 => wSPQueueCount(7),
      O => \rNumberOfItems_reg[15]\(0)
    );
\rPeriod[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \rPeriod[31]_i_2__1_n_0\,
      I1 => wExtWriteValid,
      I2 => \^rwriteaddress_reg[15]_0\(0),
      I3 => wCWriteAddress(8),
      I4 => wCWriteAddress(9),
      I5 => wCWriteAddress(10),
      O => E(0)
    );
\rPeriod[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rPeriod[31]_i_2_n_0\,
      I1 => \rPeriod[31]_i_2__3_n_0\,
      I2 => wExtWriteValid,
      I3 => wCWriteAddress(4),
      I4 => wCWriteAddress(5),
      O => rExtWriteValid_reg(0)
    );
\rPeriod[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \rPeriod[31]_i_2_n_0\,
      I1 => wCWriteAddress(2),
      I2 => wCWriteAddress(0),
      I3 => wCWriteAddress(3),
      I4 => wCWriteAddress(1),
      I5 => \rPeriod[31]_i_2__4_n_0\,
      O => \rWriteAddress_reg[2]_0\(0)
    );
\rPeriod[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \rPeriod[31]_i_2_n_0\,
      I1 => \rPeriod[31]_i_2__3_n_0\,
      I2 => wCWriteAddress(5),
      I3 => wCWriteAddress(4),
      I4 => wExtWriteValid,
      O => \rWriteAddress_reg[5]_0\(0)
    );
\rPeriod[31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => wCWriteAddress(3),
      I1 => wCWriteAddress(4),
      I2 => \rPeriod[31]_i_2_n_0\,
      I3 => wCWriteAddress(5),
      I4 => \rPeriod[31]_i_3_n_0\,
      O => \rWriteAddress_reg[3]_0\(0)
    );
\rPeriod[31]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => wCWriteAddress(3),
      I1 => wCWriteAddress(4),
      I2 => \rPeriod[31]_i_2_n_0\,
      I3 => \rPeriod[31]_i_3_n_0\,
      I4 => wCWriteAddress(5),
      O => \rWriteAddress_reg[3]_1\(0)
    );
\rPeriod[31]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rPeriod[31]_i_2__2_n_0\,
      I1 => \rPeriod[31]_i_2__0_n_0\,
      I2 => wCWriteAddress(5),
      I3 => wCWriteAddress(7),
      I4 => wCWriteAddress(6),
      O => \rWriteAddress_reg[5]_1\(0)
    );
\rPeriod[31]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \rPeriod[31]_i_2__0_n_0\,
      I1 => \rPeriod[31]_i_3_n_0\,
      I2 => wCWriteAddress(3),
      I3 => \rPeriod[31]_i_4_n_0\,
      O => \rWriteAddress_reg[3]_2\(0)
    );
\rPeriod[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wCWriteAddress(7),
      I1 => wCWriteAddress(6),
      I2 => wCWriteAddress(10),
      I3 => wCWriteAddress(9),
      I4 => wCWriteAddress(8),
      I5 => \^rwriteaddress_reg[15]_0\(0),
      O => \rPeriod[31]_i_2_n_0\
    );
\rPeriod[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rwriteaddress_reg[15]_0\(0),
      I1 => wCWriteAddress(8),
      I2 => wCWriteAddress(9),
      I3 => wCWriteAddress(10),
      O => \rPeriod[31]_i_2__0_n_0\
    );
\rPeriod[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rPeriod[31]_i_2__3_n_0\,
      I1 => wCWriteAddress(5),
      I2 => wCWriteAddress(7),
      I3 => wCWriteAddress(6),
      I4 => wCWriteAddress(4),
      O => \rPeriod[31]_i_2__1_n_0\
    );
\rPeriod[31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => wCWriteAddress(2),
      I1 => wCWriteAddress(3),
      I2 => wCWriteAddress(0),
      I3 => wCWriteAddress(1),
      I4 => wExtWriteValid,
      I5 => wCWriteAddress(4),
      O => \rPeriod[31]_i_2__2_n_0\
    );
\rPeriod[31]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wCWriteAddress(1),
      I1 => wCWriteAddress(0),
      I2 => wCWriteAddress(3),
      I3 => wCWriteAddress(2),
      O => \rPeriod[31]_i_2__3_n_0\
    );
\rPeriod[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wCWriteAddress(5),
      I1 => wCWriteAddress(4),
      I2 => wExtWriteValid,
      O => \rPeriod[31]_i_2__4_n_0\
    );
\rPeriod[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wCWriteAddress(2),
      I1 => wCWriteAddress(0),
      I2 => wExtWriteValid,
      I3 => wCWriteAddress(1),
      O => \rPeriod[31]_i_3_n_0\
    );
\rPeriod[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wCWriteAddress(4),
      I1 => wCWriteAddress(6),
      I2 => wCWriteAddress(7),
      I3 => wCWriteAddress(5),
      O => \rPeriod[31]_i_4_n_0\
    );
\rPushDataCursor[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \rPushDataCursor_reg[0]\,
      I1 => wCoreAccWriteValid,
      I2 => wCWriteAddress(8),
      I3 => wCWriteAddress(9),
      I4 => wCWriteAddress(10),
      I5 => \rPeriod[31]_i_2__1_n_0\,
      O => \^rcoreaccwritevalid_reg\
    );
\rWriteAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(0),
      Q => wCWriteAddress(0),
      R => iReset
    );
\rWriteAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(10),
      Q => wCWriteAddress(10),
      R => iReset
    );
\rWriteAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(11),
      Q => \^rwriteaddress_reg[15]_0\(0),
      R => iReset
    );
\rWriteAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(12),
      Q => \^rwriteaddress_reg[15]_0\(1),
      R => iReset
    );
\rWriteAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(13),
      Q => \^rwriteaddress_reg[15]_0\(2),
      R => iReset
    );
\rWriteAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(14),
      Q => \^rwriteaddress_reg[15]_0\(3),
      R => iReset
    );
\rWriteAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(15),
      Q => \^rwriteaddress_reg[15]_0\(4),
      R => iReset
    );
\rWriteAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(1),
      Q => wCWriteAddress(1),
      R => iReset
    );
\rWriteAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(2),
      Q => wCWriteAddress(2),
      R => iReset
    );
\rWriteAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(3),
      Q => wCWriteAddress(3),
      R => iReset
    );
\rWriteAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(4),
      Q => wCWriteAddress(4),
      R => iReset
    );
\rWriteAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(5),
      Q => wCWriteAddress(5),
      R => iReset
    );
\rWriteAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(6),
      Q => wCWriteAddress(6),
      R => iReset
    );
\rWriteAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(7),
      Q => wCWriteAddress(7),
      R => iReset
    );
\rWriteAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(8),
      Q => wCWriteAddress(8),
      R => iReset
    );
\rWriteAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_AWVALID,
      D => C_AWADDR(9),
      Q => wCWriteAddress(9),
      R => iReset
    );
\rWriteData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(0),
      Q => \rWriteData_reg[31]_0\(0),
      R => iReset
    );
\rWriteData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(10),
      Q => \rWriteData_reg[31]_0\(10),
      R => iReset
    );
\rWriteData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(11),
      Q => \rWriteData_reg[31]_0\(11),
      R => iReset
    );
\rWriteData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(12),
      Q => \rWriteData_reg[31]_0\(12),
      R => iReset
    );
\rWriteData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(13),
      Q => \rWriteData_reg[31]_0\(13),
      R => iReset
    );
\rWriteData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(14),
      Q => \rWriteData_reg[31]_0\(14),
      R => iReset
    );
\rWriteData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(15),
      Q => \rWriteData_reg[31]_0\(15),
      R => iReset
    );
\rWriteData_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(16),
      Q => \rWriteData_reg[31]_0\(16),
      R => iReset
    );
\rWriteData_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(17),
      Q => \rWriteData_reg[31]_0\(17),
      R => iReset
    );
\rWriteData_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(18),
      Q => \rWriteData_reg[31]_0\(18),
      R => iReset
    );
\rWriteData_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(19),
      Q => \rWriteData_reg[31]_0\(19),
      R => iReset
    );
\rWriteData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(1),
      Q => \rWriteData_reg[31]_0\(1),
      R => iReset
    );
\rWriteData_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(20),
      Q => \rWriteData_reg[31]_0\(20),
      R => iReset
    );
\rWriteData_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(21),
      Q => \rWriteData_reg[31]_0\(21),
      R => iReset
    );
\rWriteData_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(22),
      Q => \rWriteData_reg[31]_0\(22),
      R => iReset
    );
\rWriteData_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(23),
      Q => \rWriteData_reg[31]_0\(23),
      R => iReset
    );
\rWriteData_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(24),
      Q => \rWriteData_reg[31]_0\(24),
      R => iReset
    );
\rWriteData_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(25),
      Q => \rWriteData_reg[31]_0\(25),
      R => iReset
    );
\rWriteData_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(26),
      Q => \rWriteData_reg[31]_0\(26),
      R => iReset
    );
\rWriteData_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(27),
      Q => \rWriteData_reg[31]_0\(27),
      R => iReset
    );
\rWriteData_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(28),
      Q => \rWriteData_reg[31]_0\(28),
      R => iReset
    );
\rWriteData_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(29),
      Q => \rWriteData_reg[31]_0\(29),
      R => iReset
    );
\rWriteData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(2),
      Q => \rWriteData_reg[31]_0\(2),
      R => iReset
    );
\rWriteData_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(30),
      Q => \rWriteData_reg[31]_0\(30),
      R => iReset
    );
\rWriteData_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(31),
      Q => \rWriteData_reg[31]_0\(31),
      R => iReset
    );
\rWriteData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(3),
      Q => \rWriteData_reg[31]_0\(3),
      R => iReset
    );
\rWriteData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(4),
      Q => \rWriteData_reg[31]_0\(4),
      R => iReset
    );
\rWriteData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(5),
      Q => \rWriteData_reg[31]_0\(5),
      R => iReset
    );
\rWriteData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(6),
      Q => \rWriteData_reg[31]_0\(6),
      R => iReset
    );
\rWriteData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(7),
      Q => \rWriteData_reg[31]_0\(7),
      R => iReset
    );
\rWriteData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(8),
      Q => \rWriteData_reg[31]_0\(8),
      R => iReset
    );
\rWriteData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => C_WVALID,
      D => C_WDATA(9),
      Q => \rWriteData_reg[31]_0\(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_AXI4MasterInterface is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D_WLAST : out STD_LOGIC;
    \rCurWLengthZeroBase_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rCurWriteAddress_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in10 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \FSM_onehot_rRCurState_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D_RREADY : out STD_LOGIC;
    ofromECCRValid : out STD_LOGIC;
    ofromECCRLast : out STD_LOGIC;
    D_AWREADY : in STD_LOGIC;
    \FSM_onehot_rWCurState_reg[3]_0\ : in STD_LOGIC;
    ifromECCWValid : in STD_LOGIC;
    \rCurWLengthZeroBase_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D_WREADY : in STD_LOGIC;
    D_BVALID : in STD_LOGIC;
    wDWChCmpt2DMALength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rCurWriteAddress_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    D_ARREADY : in STD_LOGIC;
    ifromECCRReady : in STD_LOGIC;
    D_RVALID : in STD_LOGIC;
    ifromECCRCmdValid : in STD_LOGIC;
    ifromECCRLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ifromECCRAddress : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_AXI4MasterInterface;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_AXI4MasterInterface is
  signal \^d_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^d_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^d_wlast\ : STD_LOGIC;
  signal D_WLAST_INST_0_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_rRCurState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rRCurState[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rrcurstate_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_rWCurState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal in12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in9 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ofromECCRLast_INST_0_i_1_n_0 : STD_LOGIC;
  signal ofromECCRLast_INST_0_i_2_n_0 : STD_LOGIC;
  signal ofromECCRLast_INST_0_i_3_n_0 : STD_LOGIC;
  signal ofromECCRLast_INST_0_i_4_n_0 : STD_LOGIC;
  signal ofromECCRLast_INST_0_i_5_n_0 : STD_LOGIC;
  signal ofromECCRLast_INST_0_i_6_n_0 : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal rCurDividedRBeats1 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_10_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_11_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_12_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_13_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_14_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_15_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_16_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_17_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_1_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_2_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_3_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_4_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_5_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_6_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_7_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_8_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_i_9_n_0 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_n_1 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_n_2 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_n_3 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_n_4 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_n_5 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_n_6 : STD_LOGIC;
  signal rCurDividedRBeats1_carry_n_7 : STD_LOGIC;
  signal rCurDividedWBeats1 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_10_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_11_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_12_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_13_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_14_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_15_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_16_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_17_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_1_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_2_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_3_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_4_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_5_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_6_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_7_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_8_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_i_9_n_0 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_n_1 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_n_2 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_n_3 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_n_4 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_n_5 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_n_6 : STD_LOGIC;
  signal rCurDividedWBeats1_carry_n_7 : STD_LOGIC;
  signal rCurRLength : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rCurRLengthZeroBase : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rCurRLengthZeroBase[0]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[1]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[1]_i_3_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[2]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[2]_i_3_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[3]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[3]_i_3_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[3]_i_4_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[4]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[4]_i_3_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[5]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[5]_i_3_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[6]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[7]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[7]_i_3_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[7]_i_4_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[7]_i_5_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[7]_i_6_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[7]_i_7_n_0\ : STD_LOGIC;
  signal \rCurRLengthZeroBase[7]_i_8_n_0\ : STD_LOGIC;
  signal \rCurRLength[0]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[0]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLength[10]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[11]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[12]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[13]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[14]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[15]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[1]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[2]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[3]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[4]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[5]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[6]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[7]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[7]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLength[8]_i_1_n_0\ : STD_LOGIC;
  signal \rCurRLength[8]_i_2_n_0\ : STD_LOGIC;
  signal \rCurRLength[9]_i_1_n_0\ : STD_LOGIC;
  signal rCurRLength_2 : STD_LOGIC;
  signal rCurReadAddress : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCurReadAddress[16]_i_10_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[16]_i_3_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[16]_i_4_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[16]_i_5_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[16]_i_6_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[16]_i_7_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[16]_i_8_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[16]_i_9_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[24]_i_3_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[31]_i_1_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[8]_i_3_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[8]_i_4_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[8]_i_5_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[8]_i_6_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[8]_i_7_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[8]_i_8_n_0\ : STD_LOGIC;
  signal \rCurReadAddress[8]_i_9_n_0\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \rCurReadAddress_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \rCurReadAddress_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \rCurReadAddress_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \rCurReadAddress_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \rCurReadAddress_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \rCurReadAddress_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \rCurReadAddress_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \rCurReadAddress_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \rCurReadAddress_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal rCurWLength : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rCurWLengthZeroBase : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rCurWLengthZeroBase[0]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[1]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[1]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[2]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[2]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[3]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[3]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[3]_i_4_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[4]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[4]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[5]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[5]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[6]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[7]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[7]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[7]_i_4_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[7]_i_5_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[7]_i_6_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[7]_i_7_n_0\ : STD_LOGIC;
  signal \rCurWLengthZeroBase[7]_i_8_n_0\ : STD_LOGIC;
  signal \^rcurwlengthzerobase_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rCurWLength[0]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[0]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLength[10]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[11]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[12]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[13]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[14]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[15]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[1]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[2]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[3]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[4]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[5]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[6]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[7]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[7]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLength[8]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWLength[8]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWLength[9]_i_1_n_0\ : STD_LOGIC;
  signal rCurWLength_1 : STD_LOGIC;
  signal rCurWriteAddress : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rCurWriteAddress[16]_i_10_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[16]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[16]_i_4_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[16]_i_5_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[16]_i_6_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[16]_i_7_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[16]_i_8_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[16]_i_9_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[24]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[31]_i_1_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[8]_i_3_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[8]_i_4_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[8]_i_5_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[8]_i_6_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[8]_i_7_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[8]_i_8_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress[8]_i_9_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \^rcurwriteaddress_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCurWriteAddress_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \rCurWriteAddress_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal rRemainingRBeats : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rRemainingRBeats0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_n_1\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_n_2\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_n_3\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_n_4\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_n_5\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_n_6\ : STD_LOGIC;
  signal \rRemainingRBeats0_carry__0_n_7\ : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_1_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_2_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_3_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_4_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_5_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_6_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_7_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_i_8_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_0 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_1 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_2 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_3 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_4 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_5 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_6 : STD_LOGIC;
  signal rRemainingRBeats0_carry_n_7 : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[10]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[11]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[12]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[13]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[14]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[15]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[5]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[6]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[7]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[8]\ : STD_LOGIC;
  signal \rRemainingRBeats_reg_n_0_[9]\ : STD_LOGIC;
  signal rRemainingWBeats : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rRemainingWBeats0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_n_1\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_n_2\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_n_3\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_n_4\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_n_5\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_n_6\ : STD_LOGIC;
  signal \rRemainingWBeats0_carry__0_n_7\ : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_1_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_2_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_3_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_4_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_5_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_6_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_7_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_i_8_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_0 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_1 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_2 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_3 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_4 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_5 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_6 : STD_LOGIC;
  signal rRemainingWBeats0_carry_n_7 : STD_LOGIC;
  signal rRemainingWBeats_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_rCurDividedRBeats1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rCurDividedWBeats1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rCurReadAddress_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rCurReadAddress_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rCurWriteAddress_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rCurWriteAddress_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rRemainingRBeats0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rRemainingWBeats0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of D_RREADY_INST_0 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_onehot_rRCurState[3]_i_1\ : label is "soft_lutpair33";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rRCurState_reg[0]\ : label is "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rRCurState_reg[1]\ : label is "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rRCurState_reg[2]\ : label is "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rRCurState_reg[3]\ : label is "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100";
  attribute SOFT_HLUTNM of \FSM_onehot_rWCurState[4]_i_3\ : label is "soft_lutpair30";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rWCurState_reg[0]\ : label is "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rWCurState_reg[1]\ : label is "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rWCurState_reg[2]\ : label is "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rWCurState_reg[3]\ : label is "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rWCurState_reg[4]\ : label is "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001";
  attribute SOFT_HLUTNM of ofromECCRLast_INST_0 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ofromECCRLast_INST_0_i_3 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of ofromECCRValid_INST_0 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of rCurDividedRBeats1_carry_i_16 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of rCurDividedRBeats1_carry_i_17 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of rCurDividedWBeats1_carry_i_16 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of rCurDividedWBeats1_carry_i_17 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[1]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[3]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[3]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[4]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[5]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[5]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[7]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[7]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[7]_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[7]_i_6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[7]_i_7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rCurRLengthZeroBase[7]_i_8\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rCurRLength[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rCurRLength[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rCurRLength[12]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rCurRLength[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rCurRLength[14]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rCurRLength[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rCurRLength[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rCurRLength[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rCurRLength[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rCurRLength[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rCurRLength[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rCurRLength[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rCurRLength[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rCurRLength[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rCurRLength[9]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rCurReadAddress[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rCurReadAddress[10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rCurReadAddress[11]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rCurReadAddress[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rCurReadAddress[13]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rCurReadAddress[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rCurReadAddress[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rCurReadAddress[16]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rCurReadAddress[17]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rCurReadAddress[18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rCurReadAddress[19]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rCurReadAddress[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rCurReadAddress[20]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rCurReadAddress[21]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rCurReadAddress[22]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rCurReadAddress[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rCurReadAddress[24]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rCurReadAddress[25]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rCurReadAddress[26]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rCurReadAddress[27]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rCurReadAddress[28]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rCurReadAddress[29]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rCurReadAddress[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rCurReadAddress[30]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rCurReadAddress[31]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rCurReadAddress[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rCurReadAddress[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rCurReadAddress[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rCurReadAddress[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rCurReadAddress[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rCurReadAddress[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rCurReadAddress[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[0]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[1]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[3]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[3]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[4]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[5]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[5]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[7]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[7]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[7]_i_5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[7]_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[7]_i_7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rCurWLengthZeroBase[7]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rCurWLength[0]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rCurWLength[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rCurWLength[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rCurWLength[12]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rCurWLength[13]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rCurWLength[14]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rCurWLength[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rCurWLength[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rCurWLength[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rCurWLength[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rCurWLength[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rCurWLength[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rCurWLength[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rCurWLength[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rCurWLength[8]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rRemainingRBeats[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rRemainingRBeats[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rRemainingRBeats[11]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rRemainingRBeats[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rRemainingRBeats[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rRemainingRBeats[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rRemainingRBeats[15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rRemainingRBeats[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rRemainingRBeats[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rRemainingRBeats[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rRemainingRBeats[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rRemainingRBeats[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rRemainingRBeats[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rRemainingRBeats[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rRemainingRBeats[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rRemainingRBeats[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rRemainingWBeats[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rRemainingWBeats[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rRemainingWBeats[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rRemainingWBeats[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rRemainingWBeats[13]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rRemainingWBeats[14]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rRemainingWBeats[15]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rRemainingWBeats[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rRemainingWBeats[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rRemainingWBeats[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rRemainingWBeats[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rRemainingWBeats[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rRemainingWBeats[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rRemainingWBeats[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rRemainingWBeats[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rRemainingWBeats[9]_i_1\ : label is "soft_lutpair40";
begin
  D_ARADDR(31 downto 0) <= \^d_araddr\(31 downto 0);
  D_ARLEN(7 downto 0) <= \^d_arlen\(7 downto 0);
  D_WLAST <= \^d_wlast\;
  \FSM_onehot_rRCurState_reg[3]_0\(1 downto 0) <= \^fsm_onehot_rrcurstate_reg[3]_0\(1 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \rCurWLengthZeroBase_reg[7]_0\(7 downto 0) <= \^rcurwlengthzerobase_reg[7]_0\(7 downto 0);
  \rCurWriteAddress_reg[31]_0\(31 downto 0) <= \^rcurwriteaddress_reg[31]_0\(31 downto 0);
D_RREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ifromECCRReady,
      I1 => p_0_in8_in,
      O => D_RREADY
    );
D_WLAST_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^rcurwlengthzerobase_reg[7]_0\(1),
      I1 => \^rcurwlengthzerobase_reg[7]_0\(2),
      I2 => \^rcurwlengthzerobase_reg[7]_0\(0),
      I3 => \^rcurwlengthzerobase_reg[7]_0\(3),
      I4 => D_WLAST_INST_0_i_1_n_0,
      O => \^d_wlast\
    );
D_WLAST_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rcurwlengthzerobase_reg[7]_0\(7),
      I1 => \^rcurwlengthzerobase_reg[7]_0\(5),
      I2 => \^rcurwlengthzerobase_reg[7]_0\(6),
      I3 => \^rcurwlengthzerobase_reg[7]_0\(4),
      O => D_WLAST_INST_0_i_1_n_0
    );
\FSM_onehot_rRCurState[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rCurRLength_2,
      I1 => ofromECCRLast_INST_0_i_1_n_0,
      I2 => \FSM_onehot_rRCurState[0]_i_2_n_0\,
      I3 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      O => \FSM_onehot_rRCurState[0]_i_1_n_0\
    );
\FSM_onehot_rRCurState[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => ifromECCRCmdValid,
      I1 => \FSM_onehot_rRCurState[0]_i_3_n_0\,
      I2 => \FSM_onehot_rRCurState[0]_i_4_n_0\,
      I3 => \FSM_onehot_rRCurState[0]_i_5_n_0\,
      I4 => \FSM_onehot_rRCurState[0]_i_6_n_0\,
      O => \FSM_onehot_rRCurState[0]_i_2_n_0\
    );
\FSM_onehot_rRCurState[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ifromECCRLength(8),
      I1 => ifromECCRLength(3),
      I2 => ifromECCRLength(4),
      I3 => ifromECCRLength(2),
      O => \FSM_onehot_rRCurState[0]_i_3_n_0\
    );
\FSM_onehot_rRCurState[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ifromECCRLength(10),
      I1 => ifromECCRLength(0),
      I2 => ifromECCRLength(9),
      I3 => ifromECCRLength(6),
      O => \FSM_onehot_rRCurState[0]_i_4_n_0\
    );
\FSM_onehot_rRCurState[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ifromECCRLength(13),
      I1 => ifromECCRLength(5),
      I2 => ifromECCRLength(11),
      I3 => ifromECCRLength(7),
      O => \FSM_onehot_rRCurState[0]_i_5_n_0\
    );
\FSM_onehot_rRCurState[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ifromECCRLength(14),
      I1 => ifromECCRLength(1),
      I2 => ifromECCRLength(15),
      I3 => ifromECCRLength(12),
      O => \FSM_onehot_rRCurState[0]_i_6_n_0\
    );
\FSM_onehot_rRCurState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF888F88FF88"
    )
        port map (
      I0 => \^fsm_onehot_rrcurstate_reg[3]_0\(1),
      I1 => D_ARREADY,
      I2 => ifromECCRReady,
      I3 => p_0_in8_in,
      I4 => D_RVALID,
      I5 => ofromECCRLast_INST_0_i_2_n_0,
      O => \FSM_onehot_rRCurState[1]_i_1_n_0\
    );
\FSM_onehot_rRCurState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => ofromECCRLast_INST_0_i_2_n_0,
      I1 => D_RVALID,
      I2 => p_0_in8_in,
      I3 => ifromECCRReady,
      I4 => \FSM_onehot_rRCurState[0]_i_2_n_0\,
      I5 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      O => \FSM_onehot_rRCurState[2]_i_1_n_0\
    );
\FSM_onehot_rRCurState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ofromECCRLast_INST_0_i_1_n_0,
      I1 => rCurRLength_2,
      I2 => D_ARREADY,
      I3 => \^fsm_onehot_rrcurstate_reg[3]_0\(1),
      O => \FSM_onehot_rRCurState[3]_i_1_n_0\
    );
\FSM_onehot_rRCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rRCurState[0]_i_1_n_0\,
      Q => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      S => iReset
    );
\FSM_onehot_rRCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rRCurState[1]_i_1_n_0\,
      Q => p_0_in8_in,
      R => iReset
    );
\FSM_onehot_rRCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rRCurState[2]_i_1_n_0\,
      Q => rCurRLength_2,
      R => iReset
    );
\FSM_onehot_rRCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rRCurState[3]_i_1_n_0\,
      Q => \^fsm_onehot_rrcurstate_reg[3]_0\(1),
      R => iReset
    );
\FSM_onehot_rWCurState[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_rWCurState_reg_n_0_[1]\,
      I1 => D_BVALID,
      I2 => \FSM_onehot_rWCurState_reg[3]_0\,
      I3 => \^q\(0),
      O => \FSM_onehot_rWCurState[0]_i_1_n_0\
    );
\FSM_onehot_rWCurState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => rCurWLength_1,
      I1 => \FSM_onehot_rWCurState[4]_i_2_n_0\,
      I2 => D_BVALID,
      I3 => \FSM_onehot_rWCurState_reg_n_0_[1]\,
      O => \FSM_onehot_rWCurState[1]_i_1_n_0\
    );
\FSM_onehot_rWCurState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(2),
      I1 => D_AWREADY,
      I2 => \FSM_onehot_rWCurState[3]_i_2_n_0\,
      I3 => \^q\(1),
      O => \FSM_onehot_rWCurState[2]_i_1_n_0\
    );
\FSM_onehot_rWCurState[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_rWCurState[3]_i_2_n_0\,
      I1 => \FSM_onehot_rWCurState_reg[3]_0\,
      I2 => \^q\(0),
      O => \FSM_onehot_rWCurState[3]_i_1_n_0\
    );
\FSM_onehot_rWCurState[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80000000000000"
    )
        port map (
      I0 => \^d_wlast\,
      I1 => ifromECCWValid,
      I2 => \rCurWLengthZeroBase_reg[0]_0\(1),
      I3 => \rCurWLengthZeroBase_reg[0]_0\(0),
      I4 => \^q\(1),
      I5 => D_WREADY,
      O => \FSM_onehot_rWCurState[3]_i_2_n_0\
    );
\FSM_onehot_rWCurState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_onehot_rWCurState[4]_i_2_n_0\,
      I1 => rCurWLength_1,
      I2 => D_AWREADY,
      I3 => \^q\(2),
      O => \FSM_onehot_rWCurState[4]_i_1_n_0\
    );
\FSM_onehot_rWCurState[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_rWCurState[4]_i_3_n_0\,
      I1 => rRemainingWBeats(9),
      I2 => rRemainingWBeats(8),
      I3 => rRemainingWBeats(12),
      I4 => rRemainingWBeats(13),
      I5 => \FSM_onehot_rWCurState[4]_i_4_n_0\,
      O => \FSM_onehot_rWCurState[4]_i_2_n_0\
    );
\FSM_onehot_rWCurState[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rRemainingWBeats(11),
      I1 => rRemainingWBeats(10),
      I2 => rRemainingWBeats(14),
      I3 => rRemainingWBeats(15),
      O => \FSM_onehot_rWCurState[4]_i_3_n_0\
    );
\FSM_onehot_rWCurState[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rRemainingWBeats(6),
      I1 => rRemainingWBeats(7),
      I2 => rRemainingWBeats(4),
      I3 => rRemainingWBeats(5),
      I4 => \FSM_onehot_rWCurState[4]_i_5_n_0\,
      O => \FSM_onehot_rWCurState[4]_i_4_n_0\
    );
\FSM_onehot_rWCurState[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rRemainingWBeats(3),
      I1 => rRemainingWBeats(0),
      I2 => rRemainingWBeats(2),
      I3 => rRemainingWBeats(1),
      O => \FSM_onehot_rWCurState[4]_i_5_n_0\
    );
\FSM_onehot_rWCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rWCurState[0]_i_1_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rWCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rWCurState[1]_i_1_n_0\,
      Q => \FSM_onehot_rWCurState_reg_n_0_[1]\,
      R => iReset
    );
\FSM_onehot_rWCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rWCurState[2]_i_1_n_0\,
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rWCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rWCurState[3]_i_1_n_0\,
      Q => rCurWLength_1,
      R => iReset
    );
\FSM_onehot_rWCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rWCurState[4]_i_1_n_0\,
      Q => \^q\(2),
      R => iReset
    );
ofromECCRLast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ofromECCRLast_INST_0_i_1_n_0,
      I1 => ofromECCRLast_INST_0_i_2_n_0,
      O => ofromECCRLast
    );
ofromECCRLast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ofromECCRLast_INST_0_i_3_n_0,
      I1 => \rRemainingRBeats_reg_n_0_[9]\,
      I2 => \rRemainingRBeats_reg_n_0_[8]\,
      I3 => \rRemainingRBeats_reg_n_0_[12]\,
      I4 => \rRemainingRBeats_reg_n_0_[13]\,
      I5 => ofromECCRLast_INST_0_i_4_n_0,
      O => ofromECCRLast_INST_0_i_1_n_0
    );
ofromECCRLast_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^d_arlen\(1),
      I1 => \^d_arlen\(4),
      I2 => \^d_arlen\(2),
      I3 => \^d_arlen\(5),
      I4 => ofromECCRLast_INST_0_i_5_n_0,
      O => ofromECCRLast_INST_0_i_2_n_0
    );
ofromECCRLast_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[11]\,
      I1 => \rRemainingRBeats_reg_n_0_[10]\,
      I2 => \rRemainingRBeats_reg_n_0_[14]\,
      I3 => \rRemainingRBeats_reg_n_0_[15]\,
      O => ofromECCRLast_INST_0_i_3_n_0
    );
ofromECCRLast_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[6]\,
      I1 => \rRemainingRBeats_reg_n_0_[7]\,
      I2 => \rRemainingRBeats_reg_n_0_[4]\,
      I3 => \rRemainingRBeats_reg_n_0_[5]\,
      I4 => ofromECCRLast_INST_0_i_6_n_0,
      O => ofromECCRLast_INST_0_i_4_n_0
    );
ofromECCRLast_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d_arlen\(3),
      I1 => \^d_arlen\(0),
      I2 => \^d_arlen\(7),
      I3 => \^d_arlen\(6),
      O => ofromECCRLast_INST_0_i_5_n_0
    );
ofromECCRLast_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[3]\,
      I1 => \rRemainingRBeats_reg_n_0_[0]\,
      I2 => \rRemainingRBeats_reg_n_0_[2]\,
      I3 => \rRemainingRBeats_reg_n_0_[1]\,
      O => ofromECCRLast_INST_0_i_6_n_0
    );
ofromECCRValid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => D_RVALID,
      O => ofromECCRValid
    );
rCurDividedRBeats1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => rCurDividedRBeats1,
      CO(6) => rCurDividedRBeats1_carry_n_1,
      CO(5) => rCurDividedRBeats1_carry_n_2,
      CO(4) => rCurDividedRBeats1_carry_n_3,
      CO(3) => rCurDividedRBeats1_carry_n_4,
      CO(2) => rCurDividedRBeats1_carry_n_5,
      CO(1) => rCurDividedRBeats1_carry_n_6,
      CO(0) => rCurDividedRBeats1_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => rCurDividedRBeats1_carry_i_1_n_0,
      DI(3) => rCurDividedRBeats1_carry_i_2_n_0,
      DI(2) => rCurDividedRBeats1_carry_i_3_n_0,
      DI(1) => rCurDividedRBeats1_carry_i_4_n_0,
      DI(0) => rCurDividedRBeats1_carry_i_5_n_0,
      O(7 downto 0) => NLW_rCurDividedRBeats1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => rCurDividedRBeats1_carry_i_6_n_0,
      S(6) => rCurDividedRBeats1_carry_i_7_n_0,
      S(5) => rCurDividedRBeats1_carry_i_8_n_0,
      S(4) => rCurDividedRBeats1_carry_i_9_n_0,
      S(3) => rCurDividedRBeats1_carry_i_10_n_0,
      S(2) => rCurDividedRBeats1_carry_i_11_n_0,
      S(1) => rCurDividedRBeats1_carry_i_12_n_0,
      S(0) => rCurDividedRBeats1_carry_i_13_n_0
    );
rCurDividedRBeats1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[9]\,
      I1 => \rRemainingRBeats_reg_n_0_[8]\,
      I2 => \rCurRLength[8]_i_2_n_0\,
      O => rCurDividedRBeats1_carry_i_1_n_0
    );
rCurDividedRBeats1_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^d_araddr\(9),
      I1 => \rRemainingRBeats_reg_n_0_[7]\,
      I2 => rCurDividedRBeats1_carry_i_14_n_0,
      I3 => \^d_araddr\(8),
      I4 => \rCurRLength[0]_i_2_n_0\,
      I5 => \rRemainingRBeats_reg_n_0_[6]\,
      O => rCurDividedRBeats1_carry_i_10_n_0
    );
rCurDividedRBeats1_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^d_araddr\(7),
      I1 => \rRemainingRBeats_reg_n_0_[5]\,
      I2 => rCurDividedRBeats1_carry_i_15_n_0,
      I3 => \^d_araddr\(6),
      I4 => \rCurRLength[0]_i_2_n_0\,
      I5 => \rRemainingRBeats_reg_n_0_[4]\,
      O => rCurDividedRBeats1_carry_i_11_n_0
    );
rCurDividedRBeats1_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^d_araddr\(5),
      I1 => \rRemainingRBeats_reg_n_0_[3]\,
      I2 => rCurDividedRBeats1_carry_i_16_n_0,
      I3 => \^d_araddr\(4),
      I4 => \rCurRLength[0]_i_2_n_0\,
      I5 => \rRemainingRBeats_reg_n_0_[2]\,
      O => rCurDividedRBeats1_carry_i_12_n_0
    );
rCurDividedRBeats1_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^d_araddr\(3),
      I1 => \rRemainingRBeats_reg_n_0_[1]\,
      I2 => rCurDividedRBeats1_carry_i_17_n_0,
      I3 => \^d_araddr\(2),
      I4 => \rCurRLength[0]_i_2_n_0\,
      I5 => \rRemainingRBeats_reg_n_0_[0]\,
      O => rCurDividedRBeats1_carry_i_13_n_0
    );
rCurDividedRBeats1_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^d_araddr\(7),
      I1 => rCurDividedRBeats1_carry_i_15_n_0,
      I2 => \^d_araddr\(6),
      O => rCurDividedRBeats1_carry_i_14_n_0
    );
rCurDividedRBeats1_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d_araddr\(5),
      I1 => \^d_araddr\(3),
      I2 => \^d_araddr\(0),
      I3 => \^d_araddr\(1),
      I4 => \^d_araddr\(2),
      I5 => \^d_araddr\(4),
      O => rCurDividedRBeats1_carry_i_15_n_0
    );
rCurDividedRBeats1_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d_araddr\(3),
      I1 => \^d_araddr\(0),
      I2 => \^d_araddr\(1),
      I3 => \^d_araddr\(2),
      O => rCurDividedRBeats1_carry_i_16_n_0
    );
rCurDividedRBeats1_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d_araddr\(0),
      I1 => \^d_araddr\(1),
      O => rCurDividedRBeats1_carry_i_17_n_0
    );
rCurDividedRBeats1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111400001774"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[7]\,
      I1 => \^d_araddr\(9),
      I2 => rCurDividedRBeats1_carry_i_14_n_0,
      I3 => \^d_araddr\(8),
      I4 => \rCurRLength[0]_i_2_n_0\,
      I5 => \rRemainingRBeats_reg_n_0_[6]\,
      O => rCurDividedRBeats1_carry_i_2_n_0
    );
rCurDividedRBeats1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111400001774"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[5]\,
      I1 => \^d_araddr\(7),
      I2 => rCurDividedRBeats1_carry_i_15_n_0,
      I3 => \^d_araddr\(6),
      I4 => \rCurRLength[0]_i_2_n_0\,
      I5 => \rRemainingRBeats_reg_n_0_[4]\,
      O => rCurDividedRBeats1_carry_i_3_n_0
    );
rCurDividedRBeats1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011001131310"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[3]\,
      I1 => \rCurRLength[0]_i_2_n_0\,
      I2 => \^d_araddr\(5),
      I3 => rCurDividedRBeats1_carry_i_16_n_0,
      I4 => \^d_araddr\(4),
      I5 => \rRemainingRBeats_reg_n_0_[2]\,
      O => rCurDividedRBeats1_carry_i_4_n_0
    );
rCurDividedRBeats1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011001131310"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[1]\,
      I1 => \rCurRLength[0]_i_2_n_0\,
      I2 => \^d_araddr\(3),
      I3 => \^d_araddr\(2),
      I4 => rCurDividedRBeats1_carry_i_17_n_0,
      I5 => \rRemainingRBeats_reg_n_0_[0]\,
      O => rCurDividedRBeats1_carry_i_5_n_0
    );
rCurDividedRBeats1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[15]\,
      I1 => \rRemainingRBeats_reg_n_0_[14]\,
      O => rCurDividedRBeats1_carry_i_6_n_0
    );
rCurDividedRBeats1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[13]\,
      I1 => \rRemainingRBeats_reg_n_0_[12]\,
      O => rCurDividedRBeats1_carry_i_7_n_0
    );
rCurDividedRBeats1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[10]\,
      I1 => \rRemainingRBeats_reg_n_0_[11]\,
      O => rCurDividedRBeats1_carry_i_8_n_0
    );
rCurDividedRBeats1_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \rCurRLength[8]_i_2_n_0\,
      I1 => \rRemainingRBeats_reg_n_0_[8]\,
      I2 => \rRemainingRBeats_reg_n_0_[9]\,
      O => rCurDividedRBeats1_carry_i_9_n_0
    );
rCurDividedWBeats1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => rCurDividedWBeats1,
      CO(6) => rCurDividedWBeats1_carry_n_1,
      CO(5) => rCurDividedWBeats1_carry_n_2,
      CO(4) => rCurDividedWBeats1_carry_n_3,
      CO(3) => rCurDividedWBeats1_carry_n_4,
      CO(2) => rCurDividedWBeats1_carry_n_5,
      CO(1) => rCurDividedWBeats1_carry_n_6,
      CO(0) => rCurDividedWBeats1_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => rCurDividedWBeats1_carry_i_1_n_0,
      DI(3) => rCurDividedWBeats1_carry_i_2_n_0,
      DI(2) => rCurDividedWBeats1_carry_i_3_n_0,
      DI(1) => rCurDividedWBeats1_carry_i_4_n_0,
      DI(0) => rCurDividedWBeats1_carry_i_5_n_0,
      O(7 downto 0) => NLW_rCurDividedWBeats1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => rCurDividedWBeats1_carry_i_6_n_0,
      S(6) => rCurDividedWBeats1_carry_i_7_n_0,
      S(5) => rCurDividedWBeats1_carry_i_8_n_0,
      S(4) => rCurDividedWBeats1_carry_i_9_n_0,
      S(3) => rCurDividedWBeats1_carry_i_10_n_0,
      S(2) => rCurDividedWBeats1_carry_i_11_n_0,
      S(1) => rCurDividedWBeats1_carry_i_12_n_0,
      S(0) => rCurDividedWBeats1_carry_i_13_n_0
    );
rCurDividedWBeats1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rCurWLength[8]_i_2_n_0\,
      I1 => rRemainingWBeats(9),
      I2 => rRemainingWBeats(8),
      O => rCurDividedWBeats1_carry_i_1_n_0
    );
rCurDividedWBeats1_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(9),
      I1 => rRemainingWBeats(7),
      I2 => rCurDividedWBeats1_carry_i_14_n_0,
      I3 => \^rcurwriteaddress_reg[31]_0\(8),
      I4 => \rCurWLength[0]_i_2_n_0\,
      I5 => rRemainingWBeats(6),
      O => rCurDividedWBeats1_carry_i_10_n_0
    );
rCurDividedWBeats1_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(7),
      I1 => rRemainingWBeats(5),
      I2 => rCurDividedWBeats1_carry_i_15_n_0,
      I3 => \^rcurwriteaddress_reg[31]_0\(6),
      I4 => \rCurWLength[0]_i_2_n_0\,
      I5 => rRemainingWBeats(4),
      O => rCurDividedWBeats1_carry_i_11_n_0
    );
rCurDividedWBeats1_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(5),
      I1 => rRemainingWBeats(3),
      I2 => rCurDividedWBeats1_carry_i_16_n_0,
      I3 => \^rcurwriteaddress_reg[31]_0\(4),
      I4 => \rCurWLength[0]_i_2_n_0\,
      I5 => rRemainingWBeats(2),
      O => rCurDividedWBeats1_carry_i_12_n_0
    );
rCurDividedWBeats1_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066033336009"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(3),
      I1 => rRemainingWBeats(1),
      I2 => rCurDividedWBeats1_carry_i_17_n_0,
      I3 => \^rcurwriteaddress_reg[31]_0\(2),
      I4 => \rCurWLength[0]_i_2_n_0\,
      I5 => rRemainingWBeats(0),
      O => rCurDividedWBeats1_carry_i_13_n_0
    );
rCurDividedWBeats1_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(7),
      I1 => rCurDividedWBeats1_carry_i_15_n_0,
      I2 => \^rcurwriteaddress_reg[31]_0\(6),
      O => rCurDividedWBeats1_carry_i_14_n_0
    );
rCurDividedWBeats1_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(5),
      I1 => \^rcurwriteaddress_reg[31]_0\(3),
      I2 => \^rcurwriteaddress_reg[31]_0\(0),
      I3 => \^rcurwriteaddress_reg[31]_0\(1),
      I4 => \^rcurwriteaddress_reg[31]_0\(2),
      I5 => \^rcurwriteaddress_reg[31]_0\(4),
      O => rCurDividedWBeats1_carry_i_15_n_0
    );
rCurDividedWBeats1_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(3),
      I1 => \^rcurwriteaddress_reg[31]_0\(0),
      I2 => \^rcurwriteaddress_reg[31]_0\(1),
      I3 => \^rcurwriteaddress_reg[31]_0\(2),
      O => rCurDividedWBeats1_carry_i_16_n_0
    );
rCurDividedWBeats1_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(0),
      I1 => \^rcurwriteaddress_reg[31]_0\(1),
      O => rCurDividedWBeats1_carry_i_17_n_0
    );
rCurDividedWBeats1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111400001774"
    )
        port map (
      I0 => rRemainingWBeats(7),
      I1 => \^rcurwriteaddress_reg[31]_0\(9),
      I2 => rCurDividedWBeats1_carry_i_14_n_0,
      I3 => \^rcurwriteaddress_reg[31]_0\(8),
      I4 => \rCurWLength[0]_i_2_n_0\,
      I5 => rRemainingWBeats(6),
      O => rCurDividedWBeats1_carry_i_2_n_0
    );
rCurDividedWBeats1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111400001774"
    )
        port map (
      I0 => rRemainingWBeats(5),
      I1 => \^rcurwriteaddress_reg[31]_0\(7),
      I2 => rCurDividedWBeats1_carry_i_15_n_0,
      I3 => \^rcurwriteaddress_reg[31]_0\(6),
      I4 => \rCurWLength[0]_i_2_n_0\,
      I5 => rRemainingWBeats(4),
      O => rCurDividedWBeats1_carry_i_3_n_0
    );
rCurDividedWBeats1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011001131310"
    )
        port map (
      I0 => rRemainingWBeats(3),
      I1 => \rCurWLength[0]_i_2_n_0\,
      I2 => \^rcurwriteaddress_reg[31]_0\(5),
      I3 => rCurDividedWBeats1_carry_i_16_n_0,
      I4 => \^rcurwriteaddress_reg[31]_0\(4),
      I5 => rRemainingWBeats(2),
      O => rCurDividedWBeats1_carry_i_4_n_0
    );
rCurDividedWBeats1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011001131310"
    )
        port map (
      I0 => rRemainingWBeats(1),
      I1 => \rCurWLength[0]_i_2_n_0\,
      I2 => \^rcurwriteaddress_reg[31]_0\(3),
      I3 => \^rcurwriteaddress_reg[31]_0\(2),
      I4 => rCurDividedWBeats1_carry_i_17_n_0,
      I5 => rRemainingWBeats(0),
      O => rCurDividedWBeats1_carry_i_5_n_0
    );
rCurDividedWBeats1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rRemainingWBeats(15),
      I1 => rRemainingWBeats(14),
      O => rCurDividedWBeats1_carry_i_6_n_0
    );
rCurDividedWBeats1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rRemainingWBeats(13),
      I1 => rRemainingWBeats(12),
      O => rCurDividedWBeats1_carry_i_7_n_0
    );
rCurDividedWBeats1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rRemainingWBeats(10),
      I1 => rRemainingWBeats(11),
      O => rCurDividedWBeats1_carry_i_8_n_0
    );
rCurDividedWBeats1_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => rRemainingWBeats(9),
      I1 => \rCurWLength[8]_i_2_n_0\,
      I2 => rRemainingWBeats(8),
      O => rCurDividedWBeats1_carry_i_9_n_0
    );
\rCurRLengthZeroBase[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDD1D"
    )
        port map (
      I0 => \^d_arlen\(0),
      I1 => rCurRLength_2,
      I2 => \rCurRLengthZeroBase[0]_i_2_n_0\,
      I3 => rCurDividedRBeats1,
      I4 => \rRemainingRBeats_reg_n_0_[0]\,
      O => rCurRLengthZeroBase(0)
    );
\rCurRLengthZeroBase[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => \^d_araddr\(0),
      I1 => \^d_araddr\(1),
      I2 => \^d_araddr\(2),
      I3 => \^d_araddr\(11),
      I4 => \^d_araddr\(10),
      O => \rCurRLengthZeroBase[0]_i_2_n_0\
    );
\rCurRLengthZeroBase[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E222E11D1DDD1"
    )
        port map (
      I0 => \^d_arlen\(1),
      I1 => rCurRLength_2,
      I2 => \rCurRLengthZeroBase[1]_i_2_n_0\,
      I3 => rCurDividedRBeats1,
      I4 => \rRemainingRBeats_reg_n_0_[1]\,
      I5 => \rCurRLengthZeroBase[1]_i_3_n_0\,
      O => rCurRLengthZeroBase(1)
    );
\rCurRLengthZeroBase[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFFFFFFFF"
    )
        port map (
      I0 => \^d_araddr\(0),
      I1 => \^d_araddr\(1),
      I2 => \^d_araddr\(2),
      I3 => \^d_araddr\(3),
      I4 => \^d_araddr\(11),
      I5 => \^d_araddr\(10),
      O => \rCurRLengthZeroBase[1]_i_2_n_0\
    );
\rCurRLengthZeroBase[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[0]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[0]_i_2_n_0\,
      I3 => rCurRLength_2,
      I4 => \^d_arlen\(0),
      O => \rCurRLengthZeroBase[1]_i_3_n_0\
    );
\rCurRLengthZeroBase[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurRLengthZeroBase[2]_i_2_n_0\,
      I1 => \^d_arlen\(2),
      I2 => rCurRLength_2,
      I3 => \rCurRLengthZeroBase[2]_i_3_n_0\,
      I4 => rCurDividedRBeats1,
      I5 => \rRemainingRBeats_reg_n_0_[2]\,
      O => rCurRLengthZeroBase(2)
    );
\rCurRLengthZeroBase[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011D1DDD1"
    )
        port map (
      I0 => \^d_arlen\(1),
      I1 => rCurRLength_2,
      I2 => \rCurRLengthZeroBase[1]_i_2_n_0\,
      I3 => rCurDividedRBeats1,
      I4 => \rRemainingRBeats_reg_n_0_[1]\,
      I5 => \rCurRLengthZeroBase[1]_i_3_n_0\,
      O => \rCurRLengthZeroBase[2]_i_2_n_0\
    );
\rCurRLengthZeroBase[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFE"
    )
        port map (
      I0 => \^d_araddr\(3),
      I1 => \^d_araddr\(0),
      I2 => \^d_araddr\(1),
      I3 => \^d_araddr\(2),
      I4 => \^d_araddr\(4),
      I5 => \rCurRLength[0]_i_2_n_0\,
      O => \rCurRLengthZeroBase[2]_i_3_n_0\
    );
\rCurRLengthZeroBase[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurRLengthZeroBase[3]_i_2_n_0\,
      I1 => \^d_arlen\(3),
      I2 => rCurRLength_2,
      I3 => \rCurRLengthZeroBase[3]_i_3_n_0\,
      I4 => rCurDividedRBeats1,
      I5 => \rRemainingRBeats_reg_n_0_[3]\,
      O => rCurRLengthZeroBase(3)
    );
\rCurRLengthZeroBase[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \rCurRLengthZeroBase[2]_i_2_n_0\,
      I1 => \^d_arlen\(2),
      I2 => rCurRLength_2,
      I3 => \rCurRLengthZeroBase[2]_i_3_n_0\,
      I4 => rCurDividedRBeats1,
      I5 => \rRemainingRBeats_reg_n_0_[2]\,
      O => \rCurRLengthZeroBase[3]_i_2_n_0\
    );
\rCurRLengthZeroBase[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \rCurRLengthZeroBase[3]_i_4_n_0\,
      I1 => \^d_araddr\(5),
      I2 => \^d_araddr\(11),
      I3 => \^d_araddr\(10),
      O => \rCurRLengthZeroBase[3]_i_3_n_0\
    );
\rCurRLengthZeroBase[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^d_araddr\(4),
      I1 => \^d_araddr\(2),
      I2 => \^d_araddr\(1),
      I3 => \^d_araddr\(0),
      I4 => \^d_araddr\(3),
      O => \rCurRLengthZeroBase[3]_i_4_n_0\
    );
\rCurRLengthZeroBase[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurRLengthZeroBase[4]_i_2_n_0\,
      I1 => \^d_arlen\(4),
      I2 => rCurRLength_2,
      I3 => \rCurRLengthZeroBase[4]_i_3_n_0\,
      I4 => rCurDividedRBeats1,
      I5 => \rRemainingRBeats_reg_n_0_[4]\,
      O => rCurRLengthZeroBase(4)
    );
\rCurRLengthZeroBase[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rCurRLengthZeroBase[7]_i_6_n_0\,
      I1 => \rCurRLengthZeroBase[2]_i_2_n_0\,
      I2 => \rCurRLengthZeroBase[7]_i_7_n_0\,
      O => \rCurRLengthZeroBase[4]_i_2_n_0\
    );
\rCurRLengthZeroBase[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => rCurDividedRBeats1_carry_i_15_n_0,
      I1 => \^d_araddr\(6),
      I2 => \^d_araddr\(11),
      I3 => \^d_araddr\(10),
      O => \rCurRLengthZeroBase[4]_i_3_n_0\
    );
\rCurRLengthZeroBase[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656A656A6A6A656"
    )
        port map (
      I0 => \rCurRLengthZeroBase[5]_i_2_n_0\,
      I1 => \^d_arlen\(5),
      I2 => rCurRLength_2,
      I3 => \rCurRLengthZeroBase[5]_i_3_n_0\,
      I4 => rCurDividedRBeats1,
      I5 => \rRemainingRBeats_reg_n_0_[5]\,
      O => rCurRLengthZeroBase(5)
    );
\rCurRLengthZeroBase[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rCurRLengthZeroBase[7]_i_7_n_0\,
      I1 => \rCurRLengthZeroBase[2]_i_2_n_0\,
      I2 => \rCurRLengthZeroBase[7]_i_6_n_0\,
      I3 => \rCurRLengthZeroBase[7]_i_5_n_0\,
      O => \rCurRLengthZeroBase[5]_i_2_n_0\
    );
\rCurRLengthZeroBase[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7777F"
    )
        port map (
      I0 => \^d_araddr\(11),
      I1 => \^d_araddr\(10),
      I2 => \^d_araddr\(6),
      I3 => rCurDividedRBeats1_carry_i_15_n_0,
      I4 => \^d_araddr\(7),
      O => \rCurRLengthZeroBase[5]_i_3_n_0\
    );
\rCurRLengthZeroBase[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurRLengthZeroBase[7]_i_4_n_0\,
      I1 => \^d_arlen\(6),
      I2 => rCurRLength_2,
      I3 => \rCurRLengthZeroBase[6]_i_2_n_0\,
      I4 => rCurDividedRBeats1,
      I5 => \rRemainingRBeats_reg_n_0_[6]\,
      O => rCurRLengthZeroBase(6)
    );
\rCurRLengthZeroBase[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE000000000000"
    )
        port map (
      I0 => \^d_araddr\(7),
      I1 => rCurDividedRBeats1_carry_i_15_n_0,
      I2 => \^d_araddr\(6),
      I3 => \^d_araddr\(8),
      I4 => \^d_araddr\(11),
      I5 => \^d_araddr\(10),
      O => \rCurRLengthZeroBase[6]_i_2_n_0\
    );
\rCurRLengthZeroBase[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => rCurRLength_2,
      I1 => ifromECCRReady,
      I2 => p_0_in8_in,
      I3 => D_RVALID,
      O => \rCurRLengthZeroBase[7]_i_1_n_0\
    );
\rCurRLengthZeroBase[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB444B4"
    )
        port map (
      I0 => \rCurRLengthZeroBase[7]_i_3_n_0\,
      I1 => \rCurRLengthZeroBase[7]_i_4_n_0\,
      I2 => \^d_arlen\(7),
      I3 => rCurRLength_2,
      I4 => \rCurRLength[7]_i_1_n_0\,
      O => rCurRLengthZeroBase(7)
    );
\rCurRLengthZeroBase[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[6]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[6]_i_2_n_0\,
      I3 => rCurRLength_2,
      I4 => \^d_arlen\(6),
      O => \rCurRLengthZeroBase[7]_i_3_n_0\
    );
\rCurRLengthZeroBase[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \rCurRLengthZeroBase[7]_i_5_n_0\,
      I1 => \rCurRLengthZeroBase[7]_i_6_n_0\,
      I2 => \rCurRLengthZeroBase[2]_i_2_n_0\,
      I3 => \rCurRLengthZeroBase[7]_i_7_n_0\,
      I4 => \rCurRLengthZeroBase[7]_i_8_n_0\,
      O => \rCurRLengthZeroBase[7]_i_4_n_0\
    );
\rCurRLengthZeroBase[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[4]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[4]_i_3_n_0\,
      I3 => rCurRLength_2,
      I4 => \^d_arlen\(4),
      O => \rCurRLengthZeroBase[7]_i_5_n_0\
    );
\rCurRLengthZeroBase[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[2]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[2]_i_3_n_0\,
      I3 => rCurRLength_2,
      I4 => \^d_arlen\(2),
      O => \rCurRLengthZeroBase[7]_i_6_n_0\
    );
\rCurRLengthZeroBase[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[3]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[3]_i_3_n_0\,
      I3 => rCurRLength_2,
      I4 => \^d_arlen\(3),
      O => \rCurRLengthZeroBase[7]_i_7_n_0\
    );
\rCurRLengthZeroBase[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[5]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[5]_i_3_n_0\,
      I3 => rCurRLength_2,
      I4 => \^d_arlen\(5),
      O => \rCurRLengthZeroBase[7]_i_8_n_0\
    );
\rCurRLengthZeroBase_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(0),
      Q => \^d_arlen\(0),
      R => iReset
    );
\rCurRLengthZeroBase_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(1),
      Q => \^d_arlen\(1),
      R => iReset
    );
\rCurRLengthZeroBase_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(2),
      Q => \^d_arlen\(2),
      R => iReset
    );
\rCurRLengthZeroBase_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(3),
      Q => \^d_arlen\(3),
      R => iReset
    );
\rCurRLengthZeroBase_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(4),
      Q => \^d_arlen\(4),
      R => iReset
    );
\rCurRLengthZeroBase_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(5),
      Q => \^d_arlen\(5),
      R => iReset
    );
\rCurRLengthZeroBase_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(6),
      Q => \^d_arlen\(6),
      R => iReset
    );
\rCurRLengthZeroBase_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurRLengthZeroBase[7]_i_1_n_0\,
      D => rCurRLengthZeroBase(7),
      Q => \^d_arlen\(7),
      R => iReset
    );
\rCurRLength[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888BBBB8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[0]\,
      I1 => rCurDividedRBeats1,
      I2 => \^d_araddr\(0),
      I3 => \^d_araddr\(1),
      I4 => \^d_araddr\(2),
      I5 => \rCurRLength[0]_i_2_n_0\,
      O => \rCurRLength[0]_i_1_n_0\
    );
\rCurRLength[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d_araddr\(10),
      I1 => \^d_araddr\(11),
      O => \rCurRLength[0]_i_2_n_0\
    );
\rCurRLength[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[10]\,
      I1 => rCurDividedRBeats1,
      O => \rCurRLength[10]_i_1_n_0\
    );
\rCurRLength[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[11]\,
      I1 => rCurDividedRBeats1,
      O => \rCurRLength[11]_i_1_n_0\
    );
\rCurRLength[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[12]\,
      I1 => rCurDividedRBeats1,
      O => \rCurRLength[12]_i_1_n_0\
    );
\rCurRLength[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[13]\,
      I1 => rCurDividedRBeats1,
      O => \rCurRLength[13]_i_1_n_0\
    );
\rCurRLength[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[14]\,
      I1 => rCurDividedRBeats1,
      O => \rCurRLength[14]_i_1_n_0\
    );
\rCurRLength[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[15]\,
      I1 => rCurDividedRBeats1,
      O => \rCurRLength[15]_i_1_n_0\
    );
\rCurRLength[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \rCurRLengthZeroBase[1]_i_2_n_0\,
      I1 => rCurDividedRBeats1,
      I2 => \rRemainingRBeats_reg_n_0_[1]\,
      O => \rCurRLength[1]_i_1_n_0\
    );
\rCurRLength[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[2]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[2]_i_3_n_0\,
      O => \rCurRLength[2]_i_1_n_0\
    );
\rCurRLength[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[3]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[3]_i_3_n_0\,
      O => \rCurRLength[3]_i_1_n_0\
    );
\rCurRLength[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[4]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[4]_i_3_n_0\,
      O => \rCurRLength[4]_i_1_n_0\
    );
\rCurRLength[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[5]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[5]_i_3_n_0\,
      O => \rCurRLength[5]_i_1_n_0\
    );
\rCurRLength[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[6]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLengthZeroBase[6]_i_2_n_0\,
      O => \rCurRLength[6]_i_1_n_0\
    );
\rCurRLength[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[7]\,
      I1 => rCurDividedRBeats1,
      I2 => \rCurRLength[7]_i_2_n_0\,
      O => \rCurRLength[7]_i_1_n_0\
    );
\rCurRLength[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAB"
    )
        port map (
      I0 => \rCurRLength[0]_i_2_n_0\,
      I1 => \^d_araddr\(8),
      I2 => \^d_araddr\(6),
      I3 => rCurDividedRBeats1_carry_i_15_n_0,
      I4 => \^d_araddr\(7),
      I5 => \^d_araddr\(9),
      O => \rCurRLength[7]_i_2_n_0\
    );
\rCurRLength[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[8]\,
      I1 => \rCurRLength[8]_i_2_n_0\,
      I2 => rCurDividedRBeats1,
      O => \rCurRLength[8]_i_1_n_0\
    );
\rCurRLength[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \^d_araddr\(8),
      I1 => \^d_araddr\(6),
      I2 => rCurDividedRBeats1_carry_i_15_n_0,
      I3 => \^d_araddr\(7),
      I4 => \^d_araddr\(9),
      I5 => \rCurRLength[0]_i_2_n_0\,
      O => \rCurRLength[8]_i_2_n_0\
    );
\rCurRLength[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[9]\,
      I1 => rCurDividedRBeats1,
      O => \rCurRLength[9]_i_1_n_0\
    );
\rCurRLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[0]_i_1_n_0\,
      Q => rCurRLength(0),
      R => iReset
    );
\rCurRLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[10]_i_1_n_0\,
      Q => rCurRLength(10),
      R => iReset
    );
\rCurRLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[11]_i_1_n_0\,
      Q => rCurRLength(11),
      R => iReset
    );
\rCurRLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[12]_i_1_n_0\,
      Q => rCurRLength(12),
      R => iReset
    );
\rCurRLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[13]_i_1_n_0\,
      Q => rCurRLength(13),
      R => iReset
    );
\rCurRLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[14]_i_1_n_0\,
      Q => rCurRLength(14),
      R => iReset
    );
\rCurRLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[15]_i_1_n_0\,
      Q => rCurRLength(15),
      R => iReset
    );
\rCurRLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[1]_i_1_n_0\,
      Q => rCurRLength(1),
      R => iReset
    );
\rCurRLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[2]_i_1_n_0\,
      Q => rCurRLength(2),
      R => iReset
    );
\rCurRLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[3]_i_1_n_0\,
      Q => rCurRLength(3),
      R => iReset
    );
\rCurRLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[4]_i_1_n_0\,
      Q => rCurRLength(4),
      R => iReset
    );
\rCurRLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[5]_i_1_n_0\,
      Q => rCurRLength(5),
      R => iReset
    );
\rCurRLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[6]_i_1_n_0\,
      Q => rCurRLength(6),
      R => iReset
    );
\rCurRLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[7]_i_1_n_0\,
      Q => rCurRLength(7),
      R => iReset
    );
\rCurRLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[8]_i_1_n_0\,
      Q => rCurRLength(8),
      R => iReset
    );
\rCurRLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurRLength_2,
      D => \rCurRLength[9]_i_1_n_0\,
      Q => rCurRLength(9),
      R => iReset
    );
\rCurReadAddress[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(0),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => \^d_araddr\(0),
      O => rCurReadAddress(0)
    );
\rCurReadAddress[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(10),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(10),
      O => rCurReadAddress(10)
    );
\rCurReadAddress[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(11),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(11),
      O => rCurReadAddress(11)
    );
\rCurReadAddress[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(12),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(12),
      O => rCurReadAddress(12)
    );
\rCurReadAddress[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(13),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(13),
      O => rCurReadAddress(13)
    );
\rCurReadAddress[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(14),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(14),
      O => rCurReadAddress(14)
    );
\rCurReadAddress[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(15),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(15),
      O => rCurReadAddress(15)
    );
\rCurReadAddress[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(16),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(16),
      O => rCurReadAddress(16)
    );
\rCurReadAddress[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(9),
      I1 => rCurRLength(7),
      O => \rCurReadAddress[16]_i_10_n_0\
    );
\rCurReadAddress[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(16),
      I1 => rCurRLength(14),
      O => \rCurReadAddress[16]_i_3_n_0\
    );
\rCurReadAddress[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(15),
      I1 => rCurRLength(13),
      O => \rCurReadAddress[16]_i_4_n_0\
    );
\rCurReadAddress[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(14),
      I1 => rCurRLength(12),
      O => \rCurReadAddress[16]_i_5_n_0\
    );
\rCurReadAddress[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(13),
      I1 => rCurRLength(11),
      O => \rCurReadAddress[16]_i_6_n_0\
    );
\rCurReadAddress[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(12),
      I1 => rCurRLength(10),
      O => \rCurReadAddress[16]_i_7_n_0\
    );
\rCurReadAddress[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(11),
      I1 => rCurRLength(9),
      O => \rCurReadAddress[16]_i_8_n_0\
    );
\rCurReadAddress[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(10),
      I1 => rCurRLength(8),
      O => \rCurReadAddress[16]_i_9_n_0\
    );
\rCurReadAddress[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(17),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(17),
      O => rCurReadAddress(17)
    );
\rCurReadAddress[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(18),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(18),
      O => rCurReadAddress(18)
    );
\rCurReadAddress[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(19),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(19),
      O => rCurReadAddress(19)
    );
\rCurReadAddress[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(1),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(1),
      O => rCurReadAddress(1)
    );
\rCurReadAddress[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(20),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(20),
      O => rCurReadAddress(20)
    );
\rCurReadAddress[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(21),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(21),
      O => rCurReadAddress(21)
    );
\rCurReadAddress[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(22),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(22),
      O => rCurReadAddress(22)
    );
\rCurReadAddress[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(23),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(23),
      O => rCurReadAddress(23)
    );
\rCurReadAddress[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(24),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(24),
      O => rCurReadAddress(24)
    );
\rCurReadAddress[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(17),
      I1 => rCurRLength(15),
      O => \rCurReadAddress[24]_i_3_n_0\
    );
\rCurReadAddress[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(25),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(25),
      O => rCurReadAddress(25)
    );
\rCurReadAddress[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(26),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(26),
      O => rCurReadAddress(26)
    );
\rCurReadAddress[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(27),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(27),
      O => rCurReadAddress(27)
    );
\rCurReadAddress[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(28),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(28),
      O => rCurReadAddress(28)
    );
\rCurReadAddress[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(29),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(29),
      O => rCurReadAddress(29)
    );
\rCurReadAddress[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(2),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(2),
      O => rCurReadAddress(2)
    );
\rCurReadAddress[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(30),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(30),
      O => rCurReadAddress(30)
    );
\rCurReadAddress[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(1),
      I2 => D_ARREADY,
      O => \rCurReadAddress[31]_i_1_n_0\
    );
\rCurReadAddress[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(31),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(31),
      O => rCurReadAddress(31)
    );
\rCurReadAddress[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(3),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(3),
      O => rCurReadAddress(3)
    );
\rCurReadAddress[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(4),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(4),
      O => rCurReadAddress(4)
    );
\rCurReadAddress[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(5),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(5),
      O => rCurReadAddress(5)
    );
\rCurReadAddress[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(6),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(6),
      O => rCurReadAddress(6)
    );
\rCurReadAddress[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(7),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(7),
      O => rCurReadAddress(7)
    );
\rCurReadAddress[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(8),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(8),
      O => rCurReadAddress(8)
    );
\rCurReadAddress[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(8),
      I1 => rCurRLength(6),
      O => \rCurReadAddress[8]_i_3_n_0\
    );
\rCurReadAddress[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(7),
      I1 => rCurRLength(5),
      O => \rCurReadAddress[8]_i_4_n_0\
    );
\rCurReadAddress[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(6),
      I1 => rCurRLength(4),
      O => \rCurReadAddress[8]_i_5_n_0\
    );
\rCurReadAddress[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(5),
      I1 => rCurRLength(3),
      O => \rCurReadAddress[8]_i_6_n_0\
    );
\rCurReadAddress[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(4),
      I1 => rCurRLength(2),
      O => \rCurReadAddress[8]_i_7_n_0\
    );
\rCurReadAddress[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(3),
      I1 => rCurRLength(1),
      O => \rCurReadAddress[8]_i_8_n_0\
    );
\rCurReadAddress[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_araddr\(2),
      I1 => rCurRLength(0),
      O => \rCurReadAddress[8]_i_9_n_0\
    );
\rCurReadAddress[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRAddress(9),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in9(9),
      O => rCurReadAddress(9)
    );
\rCurReadAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(0),
      Q => \^d_araddr\(0),
      R => iReset
    );
\rCurReadAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(10),
      Q => \^d_araddr\(10),
      R => iReset
    );
\rCurReadAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(11),
      Q => \^d_araddr\(11),
      R => iReset
    );
\rCurReadAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(12),
      Q => \^d_araddr\(12),
      R => iReset
    );
\rCurReadAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(13),
      Q => \^d_araddr\(13),
      R => iReset
    );
\rCurReadAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(14),
      Q => \^d_araddr\(14),
      R => iReset
    );
\rCurReadAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(15),
      Q => \^d_araddr\(15),
      R => iReset
    );
\rCurReadAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(16),
      Q => \^d_araddr\(16),
      R => iReset
    );
\rCurReadAddress_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCurReadAddress_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \rCurReadAddress_reg[16]_i_2_n_0\,
      CO(6) => \rCurReadAddress_reg[16]_i_2_n_1\,
      CO(5) => \rCurReadAddress_reg[16]_i_2_n_2\,
      CO(4) => \rCurReadAddress_reg[16]_i_2_n_3\,
      CO(3) => \rCurReadAddress_reg[16]_i_2_n_4\,
      CO(2) => \rCurReadAddress_reg[16]_i_2_n_5\,
      CO(1) => \rCurReadAddress_reg[16]_i_2_n_6\,
      CO(0) => \rCurReadAddress_reg[16]_i_2_n_7\,
      DI(7 downto 0) => \^d_araddr\(16 downto 9),
      O(7 downto 0) => in9(16 downto 9),
      S(7) => \rCurReadAddress[16]_i_3_n_0\,
      S(6) => \rCurReadAddress[16]_i_4_n_0\,
      S(5) => \rCurReadAddress[16]_i_5_n_0\,
      S(4) => \rCurReadAddress[16]_i_6_n_0\,
      S(3) => \rCurReadAddress[16]_i_7_n_0\,
      S(2) => \rCurReadAddress[16]_i_8_n_0\,
      S(1) => \rCurReadAddress[16]_i_9_n_0\,
      S(0) => \rCurReadAddress[16]_i_10_n_0\
    );
\rCurReadAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(17),
      Q => \^d_araddr\(17),
      R => iReset
    );
\rCurReadAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(18),
      Q => \^d_araddr\(18),
      R => iReset
    );
\rCurReadAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(19),
      Q => \^d_araddr\(19),
      R => iReset
    );
\rCurReadAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(1),
      Q => \^d_araddr\(1),
      R => iReset
    );
\rCurReadAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(20),
      Q => \^d_araddr\(20),
      R => iReset
    );
\rCurReadAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(21),
      Q => \^d_araddr\(21),
      R => iReset
    );
\rCurReadAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(22),
      Q => \^d_araddr\(22),
      R => iReset
    );
\rCurReadAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(23),
      Q => \^d_araddr\(23),
      R => iReset
    );
\rCurReadAddress_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(24),
      Q => \^d_araddr\(24),
      R => iReset
    );
\rCurReadAddress_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCurReadAddress_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \rCurReadAddress_reg[24]_i_2_n_0\,
      CO(6) => \rCurReadAddress_reg[24]_i_2_n_1\,
      CO(5) => \rCurReadAddress_reg[24]_i_2_n_2\,
      CO(4) => \rCurReadAddress_reg[24]_i_2_n_3\,
      CO(3) => \rCurReadAddress_reg[24]_i_2_n_4\,
      CO(2) => \rCurReadAddress_reg[24]_i_2_n_5\,
      CO(1) => \rCurReadAddress_reg[24]_i_2_n_6\,
      CO(0) => \rCurReadAddress_reg[24]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^d_araddr\(17),
      O(7 downto 0) => in9(24 downto 17),
      S(7 downto 1) => \^d_araddr\(24 downto 18),
      S(0) => \rCurReadAddress[24]_i_3_n_0\
    );
\rCurReadAddress_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(25),
      Q => \^d_araddr\(25),
      R => iReset
    );
\rCurReadAddress_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(26),
      Q => \^d_araddr\(26),
      R => iReset
    );
\rCurReadAddress_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(27),
      Q => \^d_araddr\(27),
      R => iReset
    );
\rCurReadAddress_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(28),
      Q => \^d_araddr\(28),
      R => iReset
    );
\rCurReadAddress_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(29),
      Q => \^d_araddr\(29),
      R => iReset
    );
\rCurReadAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(2),
      Q => \^d_araddr\(2),
      R => iReset
    );
\rCurReadAddress_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(30),
      Q => \^d_araddr\(30),
      R => iReset
    );
\rCurReadAddress_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(31),
      Q => \^d_araddr\(31),
      R => iReset
    );
\rCurReadAddress_reg[31]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCurReadAddress_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rCurReadAddress_reg[31]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rCurReadAddress_reg[31]_i_3_n_2\,
      CO(4) => \rCurReadAddress_reg[31]_i_3_n_3\,
      CO(3) => \rCurReadAddress_reg[31]_i_3_n_4\,
      CO(2) => \rCurReadAddress_reg[31]_i_3_n_5\,
      CO(1) => \rCurReadAddress_reg[31]_i_3_n_6\,
      CO(0) => \rCurReadAddress_reg[31]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_rCurReadAddress_reg[31]_i_3_O_UNCONNECTED\(7),
      O(6 downto 0) => in9(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => \^d_araddr\(31 downto 25)
    );
\rCurReadAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(3),
      Q => \^d_araddr\(3),
      R => iReset
    );
\rCurReadAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(4),
      Q => \^d_araddr\(4),
      R => iReset
    );
\rCurReadAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(5),
      Q => \^d_araddr\(5),
      R => iReset
    );
\rCurReadAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(6),
      Q => \^d_araddr\(6),
      R => iReset
    );
\rCurReadAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(7),
      Q => \^d_araddr\(7),
      R => iReset
    );
\rCurReadAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(8),
      Q => \^d_araddr\(8),
      R => iReset
    );
\rCurReadAddress_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCurReadAddress_reg[8]_i_2_n_0\,
      CO(6) => \rCurReadAddress_reg[8]_i_2_n_1\,
      CO(5) => \rCurReadAddress_reg[8]_i_2_n_2\,
      CO(4) => \rCurReadAddress_reg[8]_i_2_n_3\,
      CO(3) => \rCurReadAddress_reg[8]_i_2_n_4\,
      CO(2) => \rCurReadAddress_reg[8]_i_2_n_5\,
      CO(1) => \rCurReadAddress_reg[8]_i_2_n_6\,
      CO(0) => \rCurReadAddress_reg[8]_i_2_n_7\,
      DI(7 downto 1) => \^d_araddr\(8 downto 2),
      DI(0) => '0',
      O(7 downto 0) => in9(8 downto 1),
      S(7) => \rCurReadAddress[8]_i_3_n_0\,
      S(6) => \rCurReadAddress[8]_i_4_n_0\,
      S(5) => \rCurReadAddress[8]_i_5_n_0\,
      S(4) => \rCurReadAddress[8]_i_6_n_0\,
      S(3) => \rCurReadAddress[8]_i_7_n_0\,
      S(2) => \rCurReadAddress[8]_i_8_n_0\,
      S(1) => \rCurReadAddress[8]_i_9_n_0\,
      S(0) => \^d_araddr\(1)
    );
\rCurReadAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rCurReadAddress(9),
      Q => \^d_araddr\(9),
      R => iReset
    );
\rCurWLengthZeroBase[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDD1D"
    )
        port map (
      I0 => \^rcurwlengthzerobase_reg[7]_0\(0),
      I1 => rCurWLength_1,
      I2 => \rCurWLengthZeroBase[0]_i_2_n_0\,
      I3 => rCurDividedWBeats1,
      I4 => rRemainingWBeats(0),
      O => rCurWLengthZeroBase(0)
    );
\rCurWLengthZeroBase[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(0),
      I1 => \^rcurwriteaddress_reg[31]_0\(1),
      I2 => \^rcurwriteaddress_reg[31]_0\(2),
      I3 => \^rcurwriteaddress_reg[31]_0\(11),
      I4 => \^rcurwriteaddress_reg[31]_0\(10),
      O => \rCurWLengthZeroBase[0]_i_2_n_0\
    );
\rCurWLengthZeroBase[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E222E11D1DDD1"
    )
        port map (
      I0 => \^rcurwlengthzerobase_reg[7]_0\(1),
      I1 => rCurWLength_1,
      I2 => \rCurWLengthZeroBase[1]_i_2_n_0\,
      I3 => rCurDividedWBeats1,
      I4 => rRemainingWBeats(1),
      I5 => \rCurWLengthZeroBase[1]_i_3_n_0\,
      O => rCurWLengthZeroBase(1)
    );
\rCurWLengthZeroBase[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFFFFFFFF"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(0),
      I1 => \^rcurwriteaddress_reg[31]_0\(1),
      I2 => \^rcurwriteaddress_reg[31]_0\(2),
      I3 => \^rcurwriteaddress_reg[31]_0\(3),
      I4 => \^rcurwriteaddress_reg[31]_0\(11),
      I5 => \^rcurwriteaddress_reg[31]_0\(10),
      O => \rCurWLengthZeroBase[1]_i_2_n_0\
    );
\rCurWLengthZeroBase[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rRemainingWBeats(0),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[0]_i_2_n_0\,
      I3 => rCurWLength_1,
      I4 => \^rcurwlengthzerobase_reg[7]_0\(0),
      O => \rCurWLengthZeroBase[1]_i_3_n_0\
    );
\rCurWLengthZeroBase[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurWLengthZeroBase[2]_i_2_n_0\,
      I1 => \^rcurwlengthzerobase_reg[7]_0\(2),
      I2 => rCurWLength_1,
      I3 => \rCurWLengthZeroBase[2]_i_3_n_0\,
      I4 => rCurDividedWBeats1,
      I5 => rRemainingWBeats(2),
      O => rCurWLengthZeroBase(2)
    );
\rCurWLengthZeroBase[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011D1DDD1"
    )
        port map (
      I0 => \^rcurwlengthzerobase_reg[7]_0\(1),
      I1 => rCurWLength_1,
      I2 => \rCurWLengthZeroBase[1]_i_2_n_0\,
      I3 => rCurDividedWBeats1,
      I4 => rRemainingWBeats(1),
      I5 => \rCurWLengthZeroBase[1]_i_3_n_0\,
      O => \rCurWLengthZeroBase[2]_i_2_n_0\
    );
\rCurWLengthZeroBase[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFE"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(3),
      I1 => \^rcurwriteaddress_reg[31]_0\(0),
      I2 => \^rcurwriteaddress_reg[31]_0\(1),
      I3 => \^rcurwriteaddress_reg[31]_0\(2),
      I4 => \^rcurwriteaddress_reg[31]_0\(4),
      I5 => \rCurWLength[0]_i_2_n_0\,
      O => \rCurWLengthZeroBase[2]_i_3_n_0\
    );
\rCurWLengthZeroBase[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurWLengthZeroBase[3]_i_2_n_0\,
      I1 => \^rcurwlengthzerobase_reg[7]_0\(3),
      I2 => rCurWLength_1,
      I3 => \rCurWLengthZeroBase[3]_i_3_n_0\,
      I4 => rCurDividedWBeats1,
      I5 => rRemainingWBeats(3),
      O => rCurWLengthZeroBase(3)
    );
\rCurWLengthZeroBase[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \rCurWLengthZeroBase[2]_i_2_n_0\,
      I1 => \^rcurwlengthzerobase_reg[7]_0\(2),
      I2 => rCurWLength_1,
      I3 => \rCurWLengthZeroBase[2]_i_3_n_0\,
      I4 => rCurDividedWBeats1,
      I5 => rRemainingWBeats(2),
      O => \rCurWLengthZeroBase[3]_i_2_n_0\
    );
\rCurWLengthZeroBase[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \rCurWLengthZeroBase[3]_i_4_n_0\,
      I1 => \^rcurwriteaddress_reg[31]_0\(5),
      I2 => \^rcurwriteaddress_reg[31]_0\(11),
      I3 => \^rcurwriteaddress_reg[31]_0\(10),
      O => \rCurWLengthZeroBase[3]_i_3_n_0\
    );
\rCurWLengthZeroBase[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(4),
      I1 => \^rcurwriteaddress_reg[31]_0\(2),
      I2 => \^rcurwriteaddress_reg[31]_0\(1),
      I3 => \^rcurwriteaddress_reg[31]_0\(0),
      I4 => \^rcurwriteaddress_reg[31]_0\(3),
      O => \rCurWLengthZeroBase[3]_i_4_n_0\
    );
\rCurWLengthZeroBase[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurWLengthZeroBase[4]_i_2_n_0\,
      I1 => \^rcurwlengthzerobase_reg[7]_0\(4),
      I2 => rCurWLength_1,
      I3 => \rCurWLengthZeroBase[4]_i_3_n_0\,
      I4 => rCurDividedWBeats1,
      I5 => rRemainingWBeats(4),
      O => rCurWLengthZeroBase(4)
    );
\rCurWLengthZeroBase[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rCurWLengthZeroBase[7]_i_6_n_0\,
      I1 => \rCurWLengthZeroBase[2]_i_2_n_0\,
      I2 => \rCurWLengthZeroBase[7]_i_7_n_0\,
      O => \rCurWLengthZeroBase[4]_i_2_n_0\
    );
\rCurWLengthZeroBase[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => rCurDividedWBeats1_carry_i_15_n_0,
      I1 => \^rcurwriteaddress_reg[31]_0\(6),
      I2 => \^rcurwriteaddress_reg[31]_0\(11),
      I3 => \^rcurwriteaddress_reg[31]_0\(10),
      O => \rCurWLengthZeroBase[4]_i_3_n_0\
    );
\rCurWLengthZeroBase[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656A656A6A6A656"
    )
        port map (
      I0 => \rCurWLengthZeroBase[5]_i_2_n_0\,
      I1 => \^rcurwlengthzerobase_reg[7]_0\(5),
      I2 => rCurWLength_1,
      I3 => \rCurWLengthZeroBase[5]_i_3_n_0\,
      I4 => rCurDividedWBeats1,
      I5 => rRemainingWBeats(5),
      O => rCurWLengthZeroBase(5)
    );
\rCurWLengthZeroBase[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rCurWLengthZeroBase[7]_i_7_n_0\,
      I1 => \rCurWLengthZeroBase[2]_i_2_n_0\,
      I2 => \rCurWLengthZeroBase[7]_i_6_n_0\,
      I3 => \rCurWLengthZeroBase[7]_i_5_n_0\,
      O => \rCurWLengthZeroBase[5]_i_2_n_0\
    );
\rCurWLengthZeroBase[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7777F"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(11),
      I1 => \^rcurwriteaddress_reg[31]_0\(10),
      I2 => \^rcurwriteaddress_reg[31]_0\(6),
      I3 => rCurDividedWBeats1_carry_i_15_n_0,
      I4 => \^rcurwriteaddress_reg[31]_0\(7),
      O => \rCurWLengthZeroBase[5]_i_3_n_0\
    );
\rCurWLengthZeroBase[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \rCurWLengthZeroBase[7]_i_4_n_0\,
      I1 => \^rcurwlengthzerobase_reg[7]_0\(6),
      I2 => rCurWLength_1,
      I3 => \rCurWLengthZeroBase[6]_i_2_n_0\,
      I4 => rCurDividedWBeats1,
      I5 => rRemainingWBeats(6),
      O => rCurWLengthZeroBase(6)
    );
\rCurWLengthZeroBase[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE000000000000"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(7),
      I1 => rCurDividedWBeats1_carry_i_15_n_0,
      I2 => \^rcurwriteaddress_reg[31]_0\(6),
      I3 => \^rcurwriteaddress_reg[31]_0\(8),
      I4 => \^rcurwriteaddress_reg[31]_0\(11),
      I5 => \^rcurwriteaddress_reg[31]_0\(10),
      O => \rCurWLengthZeroBase[6]_i_2_n_0\
    );
\rCurWLengthZeroBase[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEAAAAAAAAAAAAA"
    )
        port map (
      I0 => rCurWLength_1,
      I1 => ifromECCWValid,
      I2 => \rCurWLengthZeroBase_reg[0]_0\(1),
      I3 => \rCurWLengthZeroBase_reg[0]_0\(0),
      I4 => \^q\(1),
      I5 => D_WREADY,
      O => \rCurWLengthZeroBase[7]_i_1_n_0\
    );
\rCurWLengthZeroBase[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB444B4"
    )
        port map (
      I0 => \rCurWLengthZeroBase[7]_i_3_n_0\,
      I1 => \rCurWLengthZeroBase[7]_i_4_n_0\,
      I2 => \^rcurwlengthzerobase_reg[7]_0\(7),
      I3 => rCurWLength_1,
      I4 => \rCurWLength[7]_i_1_n_0\,
      O => rCurWLengthZeroBase(7)
    );
\rCurWLengthZeroBase[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rRemainingWBeats(6),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[6]_i_2_n_0\,
      I3 => rCurWLength_1,
      I4 => \^rcurwlengthzerobase_reg[7]_0\(6),
      O => \rCurWLengthZeroBase[7]_i_3_n_0\
    );
\rCurWLengthZeroBase[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \rCurWLengthZeroBase[7]_i_5_n_0\,
      I1 => \rCurWLengthZeroBase[7]_i_6_n_0\,
      I2 => \rCurWLengthZeroBase[2]_i_2_n_0\,
      I3 => \rCurWLengthZeroBase[7]_i_7_n_0\,
      I4 => \rCurWLengthZeroBase[7]_i_8_n_0\,
      O => \rCurWLengthZeroBase[7]_i_4_n_0\
    );
\rCurWLengthZeroBase[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rRemainingWBeats(4),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[4]_i_3_n_0\,
      I3 => rCurWLength_1,
      I4 => \^rcurwlengthzerobase_reg[7]_0\(4),
      O => \rCurWLengthZeroBase[7]_i_5_n_0\
    );
\rCurWLengthZeroBase[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rRemainingWBeats(2),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[2]_i_3_n_0\,
      I3 => rCurWLength_1,
      I4 => \^rcurwlengthzerobase_reg[7]_0\(2),
      O => \rCurWLengthZeroBase[7]_i_6_n_0\
    );
\rCurWLengthZeroBase[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rRemainingWBeats(3),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[3]_i_3_n_0\,
      I3 => rCurWLength_1,
      I4 => \^rcurwlengthzerobase_reg[7]_0\(3),
      O => \rCurWLengthZeroBase[7]_i_7_n_0\
    );
\rCurWLengthZeroBase[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => rRemainingWBeats(5),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[5]_i_3_n_0\,
      I3 => rCurWLength_1,
      I4 => \^rcurwlengthzerobase_reg[7]_0\(5),
      O => \rCurWLengthZeroBase[7]_i_8_n_0\
    );
\rCurWLengthZeroBase_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(0),
      Q => \^rcurwlengthzerobase_reg[7]_0\(0),
      R => iReset
    );
\rCurWLengthZeroBase_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(1),
      Q => \^rcurwlengthzerobase_reg[7]_0\(1),
      R => iReset
    );
\rCurWLengthZeroBase_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(2),
      Q => \^rcurwlengthzerobase_reg[7]_0\(2),
      R => iReset
    );
\rCurWLengthZeroBase_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(3),
      Q => \^rcurwlengthzerobase_reg[7]_0\(3),
      R => iReset
    );
\rCurWLengthZeroBase_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(4),
      Q => \^rcurwlengthzerobase_reg[7]_0\(4),
      R => iReset
    );
\rCurWLengthZeroBase_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(5),
      Q => \^rcurwlengthzerobase_reg[7]_0\(5),
      R => iReset
    );
\rCurWLengthZeroBase_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(6),
      Q => \^rcurwlengthzerobase_reg[7]_0\(6),
      R => iReset
    );
\rCurWLengthZeroBase_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWLengthZeroBase[7]_i_1_n_0\,
      D => rCurWLengthZeroBase(7),
      Q => \^rcurwlengthzerobase_reg[7]_0\(7),
      R => iReset
    );
\rCurWLength[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888BBBB8"
    )
        port map (
      I0 => rRemainingWBeats(0),
      I1 => rCurDividedWBeats1,
      I2 => \^rcurwriteaddress_reg[31]_0\(0),
      I3 => \^rcurwriteaddress_reg[31]_0\(1),
      I4 => \^rcurwriteaddress_reg[31]_0\(2),
      I5 => \rCurWLength[0]_i_2_n_0\,
      O => \rCurWLength[0]_i_1_n_0\
    );
\rCurWLength[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(10),
      I1 => \^rcurwriteaddress_reg[31]_0\(11),
      O => \rCurWLength[0]_i_2_n_0\
    );
\rCurWLength[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rRemainingWBeats(10),
      I1 => rCurDividedWBeats1,
      O => \rCurWLength[10]_i_1_n_0\
    );
\rCurWLength[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rRemainingWBeats(11),
      I1 => rCurDividedWBeats1,
      O => \rCurWLength[11]_i_1_n_0\
    );
\rCurWLength[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rRemainingWBeats(12),
      I1 => rCurDividedWBeats1,
      O => \rCurWLength[12]_i_1_n_0\
    );
\rCurWLength[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rRemainingWBeats(13),
      I1 => rCurDividedWBeats1,
      O => \rCurWLength[13]_i_1_n_0\
    );
\rCurWLength[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rRemainingWBeats(14),
      I1 => rCurDividedWBeats1,
      O => \rCurWLength[14]_i_1_n_0\
    );
\rCurWLength[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rRemainingWBeats(15),
      I1 => rCurDividedWBeats1,
      O => \rCurWLength[15]_i_1_n_0\
    );
\rCurWLength[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \rCurWLengthZeroBase[1]_i_2_n_0\,
      I1 => rCurDividedWBeats1,
      I2 => rRemainingWBeats(1),
      O => \rCurWLength[1]_i_1_n_0\
    );
\rCurWLength[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rRemainingWBeats(2),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[2]_i_3_n_0\,
      O => \rCurWLength[2]_i_1_n_0\
    );
\rCurWLength[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rRemainingWBeats(3),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[3]_i_3_n_0\,
      O => \rCurWLength[3]_i_1_n_0\
    );
\rCurWLength[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rRemainingWBeats(4),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[4]_i_3_n_0\,
      O => \rCurWLength[4]_i_1_n_0\
    );
\rCurWLength[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => rRemainingWBeats(5),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[5]_i_3_n_0\,
      O => \rCurWLength[5]_i_1_n_0\
    );
\rCurWLength[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rRemainingWBeats(6),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLengthZeroBase[6]_i_2_n_0\,
      O => \rCurWLength[6]_i_1_n_0\
    );
\rCurWLength[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => rRemainingWBeats(7),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLength[7]_i_2_n_0\,
      O => \rCurWLength[7]_i_1_n_0\
    );
\rCurWLength[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAB"
    )
        port map (
      I0 => \rCurWLength[0]_i_2_n_0\,
      I1 => \^rcurwriteaddress_reg[31]_0\(8),
      I2 => \^rcurwriteaddress_reg[31]_0\(6),
      I3 => rCurDividedWBeats1_carry_i_15_n_0,
      I4 => \^rcurwriteaddress_reg[31]_0\(7),
      I5 => \^rcurwriteaddress_reg[31]_0\(9),
      O => \rCurWLength[7]_i_2_n_0\
    );
\rCurWLength[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rRemainingWBeats(8),
      I1 => rCurDividedWBeats1,
      I2 => \rCurWLength[8]_i_2_n_0\,
      O => \rCurWLength[8]_i_1_n_0\
    );
\rCurWLength[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \rCurWLength[0]_i_2_n_0\,
      I1 => \^rcurwriteaddress_reg[31]_0\(8),
      I2 => \^rcurwriteaddress_reg[31]_0\(6),
      I3 => rCurDividedWBeats1_carry_i_15_n_0,
      I4 => \^rcurwriteaddress_reg[31]_0\(7),
      I5 => \^rcurwriteaddress_reg[31]_0\(9),
      O => \rCurWLength[8]_i_2_n_0\
    );
\rCurWLength[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rRemainingWBeats(9),
      I1 => rCurDividedWBeats1,
      O => \rCurWLength[9]_i_1_n_0\
    );
\rCurWLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[0]_i_1_n_0\,
      Q => rCurWLength(0),
      R => iReset
    );
\rCurWLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[10]_i_1_n_0\,
      Q => rCurWLength(10),
      R => iReset
    );
\rCurWLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[11]_i_1_n_0\,
      Q => rCurWLength(11),
      R => iReset
    );
\rCurWLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[12]_i_1_n_0\,
      Q => rCurWLength(12),
      R => iReset
    );
\rCurWLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[13]_i_1_n_0\,
      Q => rCurWLength(13),
      R => iReset
    );
\rCurWLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[14]_i_1_n_0\,
      Q => rCurWLength(14),
      R => iReset
    );
\rCurWLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[15]_i_1_n_0\,
      Q => rCurWLength(15),
      R => iReset
    );
\rCurWLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[1]_i_1_n_0\,
      Q => rCurWLength(1),
      R => iReset
    );
\rCurWLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[2]_i_1_n_0\,
      Q => rCurWLength(2),
      R => iReset
    );
\rCurWLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[3]_i_1_n_0\,
      Q => rCurWLength(3),
      R => iReset
    );
\rCurWLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[4]_i_1_n_0\,
      Q => rCurWLength(4),
      R => iReset
    );
\rCurWLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[5]_i_1_n_0\,
      Q => rCurWLength(5),
      R => iReset
    );
\rCurWLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[6]_i_1_n_0\,
      Q => rCurWLength(6),
      R => iReset
    );
\rCurWLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[7]_i_1_n_0\,
      Q => rCurWLength(7),
      R => iReset
    );
\rCurWLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[8]_i_1_n_0\,
      Q => rCurWLength(8),
      R => iReset
    );
\rCurWLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rCurWLength_1,
      D => \rCurWLength[9]_i_1_n_0\,
      Q => rCurWLength(9),
      R => iReset
    );
\rCurWriteAddress[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rCurWriteAddress_reg[0]_0\(0),
      I1 => \^q\(0),
      I2 => \^rcurwriteaddress_reg[31]_0\(0),
      O => rCurWriteAddress(0)
    );
\rCurWriteAddress[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(9),
      I1 => rCurWLength(7),
      O => \rCurWriteAddress[16]_i_10_n_0\
    );
\rCurWriteAddress[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(16),
      I1 => rCurWLength(14),
      O => \rCurWriteAddress[16]_i_3_n_0\
    );
\rCurWriteAddress[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(15),
      I1 => rCurWLength(13),
      O => \rCurWriteAddress[16]_i_4_n_0\
    );
\rCurWriteAddress[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(14),
      I1 => rCurWLength(12),
      O => \rCurWriteAddress[16]_i_5_n_0\
    );
\rCurWriteAddress[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(13),
      I1 => rCurWLength(11),
      O => \rCurWriteAddress[16]_i_6_n_0\
    );
\rCurWriteAddress[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(12),
      I1 => rCurWLength(10),
      O => \rCurWriteAddress[16]_i_7_n_0\
    );
\rCurWriteAddress[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(11),
      I1 => rCurWLength(9),
      O => \rCurWriteAddress[16]_i_8_n_0\
    );
\rCurWriteAddress[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(10),
      I1 => rCurWLength(8),
      O => \rCurWriteAddress[16]_i_9_n_0\
    );
\rCurWriteAddress[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(17),
      I1 => rCurWLength(15),
      O => \rCurWriteAddress[24]_i_3_n_0\
    );
\rCurWriteAddress[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => D_AWREADY,
      O => \rCurWriteAddress[31]_i_1_n_0\
    );
\rCurWriteAddress[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(8),
      I1 => rCurWLength(6),
      O => \rCurWriteAddress[8]_i_3_n_0\
    );
\rCurWriteAddress[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(7),
      I1 => rCurWLength(5),
      O => \rCurWriteAddress[8]_i_4_n_0\
    );
\rCurWriteAddress[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(6),
      I1 => rCurWLength(4),
      O => \rCurWriteAddress[8]_i_5_n_0\
    );
\rCurWriteAddress[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(5),
      I1 => rCurWLength(3),
      O => \rCurWriteAddress[8]_i_6_n_0\
    );
\rCurWriteAddress[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(4),
      I1 => rCurWLength(2),
      O => \rCurWriteAddress[8]_i_7_n_0\
    );
\rCurWriteAddress[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(3),
      I1 => rCurWLength(1),
      O => \rCurWriteAddress[8]_i_8_n_0\
    );
\rCurWriteAddress[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rcurwriteaddress_reg[31]_0\(2),
      I1 => rCurWLength(0),
      O => \rCurWriteAddress[8]_i_9_n_0\
    );
\rCurWriteAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rCurWriteAddress(0),
      Q => \^rcurwriteaddress_reg[31]_0\(0),
      R => iReset
    );
\rCurWriteAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(9),
      Q => \^rcurwriteaddress_reg[31]_0\(10),
      R => iReset
    );
\rCurWriteAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(10),
      Q => \^rcurwriteaddress_reg[31]_0\(11),
      R => iReset
    );
\rCurWriteAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(11),
      Q => \^rcurwriteaddress_reg[31]_0\(12),
      R => iReset
    );
\rCurWriteAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(12),
      Q => \^rcurwriteaddress_reg[31]_0\(13),
      R => iReset
    );
\rCurWriteAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(13),
      Q => \^rcurwriteaddress_reg[31]_0\(14),
      R => iReset
    );
\rCurWriteAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(14),
      Q => \^rcurwriteaddress_reg[31]_0\(15),
      R => iReset
    );
\rCurWriteAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(15),
      Q => \^rcurwriteaddress_reg[31]_0\(16),
      R => iReset
    );
\rCurWriteAddress_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCurWriteAddress_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \rCurWriteAddress_reg[16]_i_2_n_0\,
      CO(6) => \rCurWriteAddress_reg[16]_i_2_n_1\,
      CO(5) => \rCurWriteAddress_reg[16]_i_2_n_2\,
      CO(4) => \rCurWriteAddress_reg[16]_i_2_n_3\,
      CO(3) => \rCurWriteAddress_reg[16]_i_2_n_4\,
      CO(2) => \rCurWriteAddress_reg[16]_i_2_n_5\,
      CO(1) => \rCurWriteAddress_reg[16]_i_2_n_6\,
      CO(0) => \rCurWriteAddress_reg[16]_i_2_n_7\,
      DI(7 downto 0) => \^rcurwriteaddress_reg[31]_0\(16 downto 9),
      O(7 downto 0) => in10(15 downto 8),
      S(7) => \rCurWriteAddress[16]_i_3_n_0\,
      S(6) => \rCurWriteAddress[16]_i_4_n_0\,
      S(5) => \rCurWriteAddress[16]_i_5_n_0\,
      S(4) => \rCurWriteAddress[16]_i_6_n_0\,
      S(3) => \rCurWriteAddress[16]_i_7_n_0\,
      S(2) => \rCurWriteAddress[16]_i_8_n_0\,
      S(1) => \rCurWriteAddress[16]_i_9_n_0\,
      S(0) => \rCurWriteAddress[16]_i_10_n_0\
    );
\rCurWriteAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(16),
      Q => \^rcurwriteaddress_reg[31]_0\(17),
      R => iReset
    );
\rCurWriteAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(17),
      Q => \^rcurwriteaddress_reg[31]_0\(18),
      R => iReset
    );
\rCurWriteAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(18),
      Q => \^rcurwriteaddress_reg[31]_0\(19),
      R => iReset
    );
\rCurWriteAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(0),
      Q => \^rcurwriteaddress_reg[31]_0\(1),
      R => iReset
    );
\rCurWriteAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(19),
      Q => \^rcurwriteaddress_reg[31]_0\(20),
      R => iReset
    );
\rCurWriteAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(20),
      Q => \^rcurwriteaddress_reg[31]_0\(21),
      R => iReset
    );
\rCurWriteAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(21),
      Q => \^rcurwriteaddress_reg[31]_0\(22),
      R => iReset
    );
\rCurWriteAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(22),
      Q => \^rcurwriteaddress_reg[31]_0\(23),
      R => iReset
    );
\rCurWriteAddress_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(23),
      Q => \^rcurwriteaddress_reg[31]_0\(24),
      R => iReset
    );
\rCurWriteAddress_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCurWriteAddress_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \rCurWriteAddress_reg[24]_i_2_n_0\,
      CO(6) => \rCurWriteAddress_reg[24]_i_2_n_1\,
      CO(5) => \rCurWriteAddress_reg[24]_i_2_n_2\,
      CO(4) => \rCurWriteAddress_reg[24]_i_2_n_3\,
      CO(3) => \rCurWriteAddress_reg[24]_i_2_n_4\,
      CO(2) => \rCurWriteAddress_reg[24]_i_2_n_5\,
      CO(1) => \rCurWriteAddress_reg[24]_i_2_n_6\,
      CO(0) => \rCurWriteAddress_reg[24]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^rcurwriteaddress_reg[31]_0\(17),
      O(7 downto 0) => in10(23 downto 16),
      S(7 downto 1) => \^rcurwriteaddress_reg[31]_0\(24 downto 18),
      S(0) => \rCurWriteAddress[24]_i_3_n_0\
    );
\rCurWriteAddress_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(24),
      Q => \^rcurwriteaddress_reg[31]_0\(25),
      R => iReset
    );
\rCurWriteAddress_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(25),
      Q => \^rcurwriteaddress_reg[31]_0\(26),
      R => iReset
    );
\rCurWriteAddress_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(26),
      Q => \^rcurwriteaddress_reg[31]_0\(27),
      R => iReset
    );
\rCurWriteAddress_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(27),
      Q => \^rcurwriteaddress_reg[31]_0\(28),
      R => iReset
    );
\rCurWriteAddress_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(28),
      Q => \^rcurwriteaddress_reg[31]_0\(29),
      R => iReset
    );
\rCurWriteAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(1),
      Q => \^rcurwriteaddress_reg[31]_0\(2),
      R => iReset
    );
\rCurWriteAddress_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(29),
      Q => \^rcurwriteaddress_reg[31]_0\(30),
      R => iReset
    );
\rCurWriteAddress_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(30),
      Q => \^rcurwriteaddress_reg[31]_0\(31),
      R => iReset
    );
\rCurWriteAddress_reg[31]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCurWriteAddress_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rCurWriteAddress_reg[31]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rCurWriteAddress_reg[31]_i_3_n_2\,
      CO(4) => \rCurWriteAddress_reg[31]_i_3_n_3\,
      CO(3) => \rCurWriteAddress_reg[31]_i_3_n_4\,
      CO(2) => \rCurWriteAddress_reg[31]_i_3_n_5\,
      CO(1) => \rCurWriteAddress_reg[31]_i_3_n_6\,
      CO(0) => \rCurWriteAddress_reg[31]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_rCurWriteAddress_reg[31]_i_3_O_UNCONNECTED\(7),
      O(6 downto 0) => in10(30 downto 24),
      S(7) => '0',
      S(6 downto 0) => \^rcurwriteaddress_reg[31]_0\(31 downto 25)
    );
\rCurWriteAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(2),
      Q => \^rcurwriteaddress_reg[31]_0\(3),
      R => iReset
    );
\rCurWriteAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(3),
      Q => \^rcurwriteaddress_reg[31]_0\(4),
      R => iReset
    );
\rCurWriteAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(4),
      Q => \^rcurwriteaddress_reg[31]_0\(5),
      R => iReset
    );
\rCurWriteAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(5),
      Q => \^rcurwriteaddress_reg[31]_0\(6),
      R => iReset
    );
\rCurWriteAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(6),
      Q => \^rcurwriteaddress_reg[31]_0\(7),
      R => iReset
    );
\rCurWriteAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(7),
      Q => \^rcurwriteaddress_reg[31]_0\(8),
      R => iReset
    );
\rCurWriteAddress_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCurWriteAddress_reg[8]_i_2_n_0\,
      CO(6) => \rCurWriteAddress_reg[8]_i_2_n_1\,
      CO(5) => \rCurWriteAddress_reg[8]_i_2_n_2\,
      CO(4) => \rCurWriteAddress_reg[8]_i_2_n_3\,
      CO(3) => \rCurWriteAddress_reg[8]_i_2_n_4\,
      CO(2) => \rCurWriteAddress_reg[8]_i_2_n_5\,
      CO(1) => \rCurWriteAddress_reg[8]_i_2_n_6\,
      CO(0) => \rCurWriteAddress_reg[8]_i_2_n_7\,
      DI(7 downto 1) => \^rcurwriteaddress_reg[31]_0\(8 downto 2),
      DI(0) => '0',
      O(7 downto 0) => in10(7 downto 0),
      S(7) => \rCurWriteAddress[8]_i_3_n_0\,
      S(6) => \rCurWriteAddress[8]_i_4_n_0\,
      S(5) => \rCurWriteAddress[8]_i_5_n_0\,
      S(4) => \rCurWriteAddress[8]_i_6_n_0\,
      S(3) => \rCurWriteAddress[8]_i_7_n_0\,
      S(2) => \rCurWriteAddress[8]_i_8_n_0\,
      S(1) => \rCurWriteAddress[8]_i_9_n_0\,
      S(0) => \^rcurwriteaddress_reg[31]_0\(1)
    );
\rCurWriteAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => D(8),
      Q => \^rcurwriteaddress_reg[31]_0\(9),
      R => iReset
    );
rRemainingRBeats0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => rRemainingRBeats0_carry_n_0,
      CO(6) => rRemainingRBeats0_carry_n_1,
      CO(5) => rRemainingRBeats0_carry_n_2,
      CO(4) => rRemainingRBeats0_carry_n_3,
      CO(3) => rRemainingRBeats0_carry_n_4,
      CO(2) => rRemainingRBeats0_carry_n_5,
      CO(1) => rRemainingRBeats0_carry_n_6,
      CO(0) => rRemainingRBeats0_carry_n_7,
      DI(7) => \rRemainingRBeats_reg_n_0_[7]\,
      DI(6) => \rRemainingRBeats_reg_n_0_[6]\,
      DI(5) => \rRemainingRBeats_reg_n_0_[5]\,
      DI(4) => \rRemainingRBeats_reg_n_0_[4]\,
      DI(3) => \rRemainingRBeats_reg_n_0_[3]\,
      DI(2) => \rRemainingRBeats_reg_n_0_[2]\,
      DI(1) => \rRemainingRBeats_reg_n_0_[1]\,
      DI(0) => \rRemainingRBeats_reg_n_0_[0]\,
      O(7 downto 0) => in12(7 downto 0),
      S(7) => rRemainingRBeats0_carry_i_1_n_0,
      S(6) => rRemainingRBeats0_carry_i_2_n_0,
      S(5) => rRemainingRBeats0_carry_i_3_n_0,
      S(4) => rRemainingRBeats0_carry_i_4_n_0,
      S(3) => rRemainingRBeats0_carry_i_5_n_0,
      S(2) => rRemainingRBeats0_carry_i_6_n_0,
      S(1) => rRemainingRBeats0_carry_i_7_n_0,
      S(0) => rRemainingRBeats0_carry_i_8_n_0
    );
\rRemainingRBeats0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rRemainingRBeats0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_rRemainingRBeats0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \rRemainingRBeats0_carry__0_n_1\,
      CO(5) => \rRemainingRBeats0_carry__0_n_2\,
      CO(4) => \rRemainingRBeats0_carry__0_n_3\,
      CO(3) => \rRemainingRBeats0_carry__0_n_4\,
      CO(2) => \rRemainingRBeats0_carry__0_n_5\,
      CO(1) => \rRemainingRBeats0_carry__0_n_6\,
      CO(0) => \rRemainingRBeats0_carry__0_n_7\,
      DI(7) => '0',
      DI(6) => \rRemainingRBeats_reg_n_0_[14]\,
      DI(5) => \rRemainingRBeats_reg_n_0_[13]\,
      DI(4) => \rRemainingRBeats_reg_n_0_[12]\,
      DI(3) => \rRemainingRBeats_reg_n_0_[11]\,
      DI(2) => \rRemainingRBeats_reg_n_0_[10]\,
      DI(1) => \rRemainingRBeats_reg_n_0_[9]\,
      DI(0) => \rRemainingRBeats_reg_n_0_[8]\,
      O(7 downto 0) => in12(15 downto 8),
      S(7) => \rRemainingRBeats0_carry__0_i_1_n_0\,
      S(6) => \rRemainingRBeats0_carry__0_i_2_n_0\,
      S(5) => \rRemainingRBeats0_carry__0_i_3_n_0\,
      S(4) => \rRemainingRBeats0_carry__0_i_4_n_0\,
      S(3) => \rRemainingRBeats0_carry__0_i_5_n_0\,
      S(2) => \rRemainingRBeats0_carry__0_i_6_n_0\,
      S(1) => \rRemainingRBeats0_carry__0_i_7_n_0\,
      S(0) => \rRemainingRBeats0_carry__0_i_8_n_0\
    );
\rRemainingRBeats0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[15]\,
      I1 => rCurRLength(15),
      O => \rRemainingRBeats0_carry__0_i_1_n_0\
    );
\rRemainingRBeats0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[14]\,
      I1 => rCurRLength(14),
      O => \rRemainingRBeats0_carry__0_i_2_n_0\
    );
\rRemainingRBeats0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[13]\,
      I1 => rCurRLength(13),
      O => \rRemainingRBeats0_carry__0_i_3_n_0\
    );
\rRemainingRBeats0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[12]\,
      I1 => rCurRLength(12),
      O => \rRemainingRBeats0_carry__0_i_4_n_0\
    );
\rRemainingRBeats0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[11]\,
      I1 => rCurRLength(11),
      O => \rRemainingRBeats0_carry__0_i_5_n_0\
    );
\rRemainingRBeats0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[10]\,
      I1 => rCurRLength(10),
      O => \rRemainingRBeats0_carry__0_i_6_n_0\
    );
\rRemainingRBeats0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[9]\,
      I1 => rCurRLength(9),
      O => \rRemainingRBeats0_carry__0_i_7_n_0\
    );
\rRemainingRBeats0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[8]\,
      I1 => rCurRLength(8),
      O => \rRemainingRBeats0_carry__0_i_8_n_0\
    );
rRemainingRBeats0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[7]\,
      I1 => rCurRLength(7),
      O => rRemainingRBeats0_carry_i_1_n_0
    );
rRemainingRBeats0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[6]\,
      I1 => rCurRLength(6),
      O => rRemainingRBeats0_carry_i_2_n_0
    );
rRemainingRBeats0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[5]\,
      I1 => rCurRLength(5),
      O => rRemainingRBeats0_carry_i_3_n_0
    );
rRemainingRBeats0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[4]\,
      I1 => rCurRLength(4),
      O => rRemainingRBeats0_carry_i_4_n_0
    );
rRemainingRBeats0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[3]\,
      I1 => rCurRLength(3),
      O => rRemainingRBeats0_carry_i_5_n_0
    );
rRemainingRBeats0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[2]\,
      I1 => rCurRLength(2),
      O => rRemainingRBeats0_carry_i_6_n_0
    );
rRemainingRBeats0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[1]\,
      I1 => rCurRLength(1),
      O => rRemainingRBeats0_carry_i_7_n_0
    );
rRemainingRBeats0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rRemainingRBeats_reg_n_0_[0]\,
      I1 => rCurRLength(0),
      O => rRemainingRBeats0_carry_i_8_n_0
    );
\rRemainingRBeats[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(0),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(0),
      O => rRemainingRBeats(0)
    );
\rRemainingRBeats[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(10),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(10),
      O => rRemainingRBeats(10)
    );
\rRemainingRBeats[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(11),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(11),
      O => rRemainingRBeats(11)
    );
\rRemainingRBeats[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(12),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(12),
      O => rRemainingRBeats(12)
    );
\rRemainingRBeats[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(13),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(13),
      O => rRemainingRBeats(13)
    );
\rRemainingRBeats[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(14),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(14),
      O => rRemainingRBeats(14)
    );
\rRemainingRBeats[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(15),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(15),
      O => rRemainingRBeats(15)
    );
\rRemainingRBeats[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(1),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(1),
      O => rRemainingRBeats(1)
    );
\rRemainingRBeats[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(2),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(2),
      O => rRemainingRBeats(2)
    );
\rRemainingRBeats[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(3),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(3),
      O => rRemainingRBeats(3)
    );
\rRemainingRBeats[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(4),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(4),
      O => rRemainingRBeats(4)
    );
\rRemainingRBeats[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(5),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(5),
      O => rRemainingRBeats(5)
    );
\rRemainingRBeats[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(6),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(6),
      O => rRemainingRBeats(6)
    );
\rRemainingRBeats[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(7),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(7),
      O => rRemainingRBeats(7)
    );
\rRemainingRBeats[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(8),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(8),
      O => rRemainingRBeats(8)
    );
\rRemainingRBeats[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ifromECCRLength(9),
      I1 => \^fsm_onehot_rrcurstate_reg[3]_0\(0),
      I2 => in12(9),
      O => rRemainingRBeats(9)
    );
\rRemainingRBeats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(0),
      Q => \rRemainingRBeats_reg_n_0_[0]\,
      R => iReset
    );
\rRemainingRBeats_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(10),
      Q => \rRemainingRBeats_reg_n_0_[10]\,
      R => iReset
    );
\rRemainingRBeats_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(11),
      Q => \rRemainingRBeats_reg_n_0_[11]\,
      R => iReset
    );
\rRemainingRBeats_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(12),
      Q => \rRemainingRBeats_reg_n_0_[12]\,
      R => iReset
    );
\rRemainingRBeats_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(13),
      Q => \rRemainingRBeats_reg_n_0_[13]\,
      R => iReset
    );
\rRemainingRBeats_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(14),
      Q => \rRemainingRBeats_reg_n_0_[14]\,
      R => iReset
    );
\rRemainingRBeats_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(15),
      Q => \rRemainingRBeats_reg_n_0_[15]\,
      R => iReset
    );
\rRemainingRBeats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(1),
      Q => \rRemainingRBeats_reg_n_0_[1]\,
      R => iReset
    );
\rRemainingRBeats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(2),
      Q => \rRemainingRBeats_reg_n_0_[2]\,
      R => iReset
    );
\rRemainingRBeats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(3),
      Q => \rRemainingRBeats_reg_n_0_[3]\,
      R => iReset
    );
\rRemainingRBeats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(4),
      Q => \rRemainingRBeats_reg_n_0_[4]\,
      R => iReset
    );
\rRemainingRBeats_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(5),
      Q => \rRemainingRBeats_reg_n_0_[5]\,
      R => iReset
    );
\rRemainingRBeats_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(6),
      Q => \rRemainingRBeats_reg_n_0_[6]\,
      R => iReset
    );
\rRemainingRBeats_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(7),
      Q => \rRemainingRBeats_reg_n_0_[7]\,
      R => iReset
    );
\rRemainingRBeats_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(8),
      Q => \rRemainingRBeats_reg_n_0_[8]\,
      R => iReset
    );
\rRemainingRBeats_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurReadAddress[31]_i_1_n_0\,
      D => rRemainingRBeats(9),
      Q => \rRemainingRBeats_reg_n_0_[9]\,
      R => iReset
    );
rRemainingWBeats0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => rRemainingWBeats0_carry_n_0,
      CO(6) => rRemainingWBeats0_carry_n_1,
      CO(5) => rRemainingWBeats0_carry_n_2,
      CO(4) => rRemainingWBeats0_carry_n_3,
      CO(3) => rRemainingWBeats0_carry_n_4,
      CO(2) => rRemainingWBeats0_carry_n_5,
      CO(1) => rRemainingWBeats0_carry_n_6,
      CO(0) => rRemainingWBeats0_carry_n_7,
      DI(7 downto 0) => rRemainingWBeats(7 downto 0),
      O(7 downto 0) => in13(7 downto 0),
      S(7) => rRemainingWBeats0_carry_i_1_n_0,
      S(6) => rRemainingWBeats0_carry_i_2_n_0,
      S(5) => rRemainingWBeats0_carry_i_3_n_0,
      S(4) => rRemainingWBeats0_carry_i_4_n_0,
      S(3) => rRemainingWBeats0_carry_i_5_n_0,
      S(2) => rRemainingWBeats0_carry_i_6_n_0,
      S(1) => rRemainingWBeats0_carry_i_7_n_0,
      S(0) => rRemainingWBeats0_carry_i_8_n_0
    );
\rRemainingWBeats0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rRemainingWBeats0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_rRemainingWBeats0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \rRemainingWBeats0_carry__0_n_1\,
      CO(5) => \rRemainingWBeats0_carry__0_n_2\,
      CO(4) => \rRemainingWBeats0_carry__0_n_3\,
      CO(3) => \rRemainingWBeats0_carry__0_n_4\,
      CO(2) => \rRemainingWBeats0_carry__0_n_5\,
      CO(1) => \rRemainingWBeats0_carry__0_n_6\,
      CO(0) => \rRemainingWBeats0_carry__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => rRemainingWBeats(14 downto 8),
      O(7 downto 0) => in13(15 downto 8),
      S(7) => \rRemainingWBeats0_carry__0_i_1_n_0\,
      S(6) => \rRemainingWBeats0_carry__0_i_2_n_0\,
      S(5) => \rRemainingWBeats0_carry__0_i_3_n_0\,
      S(4) => \rRemainingWBeats0_carry__0_i_4_n_0\,
      S(3) => \rRemainingWBeats0_carry__0_i_5_n_0\,
      S(2) => \rRemainingWBeats0_carry__0_i_6_n_0\,
      S(1) => \rRemainingWBeats0_carry__0_i_7_n_0\,
      S(0) => \rRemainingWBeats0_carry__0_i_8_n_0\
    );
\rRemainingWBeats0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(15),
      I1 => rCurWLength(15),
      O => \rRemainingWBeats0_carry__0_i_1_n_0\
    );
\rRemainingWBeats0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(14),
      I1 => rCurWLength(14),
      O => \rRemainingWBeats0_carry__0_i_2_n_0\
    );
\rRemainingWBeats0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(13),
      I1 => rCurWLength(13),
      O => \rRemainingWBeats0_carry__0_i_3_n_0\
    );
\rRemainingWBeats0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(12),
      I1 => rCurWLength(12),
      O => \rRemainingWBeats0_carry__0_i_4_n_0\
    );
\rRemainingWBeats0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(11),
      I1 => rCurWLength(11),
      O => \rRemainingWBeats0_carry__0_i_5_n_0\
    );
\rRemainingWBeats0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(10),
      I1 => rCurWLength(10),
      O => \rRemainingWBeats0_carry__0_i_6_n_0\
    );
\rRemainingWBeats0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(9),
      I1 => rCurWLength(9),
      O => \rRemainingWBeats0_carry__0_i_7_n_0\
    );
\rRemainingWBeats0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(8),
      I1 => rCurWLength(8),
      O => \rRemainingWBeats0_carry__0_i_8_n_0\
    );
rRemainingWBeats0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(7),
      I1 => rCurWLength(7),
      O => rRemainingWBeats0_carry_i_1_n_0
    );
rRemainingWBeats0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(6),
      I1 => rCurWLength(6),
      O => rRemainingWBeats0_carry_i_2_n_0
    );
rRemainingWBeats0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(5),
      I1 => rCurWLength(5),
      O => rRemainingWBeats0_carry_i_3_n_0
    );
rRemainingWBeats0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(4),
      I1 => rCurWLength(4),
      O => rRemainingWBeats0_carry_i_4_n_0
    );
rRemainingWBeats0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(3),
      I1 => rCurWLength(3),
      O => rRemainingWBeats0_carry_i_5_n_0
    );
rRemainingWBeats0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(2),
      I1 => rCurWLength(2),
      O => rRemainingWBeats0_carry_i_6_n_0
    );
rRemainingWBeats0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(1),
      I1 => rCurWLength(1),
      O => rRemainingWBeats0_carry_i_7_n_0
    );
rRemainingWBeats0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rRemainingWBeats(0),
      I1 => rCurWLength(0),
      O => rRemainingWBeats0_carry_i_8_n_0
    );
\rRemainingWBeats[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(0),
      I1 => \^q\(0),
      I2 => in13(0),
      O => rRemainingWBeats_0(0)
    );
\rRemainingWBeats[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(10),
      I1 => \^q\(0),
      I2 => in13(10),
      O => rRemainingWBeats_0(10)
    );
\rRemainingWBeats[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(11),
      I1 => \^q\(0),
      I2 => in13(11),
      O => rRemainingWBeats_0(11)
    );
\rRemainingWBeats[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(12),
      I1 => \^q\(0),
      I2 => in13(12),
      O => rRemainingWBeats_0(12)
    );
\rRemainingWBeats[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(13),
      I1 => \^q\(0),
      I2 => in13(13),
      O => rRemainingWBeats_0(13)
    );
\rRemainingWBeats[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(14),
      I1 => \^q\(0),
      I2 => in13(14),
      O => rRemainingWBeats_0(14)
    );
\rRemainingWBeats[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(15),
      I1 => \^q\(0),
      I2 => in13(15),
      O => rRemainingWBeats_0(15)
    );
\rRemainingWBeats[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(1),
      I1 => \^q\(0),
      I2 => in13(1),
      O => rRemainingWBeats_0(1)
    );
\rRemainingWBeats[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(2),
      I1 => \^q\(0),
      I2 => in13(2),
      O => rRemainingWBeats_0(2)
    );
\rRemainingWBeats[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(3),
      I1 => \^q\(0),
      I2 => in13(3),
      O => rRemainingWBeats_0(3)
    );
\rRemainingWBeats[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(4),
      I1 => \^q\(0),
      I2 => in13(4),
      O => rRemainingWBeats_0(4)
    );
\rRemainingWBeats[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(5),
      I1 => \^q\(0),
      I2 => in13(5),
      O => rRemainingWBeats_0(5)
    );
\rRemainingWBeats[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(6),
      I1 => \^q\(0),
      I2 => in13(6),
      O => rRemainingWBeats_0(6)
    );
\rRemainingWBeats[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(7),
      I1 => \^q\(0),
      I2 => in13(7),
      O => rRemainingWBeats_0(7)
    );
\rRemainingWBeats[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(8),
      I1 => \^q\(0),
      I2 => in13(8),
      O => rRemainingWBeats_0(8)
    );
\rRemainingWBeats[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wDWChCmpt2DMALength(9),
      I1 => \^q\(0),
      I2 => in13(9),
      O => rRemainingWBeats_0(9)
    );
\rRemainingWBeats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(0),
      Q => rRemainingWBeats(0),
      R => iReset
    );
\rRemainingWBeats_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(10),
      Q => rRemainingWBeats(10),
      R => iReset
    );
\rRemainingWBeats_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(11),
      Q => rRemainingWBeats(11),
      R => iReset
    );
\rRemainingWBeats_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(12),
      Q => rRemainingWBeats(12),
      R => iReset
    );
\rRemainingWBeats_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(13),
      Q => rRemainingWBeats(13),
      R => iReset
    );
\rRemainingWBeats_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(14),
      Q => rRemainingWBeats(14),
      R => iReset
    );
\rRemainingWBeats_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(15),
      Q => rRemainingWBeats(15),
      R => iReset
    );
\rRemainingWBeats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(1),
      Q => rRemainingWBeats(1),
      R => iReset
    );
\rRemainingWBeats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(2),
      Q => rRemainingWBeats(2),
      R => iReset
    );
\rRemainingWBeats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(3),
      Q => rRemainingWBeats(3),
      R => iReset
    );
\rRemainingWBeats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(4),
      Q => rRemainingWBeats(4),
      R => iReset
    );
\rRemainingWBeats_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(5),
      Q => rRemainingWBeats(5),
      R => iReset
    );
\rRemainingWBeats_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(6),
      Q => rRemainingWBeats(6),
      R => iReset
    );
\rRemainingWBeats_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(7),
      Q => rRemainingWBeats(7),
      R => iReset
    );
\rRemainingWBeats_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(8),
      Q => rRemainingWBeats(8),
      R => iReset
    );
\rRemainingWBeats_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCurWriteAddress[31]_i_1_n_0\,
      D => rRemainingWBeats_0(9),
      Q => rRemainingWBeats(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl is
  port (
    rValid_reg_0 : out STD_LOGIC;
    iReset : in STD_LOGIC;
    rValid_reg_1 : in STD_LOGIC;
    iClock : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl is
begin
rValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rValid_reg_1,
      Q => rValid_reg_0,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl_17 is
  port (
    wFLenQDValid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    \FSM_sequential_rDataChCurState_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_WREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_rDataChCurState_reg[0]_0\ : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl_17 : entity is "AutoFIFOPopControl";
end sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl_17;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl_17 is
  signal \rValid_i_1__0_n_0\ : STD_LOGIC;
  signal \^wflenqdvalid\ : STD_LOGIC;
begin
  wFLenQDValid <= \^wflenqdvalid\;
\FSM_sequential_rDataChCurState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000077F000007700"
    )
        port map (
      I0 => \FSM_sequential_rDataChCurState_reg[0]\(0),
      I1 => D_WREADY,
      I2 => \^wflenqdvalid\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \FSM_sequential_rDataChCurState_reg[0]_0\,
      O => D(0)
    );
\rValid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^wflenqdvalid\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => empty,
      O => \rValid_i_1__0_n_0\
    );
rValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => \rValid_i_1__0_n_0\,
      Q => \^wflenqdvalid\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ComSPBRAMDPControl is
  port (
    wSPadReadAck : out STD_LOGIC;
    iReset : in STD_LOGIC;
    rNextState : in STD_LOGIC;
    iClock : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_ComSPBRAMDPControl;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ComSPBRAMDPControl is
begin
rCurState_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rNextState,
      Q => wSPadReadAck,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_CompletionCommandChannel is
  port (
    wr_en : out STD_LOGIC;
    ofromECCWCmdReady : out STD_LOGIC;
    \FSM_sequential_rCmdChCurState_reg[0]_0\ : out STD_LOGIC;
    wDWChCmpt2DMALength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \rAddress_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ifromECCWCmdValid : in STD_LOGIC;
    full : in STD_LOGIC;
    \FSM_sequential_rCmdChCurState_reg[1]_0\ : in STD_LOGIC;
    \rCurWriteAddress_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    in10 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    ifromECCWAddress : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_CompletionCommandChannel;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_CompletionCommandChannel is
  signal \FSM_onehot_rWCurState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rWCurState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rCmdChCurState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rCmdChCurState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rCmdChCurState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rCmdChCurState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rCmdChCurState[1]_i_7_n_0\ : STD_LOGIC;
  signal rAddress : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rCmdChCurState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rCmdChNextState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rLength : STD_LOGIC;
  signal \rLength[0]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[15]_i_1_n_0\ : STD_LOGIC;
  signal rOpcode0 : STD_LOGIC;
  signal \^wdwchcmpt2dmalength\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rCmdChCurState_reg[0]\ : label is "State_ReportCmpltReq:01,State_ForwardReq:10,State_Idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rCmdChCurState_reg[1]\ : label is "State_ReportCmpltReq:01,State_ForwardReq:10,State_Idle:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Inst_DPBSCFIFO64x64WC_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of ofromECCWCmdReady_INST_0 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rCurWriteAddress[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rCurWriteAddress[11]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rCurWriteAddress[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rCurWriteAddress[13]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rCurWriteAddress[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rCurWriteAddress[15]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rCurWriteAddress[16]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rCurWriteAddress[17]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rCurWriteAddress[18]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rCurWriteAddress[19]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rCurWriteAddress[20]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rCurWriteAddress[21]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rCurWriteAddress[22]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rCurWriteAddress[23]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rCurWriteAddress[24]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rCurWriteAddress[25]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rCurWriteAddress[26]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rCurWriteAddress[27]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rCurWriteAddress[28]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rCurWriteAddress[29]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rCurWriteAddress[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rCurWriteAddress[30]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rCurWriteAddress[31]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rCurWriteAddress[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rCurWriteAddress[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rCurWriteAddress[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rCurWriteAddress[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rCurWriteAddress[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rCurWriteAddress[8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rCurWriteAddress[9]_i_1\ : label is "soft_lutpair88";
begin
  wDWChCmpt2DMALength(15 downto 0) <= \^wdwchcmpt2dmalength\(15 downto 0);
\FSM_onehot_rWCurState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666606666"
    )
        port map (
      I0 => rCmdChCurState(0),
      I1 => rCmdChCurState(1),
      I2 => \FSM_onehot_rWCurState[3]_i_4_n_0\,
      I3 => \FSM_onehot_rWCurState[3]_i_5_n_0\,
      I4 => \FSM_onehot_rWCurState[3]_i_6_n_0\,
      I5 => \FSM_onehot_rWCurState[3]_i_7_n_0\,
      O => \FSM_sequential_rCmdChCurState_reg[0]_0\
    );
\FSM_onehot_rWCurState[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^wdwchcmpt2dmalength\(13),
      I1 => \^wdwchcmpt2dmalength\(2),
      I2 => \^wdwchcmpt2dmalength\(12),
      I3 => \^wdwchcmpt2dmalength\(5),
      O => \FSM_onehot_rWCurState[3]_i_4_n_0\
    );
\FSM_onehot_rWCurState[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^wdwchcmpt2dmalength\(10),
      I1 => \^wdwchcmpt2dmalength\(9),
      I2 => \^wdwchcmpt2dmalength\(14),
      I3 => \^wdwchcmpt2dmalength\(15),
      O => \FSM_onehot_rWCurState[3]_i_5_n_0\
    );
\FSM_onehot_rWCurState[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^wdwchcmpt2dmalength\(6),
      I1 => \^wdwchcmpt2dmalength\(4),
      I2 => \^wdwchcmpt2dmalength\(7),
      I3 => \^wdwchcmpt2dmalength\(0),
      O => \FSM_onehot_rWCurState[3]_i_6_n_0\
    );
\FSM_onehot_rWCurState[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^wdwchcmpt2dmalength\(11),
      I1 => \^wdwchcmpt2dmalength\(8),
      I2 => \^wdwchcmpt2dmalength\(3),
      I3 => \^wdwchcmpt2dmalength\(1),
      O => \FSM_onehot_rWCurState[3]_i_7_n_0\
    );
\FSM_sequential_rCmdChCurState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055550040"
    )
        port map (
      I0 => rCmdChCurState(1),
      I1 => \FSM_sequential_rCmdChCurState[1]_i_3_n_0\,
      I2 => ifromECCWCmdValid,
      I3 => full,
      I4 => rCmdChCurState(0),
      I5 => \rCurWriteAddress_reg[1]\(0),
      O => rCmdChNextState(0)
    );
\FSM_sequential_rCmdChCurState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040055550400"
    )
        port map (
      I0 => rCmdChCurState(0),
      I1 => \FSM_sequential_rCmdChCurState[1]_i_2_n_0\,
      I2 => \FSM_sequential_rCmdChCurState[1]_i_3_n_0\,
      I3 => \FSM_sequential_rCmdChCurState_reg[1]_0\,
      I4 => rCmdChCurState(1),
      I5 => \rCurWriteAddress_reg[1]\(0),
      O => rCmdChNextState(1)
    );
\FSM_sequential_rCmdChCurState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_rCmdChCurState[1]_i_5_n_0\,
      I1 => din(19),
      I2 => din(14),
      I3 => din(15),
      I4 => din(10),
      I5 => \FSM_sequential_rCmdChCurState[1]_i_6_n_0\,
      O => \FSM_sequential_rCmdChCurState[1]_i_2_n_0\
    );
\FSM_sequential_rCmdChCurState[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => din(2),
      I1 => din(1),
      I2 => din(4),
      I3 => din(0),
      I4 => din(3),
      O => \FSM_sequential_rCmdChCurState[1]_i_3_n_0\
    );
\FSM_sequential_rCmdChCurState[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => din(11),
      I1 => din(6),
      I2 => din(18),
      I3 => din(13),
      O => \FSM_sequential_rCmdChCurState[1]_i_5_n_0\
    );
\FSM_sequential_rCmdChCurState[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => din(16),
      I1 => din(20),
      I2 => din(9),
      I3 => din(17),
      I4 => \FSM_sequential_rCmdChCurState[1]_i_7_n_0\,
      O => \FSM_sequential_rCmdChCurState[1]_i_6_n_0\
    );
\FSM_sequential_rCmdChCurState[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => din(8),
      I1 => din(7),
      I2 => din(12),
      I3 => din(5),
      O => \FSM_sequential_rCmdChCurState[1]_i_7_n_0\
    );
\FSM_sequential_rCmdChCurState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rCmdChNextState(0),
      Q => rCmdChCurState(0),
      R => iReset
    );
\FSM_sequential_rCmdChCurState_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rCmdChNextState(1),
      Q => rCmdChCurState(1),
      R => iReset
    );
Inst_DPBSCFIFO64x64WC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => rCmdChCurState(1),
      I1 => rCmdChCurState(0),
      I2 => ifromECCWCmdValid,
      I3 => full,
      O => wr_en
    );
ofromECCWCmdReady_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => full,
      I1 => rCmdChCurState(0),
      I2 => rCmdChCurState(1),
      O => ofromECCWCmdReady
    );
\rAddress[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ifromECCWCmdValid,
      I1 => rCmdChCurState(0),
      I2 => rCmdChCurState(1),
      O => rOpcode0
    );
\rAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(0),
      Q => \rAddress_reg[0]_0\(0),
      R => iReset
    );
\rAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(10),
      Q => rAddress(10),
      R => iReset
    );
\rAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(11),
      Q => rAddress(11),
      R => iReset
    );
\rAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(12),
      Q => rAddress(12),
      R => iReset
    );
\rAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(13),
      Q => rAddress(13),
      R => iReset
    );
\rAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(14),
      Q => rAddress(14),
      R => iReset
    );
\rAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(15),
      Q => rAddress(15),
      R => iReset
    );
\rAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(16),
      Q => rAddress(16),
      R => iReset
    );
\rAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(17),
      Q => rAddress(17),
      R => iReset
    );
\rAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(18),
      Q => rAddress(18),
      R => iReset
    );
\rAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(19),
      Q => rAddress(19),
      R => iReset
    );
\rAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(1),
      Q => rAddress(1),
      R => iReset
    );
\rAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(20),
      Q => rAddress(20),
      R => iReset
    );
\rAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(21),
      Q => rAddress(21),
      R => iReset
    );
\rAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(22),
      Q => rAddress(22),
      R => iReset
    );
\rAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(23),
      Q => rAddress(23),
      R => iReset
    );
\rAddress_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(24),
      Q => rAddress(24),
      R => iReset
    );
\rAddress_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(25),
      Q => rAddress(25),
      R => iReset
    );
\rAddress_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(26),
      Q => rAddress(26),
      R => iReset
    );
\rAddress_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(27),
      Q => rAddress(27),
      R => iReset
    );
\rAddress_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(28),
      Q => rAddress(28),
      R => iReset
    );
\rAddress_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(29),
      Q => rAddress(29),
      R => iReset
    );
\rAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(2),
      Q => rAddress(2),
      R => iReset
    );
\rAddress_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(30),
      Q => rAddress(30),
      R => iReset
    );
\rAddress_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(31),
      Q => rAddress(31),
      R => iReset
    );
\rAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(3),
      Q => rAddress(3),
      R => iReset
    );
\rAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(4),
      Q => rAddress(4),
      R => iReset
    );
\rAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(5),
      Q => rAddress(5),
      R => iReset
    );
\rAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(6),
      Q => rAddress(6),
      R => iReset
    );
\rAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(7),
      Q => rAddress(7),
      R => iReset
    );
\rAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(8),
      Q => rAddress(8),
      R => iReset
    );
\rAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rOpcode0,
      D => ifromECCWAddress(9),
      Q => rAddress(9),
      R => iReset
    );
\rCurWriteAddress[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(10),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(9),
      O => D(9)
    );
\rCurWriteAddress[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(11),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(10),
      O => D(10)
    );
\rCurWriteAddress[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(12),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(11),
      O => D(11)
    );
\rCurWriteAddress[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(13),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(12),
      O => D(12)
    );
\rCurWriteAddress[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(14),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(13),
      O => D(13)
    );
\rCurWriteAddress[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(15),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(14),
      O => D(14)
    );
\rCurWriteAddress[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(16),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(15),
      O => D(15)
    );
\rCurWriteAddress[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(17),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(16),
      O => D(16)
    );
\rCurWriteAddress[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(18),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(17),
      O => D(17)
    );
\rCurWriteAddress[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(19),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(18),
      O => D(18)
    );
\rCurWriteAddress[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(1),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(0),
      O => D(0)
    );
\rCurWriteAddress[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(20),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(19),
      O => D(19)
    );
\rCurWriteAddress[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(21),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(20),
      O => D(20)
    );
\rCurWriteAddress[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(22),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(21),
      O => D(21)
    );
\rCurWriteAddress[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(23),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(22),
      O => D(22)
    );
\rCurWriteAddress[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(24),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(23),
      O => D(23)
    );
\rCurWriteAddress[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(25),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(24),
      O => D(24)
    );
\rCurWriteAddress[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(26),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(25),
      O => D(25)
    );
\rCurWriteAddress[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(27),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(26),
      O => D(26)
    );
\rCurWriteAddress[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(28),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(27),
      O => D(27)
    );
\rCurWriteAddress[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(29),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(28),
      O => D(28)
    );
\rCurWriteAddress[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(2),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(1),
      O => D(1)
    );
\rCurWriteAddress[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(30),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(29),
      O => D(29)
    );
\rCurWriteAddress[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(31),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(30),
      O => D(30)
    );
\rCurWriteAddress[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(3),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(2),
      O => D(2)
    );
\rCurWriteAddress[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(4),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(3),
      O => D(3)
    );
\rCurWriteAddress[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(5),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(4),
      O => D(4)
    );
\rCurWriteAddress[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(6),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(5),
      O => D(5)
    );
\rCurWriteAddress[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(7),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(6),
      O => D(6)
    );
\rCurWriteAddress[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(8),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(7),
      O => D(7)
    );
\rCurWriteAddress[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rAddress(9),
      I1 => \rCurWriteAddress_reg[1]\(0),
      I2 => in10(8),
      O => D(8)
    );
\rLength[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FC00AA"
    )
        port map (
      I0 => \^wdwchcmpt2dmalength\(0),
      I1 => \FSM_sequential_rCmdChCurState[1]_i_3_n_0\,
      I2 => din(5),
      I3 => iReset,
      I4 => rOpcode0,
      O => \rLength[0]_i_1_n_0\
    );
\rLength[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \FSM_sequential_rCmdChCurState[1]_i_3_n_0\,
      I1 => ifromECCWCmdValid,
      I2 => rCmdChCurState(0),
      I3 => rCmdChCurState(1),
      I4 => iReset,
      O => \rLength[15]_i_1_n_0\
    );
\rLength[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rCmdChCurState(1),
      I1 => rCmdChCurState(0),
      I2 => ifromECCWCmdValid,
      O => rLength
    );
\rLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => \rLength[0]_i_1_n_0\,
      Q => \^wdwchcmpt2dmalength\(0),
      R => '0'
    );
\rLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(15),
      Q => \^wdwchcmpt2dmalength\(10),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(16),
      Q => \^wdwchcmpt2dmalength\(11),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(17),
      Q => \^wdwchcmpt2dmalength\(12),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(18),
      Q => \^wdwchcmpt2dmalength\(13),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(19),
      Q => \^wdwchcmpt2dmalength\(14),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(20),
      Q => \^wdwchcmpt2dmalength\(15),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(6),
      Q => \^wdwchcmpt2dmalength\(1),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(7),
      Q => \^wdwchcmpt2dmalength\(2),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(8),
      Q => \^wdwchcmpt2dmalength\(3),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(9),
      Q => \^wdwchcmpt2dmalength\(4),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(10),
      Q => \^wdwchcmpt2dmalength\(5),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(11),
      Q => \^wdwchcmpt2dmalength\(6),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(12),
      Q => \^wdwchcmpt2dmalength\(7),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(13),
      Q => \^wdwchcmpt2dmalength\(8),
      R => \rLength[15]_i_1_n_0\
    );
\rLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rLength,
      D => din(14),
      Q => \^wdwchcmpt2dmalength\(9),
      R => \rLength[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispALU is
  port (
    rZero_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    iROMRData_0_sp_1 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[4]\ : out STD_LOGIC;
    \iROMRData[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iROMRData_18_sp_1 : out STD_LOGIC;
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : out STD_LOGIC;
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rResult_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rResult_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rResult_reg[15]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iROMRData : in STD_LOGIC_VECTOR ( 28 downto 0 );
    iReset : in STD_LOGIC;
    rZero_reg_1 : in STD_LOGIC;
    iClock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCmpResult0_carry__2_i_1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCmpResult0_carry__2_i_1_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rBufHalfWordWriteValid_reg : in STD_LOGIC;
    rBufHalfWordWriteValid_reg_0 : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[3]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rBufHalfWordWriteValid_reg_1 : in STD_LOGIC;
    \rCmpResult0_carry__2_i_1_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCmpResult0_carry__2_i_1_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCmpResult0_carry__2_i_1_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCmpResult0_carry__2_i_1_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_rCurState_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]\ : in STD_LOGIC;
    \rOutLength_reg[0]\ : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_DispALU;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispALU is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^iromrdata[28]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal iROMRData_0_sn_1 : STD_LOGIC;
  signal iROMRData_18_sn_1 : STD_LOGIC;
  signal \i__carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_16_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_18_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_19_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_20_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_25_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_26_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_27_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_28_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_29_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_30_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_31_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_32_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_41_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_42_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_43_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_44_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_45_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_46_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_47_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_48_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_49_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_50_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_51_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_52_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_53_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_54_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_55_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_56_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_15_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_16_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_18_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_19_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_20_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_25_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_26_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_27_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_28_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_29_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_30_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_31_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_32_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_33_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_34_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_35_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_36_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_37_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_38_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_40_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_41_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_42_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_43_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_44_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_45_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_46_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_47_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_48_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_49_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_50_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_51_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_52_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_53_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_54_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_55_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_56_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_15_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_16_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_19_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_20_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_21_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_22_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_24_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_25_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_26_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_27_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_28_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_29_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_30_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_31_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_32_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_33_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_34_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_35_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_36_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_37_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_38_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_39_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_40_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_41_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_42_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_43_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_44_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_45_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_46_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_47_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_48_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_49_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_50_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_51_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_17_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_20_n_0\ : STD_LOGIC;
  signal \i__carry_i_21_n_0\ : STD_LOGIC;
  signal \i__carry_i_22_n_0\ : STD_LOGIC;
  signal \i__carry_i_23_n_0\ : STD_LOGIC;
  signal \i__carry_i_24_n_0\ : STD_LOGIC;
  signal \i__carry_i_25_n_0\ : STD_LOGIC;
  signal \i__carry_i_26_n_0\ : STD_LOGIC;
  signal \i__carry_i_27_n_0\ : STD_LOGIC;
  signal \i__carry_i_28_n_0\ : STD_LOGIC;
  signal \i__carry_i_29_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_30_n_0\ : STD_LOGIC;
  signal \i__carry_i_31_n_0\ : STD_LOGIC;
  signal \i__carry_i_32_n_0\ : STD_LOGIC;
  signal \i__carry_i_33_n_0\ : STD_LOGIC;
  signal \i__carry_i_34_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_42_n_0\ : STD_LOGIC;
  signal \i__carry_i_43_n_0\ : STD_LOGIC;
  signal \i__carry_i_44_n_0\ : STD_LOGIC;
  signal \i__carry_i_45_n_0\ : STD_LOGIC;
  signal \i__carry_i_46_n_0\ : STD_LOGIC;
  signal \i__carry_i_47_n_0\ : STD_LOGIC;
  signal \i__carry_i_48_n_0\ : STD_LOGIC;
  signal \i__carry_i_49_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_50_n_0\ : STD_LOGIC;
  signal \i__carry_i_51_n_0\ : STD_LOGIC;
  signal \i__carry_i_52_n_0\ : STD_LOGIC;
  signal \i__carry_i_53_n_0\ : STD_LOGIC;
  signal \i__carry_i_54_n_0\ : STD_LOGIC;
  signal \i__carry_i_55_n_0\ : STD_LOGIC;
  signal \i__carry_i_56_n_0\ : STD_LOGIC;
  signal \i__carry_i_57_n_0\ : STD_LOGIC;
  signal \i__carry_i_58_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal rBufWordWriteValid_i_4_n_0 : STD_LOGIC;
  signal rCmpResult0 : STD_LOGIC_VECTOR ( 32 downto 31 );
  signal \rCmpResult0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_1\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_2\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_3\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_4\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_5\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_6\ : STD_LOGIC;
  signal \rCmpResult0_carry__0_n_7\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_1\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_2\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_3\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_4\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_5\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_6\ : STD_LOGIC;
  signal \rCmpResult0_carry__1_n_7\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_0\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_1\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_2\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_3\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_4\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_5\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_6\ : STD_LOGIC;
  signal \rCmpResult0_carry__2_n_7\ : STD_LOGIC;
  signal rCmpResult0_carry_i_1_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_i_2_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_i_3_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_i_4_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_i_5_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_i_6_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_i_7_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_i_8_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_n_0 : STD_LOGIC;
  signal rCmpResult0_carry_n_1 : STD_LOGIC;
  signal rCmpResult0_carry_n_2 : STD_LOGIC;
  signal rCmpResult0_carry_n_3 : STD_LOGIC;
  signal rCmpResult0_carry_n_4 : STD_LOGIC;
  signal rCmpResult0_carry_n_5 : STD_LOGIC;
  signal rCmpResult0_carry_n_6 : STD_LOGIC;
  signal rCmpResult0_carry_n_7 : STD_LOGIC;
  signal \rProgramCounter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rProgramCounter[31]_i_5_n_0\ : STD_LOGIC;
  signal \rProgramCounter[31]_i_6_n_0\ : STD_LOGIC;
  signal rResult : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rResult[0]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[0]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[0]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[0]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[0]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[10]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[10]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[10]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[10]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[10]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[10]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[10]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[11]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[11]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[11]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[11]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[11]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[11]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[11]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[12]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[12]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[12]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[12]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[12]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[12]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[12]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[13]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[13]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[13]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[13]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[13]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[13]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[13]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[14]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[14]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[14]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[14]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[14]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[14]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[14]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_11_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_12_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[15]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_11_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_12_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_13_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[16]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[17]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[17]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[17]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[17]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[17]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[18]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[19]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[19]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[19]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[19]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[19]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[19]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[19]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[1]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[1]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[1]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[1]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[1]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[1]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[20]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[21]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[21]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[21]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[21]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[21]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[21]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[21]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[22]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[23]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[24]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[24]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[24]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[24]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[24]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[24]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[24]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_11_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_12_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[25]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[26]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[26]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[26]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[26]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[26]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[27]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[27]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[27]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[27]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[27]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[27]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[27]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[28]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[28]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[28]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[28]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[28]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[28]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_11_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_12_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[29]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[2]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[2]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[2]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[2]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[2]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[2]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[2]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_11_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_12_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_13_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_14_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[30]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_11_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_12_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_13_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_14_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_15_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_16_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_17_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_18_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_19_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_1_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_20_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_21_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_22_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_23_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_24_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_25_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[31]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[3]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[4]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[4]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[4]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[4]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[4]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[4]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[5]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[5]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[5]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[5]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[5]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[5]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[6]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[7]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[7]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[7]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[7]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[7]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[7]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_10_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_11_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_8_n_0\ : STD_LOGIC;
  signal \rResult[8]_i_9_n_0\ : STD_LOGIC;
  signal \rResult[9]_i_2_n_0\ : STD_LOGIC;
  signal \rResult[9]_i_3_n_0\ : STD_LOGIC;
  signal \rResult[9]_i_4_n_0\ : STD_LOGIC;
  signal \rResult[9]_i_5_n_0\ : STD_LOGIC;
  signal \rResult[9]_i_6_n_0\ : STD_LOGIC;
  signal \rResult[9]_i_7_n_0\ : STD_LOGIC;
  signal \rResult[9]_i_8_n_0\ : STD_LOGIC;
  signal \^rresult_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rZero_i_10_n_0 : STD_LOGIC;
  signal rZero_i_11_n_0 : STD_LOGIC;
  signal rZero_i_12_n_0 : STD_LOGIC;
  signal rZero_i_13_n_0 : STD_LOGIC;
  signal rZero_i_14_n_0 : STD_LOGIC;
  signal rZero_i_15_n_0 : STD_LOGIC;
  signal rZero_i_16_n_0 : STD_LOGIC;
  signal rZero_i_17_n_0 : STD_LOGIC;
  signal rZero_i_18_n_0 : STD_LOGIC;
  signal rZero_i_19_n_0 : STD_LOGIC;
  signal rZero_i_6_n_0 : STD_LOGIC;
  signal rZero_i_7_n_0 : STD_LOGIC;
  signal rZero_i_8_n_0 : STD_LOGIC;
  signal rZero_i_9_n_0 : STD_LOGIC;
  signal \^rzero_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wALUFlags : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_rCmpResult0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rCmpResult0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rCmpResult0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rCmpResult0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_rCmpResult0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rCmpResult0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i__carry__1_i_40\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i__carry__2_i_30\ : label is "soft_lutpair210";
  attribute METHODOLOGY_DRC_VIOS of rCmpResult0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rCmpResult0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rCmpResult0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rCmpResult0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rCmpResult0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \rOutAddress[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rOutAddress[10]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rOutAddress[11]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rOutAddress[12]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rOutAddress[13]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rOutAddress[14]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rOutAddress[15]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rOutAddress[16]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rOutAddress[17]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rOutAddress[18]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rOutAddress[19]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rOutAddress[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rOutAddress[20]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rOutAddress[21]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rOutAddress[22]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rOutAddress[23]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rOutAddress[24]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rOutAddress[25]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rOutAddress[26]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rOutAddress[27]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rOutAddress[28]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rOutAddress[29]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rOutAddress[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rOutAddress[30]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rOutAddress[31]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rOutAddress[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rOutAddress[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rOutAddress[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rOutAddress[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rOutAddress[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rOutAddress[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rOutAddress[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rOutLength[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rOutLength[10]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rOutLength[11]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rOutLength[12]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rOutLength[13]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rOutLength[14]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rOutLength[15]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rOutLength[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rOutLength[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rOutLength[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rOutLength[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rOutLength[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rOutLength[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rOutLength[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rOutLength[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rOutLength[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rProgramCounter[31]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rResult[0]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rResult[0]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rResult[0]_i_5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rResult[10]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rResult[10]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rResult[10]_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rResult[10]_i_7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rResult[11]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rResult[11]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rResult[11]_i_5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rResult[11]_i_7\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rResult[12]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rResult[12]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rResult[12]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rResult[12]_i_7\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rResult[13]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rResult[13]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rResult[13]_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rResult[14]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rResult[14]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rResult[14]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rResult[15]_i_10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rResult[15]_i_11\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rResult[15]_i_12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rResult[15]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rResult[15]_i_5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rResult[15]_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rResult[15]_i_8\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rResult[15]_i_9\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rResult[16]_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rResult[16]_i_11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rResult[16]_i_12\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rResult[16]_i_13\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rResult[16]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rResult[16]_i_5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rResult[16]_i_8\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rResult[16]_i_9\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rResult[17]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rResult[17]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rResult[17]_i_5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rResult[18]_i_10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rResult[18]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rResult[18]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rResult[18]_i_5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rResult[18]_i_8\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rResult[18]_i_9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rResult[19]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rResult[19]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rResult[19]_i_5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rResult[19]_i_8\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rResult[1]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rResult[1]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rResult[20]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rResult[20]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rResult[20]_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rResult[20]_i_7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rResult[20]_i_8\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rResult[21]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rResult[21]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rResult[21]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rResult[21]_i_7\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rResult[22]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rResult[22]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rResult[22]_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rResult[22]_i_7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rResult[22]_i_8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rResult[23]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rResult[23]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rResult[23]_i_6\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rResult[23]_i_7\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rResult[23]_i_8\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rResult[24]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rResult[24]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rResult[24]_i_6\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rResult[24]_i_7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rResult[25]_i_10\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rResult[25]_i_11\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rResult[25]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rResult[25]_i_5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rResult[25]_i_7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rResult[25]_i_9\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rResult[26]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rResult[26]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rResult[27]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rResult[27]_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rResult[27]_i_7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rResult[28]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rResult[28]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rResult[28]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rResult[29]_i_10\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rResult[29]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rResult[29]_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rResult[29]_i_6\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rResult[2]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rResult[2]_i_5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rResult[30]_i_10\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rResult[30]_i_13\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rResult[30]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rResult[30]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rResult[31]_i_16\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rResult[31]_i_18\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rResult[31]_i_19\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rResult[31]_i_25\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rResult[31]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rResult[31]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rResult[3]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rResult[3]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rResult[4]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rResult[4]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rResult[5]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rResult[5]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rResult[6]_i_10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rResult[6]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rResult[6]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rResult[6]_i_8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rResult[6]_i_9\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rResult[7]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rResult[7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rResult[7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rResult[7]_i_6\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rResult[8]_i_10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rResult[8]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rResult[8]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rResult[8]_i_6\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rResult[8]_i_7\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rResult[8]_i_8\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rResult[8]_i_9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rResult[9]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rResult[9]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rResult[9]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rResult[9]_i_7\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of rZero_i_18 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of rZero_i_19 : label is "soft_lutpair156";
begin
  \iROMRData[28]\(0) <= \^iromrdata[28]\(0);
  iROMRData_0_sp_1 <= iROMRData_0_sn_1;
  iROMRData_18_sp_1 <= iROMRData_18_sn_1;
  \rResult_reg[31]_1\(31 downto 0) <= \^rresult_reg[31]_1\(31 downto 0);
  rZero_reg_0(0) <= \^rzero_reg_0\(0);
\FSM_onehot_rCurState[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[2]\,
      I1 => iROMRData(27),
      I2 => iROMRData(28),
      I3 => \FSM_onehot_rCurState_reg[3]\(2),
      I4 => \rProgramCounter[31]_i_3_n_0\,
      O => D(0)
    );
\_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \_inferred__0/i__carry_n_0\,
      CO(6) => \_inferred__0/i__carry_n_1\,
      CO(5) => \_inferred__0/i__carry_n_2\,
      CO(4) => \_inferred__0/i__carry_n_3\,
      CO(3) => \_inferred__0/i__carry_n_4\,
      CO(2) => \_inferred__0/i__carry_n_5\,
      CO(1) => \_inferred__0/i__carry_n_6\,
      CO(0) => \_inferred__0/i__carry_n_7\,
      DI(7) => \i__carry_i_2_n_0\,
      DI(6) => \i__carry_i_3_n_0\,
      DI(5) => \i__carry_i_4_n_0\,
      DI(4) => \i__carry_i_5_n_0\,
      DI(3) => \i__carry_i_6_n_0\,
      DI(2) => \i__carry_i_7_n_0\,
      DI(1) => \i__carry_i_8_n_0\,
      DI(0) => iROMRData(23),
      O(7 downto 0) => data0(7 downto 0),
      S(7) => \i__carry_i_9_n_0\,
      S(6) => \i__carry_i_10_n_0\,
      S(5) => \i__carry_i_11_n_0\,
      S(4) => \i__carry_i_12_n_0\,
      S(3) => \i__carry_i_13_n_0\,
      S(2) => \i__carry_i_14_n_0\,
      S(1) => \i__carry_i_15_n_0\,
      S(0) => \i__carry_i_16_n_0\
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \_inferred__0/i__carry__0_n_0\,
      CO(6) => \_inferred__0/i__carry__0_n_1\,
      CO(5) => \_inferred__0/i__carry__0_n_2\,
      CO(4) => \_inferred__0/i__carry__0_n_3\,
      CO(3) => \_inferred__0/i__carry__0_n_4\,
      CO(2) => \_inferred__0/i__carry__0_n_5\,
      CO(1) => \_inferred__0/i__carry__0_n_6\,
      CO(0) => \_inferred__0/i__carry__0_n_7\,
      DI(7) => \i__carry__0_i_1_n_0\,
      DI(6) => \i__carry__0_i_2_n_0\,
      DI(5) => \i__carry__0_i_3_n_0\,
      DI(4) => \i__carry__0_i_4_n_0\,
      DI(3) => \i__carry__0_i_5_n_0\,
      DI(2) => \i__carry__0_i_6_n_0\,
      DI(1) => \i__carry__0_i_7_n_0\,
      DI(0) => \i__carry__0_i_8_n_0\,
      O(7 downto 0) => data0(15 downto 8),
      S(7) => \i__carry__0_i_9_n_0\,
      S(6) => \i__carry__0_i_10_n_0\,
      S(5) => \i__carry__0_i_11_n_0\,
      S(4) => \i__carry__0_i_12_n_0\,
      S(3) => \i__carry__0_i_13_n_0\,
      S(2) => \i__carry__0_i_14_n_0\,
      S(1) => \i__carry__0_i_15_n_0\,
      S(0) => \i__carry__0_i_16_n_0\
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \_inferred__0/i__carry__1_n_0\,
      CO(6) => \_inferred__0/i__carry__1_n_1\,
      CO(5) => \_inferred__0/i__carry__1_n_2\,
      CO(4) => \_inferred__0/i__carry__1_n_3\,
      CO(3) => \_inferred__0/i__carry__1_n_4\,
      CO(2) => \_inferred__0/i__carry__1_n_5\,
      CO(1) => \_inferred__0/i__carry__1_n_6\,
      CO(0) => \_inferred__0/i__carry__1_n_7\,
      DI(7) => \i__carry__1_i_1_n_0\,
      DI(6) => \i__carry__1_i_2_n_0\,
      DI(5) => \i__carry__1_i_3_n_0\,
      DI(4) => \i__carry__1_i_4_n_0\,
      DI(3) => \i__carry__1_i_5_n_0\,
      DI(2) => \i__carry__1_i_6_n_0\,
      DI(1) => \i__carry__1_i_7_n_0\,
      DI(0) => \i__carry__1_i_8_n_0\,
      O(7 downto 0) => data0(23 downto 16),
      S(7) => \i__carry__1_i_9_n_0\,
      S(6) => \i__carry__1_i_10_n_0\,
      S(5) => \i__carry__1_i_11_n_0\,
      S(4) => \i__carry__1_i_12_n_0\,
      S(3) => \i__carry__1_i_13_n_0\,
      S(2) => \i__carry__1_i_14_n_0\,
      S(1) => \i__carry__1_i_15_n_0\,
      S(0) => \i__carry__1_i_16_n_0\
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW__inferred__0/i__carry__2_CO_UNCONNECTED\(7),
      CO(6) => \_inferred__0/i__carry__2_n_1\,
      CO(5) => \_inferred__0/i__carry__2_n_2\,
      CO(4) => \_inferred__0/i__carry__2_n_3\,
      CO(3) => \_inferred__0/i__carry__2_n_4\,
      CO(2) => \_inferred__0/i__carry__2_n_5\,
      CO(1) => \_inferred__0/i__carry__2_n_6\,
      CO(0) => \_inferred__0/i__carry__2_n_7\,
      DI(7) => '0',
      DI(6) => \i__carry__2_i_1_n_0\,
      DI(5) => \i__carry__2_i_2_n_0\,
      DI(4) => \i__carry__2_i_3_n_0\,
      DI(3) => \i__carry__2_i_4_n_0\,
      DI(2) => \i__carry__2_i_5_n_0\,
      DI(1) => \i__carry__2_i_6_n_0\,
      DI(0) => \i__carry__2_i_7_n_0\,
      O(7 downto 0) => data0(31 downto 24),
      S(7) => \i__carry__2_i_8_n_0\,
      S(6) => \i__carry__2_i_9_n_0\,
      S(5) => \i__carry__2_i_10_n_0\,
      S(4) => \i__carry__2_i_11_n_0\,
      S(3) => \i__carry__2_i_12_n_0\,
      S(2) => \i__carry__2_i_13_n_0\,
      S(1) => \i__carry__2_i_14_n_0\,
      S(0) => \i__carry__2_i_15_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFF10111011"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__0_i_17_n_0\,
      I2 => \i__carry__0_i_18_n_0\,
      I3 => iROMRData(18),
      I4 => \i__carry_i_17_n_0\,
      I5 => doutb(15),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(14),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_2_n_0\,
      O => \i__carry__0_i_10_n_0\
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(13),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_3_n_0\,
      O => \i__carry__0_i_11_n_0\
    );
\i__carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(12),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_4_n_0\,
      O => \i__carry__0_i_12_n_0\
    );
\i__carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(11),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_5_n_0\,
      O => \i__carry__0_i_13_n_0\
    );
\i__carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(10),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_6_n_0\,
      O => \i__carry__0_i_14_n_0\
    );
\i__carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(9),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_7_n_0\,
      O => \i__carry__0_i_15_n_0\
    );
\i__carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(8),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_8_n_0\,
      O => \i__carry__0_i_16_n_0\
    );
\i__carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(15),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(15),
      I5 => \rCmpResult0_carry__2_i_1_1\(15),
      O => \i__carry__0_i_17_n_0\
    );
\i__carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(15),
      I1 => \rCmpResult0_carry__2_i_1_3\(15),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(15),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(15),
      O => \i__carry__0_i_18_n_0\
    );
\i__carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(14),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(14),
      I5 => \rCmpResult0_carry__2_i_1_1\(14),
      O => \i__carry__0_i_19_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(14),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__0_i_19_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__0_i_20_n_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(14),
      I1 => \rCmpResult0_carry__2_i_1_3\(14),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(14),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(14),
      O => \i__carry__0_i_20_n_0\
    );
\i__carry__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(13),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(13),
      I5 => \rCmpResult0_carry__2_i_1_1\(13),
      O => \i__carry__0_i_21_n_0\
    );
\i__carry__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(13),
      I1 => \rCmpResult0_carry__2_i_1_3\(13),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(13),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(13),
      O => \i__carry__0_i_22_n_0\
    );
\i__carry__0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(12),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(12),
      I5 => \rCmpResult0_carry__2_i_1_1\(12),
      O => \i__carry__0_i_23_n_0\
    );
\i__carry__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(12),
      I1 => \rCmpResult0_carry__2_i_1_3\(12),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(12),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(12),
      O => \i__carry__0_i_24_n_0\
    );
\i__carry__0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(11),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(11),
      I5 => \rCmpResult0_carry__2_i_1_1\(11),
      O => \i__carry__0_i_25_n_0\
    );
\i__carry__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(11),
      I1 => \rCmpResult0_carry__2_i_1_3\(11),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(11),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(11),
      O => \i__carry__0_i_26_n_0\
    );
\i__carry__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(10),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(10),
      I5 => \rCmpResult0_carry__2_i_1_1\(10),
      O => \i__carry__0_i_27_n_0\
    );
\i__carry__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(10),
      I1 => \rCmpResult0_carry__2_i_1_3\(10),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(10),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(10),
      O => \i__carry__0_i_28_n_0\
    );
\i__carry__0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(9),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(9),
      I5 => \rCmpResult0_carry__2_i_1_1\(9),
      O => \i__carry__0_i_29_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(13),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__0_i_21_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__0_i_22_n_0\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(9),
      I1 => \rCmpResult0_carry__2_i_1_3\(9),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(9),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(9),
      O => \i__carry__0_i_30_n_0\
    );
\i__carry__0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(8),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(8),
      I5 => \rCmpResult0_carry__2_i_1_1\(8),
      O => \i__carry__0_i_31_n_0\
    );
\i__carry__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(8),
      I1 => \rCmpResult0_carry__2_i_1_3\(8),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(8),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(8),
      O => \i__carry__0_i_32_n_0\
    );
\i__carry__0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(15),
      I1 => \i__carry__0_i_41_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_42_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(15)
    );
\i__carry__0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(14),
      I1 => \i__carry__0_i_43_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_44_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(14)
    );
\i__carry__0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(13),
      I1 => \i__carry__0_i_45_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_46_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(13)
    );
\i__carry__0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(12),
      I1 => \i__carry__0_i_47_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_48_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(12)
    );
\i__carry__0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(11),
      I1 => \i__carry__0_i_49_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_50_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(11)
    );
\i__carry__0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFC0CFC05555"
    )
        port map (
      I0 => iROMRData(10),
      I1 => \i__carry__0_i_51_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_52_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(10)
    );
\i__carry__0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(9),
      I1 => \i__carry__0_i_53_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_54_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(9)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(12),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__0_i_23_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__0_i_24_n_0\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(8),
      I1 => \i__carry__0_i_55_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry__0_i_56_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(8)
    );
\i__carry__0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(15),
      I1 => \rCmpResult0_carry__2_i_1_3\(15),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(15),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(15),
      O => \i__carry__0_i_41_n_0\
    );
\i__carry__0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(15),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(15),
      I5 => \rCmpResult0_carry__2_i_1_1\(15),
      O => \i__carry__0_i_42_n_0\
    );
\i__carry__0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(14),
      I1 => \rCmpResult0_carry__2_i_1_3\(14),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(14),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(14),
      O => \i__carry__0_i_43_n_0\
    );
\i__carry__0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(14),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(14),
      I5 => \rCmpResult0_carry__2_i_1_1\(14),
      O => \i__carry__0_i_44_n_0\
    );
\i__carry__0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(13),
      I1 => \rCmpResult0_carry__2_i_1_3\(13),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(13),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(13),
      O => \i__carry__0_i_45_n_0\
    );
\i__carry__0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(13),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(13),
      I5 => \rCmpResult0_carry__2_i_1_1\(13),
      O => \i__carry__0_i_46_n_0\
    );
\i__carry__0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(12),
      I1 => \rCmpResult0_carry__2_i_1_3\(12),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(12),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(12),
      O => \i__carry__0_i_47_n_0\
    );
\i__carry__0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(12),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(12),
      I5 => \rCmpResult0_carry__2_i_1_1\(12),
      O => \i__carry__0_i_48_n_0\
    );
\i__carry__0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(11),
      I1 => \rCmpResult0_carry__2_i_1_3\(11),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(11),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(11),
      O => \i__carry__0_i_49_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(11),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__0_i_25_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__0_i_26_n_0\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(11),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(11),
      I5 => \rCmpResult0_carry__2_i_1_1\(11),
      O => \i__carry__0_i_50_n_0\
    );
\i__carry__0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(10),
      I1 => \rCmpResult0_carry__2_i_1_3\(10),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(10),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(10),
      O => \i__carry__0_i_51_n_0\
    );
\i__carry__0_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(10),
      I1 => \rCmpResult0_carry__2_i_1_0\(10),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(10),
      O => \i__carry__0_i_52_n_0\
    );
\i__carry__0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(9),
      I1 => \rCmpResult0_carry__2_i_1_3\(9),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(9),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(9),
      O => \i__carry__0_i_53_n_0\
    );
\i__carry__0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(9),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(9),
      I5 => \rCmpResult0_carry__2_i_1_1\(9),
      O => \i__carry__0_i_54_n_0\
    );
\i__carry__0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(8),
      I1 => \rCmpResult0_carry__2_i_1_3\(8),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(8),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(8),
      O => \i__carry__0_i_55_n_0\
    );
\i__carry__0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(8),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(8),
      I5 => \rCmpResult0_carry__2_i_1_1\(8),
      O => \i__carry__0_i_56_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(10),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__0_i_27_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__0_i_28_n_0\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(9),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__0_i_29_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__0_i_30_n_0\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(8),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__0_i_31_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__0_i_32_n_0\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(15),
      I1 => iROMRData(23),
      I2 => \i__carry__0_i_1_n_0\,
      O => \i__carry__0_i_9_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110111FFFF0111"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__1_i_17_n_0\,
      I2 => iROMRData(18),
      I3 => \i__carry__1_i_18_n_0\,
      I4 => doutb(23),
      I5 => \i__carry_i_17_n_0\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__1_i_34_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_2_n_0\,
      O => \i__carry__1_i_10_n_0\
    );
\i__carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__1_i_35_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_3_n_0\,
      O => \i__carry__1_i_11_n_0\
    );
\i__carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__1_i_36_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_4_n_0\,
      O => \i__carry__1_i_12_n_0\
    );
\i__carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__1_i_37_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_5_n_0\,
      O => \i__carry__1_i_13_n_0\
    );
\i__carry__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__1_i_38_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_6_n_0\,
      O => \i__carry__1_i_14_n_0\
    );
\i__carry__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(17),
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_7_n_0\,
      O => \i__carry__1_i_15_n_0\
    );
\i__carry__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__1_i_40_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_8_n_0\,
      O => \i__carry__1_i_16_n_0\
    );
\i__carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(23),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(23),
      I5 => \rCmpResult0_carry__2_i_1_1\(23),
      O => \i__carry__1_i_17_n_0\
    );
\i__carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(23),
      I1 => \rCmpResult0_carry__2_i_1_3\(23),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(23),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(23),
      O => \i__carry__1_i_18_n_0\
    );
\i__carry__1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(22),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(22),
      I5 => \rCmpResult0_carry__2_i_1_1\(22),
      O => \i__carry__1_i_19_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110111FFFF0111"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__1_i_19_n_0\,
      I2 => iROMRData(18),
      I3 => \i__carry__1_i_20_n_0\,
      I4 => doutb(22),
      I5 => \i__carry_i_17_n_0\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(22),
      I1 => \rCmpResult0_carry__2_i_1_3\(22),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(22),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(22),
      O => \i__carry__1_i_20_n_0\
    );
\i__carry__1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(21),
      I1 => \rCmpResult0_carry__2_i_1_3\(21),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(21),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(21),
      O => \i__carry__1_i_21_n_0\
    );
\i__carry__1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(21),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(21),
      I5 => \rCmpResult0_carry__2_i_1_1\(21),
      O => \i__carry__1_i_22_n_0\
    );
\i__carry__1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(20),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(20),
      I5 => \rCmpResult0_carry__2_i_1_1\(20),
      O => \i__carry__1_i_23_n_0\
    );
\i__carry__1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(20),
      I1 => \rCmpResult0_carry__2_i_1_3\(20),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(20),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(20),
      O => \i__carry__1_i_24_n_0\
    );
\i__carry__1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(19),
      I1 => \rCmpResult0_carry__2_i_1_3\(19),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(19),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(19),
      O => \i__carry__1_i_25_n_0\
    );
\i__carry__1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(19),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(19),
      I5 => \rCmpResult0_carry__2_i_1_1\(19),
      O => \i__carry__1_i_26_n_0\
    );
\i__carry__1_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(18),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(18),
      I5 => \rCmpResult0_carry__2_i_1_1\(18),
      O => \i__carry__1_i_27_n_0\
    );
\i__carry__1_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(18),
      I1 => \rCmpResult0_carry__2_i_1_3\(18),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(18),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(18),
      O => \i__carry__1_i_28_n_0\
    );
\i__carry__1_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(17),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(17),
      I5 => \rCmpResult0_carry__2_i_1_1\(17),
      O => \i__carry__1_i_29_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F4FF"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(21),
      I2 => \i__carry__1_i_21_n_0\,
      I3 => iROMRData(18),
      I4 => \i__carry_i_18_n_0\,
      I5 => \i__carry__1_i_22_n_0\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(17),
      I1 => \rCmpResult0_carry__2_i_1_3\(17),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(17),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(17),
      O => \i__carry__1_i_30_n_0\
    );
\i__carry__1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(16),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(16),
      I5 => \rCmpResult0_carry__2_i_1_1\(16),
      O => \i__carry__1_i_31_n_0\
    );
\i__carry__1_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(16),
      I1 => \rCmpResult0_carry__2_i_1_3\(16),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(16),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(16),
      O => \i__carry__1_i_32_n_0\
    );
\i__carry__1_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__1_i_41_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__1_i_42_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__1_i_33_n_0\
    );
\i__carry__1_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__1_i_43_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__1_i_44_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__1_i_34_n_0\
    );
\i__carry__1_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__1_i_45_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__1_i_46_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__1_i_35_n_0\
    );
\i__carry__1_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__1_i_47_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__1_i_48_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__1_i_36_n_0\
    );
\i__carry__1_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__1_i_49_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__1_i_50_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__1_i_37_n_0\
    );
\i__carry__1_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__1_i_51_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__1_i_52_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__1_i_38_n_0\
    );
\i__carry__1_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => iROMRData(27),
      I1 => iROMRData(28),
      I2 => \i__carry__1_i_53_n_0\,
      I3 => iROMRData(21),
      I4 => \i__carry__1_i_54_n_0\,
      O => p_1_out(17)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110111FFFF0111"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__1_i_23_n_0\,
      I2 => iROMRData(18),
      I3 => \i__carry__1_i_24_n_0\,
      I4 => doutb(20),
      I5 => \i__carry_i_17_n_0\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__1_i_55_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__1_i_56_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__1_i_40_n_0\
    );
\i__carry__1_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(23),
      I1 => \rCmpResult0_carry__2_i_1_0\(23),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(23),
      O => \i__carry__1_i_41_n_0\
    );
\i__carry__1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(23),
      I1 => \rCmpResult0_carry__2_i_1_3\(23),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(23),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(23),
      O => \i__carry__1_i_42_n_0\
    );
\i__carry__1_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(22),
      I1 => \rCmpResult0_carry__2_i_1_0\(22),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(22),
      O => \i__carry__1_i_43_n_0\
    );
\i__carry__1_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(22),
      I1 => \rCmpResult0_carry__2_i_1_3\(22),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(22),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(22),
      O => \i__carry__1_i_44_n_0\
    );
\i__carry__1_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(21),
      I1 => \rCmpResult0_carry__2_i_1_0\(21),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(21),
      O => \i__carry__1_i_45_n_0\
    );
\i__carry__1_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(21),
      I1 => \rCmpResult0_carry__2_i_1_3\(21),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(21),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(21),
      O => \i__carry__1_i_46_n_0\
    );
\i__carry__1_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(20),
      I1 => \rCmpResult0_carry__2_i_1_0\(20),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(20),
      O => \i__carry__1_i_47_n_0\
    );
\i__carry__1_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(20),
      I1 => \rCmpResult0_carry__2_i_1_3\(20),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(20),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(20),
      O => \i__carry__1_i_48_n_0\
    );
\i__carry__1_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(19),
      I1 => \rCmpResult0_carry__2_i_1_0\(19),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(19),
      O => \i__carry__1_i_49_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F4FF"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(19),
      I2 => \i__carry__1_i_25_n_0\,
      I3 => iROMRData(18),
      I4 => \i__carry_i_18_n_0\,
      I5 => \i__carry__1_i_26_n_0\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(19),
      I1 => \rCmpResult0_carry__2_i_1_3\(19),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(19),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(19),
      O => \i__carry__1_i_50_n_0\
    );
\i__carry__1_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(18),
      I1 => \rCmpResult0_carry__2_i_1_0\(18),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(18),
      O => \i__carry__1_i_51_n_0\
    );
\i__carry__1_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(18),
      I1 => \rCmpResult0_carry__2_i_1_3\(18),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(18),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(18),
      O => \i__carry__1_i_52_n_0\
    );
\i__carry__1_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(17),
      I1 => \rCmpResult0_carry__2_i_1_0\(17),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(17),
      O => \i__carry__1_i_53_n_0\
    );
\i__carry__1_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(17),
      I1 => \rCmpResult0_carry__2_i_1_3\(17),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(17),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(17),
      O => \i__carry__1_i_54_n_0\
    );
\i__carry__1_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(16),
      I1 => \rCmpResult0_carry__2_i_1_0\(16),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(16),
      O => \i__carry__1_i_55_n_0\
    );
\i__carry__1_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(16),
      I1 => \rCmpResult0_carry__2_i_1_3\(16),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(16),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(16),
      O => \i__carry__1_i_56_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110111FFFF0111"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__1_i_27_n_0\,
      I2 => iROMRData(18),
      I3 => \i__carry__1_i_28_n_0\,
      I4 => doutb(18),
      I5 => \i__carry_i_17_n_0\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110111FFFF0111"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__1_i_29_n_0\,
      I2 => iROMRData(18),
      I3 => \i__carry__1_i_30_n_0\,
      I4 => doutb(17),
      I5 => \i__carry_i_17_n_0\,
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110111FFFF0111"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__1_i_31_n_0\,
      I2 => iROMRData(18),
      I3 => \i__carry__1_i_32_n_0\,
      I4 => doutb(16),
      I5 => \i__carry_i_17_n_0\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__1_i_33_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__1_i_1_n_0\,
      O => \i__carry__1_i_9_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(30),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__2_i_16_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__2_i_17_n_0\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__2_i_32_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__2_i_2_n_0\,
      O => \i__carry__2_i_10_n_0\
    );
\i__carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__2_i_33_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__2_i_3_n_0\,
      O => \i__carry__2_i_11_n_0\
    );
\i__carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__2_i_34_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__2_i_4_n_0\,
      O => \i__carry__2_i_12_n_0\
    );
\i__carry__2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__2_i_35_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__2_i_5_n_0\,
      O => \i__carry__2_i_13_n_0\
    );
\i__carry__2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__2_i_36_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__2_i_6_n_0\,
      O => \i__carry__2_i_14_n_0\
    );
\i__carry__2_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__2_i_37_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__2_i_7_n_0\,
      O => \i__carry__2_i_15_n_0\
    );
\i__carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(30),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(30),
      I5 => \rCmpResult0_carry__2_i_1_1\(30),
      O => \i__carry__2_i_16_n_0\
    );
\i__carry__2_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(30),
      I1 => \rCmpResult0_carry__2_i_1_3\(30),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(30),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(30),
      O => \i__carry__2_i_17_n_0\
    );
\i__carry__2_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(29),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(29),
      I5 => \rCmpResult0_carry__2_i_1_1\(29),
      O => \i__carry__2_i_18_n_0\
    );
\i__carry__2_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(29),
      I1 => \rCmpResult0_carry__2_i_1_3\(29),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(29),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(29),
      O => \i__carry__2_i_19_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(29),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__2_i_18_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__2_i_19_n_0\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(28),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(28),
      I5 => \rCmpResult0_carry__2_i_1_1\(28),
      O => \i__carry__2_i_20_n_0\
    );
\i__carry__2_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(28),
      I1 => \rCmpResult0_carry__2_i_1_3\(28),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(28),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(28),
      O => \i__carry__2_i_21_n_0\
    );
\i__carry__2_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(27),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(27),
      I5 => \rCmpResult0_carry__2_i_1_1\(27),
      O => \i__carry__2_i_22_n_0\
    );
\i__carry__2_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(27),
      I1 => \rCmpResult0_carry__2_i_1_3\(27),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(27),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(27),
      O => \i__carry__2_i_23_n_0\
    );
\i__carry__2_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(26),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(26),
      I5 => \rCmpResult0_carry__2_i_1_1\(26),
      O => \i__carry__2_i_24_n_0\
    );
\i__carry__2_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(26),
      I1 => \rCmpResult0_carry__2_i_1_3\(26),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(26),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(26),
      O => \i__carry__2_i_25_n_0\
    );
\i__carry__2_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(25),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(25),
      I5 => \rCmpResult0_carry__2_i_1_1\(25),
      O => \i__carry__2_i_26_n_0\
    );
\i__carry__2_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(25),
      I1 => \rCmpResult0_carry__2_i_1_3\(25),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(25),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(25),
      O => \i__carry__2_i_27_n_0\
    );
\i__carry__2_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(24),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(24),
      I5 => \rCmpResult0_carry__2_i_1_1\(24),
      O => \i__carry__2_i_28_n_0\
    );
\i__carry__2_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(24),
      I1 => \rCmpResult0_carry__2_i_1_3\(24),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(24),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(24),
      O => \i__carry__2_i_29_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110111FFFF0111"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__2_i_20_n_0\,
      I2 => iROMRData(18),
      I3 => \i__carry__2_i_21_n_0\,
      I4 => doutb(28),
      I5 => \i__carry_i_17_n_0\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_n_0\,
      I1 => \rResult[31]_i_10_n_0\,
      O => \i__carry__2_i_30_n_0\
    );
\i__carry__2_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__2_i_38_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__2_i_39_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__2_i_31_n_0\
    );
\i__carry__2_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__2_i_40_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__2_i_41_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__2_i_32_n_0\
    );
\i__carry__2_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__2_i_42_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__2_i_43_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__2_i_33_n_0\
    );
\i__carry__2_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__2_i_44_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__2_i_45_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__2_i_34_n_0\
    );
\i__carry__2_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__2_i_46_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__2_i_47_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__2_i_35_n_0\
    );
\i__carry__2_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__2_i_48_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__2_i_49_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__2_i_36_n_0\
    );
\i__carry__2_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \i__carry__2_i_50_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry__2_i_51_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \i__carry__2_i_37_n_0\
    );
\i__carry__2_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(30),
      I1 => \rCmpResult0_carry__2_i_1_0\(30),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(30),
      O => \i__carry__2_i_38_n_0\
    );
\i__carry__2_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(30),
      I1 => \rCmpResult0_carry__2_i_1_3\(30),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(30),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(30),
      O => \i__carry__2_i_39_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFF10111011"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry__2_i_22_n_0\,
      I2 => \i__carry__2_i_23_n_0\,
      I3 => iROMRData(18),
      I4 => \i__carry_i_17_n_0\,
      I5 => doutb(27),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(29),
      I1 => \rCmpResult0_carry__2_i_1_0\(29),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(29),
      O => \i__carry__2_i_40_n_0\
    );
\i__carry__2_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(29),
      I1 => \rCmpResult0_carry__2_i_1_3\(29),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(29),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(29),
      O => \i__carry__2_i_41_n_0\
    );
\i__carry__2_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(28),
      I1 => \rCmpResult0_carry__2_i_1_0\(28),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(28),
      O => \i__carry__2_i_42_n_0\
    );
\i__carry__2_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(28),
      I1 => \rCmpResult0_carry__2_i_1_3\(28),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(28),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(28),
      O => \i__carry__2_i_43_n_0\
    );
\i__carry__2_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(27),
      I1 => \rCmpResult0_carry__2_i_1_0\(27),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(27),
      O => \i__carry__2_i_44_n_0\
    );
\i__carry__2_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(27),
      I1 => \rCmpResult0_carry__2_i_1_3\(27),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(27),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(27),
      O => \i__carry__2_i_45_n_0\
    );
\i__carry__2_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(26),
      I1 => \rCmpResult0_carry__2_i_1_0\(26),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(26),
      O => \i__carry__2_i_46_n_0\
    );
\i__carry__2_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(26),
      I1 => \rCmpResult0_carry__2_i_1_3\(26),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(26),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(26),
      O => \i__carry__2_i_47_n_0\
    );
\i__carry__2_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(25),
      I1 => \rCmpResult0_carry__2_i_1_0\(25),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(25),
      O => \i__carry__2_i_48_n_0\
    );
\i__carry__2_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(25),
      I1 => \rCmpResult0_carry__2_i_1_3\(25),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(25),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(25),
      O => \i__carry__2_i_49_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(26),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__2_i_24_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__2_i_25_n_0\,
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(24),
      I1 => \rCmpResult0_carry__2_i_1_0\(24),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(24),
      O => \i__carry__2_i_50_n_0\
    );
\i__carry__2_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(24),
      I1 => \rCmpResult0_carry__2_i_1_3\(24),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(24),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(24),
      O => \i__carry__2_i_51_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(25),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__2_i_26_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__2_i_27_n_0\,
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(24),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry__2_i_28_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry__2_i_29_n_0\,
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_30_n_0\,
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry__2_i_31_n_0\,
      I1 => iROMRData(23),
      I2 => \i__carry__2_i_1_n_0\,
      O => \i__carry__2_i_9_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(0),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry_i_19_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry_i_20_n_0\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(6),
      I1 => iROMRData(23),
      I2 => \i__carry_i_3_n_0\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(5),
      I1 => iROMRData(23),
      I2 => \i__carry_i_4_n_0\,
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(4),
      I1 => iROMRData(23),
      I2 => \i__carry_i_5_n_0\,
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(3),
      I1 => iROMRData(23),
      I2 => \i__carry_i_6_n_0\,
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(2),
      I1 => iROMRData(23),
      I2 => \i__carry_i_7_n_0\,
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(1),
      I1 => iROMRData(23),
      I2 => \i__carry_i_8_n_0\,
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => iROMRData(27),
      I1 => iROMRData(28),
      I2 => iROMRData(21),
      O => \i__carry_i_17_n_0\
    );
\i__carry_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03030302"
    )
        port map (
      I0 => iROMRData(20),
      I1 => iROMRData(27),
      I2 => iROMRData(28),
      I3 => iROMRData(21),
      I4 => iROMRData(19),
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(0),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(0),
      I5 => \rCmpResult0_carry__2_i_1_1\(0),
      O => \i__carry_i_19_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(7),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry_i_21_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry_i_22_n_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(0),
      I1 => \rCmpResult0_carry__2_i_1_3\(0),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(0),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(0),
      O => \i__carry_i_20_n_0\
    );
\i__carry_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(7),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(7),
      I5 => \rCmpResult0_carry__2_i_1_1\(7),
      O => \i__carry_i_21_n_0\
    );
\i__carry_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(7),
      I1 => \rCmpResult0_carry__2_i_1_3\(7),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(7),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(7),
      O => \i__carry_i_22_n_0\
    );
\i__carry_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(6),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(6),
      I5 => \rCmpResult0_carry__2_i_1_1\(6),
      O => \i__carry_i_23_n_0\
    );
\i__carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(6),
      I1 => \rCmpResult0_carry__2_i_1_3\(6),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(6),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(6),
      O => \i__carry_i_24_n_0\
    );
\i__carry_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(5),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(5),
      I5 => \rCmpResult0_carry__2_i_1_1\(5),
      O => \i__carry_i_25_n_0\
    );
\i__carry_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(5),
      I1 => \rCmpResult0_carry__2_i_1_3\(5),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(5),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(5),
      O => \i__carry_i_26_n_0\
    );
\i__carry_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(4),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(4),
      I5 => \rCmpResult0_carry__2_i_1_1\(4),
      O => \i__carry_i_27_n_0\
    );
\i__carry_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(4),
      I1 => \rCmpResult0_carry__2_i_1_3\(4),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(4),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(4),
      O => \i__carry_i_28_n_0\
    );
\i__carry_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(3),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(3),
      I5 => \rCmpResult0_carry__2_i_1_1\(3),
      O => \i__carry_i_29_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(6),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry_i_23_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry_i_24_n_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(3),
      I1 => \rCmpResult0_carry__2_i_1_3\(3),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(3),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(3),
      O => \i__carry_i_30_n_0\
    );
\i__carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(2),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(2),
      I5 => \rCmpResult0_carry__2_i_1_1\(2),
      O => \i__carry_i_31_n_0\
    );
\i__carry_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(2),
      I1 => \rCmpResult0_carry__2_i_1_3\(2),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(2),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(2),
      O => \i__carry_i_32_n_0\
    );
\i__carry_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(1),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(1),
      I5 => \rCmpResult0_carry__2_i_1_1\(1),
      O => \i__carry_i_33_n_0\
    );
\i__carry_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(1),
      I1 => \rCmpResult0_carry__2_i_1_3\(1),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(1),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(1),
      O => \i__carry_i_34_n_0\
    );
\i__carry_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFC0CFC05555"
    )
        port map (
      I0 => iROMRData(7),
      I1 => \i__carry_i_43_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry_i_44_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(7)
    );
\i__carry_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFC0CFC05555"
    )
        port map (
      I0 => iROMRData(6),
      I1 => \i__carry_i_45_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry_i_46_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(6)
    );
\i__carry_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(5),
      I1 => \i__carry_i_47_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry_i_48_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(5)
    );
\i__carry_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B800B8B8B8FF"
    )
        port map (
      I0 => \i__carry_i_49_n_0\,
      I1 => iROMRData(21),
      I2 => \i__carry_i_50_n_0\,
      I3 => iROMRData(28),
      I4 => iROMRData(27),
      I5 => iROMRData(4),
      O => p_1_out(4)
    );
\i__carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFC0CFC05555"
    )
        port map (
      I0 => iROMRData(3),
      I1 => \i__carry_i_51_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry_i_52_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFF10111011"
    )
        port map (
      I0 => \i__carry_i_18_n_0\,
      I1 => \i__carry_i_25_n_0\,
      I2 => \i__carry_i_26_n_0\,
      I3 => iROMRData(18),
      I4 => \i__carry_i_17_n_0\,
      I5 => doutb(5),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF305555"
    )
        port map (
      I0 => iROMRData(2),
      I1 => \i__carry_i_53_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry_i_54_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(2)
    );
\i__carry_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFC0CFC05555"
    )
        port map (
      I0 => iROMRData(1),
      I1 => \i__carry_i_55_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry_i_56_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => p_1_out(1)
    );
\i__carry_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F303FAAAA"
    )
        port map (
      I0 => iROMRData(0),
      I1 => \i__carry_i_57_n_0\,
      I2 => iROMRData(21),
      I3 => \i__carry_i_58_n_0\,
      I4 => iROMRData(28),
      I5 => iROMRData(27),
      O => \i__carry_i_42_n_0\
    );
\i__carry_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(7),
      I1 => \rCmpResult0_carry__2_i_1_3\(7),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(7),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(7),
      O => \i__carry_i_43_n_0\
    );
\i__carry_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(7),
      I1 => \rCmpResult0_carry__2_i_1_0\(7),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(7),
      O => \i__carry_i_44_n_0\
    );
\i__carry_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(6),
      I1 => \rCmpResult0_carry__2_i_1_3\(6),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(6),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(6),
      O => \i__carry_i_45_n_0\
    );
\i__carry_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(6),
      I1 => \rCmpResult0_carry__2_i_1_0\(6),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(6),
      O => \i__carry_i_46_n_0\
    );
\i__carry_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(5),
      I1 => \rCmpResult0_carry__2_i_1_3\(5),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(5),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(5),
      O => \i__carry_i_47_n_0\
    );
\i__carry_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(5),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(5),
      I5 => \rCmpResult0_carry__2_i_1_1\(5),
      O => \i__carry_i_48_n_0\
    );
\i__carry_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(4),
      I1 => \rCmpResult0_carry__2_i_1_3\(4),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(4),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(4),
      O => \i__carry_i_49_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(4),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry_i_27_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry_i_28_n_0\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(4),
      I1 => \rCmpResult0_carry__2_i_1_0\(4),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(4),
      O => \i__carry_i_50_n_0\
    );
\i__carry_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(3),
      I1 => \rCmpResult0_carry__2_i_1_3\(3),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(3),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(3),
      O => \i__carry_i_51_n_0\
    );
\i__carry_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(3),
      I1 => \rCmpResult0_carry__2_i_1_0\(3),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(3),
      O => \i__carry_i_52_n_0\
    );
\i__carry_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(2),
      I1 => \rCmpResult0_carry__2_i_1_3\(2),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(2),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(2),
      O => \i__carry_i_53_n_0\
    );
\i__carry_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(21),
      I1 => Q(2),
      I2 => iROMRData(19),
      I3 => iROMRData(20),
      I4 => \rCmpResult0_carry__2_i_1_0\(2),
      I5 => \rCmpResult0_carry__2_i_1_1\(2),
      O => \i__carry_i_54_n_0\
    );
\i__carry_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(1),
      I1 => \rCmpResult0_carry__2_i_1_3\(1),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(1),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(1),
      O => \i__carry_i_55_n_0\
    );
\i__carry_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(1),
      I1 => \rCmpResult0_carry__2_i_1_0\(1),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(1),
      O => \i__carry_i_56_n_0\
    );
\i__carry_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(0),
      I1 => \rCmpResult0_carry__2_i_1_3\(0),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(0),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(0),
      O => \i__carry_i_57_n_0\
    );
\i__carry_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(0),
      I1 => \rCmpResult0_carry__2_i_1_0\(0),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(0),
      O => \i__carry_i_58_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(3),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry_i_29_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry_i_30_n_0\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(2),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry_i_31_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry_i_32_n_0\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(1),
      I2 => \i__carry_i_18_n_0\,
      I3 => \i__carry_i_33_n_0\,
      I4 => iROMRData(18),
      I5 => \i__carry_i_34_n_0\,
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_out(7),
      I1 => iROMRData(23),
      I2 => \i__carry_i_2_n_0\,
      O => \i__carry_i_9_n_0\
    );
rBufWordWriteValid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEEEEFEEEF"
    )
        port map (
      I0 => rBufHalfWordWriteValid_reg,
      I1 => rBufWordWriteValid_i_4_n_0,
      I2 => rBufHalfWordWriteValid_reg_0,
      I3 => \FSM_onehot_rCurState_reg[3]\(2),
      I4 => rBufHalfWordWriteValid_reg_1,
      I5 => \FSM_onehot_rCurState_reg[3]\(0),
      O => \FSM_onehot_rCurState_reg[4]\
    );
rBufWordWriteValid_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \rProgramCounter[31]_i_3_n_0\,
      I1 => \FSM_onehot_rCurState_reg[3]\(2),
      I2 => \FSM_onehot_rCurState_reg[3]\(3),
      I3 => \FSM_onehot_rCurState_reg[2]\,
      O => rBufWordWriteValid_i_4_n_0
    );
rCmpResult0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => rCmpResult0_carry_n_0,
      CO(6) => rCmpResult0_carry_n_1,
      CO(5) => rCmpResult0_carry_n_2,
      CO(4) => rCmpResult0_carry_n_3,
      CO(3) => rCmpResult0_carry_n_4,
      CO(2) => rCmpResult0_carry_n_5,
      CO(1) => rCmpResult0_carry_n_6,
      CO(0) => rCmpResult0_carry_n_7,
      DI(7) => \i__carry_i_2_n_0\,
      DI(6) => \i__carry_i_3_n_0\,
      DI(5) => \i__carry_i_4_n_0\,
      DI(4) => \i__carry_i_5_n_0\,
      DI(3) => \i__carry_i_6_n_0\,
      DI(2) => \i__carry_i_7_n_0\,
      DI(1) => \i__carry_i_8_n_0\,
      DI(0) => \i__carry_i_1_n_0\,
      O(7 downto 0) => NLW_rCmpResult0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => rCmpResult0_carry_i_1_n_0,
      S(6) => rCmpResult0_carry_i_2_n_0,
      S(5) => rCmpResult0_carry_i_3_n_0,
      S(4) => rCmpResult0_carry_i_4_n_0,
      S(3) => rCmpResult0_carry_i_5_n_0,
      S(2) => rCmpResult0_carry_i_6_n_0,
      S(1) => rCmpResult0_carry_i_7_n_0,
      S(0) => rCmpResult0_carry_i_8_n_0
    );
\rCmpResult0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rCmpResult0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rCmpResult0_carry__0_n_0\,
      CO(6) => \rCmpResult0_carry__0_n_1\,
      CO(5) => \rCmpResult0_carry__0_n_2\,
      CO(4) => \rCmpResult0_carry__0_n_3\,
      CO(3) => \rCmpResult0_carry__0_n_4\,
      CO(2) => \rCmpResult0_carry__0_n_5\,
      CO(1) => \rCmpResult0_carry__0_n_6\,
      CO(0) => \rCmpResult0_carry__0_n_7\,
      DI(7) => \i__carry__0_i_1_n_0\,
      DI(6) => \i__carry__0_i_2_n_0\,
      DI(5) => \i__carry__0_i_3_n_0\,
      DI(4) => \i__carry__0_i_4_n_0\,
      DI(3) => \i__carry__0_i_5_n_0\,
      DI(2) => \i__carry__0_i_6_n_0\,
      DI(1) => \i__carry__0_i_7_n_0\,
      DI(0) => \i__carry__0_i_8_n_0\,
      O(7 downto 0) => \NLW_rCmpResult0_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \rCmpResult0_carry__0_i_1_n_0\,
      S(6) => \rCmpResult0_carry__0_i_2_n_0\,
      S(5) => \rCmpResult0_carry__0_i_3_n_0\,
      S(4) => \rCmpResult0_carry__0_i_4_n_0\,
      S(3) => \rCmpResult0_carry__0_i_5_n_0\,
      S(2) => \rCmpResult0_carry__0_i_6_n_0\,
      S(1) => \rCmpResult0_carry__0_i_7_n_0\,
      S(0) => \rCmpResult0_carry__0_i_8_n_0\
    );
\rCmpResult0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => p_1_out(15),
      O => \rCmpResult0_carry__0_i_1_n_0\
    );
\rCmpResult0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_2_n_0\,
      I1 => p_1_out(14),
      O => \rCmpResult0_carry__0_i_2_n_0\
    );
\rCmpResult0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_3_n_0\,
      I1 => p_1_out(13),
      O => \rCmpResult0_carry__0_i_3_n_0\
    );
\rCmpResult0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_4_n_0\,
      I1 => p_1_out(12),
      O => \rCmpResult0_carry__0_i_4_n_0\
    );
\rCmpResult0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => p_1_out(11),
      O => \rCmpResult0_carry__0_i_5_n_0\
    );
\rCmpResult0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_6_n_0\,
      I1 => p_1_out(10),
      O => \rCmpResult0_carry__0_i_6_n_0\
    );
\rCmpResult0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => p_1_out(9),
      O => \rCmpResult0_carry__0_i_7_n_0\
    );
\rCmpResult0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_8_n_0\,
      I1 => p_1_out(8),
      O => \rCmpResult0_carry__0_i_8_n_0\
    );
\rCmpResult0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCmpResult0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rCmpResult0_carry__1_n_0\,
      CO(6) => \rCmpResult0_carry__1_n_1\,
      CO(5) => \rCmpResult0_carry__1_n_2\,
      CO(4) => \rCmpResult0_carry__1_n_3\,
      CO(3) => \rCmpResult0_carry__1_n_4\,
      CO(2) => \rCmpResult0_carry__1_n_5\,
      CO(1) => \rCmpResult0_carry__1_n_6\,
      CO(0) => \rCmpResult0_carry__1_n_7\,
      DI(7) => \i__carry__1_i_1_n_0\,
      DI(6) => \i__carry__1_i_2_n_0\,
      DI(5) => \i__carry__1_i_3_n_0\,
      DI(4) => \i__carry__1_i_4_n_0\,
      DI(3) => \i__carry__1_i_5_n_0\,
      DI(2) => \i__carry__1_i_6_n_0\,
      DI(1) => \i__carry__1_i_7_n_0\,
      DI(0) => \i__carry__1_i_8_n_0\,
      O(7 downto 0) => \NLW_rCmpResult0_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \rCmpResult0_carry__1_i_1_n_0\,
      S(6) => \rCmpResult0_carry__1_i_2_n_0\,
      S(5) => \rCmpResult0_carry__1_i_3_n_0\,
      S(4) => \rCmpResult0_carry__1_i_4_n_0\,
      S(3) => \rCmpResult0_carry__1_i_5_n_0\,
      S(2) => \rCmpResult0_carry__1_i_6_n_0\,
      S(1) => \rCmpResult0_carry__1_i_7_n_0\,
      S(0) => \rCmpResult0_carry__1_i_8_n_0\
    );
\rCmpResult0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__1_i_1_n_0\,
      I1 => \i__carry__1_i_33_n_0\,
      O => \rCmpResult0_carry__1_i_1_n_0\
    );
\rCmpResult0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__1_i_2_n_0\,
      I1 => \i__carry__1_i_34_n_0\,
      O => \rCmpResult0_carry__1_i_2_n_0\
    );
\rCmpResult0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__1_i_3_n_0\,
      I1 => \i__carry__1_i_35_n_0\,
      O => \rCmpResult0_carry__1_i_3_n_0\
    );
\rCmpResult0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__1_i_4_n_0\,
      I1 => \i__carry__1_i_36_n_0\,
      O => \rCmpResult0_carry__1_i_4_n_0\
    );
\rCmpResult0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__1_i_5_n_0\,
      I1 => \i__carry__1_i_37_n_0\,
      O => \rCmpResult0_carry__1_i_5_n_0\
    );
\rCmpResult0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__1_i_6_n_0\,
      I1 => \i__carry__1_i_38_n_0\,
      O => \rCmpResult0_carry__1_i_6_n_0\
    );
\rCmpResult0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_7_n_0\,
      I1 => p_1_out(17),
      O => \rCmpResult0_carry__1_i_7_n_0\
    );
\rCmpResult0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__1_i_8_n_0\,
      I1 => \i__carry__1_i_40_n_0\,
      O => \rCmpResult0_carry__1_i_8_n_0\
    );
\rCmpResult0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCmpResult0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \rCmpResult0_carry__2_n_0\,
      CO(6) => \rCmpResult0_carry__2_n_1\,
      CO(5) => \rCmpResult0_carry__2_n_2\,
      CO(4) => \rCmpResult0_carry__2_n_3\,
      CO(3) => \rCmpResult0_carry__2_n_4\,
      CO(2) => \rCmpResult0_carry__2_n_5\,
      CO(1) => \rCmpResult0_carry__2_n_6\,
      CO(0) => \rCmpResult0_carry__2_n_7\,
      DI(7) => \rCmpResult0_carry__2_i_1_n_0\,
      DI(6) => \i__carry__2_i_1_n_0\,
      DI(5) => \i__carry__2_i_2_n_0\,
      DI(4) => \i__carry__2_i_3_n_0\,
      DI(3) => \i__carry__2_i_4_n_0\,
      DI(2) => \i__carry__2_i_5_n_0\,
      DI(1) => \i__carry__2_i_6_n_0\,
      DI(0) => \i__carry__2_i_7_n_0\,
      O(7) => rCmpResult0(31),
      O(6 downto 0) => \NLW_rCmpResult0_carry__2_O_UNCONNECTED\(6 downto 0),
      S(7) => \rCmpResult0_carry__2_i_2_n_0\,
      S(6) => \rCmpResult0_carry__2_i_3_n_0\,
      S(5) => \rCmpResult0_carry__2_i_4_n_0\,
      S(4) => \rCmpResult0_carry__2_i_5_n_0\,
      S(3) => \rCmpResult0_carry__2_i_6_n_0\,
      S(2) => \rCmpResult0_carry__2_i_7_n_0\,
      S(1) => \rCmpResult0_carry__2_i_8_n_0\,
      S(0) => \rCmpResult0_carry__2_i_9_n_0\
    );
\rCmpResult0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
        port map (
      I0 => \i__carry_i_17_n_0\,
      I1 => doutb(31),
      I2 => \rCmpResult0_carry__2_i_10_n_0\,
      I3 => \i__carry_i_18_n_0\,
      I4 => iROMRData(18),
      I5 => \rCmpResult0_carry__2_i_11_n_0\,
      O => \rCmpResult0_carry__2_i_1_n_0\
    );
\rCmpResult0_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => iROMRData(18),
      I1 => Q(31),
      I2 => iROMRData(16),
      I3 => iROMRData(17),
      I4 => \rCmpResult0_carry__2_i_1_0\(31),
      I5 => \rCmpResult0_carry__2_i_1_1\(31),
      O => \rCmpResult0_carry__2_i_10_n_0\
    );
\rCmpResult0_carry__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(31),
      I1 => \rCmpResult0_carry__2_i_1_3\(31),
      I2 => iROMRData(17),
      I3 => \rCmpResult0_carry__2_i_1_4\(31),
      I4 => iROMRData(16),
      I5 => \rCmpResult0_carry__2_i_1_5\(31),
      O => \rCmpResult0_carry__2_i_11_n_0\
    );
\rCmpResult0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__2_i_30_n_0\,
      O => \rCmpResult0_carry__2_i_2_n_0\
    );
\rCmpResult0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__2_i_1_n_0\,
      I1 => \i__carry__2_i_31_n_0\,
      O => \rCmpResult0_carry__2_i_3_n_0\
    );
\rCmpResult0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__2_i_2_n_0\,
      I1 => \i__carry__2_i_32_n_0\,
      O => \rCmpResult0_carry__2_i_4_n_0\
    );
\rCmpResult0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__2_i_3_n_0\,
      I1 => \i__carry__2_i_33_n_0\,
      O => \rCmpResult0_carry__2_i_5_n_0\
    );
\rCmpResult0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__2_i_4_n_0\,
      I1 => \i__carry__2_i_34_n_0\,
      O => \rCmpResult0_carry__2_i_6_n_0\
    );
\rCmpResult0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__2_i_5_n_0\,
      I1 => \i__carry__2_i_35_n_0\,
      O => \rCmpResult0_carry__2_i_7_n_0\
    );
\rCmpResult0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__2_i_6_n_0\,
      I1 => \i__carry__2_i_36_n_0\,
      O => \rCmpResult0_carry__2_i_8_n_0\
    );
\rCmpResult0_carry__2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__2_i_7_n_0\,
      I1 => \i__carry__2_i_37_n_0\,
      O => \rCmpResult0_carry__2_i_9_n_0\
    );
\rCmpResult0_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCmpResult0_carry__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_rCmpResult0_carry__3_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_rCmpResult0_carry__3_O_UNCONNECTED\(7 downto 1),
      O(0) => rCmpResult0(32),
      S(7 downto 0) => B"00000001"
    );
rCmpResult0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_2_n_0\,
      I1 => p_1_out(7),
      O => rCmpResult0_carry_i_1_n_0
    );
rCmpResult0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_3_n_0\,
      I1 => p_1_out(6),
      O => rCmpResult0_carry_i_2_n_0
    );
rCmpResult0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_4_n_0\,
      I1 => p_1_out(5),
      O => rCmpResult0_carry_i_3_n_0
    );
rCmpResult0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_5_n_0\,
      I1 => p_1_out(4),
      O => rCmpResult0_carry_i_4_n_0
    );
rCmpResult0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => p_1_out(3),
      O => rCmpResult0_carry_i_5_n_0
    );
rCmpResult0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_7_n_0\,
      I1 => p_1_out(2),
      O => rCmpResult0_carry_i_6_n_0
    );
rCmpResult0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_8_n_0\,
      I1 => p_1_out(1),
      O => rCmpResult0_carry_i_7_n_0
    );
rCmpResult0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      I1 => \i__carry_i_1_n_0\,
      O => rCmpResult0_carry_i_8_n_0
    );
\rCmpResult[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => iROMRData(25),
      I1 => iROMRData(24),
      I2 => iROMRData(23),
      I3 => \FSM_onehot_rCurState_reg[3]\(2),
      I4 => iROMRData(28),
      O => \^iromrdata[28]\(0)
    );
\rCmpResult_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^iromrdata[28]\(0),
      D => rCmpResult0(31),
      Q => wALUFlags(2),
      R => iReset
    );
\rCmpResult_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^iromrdata[28]\(0),
      D => rCmpResult0(32),
      Q => wALUFlags(3),
      R => iReset
    );
\rOutAddress[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(16),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(0),
      O => \rResult_reg[15]_0\(0)
    );
\rOutAddress[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(26),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(10),
      O => \rResult_reg[15]_0\(10)
    );
\rOutAddress[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(27),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(11),
      O => \rResult_reg[15]_0\(11)
    );
\rOutAddress[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(28),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(12),
      O => \rResult_reg[15]_0\(12)
    );
\rOutAddress[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(29),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(13),
      O => \rResult_reg[15]_0\(13)
    );
\rOutAddress[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(30),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(14),
      O => \rResult_reg[15]_0\(14)
    );
\rOutAddress[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(31),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(15),
      O => \rResult_reg[15]_0\(15)
    );
\rOutAddress[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(0),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(16),
      O => \rResult_reg[15]_0\(16)
    );
\rOutAddress[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(1),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(17),
      O => \rResult_reg[15]_0\(17)
    );
\rOutAddress[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(2),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(18),
      O => \rResult_reg[15]_0\(18)
    );
\rOutAddress[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(3),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(19),
      O => \rResult_reg[15]_0\(19)
    );
\rOutAddress[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(17),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(1),
      O => \rResult_reg[15]_0\(1)
    );
\rOutAddress[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(4),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(20),
      O => \rResult_reg[15]_0\(20)
    );
\rOutAddress[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(5),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(21),
      O => \rResult_reg[15]_0\(21)
    );
\rOutAddress[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(6),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(22),
      O => \rResult_reg[15]_0\(22)
    );
\rOutAddress[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(7),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(23),
      O => \rResult_reg[15]_0\(23)
    );
\rOutAddress[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(8),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(24),
      O => \rResult_reg[15]_0\(24)
    );
\rOutAddress[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(9),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(25),
      O => \rResult_reg[15]_0\(25)
    );
\rOutAddress[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(10),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(26),
      O => \rResult_reg[15]_0\(26)
    );
\rOutAddress[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(11),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(27),
      O => \rResult_reg[15]_0\(27)
    );
\rOutAddress[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(12),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(28),
      O => \rResult_reg[15]_0\(28)
    );
\rOutAddress[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(13),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(29),
      O => \rResult_reg[15]_0\(29)
    );
\rOutAddress[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(18),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(2),
      O => \rResult_reg[15]_0\(2)
    );
\rOutAddress[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(14),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(30),
      O => \rResult_reg[15]_0\(30)
    );
\rOutAddress[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(15),
      I1 => \rOutLength_reg[0]\,
      I2 => \^rresult_reg[31]_1\(31),
      O => \rResult_reg[15]_0\(31)
    );
\rOutAddress[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(19),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(3),
      O => \rResult_reg[15]_0\(3)
    );
\rOutAddress[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(20),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(4),
      O => \rResult_reg[15]_0\(4)
    );
\rOutAddress[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(21),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(5),
      O => \rResult_reg[15]_0\(5)
    );
\rOutAddress[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(22),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(6),
      O => \rResult_reg[15]_0\(6)
    );
\rOutAddress[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(23),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(7),
      O => \rResult_reg[15]_0\(7)
    );
\rOutAddress[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(24),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(8),
      O => \rResult_reg[15]_0\(8)
    );
\rOutAddress[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(25),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(9),
      O => \rResult_reg[15]_0\(9)
    );
\rOutLength[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(16),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(0),
      O => \rResult_reg[31]_0\(0)
    );
\rOutLength[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(26),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(10),
      O => \rResult_reg[31]_0\(10)
    );
\rOutLength[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(27),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(11),
      O => \rResult_reg[31]_0\(11)
    );
\rOutLength[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(28),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(12),
      O => \rResult_reg[31]_0\(12)
    );
\rOutLength[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(29),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(13),
      O => \rResult_reg[31]_0\(13)
    );
\rOutLength[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(30),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(14),
      O => \rResult_reg[31]_0\(14)
    );
\rOutLength[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(31),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(15),
      O => \rResult_reg[31]_0\(15)
    );
\rOutLength[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(17),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(1),
      O => \rResult_reg[31]_0\(1)
    );
\rOutLength[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(18),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(2),
      O => \rResult_reg[31]_0\(2)
    );
\rOutLength[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(19),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(3),
      O => \rResult_reg[31]_0\(3)
    );
\rOutLength[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(20),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(4),
      O => \rResult_reg[31]_0\(4)
    );
\rOutLength[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(21),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(5),
      O => \rResult_reg[31]_0\(5)
    );
\rOutLength[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(22),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(6),
      O => \rResult_reg[31]_0\(6)
    );
\rOutLength[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(23),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(7),
      O => \rResult_reg[31]_0\(7)
    );
\rOutLength[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(24),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(8),
      O => \rResult_reg[31]_0\(8)
    );
\rOutLength[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^rresult_reg[31]_1\(25),
      I1 => iROMRData(22),
      I2 => \rOutLength_reg[0]\,
      I3 => \^rresult_reg[31]_1\(9),
      O => \rResult_reg[31]_0\(9)
    );
\rProgramCounter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \rProgramCounter[31]_i_3_n_0\,
      I1 => \FSM_onehot_rCurState_reg[3]\(2),
      I2 => \FSM_onehot_rCurState_reg[3]\(1),
      I3 => \FSM_onehot_rCurState_reg[3]_0\,
      I4 => \FSM_onehot_rCurState_reg[3]\(4),
      O => D(1)
    );
\rProgramCounter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF90"
    )
        port map (
      I0 => wALUFlags(3),
      I1 => wALUFlags(2),
      I2 => iROMRData(24),
      I3 => \rProgramCounter[31]_i_5_n_0\,
      I4 => \rProgramCounter[31]_i_6_n_0\,
      O => \rProgramCounter[31]_i_3_n_0\
    );
\rProgramCounter[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^rzero_reg_0\(0),
      I1 => iROMRData(23),
      I2 => wALUFlags(2),
      I3 => iROMRData(25),
      O => \rProgramCounter[31]_i_5_n_0\
    );
\rProgramCounter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => iROMRData(28),
      I1 => iROMRData(27),
      I2 => wALUFlags(3),
      I3 => iROMRData(26),
      O => \rProgramCounter[31]_i_6_n_0\
    );
\rResult[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \rResult[0]_i_2_n_0\,
      I1 => \rResult[0]_i_3_n_0\,
      I2 => \rResult[0]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[0]_i_5_n_0\,
      O => rResult(0)
    );
\rResult[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F06"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      I1 => \i__carry_i_1_n_0\,
      I2 => iROMRData(24),
      I3 => \rResult[29]_i_5_n_0\,
      O => \rResult[0]_i_2_n_0\
    );
\rResult[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCCFFEE"
    )
        port map (
      I0 => \rResult[1]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[1]_i_5_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      O => \rResult[0]_i_3_n_0\
    );
\rResult[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3B3BFBFBFB3BFB"
    )
        port map (
      I0 => \rResult[2]_i_7_n_0\,
      I1 => \rResult[15]_i_4_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[3]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[0]_i_6_n_0\,
      O => \rResult[0]_i_4_n_0\
    );
\rResult[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      I1 => \i__carry_i_1_n_0\,
      I2 => iROMRData(24),
      I3 => data0(0),
      O => \rResult[0]_i_5_n_0\
    );
\rResult[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \i__carry__0_i_8_n_0\,
      I1 => \i__carry__2_i_7_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry_i_1_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry__1_i_8_n_0\,
      O => \rResult[0]_i_6_n_0\
    );
\rResult[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[10]_i_2_n_0\,
      I1 => \rResult[10]_i_3_n_0\,
      I2 => \rResult[10]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[10]_i_5_n_0\,
      O => rResult(10)
    );
\rResult[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[10]_i_6_n_0\,
      I1 => \rResult[15]_i_4_n_0\,
      I2 => \rResult[11]_i_6_n_0\,
      I3 => \rResult[7]_i_3_n_0\,
      O => \rResult[10]_i_2_n_0\
    );
\rResult[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[28]_i_4_n_0\,
      I1 => \rResult[11]_i_7_n_0\,
      I2 => \rResult[29]_i_5_n_0\,
      I3 => \rResult[10]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[10]_i_3_n_0\
    );
\rResult[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(10),
      I2 => \i__carry__0_i_6_n_0\,
      I3 => iROMRData(24),
      O => \rResult[10]_i_4_n_0\
    );
\rResult[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_6_n_0\,
      I1 => p_1_out(10),
      I2 => iROMRData(24),
      I3 => data0(10),
      O => \rResult[10]_i_5_n_0\
    );
\rResult[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[8]_i_9_n_0\,
      I1 => \rResult[8]_i_10_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[8]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[16]_i_11_n_0\,
      O => \rResult[10]_i_6_n_0\
    );
\rResult[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[12]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[10]_i_8_n_0\,
      O => \rResult[10]_i_7_n_0\
    );
\rResult[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \i__carry_i_2_n_0\,
      I1 => p_1_out(2),
      I2 => p_1_out(3),
      I3 => \i__carry_i_6_n_0\,
      I4 => p_1_out(4),
      O => \rResult[10]_i_8_n_0\
    );
\rResult[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[11]_i_2_n_0\,
      I1 => \rResult[11]_i_3_n_0\,
      I2 => \rResult[11]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[11]_i_5_n_0\,
      O => rResult(11)
    );
\rResult[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[11]_i_6_n_0\,
      I1 => \rResult[15]_i_4_n_0\,
      I2 => \rResult[12]_i_6_n_0\,
      I3 => \rResult[7]_i_3_n_0\,
      O => \rResult[11]_i_2_n_0\
    );
\rResult[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[29]_i_5_n_0\,
      I1 => \rResult[11]_i_7_n_0\,
      I2 => \rResult[28]_i_4_n_0\,
      I3 => \rResult[12]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[11]_i_3_n_0\
    );
\rResult[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(11),
      I2 => \i__carry__0_i_5_n_0\,
      I3 => iROMRData(24),
      O => \rResult[11]_i_4_n_0\
    );
\rResult[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => p_1_out(11),
      I2 => iROMRData(24),
      I3 => data0(11),
      O => \rResult[11]_i_5_n_0\
    );
\rResult[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[6]_i_8_n_0\,
      I1 => \rResult[15]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[6]_i_10_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[15]_i_10_n_0\,
      O => \rResult[11]_i_6_n_0\
    );
\rResult[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[13]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[11]_i_8_n_0\,
      O => \rResult[11]_i_7_n_0\
    );
\rResult[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \i__carry__0_i_8_n_0\,
      I1 => \i__carry_i_1_n_0\,
      I2 => p_1_out(2),
      I3 => p_1_out(3),
      I4 => \i__carry_i_5_n_0\,
      I5 => p_1_out(4),
      O => \rResult[11]_i_8_n_0\
    );
\rResult[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[12]_i_2_n_0\,
      I1 => \rResult[12]_i_3_n_0\,
      I2 => \rResult[12]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[12]_i_5_n_0\,
      O => rResult(12)
    );
\rResult[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[12]_i_6_n_0\,
      I1 => \rResult[15]_i_4_n_0\,
      I2 => \rResult[13]_i_6_n_0\,
      I3 => \rResult[7]_i_3_n_0\,
      O => \rResult[12]_i_2_n_0\
    );
\rResult[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[28]_i_4_n_0\,
      I1 => \rResult[13]_i_7_n_0\,
      I2 => \rResult[29]_i_5_n_0\,
      I3 => \rResult[12]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[12]_i_3_n_0\
    );
\rResult[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(12),
      I2 => \i__carry__0_i_4_n_0\,
      I3 => iROMRData(24),
      O => \rResult[12]_i_4_n_0\
    );
\rResult[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_4_n_0\,
      I1 => p_1_out(12),
      I2 => iROMRData(24),
      I3 => data0(12),
      O => \rResult[12]_i_5_n_0\
    );
\rResult[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[8]_i_8_n_0\,
      I1 => \rResult[16]_i_11_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[8]_i_10_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[18]_i_9_n_0\,
      O => \rResult[12]_i_6_n_0\
    );
\rResult[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[14]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[12]_i_8_n_0\,
      O => \rResult[12]_i_7_n_0\
    );
\rResult[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => \i__carry_i_8_n_0\,
      I2 => p_1_out(2),
      I3 => p_1_out(3),
      I4 => \i__carry_i_4_n_0\,
      I5 => p_1_out(4),
      O => \rResult[12]_i_8_n_0\
    );
\rResult[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[13]_i_2_n_0\,
      I1 => \rResult[13]_i_3_n_0\,
      I2 => \rResult[13]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[13]_i_5_n_0\,
      O => rResult(13)
    );
\rResult[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[13]_i_6_n_0\,
      I1 => \rResult[15]_i_4_n_0\,
      I2 => \rResult[14]_i_6_n_0\,
      I3 => \rResult[7]_i_3_n_0\,
      O => \rResult[13]_i_2_n_0\
    );
\rResult[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[28]_i_4_n_0\,
      I1 => \rResult[14]_i_7_n_0\,
      I2 => \rResult[29]_i_5_n_0\,
      I3 => \rResult[13]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[13]_i_3_n_0\
    );
\rResult[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(13),
      I2 => \i__carry__0_i_3_n_0\,
      I3 => iROMRData(24),
      O => \rResult[13]_i_4_n_0\
    );
\rResult[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_3_n_0\,
      I1 => p_1_out(13),
      I2 => iROMRData(24),
      I3 => data0(13),
      O => \rResult[13]_i_5_n_0\
    );
\rResult[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[6]_i_10_n_0\,
      I1 => \rResult[15]_i_10_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[15]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[15]_i_9_n_0\,
      O => \rResult[13]_i_6_n_0\
    );
\rResult[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rResult[16]_i_8_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[15]_i_12_n_0\,
      I3 => p_1_out(1),
      I4 => \rResult[13]_i_8_n_0\,
      O => \rResult[13]_i_7_n_0\
    );
\rResult[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \i__carry__0_i_6_n_0\,
      I1 => \i__carry_i_7_n_0\,
      I2 => p_1_out(2),
      I3 => p_1_out(3),
      I4 => \i__carry_i_3_n_0\,
      I5 => p_1_out(4),
      O => \rResult[13]_i_8_n_0\
    );
\rResult[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[14]_i_2_n_0\,
      I1 => \rResult[14]_i_3_n_0\,
      I2 => \rResult[14]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[14]_i_5_n_0\,
      O => rResult(14)
    );
\rResult[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[14]_i_6_n_0\,
      I1 => \rResult[15]_i_4_n_0\,
      I2 => \rResult[15]_i_3_n_0\,
      I3 => \rResult[7]_i_3_n_0\,
      O => \rResult[14]_i_2_n_0\
    );
\rResult[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[28]_i_4_n_0\,
      I1 => \rResult[15]_i_7_n_0\,
      I2 => \rResult[29]_i_5_n_0\,
      I3 => \rResult[14]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[14]_i_3_n_0\
    );
\rResult[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(14),
      I2 => \i__carry__0_i_2_n_0\,
      I3 => iROMRData(24),
      O => \rResult[14]_i_4_n_0\
    );
\rResult[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_2_n_0\,
      I1 => p_1_out(14),
      I2 => iROMRData(24),
      I3 => data0(14),
      O => \rResult[14]_i_5_n_0\
    );
\rResult[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[8]_i_10_n_0\,
      I1 => \rResult[18]_i_9_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[16]_i_11_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[16]_i_12_n_0\,
      O => \rResult[14]_i_6_n_0\
    );
\rResult[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rResult[20]_i_8_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[16]_i_13_n_0\,
      I3 => p_1_out(1),
      I4 => \rResult[14]_i_8_n_0\,
      O => \rResult[14]_i_7_n_0\
    );
\rResult[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => \i__carry_i_6_n_0\,
      I2 => p_1_out(2),
      I3 => p_1_out(3),
      I4 => \i__carry_i_2_n_0\,
      I5 => p_1_out(4),
      O => \rResult[14]_i_8_n_0\
    );
\rResult[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[15]_i_2_n_0\,
      I1 => \rResult[15]_i_3_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[15]_i_5_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[15]_i_6_n_0\,
      O => rResult(15)
    );
\rResult[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__1_i_7_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_6_n_0\,
      O => \rResult[15]_i_10_n_0\
    );
\rResult[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__1_i_3_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_2_n_0\,
      O => \rResult[15]_i_11_n_0\
    );
\rResult[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_8_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_1_n_0\,
      O => \rResult[15]_i_12_n_0\
    );
\rResult[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCFCDFCCDFFCD"
    )
        port map (
      I0 => \rResult[16]_i_7_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => iROMRData(23),
      I3 => \i__carry_i_42_n_0\,
      I4 => \rResult[15]_i_7_n_0\,
      I5 => \rResult[16]_i_6_n_0\,
      O => \rResult[15]_i_2_n_0\
    );
\rResult[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[15]_i_8_n_0\,
      I1 => \rResult[15]_i_9_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[15]_i_10_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[15]_i_11_n_0\,
      O => \rResult[15]_i_3_n_0\
    );
\rResult[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry_i_42_n_0\,
      O => \rResult[15]_i_4_n_0\
    );
\rResult[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(15),
      I2 => \i__carry__0_i_1_n_0\,
      I3 => iROMRData(24),
      O => \rResult[15]_i_5_n_0\
    );
\rResult[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => p_1_out(15),
      I2 => iROMRData(24),
      I3 => data0(15),
      O => \rResult[15]_i_6_n_0\
    );
\rResult[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[16]_i_9_n_0\,
      I1 => \rResult[16]_i_10_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[16]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[15]_i_12_n_0\,
      O => \rResult[15]_i_7_n_0\
    );
\rResult[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => \rCmpResult0_carry__2_i_1_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_1_n_0\,
      O => \rResult[15]_i_8_n_0\
    );
\rResult[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__1_i_5_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_4_n_0\,
      O => \rResult[15]_i_9_n_0\
    );
\rResult[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFFBABB0000"
    )
        port map (
      I0 => \rResult[16]_i_2_n_0\,
      I1 => \rResult[16]_i_3_n_0\,
      I2 => \rResult[16]_i_4_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[16]_i_5_n_0\,
      O => rResult(16)
    );
\rResult[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_6_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_7_n_0\,
      O => \rResult[16]_i_10_n_0\
    );
\rResult[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__1_i_8_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_7_n_0\,
      O => \rResult[16]_i_11_n_0\
    );
\rResult[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__1_i_4_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_3_n_0\,
      O => \rResult[16]_i_12_n_0\
    );
\rResult[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_8_n_0\,
      O => \rResult[16]_i_13_n_0\
    );
\rResult[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__1_i_8_n_0\,
      I2 => \i__carry__1_i_40_n_0\,
      I3 => iROMRData(24),
      O => \rResult[16]_i_2_n_0\
    );
\rResult[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCCCDFCCDCFCDFFC"
    )
        port map (
      I0 => \rResult[17]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \i__carry_i_42_n_0\,
      I3 => iROMRData(23),
      I4 => \rResult[16]_i_6_n_0\,
      I5 => \rResult[16]_i_7_n_0\,
      O => \rResult[16]_i_3_n_0\
    );
\rResult[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[23]_i_8_n_0\,
      I1 => \rResult[16]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[16]_i_9_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[16]_i_10_n_0\,
      O => \rResult[16]_i_4_n_0\
    );
\rResult[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__1_i_40_n_0\,
      I1 => \i__carry__1_i_8_n_0\,
      I2 => iROMRData(24),
      I3 => data0(16),
      O => \rResult[16]_i_5_n_0\
    );
\rResult[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[16]_i_11_n_0\,
      I1 => \rResult[16]_i_12_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[18]_i_9_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[18]_i_10_n_0\,
      O => \rResult[16]_i_6_n_0\
    );
\rResult[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[22]_i_8_n_0\,
      I1 => \rResult[18]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[20]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[16]_i_13_n_0\,
      O => \rResult[16]_i_7_n_0\
    );
\rResult[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_4_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_5_n_0\,
      O => \rResult[16]_i_8_n_0\
    );
\rResult[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_2_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_3_n_0\,
      O => \rResult[16]_i_9_n_0\
    );
\rResult[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[17]_i_2_n_0\,
      I1 => \rResult[17]_i_3_n_0\,
      I2 => \rResult[17]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[17]_i_5_n_0\,
      O => rResult(17)
    );
\rResult[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[16]_i_4_n_0\,
      I1 => \rResult[29]_i_5_n_0\,
      I2 => \rResult[18]_i_6_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      O => \rResult[17]_i_2_n_0\
    );
\rResult[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[7]_i_3_n_0\,
      I1 => \rResult[18]_i_7_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[17]_i_6_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[17]_i_3_n_0\
    );
\rResult[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(17),
      I2 => \i__carry__1_i_7_n_0\,
      I3 => iROMRData(24),
      O => \rResult[17]_i_4_n_0\
    );
\rResult[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__1_i_7_n_0\,
      I1 => p_1_out(17),
      I2 => iROMRData(24),
      I3 => data0(17),
      O => \rResult[17]_i_5_n_0\
    );
\rResult[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[15]_i_10_n_0\,
      I1 => \rResult[15]_i_11_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[15]_i_9_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[19]_i_8_n_0\,
      O => \rResult[17]_i_6_n_0\
    );
\rResult[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[18]_i_2_n_0\,
      I1 => \rResult[18]_i_3_n_0\,
      I2 => \rResult[18]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[18]_i_5_n_0\,
      O => rResult(18)
    );
\rResult[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__1_i_2_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_1_n_0\,
      O => \rResult[18]_i_10_n_0\
    );
\rResult[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[18]_i_6_n_0\,
      I1 => \rResult[29]_i_5_n_0\,
      I2 => \rResult[19]_i_6_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      O => \rResult[18]_i_2_n_0\
    );
\rResult[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[7]_i_3_n_0\,
      I1 => \rResult[19]_i_7_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[18]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[18]_i_3_n_0\
    );
\rResult[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__1_i_6_n_0\,
      I2 => \i__carry__1_i_38_n_0\,
      I3 => iROMRData(24),
      O => \rResult[18]_i_4_n_0\
    );
\rResult[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__1_i_38_n_0\,
      I1 => \i__carry__1_i_6_n_0\,
      I2 => iROMRData(24),
      I3 => data0(18),
      O => \rResult[18]_i_5_n_0\
    );
\rResult[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[24]_i_7_n_0\,
      I1 => \rResult[20]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[22]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[18]_i_8_n_0\,
      O => \rResult[18]_i_6_n_0\
    );
\rResult[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rResult[18]_i_9_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[18]_i_10_n_0\,
      I3 => p_1_out(1),
      I4 => \rResult[20]_i_9_n_0\,
      O => \rResult[18]_i_7_n_0\
    );
\rResult[18]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_6_n_0\,
      O => \rResult[18]_i_8_n_0\
    );
\rResult[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__1_i_6_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_5_n_0\,
      O => \rResult[18]_i_9_n_0\
    );
\rResult[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[19]_i_2_n_0\,
      I1 => \rResult[19]_i_3_n_0\,
      I2 => \rResult[19]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[19]_i_5_n_0\,
      O => rResult(19)
    );
\rResult[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[20]_i_6_n_0\,
      I1 => \rResult[28]_i_4_n_0\,
      I2 => \rResult[19]_i_6_n_0\,
      I3 => \rResult[29]_i_5_n_0\,
      O => \rResult[19]_i_2_n_0\
    );
\rResult[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[7]_i_3_n_0\,
      I1 => \rResult[20]_i_7_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[19]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[19]_i_3_n_0\
    );
\rResult[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__1_i_37_n_0\,
      I2 => \i__carry__1_i_5_n_0\,
      I3 => iROMRData(24),
      O => \rResult[19]_i_4_n_0\
    );
\rResult[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__1_i_37_n_0\,
      I1 => \i__carry__1_i_5_n_0\,
      I2 => iROMRData(24),
      I3 => data0(19),
      O => \rResult[19]_i_5_n_0\
    );
\rResult[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[23]_i_7_n_0\,
      I1 => \rResult[16]_i_9_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[23]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[16]_i_8_n_0\,
      O => \rResult[19]_i_6_n_0\
    );
\rResult[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rResult[15]_i_9_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[19]_i_8_n_0\,
      I3 => p_1_out(1),
      I4 => \rResult[21]_i_8_n_0\,
      O => \rResult[19]_i_7_n_0\
    );
\rResult[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \i__carry__1_i_1_n_0\,
      I1 => p_1_out(3),
      I2 => \rCmpResult0_carry__2_i_1_n_0\,
      I3 => p_1_out(4),
      O => \rResult[19]_i_8_n_0\
    );
\rResult[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[1]_i_2_n_0\,
      I1 => \rResult[2]_i_3_n_0\,
      I2 => \rResult[7]_i_3_n_0\,
      I3 => \rResult[1]_i_3_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[1]_i_4_n_0\,
      O => rResult(1)
    );
\rResult[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDFCCDCCCDFFCDCF"
    )
        port map (
      I0 => \rResult[1]_i_5_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \i__carry_i_42_n_0\,
      I3 => iROMRData(23),
      I4 => \rResult[1]_i_6_n_0\,
      I5 => \rResult[2]_i_6_n_0\,
      O => \rResult[1]_i_2_n_0\
    );
\rResult[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(1),
      I2 => \i__carry_i_8_n_0\,
      I3 => iROMRData(24),
      O => \rResult[1]_i_3_n_0\
    );
\rResult[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => iROMRData(24),
      I3 => data0(1),
      O => \rResult[1]_i_4_n_0\
    );
\rResult[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[1]_i_7_n_0\,
      I1 => \rResult[4]_i_7_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[3]_i_9_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[6]_i_7_n_0\,
      O => \rResult[1]_i_5_n_0\
    );
\rResult[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_1_out(1),
      I1 => p_1_out(3),
      I2 => \i__carry_i_1_n_0\,
      I3 => p_1_out(4),
      I4 => p_1_out(2),
      O => \rResult[1]_i_6_n_0\
    );
\rResult[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry_i_8_n_0\,
      I1 => \i__carry__1_i_7_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__0_i_7_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry__2_i_6_n_0\,
      O => \rResult[1]_i_7_n_0\
    );
\rResult[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[20]_i_2_n_0\,
      I1 => \rResult[20]_i_3_n_0\,
      I2 => \rResult[20]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[20]_i_5_n_0\,
      O => rResult(20)
    );
\rResult[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[20]_i_6_n_0\,
      I1 => \rResult[29]_i_5_n_0\,
      I2 => \rResult[21]_i_6_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      O => \rResult[20]_i_2_n_0\
    );
\rResult[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[15]_i_4_n_0\,
      I1 => \rResult[20]_i_7_n_0\,
      I2 => \rResult[7]_i_3_n_0\,
      I3 => \rResult[21]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[20]_i_3_n_0\
    );
\rResult[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__1_i_4_n_0\,
      I2 => \i__carry__1_i_36_n_0\,
      I3 => iROMRData(24),
      O => \rResult[20]_i_4_n_0\
    );
\rResult[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__1_i_36_n_0\,
      I1 => \i__carry__1_i_4_n_0\,
      I2 => iROMRData(24),
      I3 => data0(20),
      O => \rResult[20]_i_5_n_0\
    );
\rResult[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[25]_i_11_n_0\,
      I1 => \rResult[22]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[24]_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[20]_i_8_n_0\,
      O => \rResult[20]_i_6_n_0\
    );
\rResult[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[20]_i_9_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[22]_i_9_n_0\,
      O => \rResult[20]_i_7_n_0\
    );
\rResult[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_3_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_4_n_0\,
      O => \rResult[20]_i_8_n_0\
    );
\rResult[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \i__carry__1_i_4_n_0\,
      I1 => \i__carry__2_i_3_n_0\,
      I2 => p_1_out(2),
      I3 => \i__carry__2_i_7_n_0\,
      I4 => p_1_out(4),
      I5 => p_1_out(3),
      O => \rResult[20]_i_9_n_0\
    );
\rResult[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[21]_i_2_n_0\,
      I1 => \rResult[21]_i_3_n_0\,
      I2 => \rResult[21]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[21]_i_5_n_0\,
      O => rResult(21)
    );
\rResult[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[21]_i_6_n_0\,
      I1 => \rResult[29]_i_5_n_0\,
      I2 => \rResult[22]_i_6_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      O => \rResult[21]_i_2_n_0\
    );
\rResult[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[7]_i_3_n_0\,
      I1 => \rResult[22]_i_7_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[21]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[21]_i_3_n_0\
    );
\rResult[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__1_i_35_n_0\,
      I2 => \i__carry__1_i_3_n_0\,
      I3 => iROMRData(24),
      O => \rResult[21]_i_4_n_0\
    );
\rResult[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__1_i_35_n_0\,
      I1 => \i__carry__1_i_3_n_0\,
      I2 => iROMRData(24),
      I3 => data0(21),
      O => \rResult[21]_i_5_n_0\
    );
\rResult[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[27]_i_7_n_0\,
      I1 => \rResult[23]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[23]_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[16]_i_9_n_0\,
      O => \rResult[21]_i_6_n_0\
    );
\rResult[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[21]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[23]_i_9_n_0\,
      O => \rResult[21]_i_7_n_0\
    );
\rResult[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \i__carry__1_i_3_n_0\,
      I1 => \i__carry__2_i_2_n_0\,
      I2 => p_1_out(2),
      I3 => p_1_out(3),
      I4 => \i__carry__2_i_6_n_0\,
      I5 => p_1_out(4),
      O => \rResult[21]_i_8_n_0\
    );
\rResult[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[22]_i_2_n_0\,
      I1 => \rResult[22]_i_3_n_0\,
      I2 => \rResult[22]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[22]_i_5_n_0\,
      O => rResult(22)
    );
\rResult[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[22]_i_6_n_0\,
      I1 => \rResult[29]_i_5_n_0\,
      I2 => \rResult[23]_i_4_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      O => \rResult[22]_i_2_n_0\
    );
\rResult[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[7]_i_3_n_0\,
      I1 => \rResult[23]_i_6_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[22]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[22]_i_3_n_0\
    );
\rResult[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__1_i_34_n_0\,
      I2 => \i__carry__1_i_2_n_0\,
      I3 => iROMRData(24),
      O => \rResult[22]_i_4_n_0\
    );
\rResult[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__1_i_34_n_0\,
      I1 => \i__carry__1_i_2_n_0\,
      I2 => iROMRData(24),
      I3 => data0(22),
      O => \rResult[22]_i_5_n_0\
    );
\rResult[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[25]_i_9_n_0\,
      I1 => \rResult[24]_i_7_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[25]_i_11_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[22]_i_8_n_0\,
      O => \rResult[22]_i_6_n_0\
    );
\rResult[22]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[22]_i_9_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[24]_i_8_n_0\,
      O => \rResult[22]_i_7_n_0\
    );
\rResult[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \i__carry_i_2_n_0\,
      O => \rResult[22]_i_8_n_0\
    );
\rResult[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \i__carry__1_i_2_n_0\,
      I1 => \i__carry__2_i_1_n_0\,
      I2 => p_1_out(2),
      I3 => \i__carry__2_i_5_n_0\,
      I4 => p_1_out(4),
      I5 => p_1_out(3),
      O => \rResult[22]_i_9_n_0\
    );
\rResult[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFFBABB0000"
    )
        port map (
      I0 => \rResult[23]_i_2_n_0\,
      I1 => \rResult[23]_i_3_n_0\,
      I2 => \rResult[23]_i_4_n_0\,
      I3 => \rResult[29]_i_5_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[23]_i_5_n_0\,
      O => rResult(23)
    );
\rResult[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__1_i_33_n_0\,
      I2 => \i__carry__1_i_1_n_0\,
      I3 => iROMRData(24),
      O => \rResult[23]_i_2_n_0\
    );
\rResult[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCCCDDCFFFCCDD"
    )
        port map (
      I0 => \rResult[24]_i_3_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[24]_i_6_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[23]_i_6_n_0\,
      O => \rResult[23]_i_3_n_0\
    );
\rResult[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[29]_i_10_n_0\,
      I1 => \rResult[23]_i_7_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[27]_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[23]_i_8_n_0\,
      O => \rResult[23]_i_4_n_0\
    );
\rResult[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__1_i_33_n_0\,
      I1 => \i__carry__1_i_1_n_0\,
      I2 => iROMRData(24),
      I3 => data0(23),
      O => \rResult[23]_i_5_n_0\
    );
\rResult[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[23]_i_9_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[25]_i_12_n_0\,
      O => \rResult[23]_i_6_n_0\
    );
\rResult[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_6_n_0\,
      I1 => \i__carry_i_7_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_6_n_0\,
      O => \rResult[23]_i_7_n_0\
    );
\rResult[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_8_n_0\,
      I1 => \i__carry_i_1_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_8_n_0\,
      O => \rResult[23]_i_8_n_0\
    );
\rResult[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \i__carry__1_i_1_n_0\,
      I1 => \rCmpResult0_carry__2_i_1_n_0\,
      I2 => p_1_out(2),
      I3 => p_1_out(3),
      I4 => \i__carry__2_i_4_n_0\,
      I5 => p_1_out(4),
      O => \rResult[23]_i_9_n_0\
    );
\rResult[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[24]_i_2_n_0\,
      I1 => \rResult[24]_i_3_n_0\,
      I2 => \rResult[29]_i_5_n_0\,
      I3 => \rResult[24]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[24]_i_5_n_0\,
      O => rResult(24)
    );
\rResult[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCCCDDCFFFCCDD"
    )
        port map (
      I0 => \rResult[25]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[25]_i_7_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[24]_i_6_n_0\,
      O => \rResult[24]_i_2_n_0\
    );
\rResult[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[25]_i_10_n_0\,
      I1 => \rResult[25]_i_11_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[25]_i_9_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[24]_i_7_n_0\,
      O => \rResult[24]_i_3_n_0\
    );
\rResult[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_37_n_0\,
      I2 => \i__carry__2_i_7_n_0\,
      I3 => iROMRData(24),
      O => \rResult[24]_i_4_n_0\
    );
\rResult[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__2_i_7_n_0\,
      I1 => \i__carry__2_i_37_n_0\,
      I2 => iROMRData(24),
      I3 => data0(24),
      O => \rResult[24]_i_5_n_0\
    );
\rResult[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[24]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[26]_i_6_n_0\,
      O => \rResult[24]_i_6_n_0\
    );
\rResult[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_7_n_0\,
      I1 => \i__carry_i_8_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_7_n_0\,
      O => \rResult[24]_i_7_n_0\
    );
\rResult[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \i__carry__2_i_7_n_0\,
      I1 => p_1_out(2),
      I2 => p_1_out(3),
      I3 => \i__carry__2_i_3_n_0\,
      I4 => p_1_out(4),
      O => \rResult[24]_i_8_n_0\
    );
\rResult[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[25]_i_2_n_0\,
      I1 => \rResult[25]_i_3_n_0\,
      I2 => \rResult[28]_i_4_n_0\,
      I3 => \rResult[25]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[25]_i_5_n_0\,
      O => rResult(25)
    );
\rResult[25]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_1_n_0\,
      I1 => \i__carry_i_2_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_1_n_0\,
      O => \rResult[25]_i_10_n_0\
    );
\rResult[25]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_5_n_0\,
      I1 => \i__carry_i_6_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_5_n_0\,
      O => \rResult[25]_i_11_n_0\
    );
\rResult[25]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \i__carry__2_i_6_n_0\,
      I1 => p_1_out(2),
      I2 => \i__carry__2_i_2_n_0\,
      I3 => p_1_out(4),
      I4 => p_1_out(3),
      O => \rResult[25]_i_12_n_0\
    );
\rResult[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCDDCCCFFFDDCC"
    )
        port map (
      I0 => \rResult[25]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[26]_i_5_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[25]_i_7_n_0\,
      O => \rResult[25]_i_2_n_0\
    );
\rResult[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[25]_i_8_n_0\,
      I1 => \rResult[25]_i_9_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[25]_i_10_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[25]_i_11_n_0\,
      O => \rResult[25]_i_3_n_0\
    );
\rResult[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_36_n_0\,
      I2 => \i__carry__2_i_6_n_0\,
      I3 => iROMRData(24),
      O => \rResult[25]_i_4_n_0\
    );
\rResult[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__2_i_6_n_0\,
      I1 => \i__carry__2_i_36_n_0\,
      I2 => iROMRData(24),
      I3 => data0(25),
      O => \rResult[25]_i_5_n_0\
    );
\rResult[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[29]_i_12_n_0\,
      I1 => \rResult[27]_i_7_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[29]_i_10_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[23]_i_7_n_0\,
      O => \rResult[25]_i_6_n_0\
    );
\rResult[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[25]_i_12_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[27]_i_8_n_0\,
      O => \rResult[25]_i_7_n_0\
    );
\rResult[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_6_n_0\,
      I1 => \i__carry__0_i_7_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_7_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_8_n_0\,
      O => \rResult[25]_i_8_n_0\
    );
\rResult[25]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_3_n_0\,
      I1 => \i__carry_i_4_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_3_n_0\,
      O => \rResult[25]_i_9_n_0\
    );
\rResult[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFFBABB0000"
    )
        port map (
      I0 => \rResult[26]_i_2_n_0\,
      I1 => \rResult[26]_i_3_n_0\,
      I2 => \rResult[27]_i_3_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[26]_i_4_n_0\,
      O => rResult(26)
    );
\rResult[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_35_n_0\,
      I2 => \i__carry__2_i_5_n_0\,
      I3 => iROMRData(24),
      O => \rResult[26]_i_2_n_0\
    );
\rResult[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDCFCCFFDDCFCC"
    )
        port map (
      I0 => \rResult[25]_i_3_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[26]_i_5_n_0\,
      I3 => iROMRData(23),
      I4 => \i__carry_i_42_n_0\,
      I5 => \rResult[27]_i_6_n_0\,
      O => \rResult[26]_i_3_n_0\
    );
\rResult[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__2_i_5_n_0\,
      I1 => \i__carry__2_i_35_n_0\,
      I2 => iROMRData(24),
      I3 => data0(26),
      O => \rResult[26]_i_4_n_0\
    );
\rResult[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rResult[26]_i_6_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(4),
      I3 => \i__carry__2_i_3_n_0\,
      I4 => p_1_out(3),
      I5 => p_1_out(2),
      O => \rResult[26]_i_5_n_0\
    );
\rResult[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \i__carry__2_i_5_n_0\,
      I1 => p_1_out(2),
      I2 => p_1_out(3),
      I3 => \i__carry__2_i_1_n_0\,
      I4 => p_1_out(4),
      O => \rResult[26]_i_6_n_0\
    );
\rResult[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[27]_i_2_n_0\,
      I1 => \rResult[27]_i_3_n_0\,
      I2 => \rResult[29]_i_5_n_0\,
      I3 => \rResult[27]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[27]_i_5_n_0\,
      O => rResult(27)
    );
\rResult[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCCCDDCFFFCCDD"
    )
        port map (
      I0 => \rResult[28]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[28]_i_7_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[27]_i_6_n_0\,
      O => \rResult[27]_i_2_n_0\
    );
\rResult[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \rResult[29]_i_9_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[29]_i_10_n_0\,
      I3 => \rResult[29]_i_12_n_0\,
      I4 => \rResult[27]_i_7_n_0\,
      I5 => p_1_out(1),
      O => \rResult[27]_i_3_n_0\
    );
\rResult[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_34_n_0\,
      I2 => \i__carry__2_i_4_n_0\,
      I3 => iROMRData(24),
      O => \rResult[27]_i_4_n_0\
    );
\rResult[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__2_i_4_n_0\,
      I1 => \i__carry__2_i_34_n_0\,
      I2 => iROMRData(24),
      I3 => data0(27),
      O => \rResult[27]_i_5_n_0\
    );
\rResult[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rResult[27]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__2_i_2_n_0\,
      I5 => p_1_out(2),
      O => \rResult[27]_i_6_n_0\
    );
\rResult[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_4_n_0\,
      I1 => \i__carry_i_5_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_4_n_0\,
      O => \rResult[27]_i_7_n_0\
    );
\rResult[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0008000"
    )
        port map (
      I0 => \i__carry__2_i_4_n_0\,
      I1 => p_1_out(2),
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \rCmpResult0_carry__2_i_1_n_0\,
      O => \rResult[27]_i_8_n_0\
    );
\rResult[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFFBABB0000"
    )
        port map (
      I0 => \rResult[28]_i_2_n_0\,
      I1 => \rResult[28]_i_3_n_0\,
      I2 => \rResult[29]_i_4_n_0\,
      I3 => \rResult[28]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[28]_i_5_n_0\,
      O => rResult(28)
    );
\rResult[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_33_n_0\,
      I2 => \i__carry__2_i_3_n_0\,
      I3 => iROMRData(24),
      O => \rResult[28]_i_2_n_0\
    );
\rResult[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDCFCCFFDDCFCC"
    )
        port map (
      I0 => \rResult[28]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[28]_i_7_n_0\,
      I3 => iROMRData(23),
      I4 => \i__carry_i_42_n_0\,
      I5 => \rResult[29]_i_8_n_0\,
      O => \rResult[28]_i_3_n_0\
    );
\rResult[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry_i_42_n_0\,
      O => \rResult[28]_i_4_n_0\
    );
\rResult[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__2_i_33_n_0\,
      I1 => \i__carry__2_i_3_n_0\,
      I2 => iROMRData(24),
      I3 => data0(28),
      O => \rResult[28]_i_5_n_0\
    );
\rResult[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[31]_i_12_n_0\,
      I1 => \rResult[25]_i_10_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[25]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[25]_i_9_n_0\,
      O => \rResult[28]_i_6_n_0\
    );
\rResult[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000800000000000"
    )
        port map (
      I0 => \i__carry__2_i_3_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(2),
      I3 => p_1_out(4),
      I4 => \i__carry__2_i_1_n_0\,
      I5 => p_1_out(3),
      O => \rResult[28]_i_7_n_0\
    );
\rResult[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFFBABB0000"
    )
        port map (
      I0 => \rResult[29]_i_2_n_0\,
      I1 => \rResult[29]_i_3_n_0\,
      I2 => \rResult[29]_i_4_n_0\,
      I3 => \rResult[29]_i_5_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[29]_i_6_n_0\,
      O => rResult(29)
    );
\rResult[29]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__1_i_2_n_0\,
      I1 => \i__carry_i_3_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__0_i_2_n_0\,
      O => \rResult[29]_i_10_n_0\
    );
\rResult[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_3_n_0\,
      I1 => \i__carry__0_i_4_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_4_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_5_n_0\,
      O => \rResult[29]_i_11_n_0\
    );
\rResult[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_7_n_0\,
      I1 => \i__carry__0_i_8_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_8_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_1_n_0\,
      O => \rResult[29]_i_12_n_0\
    );
\rResult[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_32_n_0\,
      I2 => \i__carry__2_i_2_n_0\,
      I3 => iROMRData(24),
      O => \rResult[29]_i_2_n_0\
    );
\rResult[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCCCEECFFFCCEE"
    )
        port map (
      I0 => \rResult[30]_i_5_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[29]_i_7_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[29]_i_8_n_0\,
      O => \rResult[29]_i_3_n_0\
    );
\rResult[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \rResult[29]_i_9_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[29]_i_10_n_0\,
      I3 => \rResult[29]_i_11_n_0\,
      I4 => \rResult[29]_i_12_n_0\,
      I5 => p_1_out(1),
      O => \rResult[29]_i_4_n_0\
    );
\rResult[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      I1 => iROMRData(23),
      O => \rResult[29]_i_5_n_0\
    );
\rResult[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i__carry__2_i_2_n_0\,
      I1 => \i__carry__2_i_32_n_0\,
      I2 => iROMRData(24),
      I3 => data0(29),
      O => \rResult[29]_i_6_n_0\
    );
\rResult[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_out(3),
      I1 => \i__carry__2_i_1_n_0\,
      I2 => p_1_out(4),
      I3 => p_1_out(2),
      I4 => p_1_out(1),
      O => \rResult[29]_i_7_n_0\
    );
\rResult[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080000000000000"
    )
        port map (
      I0 => \i__carry__2_i_2_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(2),
      I3 => \rCmpResult0_carry__2_i_1_n_0\,
      I4 => p_1_out(4),
      I5 => p_1_out(3),
      O => \rResult[29]_i_8_n_0\
    );
\rResult[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_5_n_0\,
      I1 => \i__carry__0_i_6_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_6_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_7_n_0\,
      O => \rResult[29]_i_9_n_0\
    );
\rResult[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[2]_i_2_n_0\,
      I1 => \rResult[2]_i_3_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[2]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[2]_i_5_n_0\,
      O => rResult(2)
    );
\rResult[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCCFCCDDCCCFFF"
    )
        port map (
      I0 => \rResult[3]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[2]_i_6_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[3]_i_7_n_0\,
      O => \rResult[2]_i_2_n_0\
    );
\rResult[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF003A3A"
    )
        port map (
      I0 => \rResult[8]_i_7_n_0\,
      I1 => \rResult[3]_i_8_n_0\,
      I2 => p_1_out(2),
      I3 => \rResult[2]_i_7_n_0\,
      I4 => p_1_out(1),
      O => \rResult[2]_i_3_n_0\
    );
\rResult[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(2),
      I2 => \i__carry_i_7_n_0\,
      I3 => iROMRData(24),
      O => \rResult[2]_i_4_n_0\
    );
\rResult[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry_i_7_n_0\,
      I1 => p_1_out(2),
      I2 => iROMRData(24),
      I3 => data0(2),
      O => \rResult[2]_i_5_n_0\
    );
\rResult[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_out(3),
      I1 => \i__carry_i_8_n_0\,
      I2 => p_1_out(4),
      I3 => p_1_out(2),
      I4 => p_1_out(1),
      O => \rResult[2]_i_6_n_0\
    );
\rResult[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[2]_i_8_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[5]_i_7_n_0\,
      O => \rResult[2]_i_7_n_0\
    );
\rResult[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry_i_7_n_0\,
      I1 => \i__carry__1_i_6_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__0_i_6_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry__2_i_5_n_0\,
      O => \rResult[2]_i_8_n_0\
    );
\rResult[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \rResult[30]_i_2_n_0\,
      I1 => \rResult[30]_i_3_n_0\,
      I2 => iROMRData(25),
      I3 => \rResult[30]_i_4_n_0\,
      I4 => iROMRData(24),
      I5 => data0(30),
      O => rResult(30)
    );
\rResult[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__1_i_40_n_0\,
      I1 => \rResult[31]_i_10_n_0\,
      I2 => \i__carry__1_i_36_n_0\,
      I3 => \i__carry__1_i_34_n_0\,
      O => \rResult[30]_i_10_n_0\
    );
\rResult[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_out(9),
      I1 => p_1_out(10),
      I2 => p_1_out(13),
      I3 => p_1_out(15),
      O => \rResult[30]_i_11_n_0\
    );
\rResult[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => iROMRData(24),
      I1 => \i__carry__2_i_34_n_0\,
      I2 => p_1_out(8),
      I3 => p_1_out(11),
      I4 => p_1_out(14),
      O => \rResult[30]_i_12_n_0\
    );
\rResult[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_out(5),
      I1 => p_1_out(12),
      I2 => p_1_out(6),
      I3 => p_1_out(7),
      O => \rResult[30]_i_13_n_0\
    );
\rResult[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F0F0F0A0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_39_n_0\,
      I1 => \i__carry__2_i_38_n_0\,
      I2 => \rResult[31]_i_25_n_0\,
      I3 => \i__carry__1_i_46_n_0\,
      I4 => iROMRData(21),
      I5 => \i__carry__1_i_45_n_0\,
      O => \rResult[30]_i_14_n_0\
    );
\rResult[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007707"
    )
        port map (
      I0 => \rResult[30]_i_5_n_0\,
      I1 => \rResult[29]_i_5_n_0\,
      I2 => \rResult[28]_i_4_n_0\,
      I3 => \rResult[31]_i_8_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      I5 => \rResult[30]_i_7_n_0\,
      O => \rResult[30]_i_2_n_0\
    );
\rResult[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \i__carry__2_i_31_n_0\,
      I2 => \i__carry__2_i_1_n_0\,
      I3 => iROMRData(24),
      O => \rResult[30]_i_3_n_0\
    );
\rResult[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i__carry__2_i_1_n_0\,
      I1 => \i__carry__2_i_31_n_0\,
      O => \rResult[30]_i_4_n_0\
    );
\rResult[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \rResult[31]_i_12_n_0\,
      I1 => \rResult[25]_i_10_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[31]_i_13_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[25]_i_8_n_0\,
      O => \rResult[30]_i_5_n_0\
    );
\rResult[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rResult[30]_i_8_n_0\,
      I1 => \rResult[30]_i_9_n_0\,
      I2 => \rResult[30]_i_10_n_0\,
      I3 => \rResult[30]_i_11_n_0\,
      I4 => \rResult[30]_i_12_n_0\,
      I5 => \rResult[30]_i_13_n_0\,
      O => \rResult[30]_i_6_n_0\
    );
\rResult[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \rResult[7]_i_3_n_0\,
      I1 => \rResult[31]_i_6_n_0\,
      I2 => \rResult[29]_i_7_n_0\,
      I3 => \rResult[15]_i_4_n_0\,
      O => \rResult[30]_i_7_n_0\
    );
\rResult[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i__carry__2_i_35_n_0\,
      I1 => \i__carry__1_i_33_n_0\,
      I2 => \i__carry__1_i_37_n_0\,
      I3 => \rResult[30]_i_14_n_0\,
      I4 => \i__carry__2_i_32_n_0\,
      I5 => \i__carry__2_i_36_n_0\,
      O => \rResult[30]_i_8_n_0\
    );
\rResult[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => p_1_out(17),
      I1 => \i__carry__1_i_38_n_0\,
      I2 => \i__carry__2_i_37_n_0\,
      I3 => \i__carry__2_i_33_n_0\,
      O => \rResult[30]_i_9_n_0\
    );
\rResult[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
        port map (
      I0 => iROMRData(25),
      I1 => iROMRData(24),
      I2 => iROMRData(23),
      I3 => \FSM_onehot_rCurState_reg[3]\(2),
      I4 => iROMRData(28),
      O => \rResult[31]_i_1_n_0\
    );
\rResult[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => \rResult[31]_i_21_n_0\,
      I1 => iROMRData(21),
      I2 => \rResult[31]_i_22_n_0\,
      I3 => iROMRData(27),
      I4 => iROMRData(28),
      O => \rResult[31]_i_10_n_0\
    );
\rResult[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_n_0\,
      I1 => \i__carry__0_i_1_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_1_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_2_n_0\,
      O => \rResult[31]_i_11_n_0\
    );
\rResult[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_4_n_0\,
      I1 => \i__carry__0_i_5_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_5_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_6_n_0\,
      O => \rResult[31]_i_12_n_0\
    );
\rResult[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_2_n_0\,
      I1 => \i__carry__0_i_3_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_3_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_4_n_0\,
      O => \rResult[31]_i_13_n_0\
    );
\rResult[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry__2_i_1_n_0\,
      I1 => \i__carry__0_i_2_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__1_i_2_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry_i_3_n_0\,
      O => \rResult[31]_i_14_n_0\
    );
\rResult[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \i__carry__1_i_40_n_0\,
      I1 => p_1_out(15),
      I2 => p_1_out(14),
      I3 => p_1_out(13),
      I4 => \rResult[31]_i_23_n_0\,
      I5 => \rResult[31]_i_24_n_0\,
      O => \rResult[31]_i_15_n_0\
    );
\rResult[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_1_out(5),
      I1 => p_1_out(6),
      I2 => p_1_out(7),
      I3 => p_1_out(8),
      O => \rResult[31]_i_16_n_0\
    );
\rResult[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_out(9),
      I1 => p_1_out(10),
      I2 => p_1_out(11),
      I3 => p_1_out(12),
      O => \rResult[31]_i_17_n_0\
    );
\rResult[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rResult[31]_i_10_n_0\,
      I1 => \i__carry__2_i_32_n_0\,
      I2 => \i__carry__2_i_31_n_0\,
      O => \rResult[31]_i_18_n_0\
    );
\rResult[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__1_i_35_n_0\,
      I1 => \i__carry__1_i_34_n_0\,
      I2 => \i__carry__1_i_33_n_0\,
      I3 => \i__carry__2_i_37_n_0\,
      O => \rResult[31]_i_19_n_0\
    );
\rResult[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rResult[31]_i_3_n_0\,
      I1 => iROMRData(24),
      I2 => \rResult[31]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[31]_i_5_n_0\,
      O => rResult(31)
    );
\rResult[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__2_i_36_n_0\,
      I1 => \i__carry__2_i_35_n_0\,
      I2 => \i__carry__2_i_34_n_0\,
      I3 => \i__carry__2_i_33_n_0\,
      O => \rResult[31]_i_20_n_0\
    );
\rResult[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_1\(31),
      I1 => \rCmpResult0_carry__2_i_1_0\(31),
      I2 => iROMRData(20),
      I3 => iROMRData(19),
      I4 => Q(31),
      O => \rResult[31]_i_21_n_0\
    );
\rResult[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_2\(31),
      I1 => \rCmpResult0_carry__2_i_1_3\(31),
      I2 => iROMRData(20),
      I3 => \rCmpResult0_carry__2_i_1_4\(31),
      I4 => iROMRData(19),
      I5 => \rCmpResult0_carry__2_i_1_5\(31),
      O => \rResult[31]_i_22_n_0\
    );
\rResult[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F0F0F0A0C0C0"
    )
        port map (
      I0 => \i__carry__1_i_48_n_0\,
      I1 => \i__carry__1_i_47_n_0\,
      I2 => \rResult[31]_i_25_n_0\,
      I3 => \i__carry__1_i_50_n_0\,
      I4 => iROMRData(21),
      I5 => \i__carry__1_i_49_n_0\,
      O => \rResult[31]_i_23_n_0\
    );
\rResult[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACC00000000"
    )
        port map (
      I0 => \i__carry__1_i_52_n_0\,
      I1 => \i__carry__1_i_51_n_0\,
      I2 => \i__carry__1_i_54_n_0\,
      I3 => iROMRData(21),
      I4 => \i__carry__1_i_53_n_0\,
      I5 => \rResult[31]_i_25_n_0\,
      O => \rResult[31]_i_24_n_0\
    );
\rResult[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => iROMRData(28),
      I1 => iROMRData(27),
      O => \rResult[31]_i_25_n_0\
    );
\rResult[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3374007400000000"
    )
        port map (
      I0 => \rResult[31]_i_6_n_0\,
      I1 => iROMRData(23),
      I2 => \rResult[31]_i_7_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => \rResult[31]_i_8_n_0\,
      I5 => \rResult[31]_i_9_n_0\,
      O => \rResult[31]_i_3_n_0\
    );
\rResult[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \rCmpResult0_carry__2_i_1_n_0\,
      I2 => \rResult[31]_i_10_n_0\,
      O => \rResult[31]_i_4_n_0\
    );
\rResult[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rCmpResult0_carry__2_i_1_n_0\,
      I1 => \rResult[31]_i_10_n_0\,
      I2 => iROMRData(24),
      I3 => data0(31),
      O => \rResult[31]_i_5_n_0\
    );
\rResult[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_1_out(1),
      I1 => p_1_out(3),
      I2 => p_1_out(4),
      I3 => \rCmpResult0_carry__2_i_1_n_0\,
      I4 => p_1_out(2),
      O => \rResult[31]_i_6_n_0\
    );
\rResult[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[31]_i_11_n_0\,
      I1 => \rResult[31]_i_12_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[31]_i_13_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[25]_i_8_n_0\,
      O => \rResult[31]_i_7_n_0\
    );
\rResult[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[31]_i_14_n_0\,
      I1 => \rResult[29]_i_9_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[29]_i_11_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[29]_i_12_n_0\,
      O => \rResult[31]_i_8_n_0\
    );
\rResult[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \rResult[31]_i_15_n_0\,
      I1 => \rResult[31]_i_16_n_0\,
      I2 => \rResult[31]_i_17_n_0\,
      I3 => \rResult[31]_i_18_n_0\,
      I4 => \rResult[31]_i_19_n_0\,
      I5 => \rResult[31]_i_20_n_0\,
      O => \rResult[31]_i_9_n_0\
    );
\rResult[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[3]_i_2_n_0\,
      I1 => \rResult[3]_i_3_n_0\,
      I2 => \rResult[7]_i_3_n_0\,
      I3 => \rResult[3]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[3]_i_5_n_0\,
      O => rResult(3)
    );
\rResult[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDCFCCCCDDCFFF"
    )
        port map (
      I0 => \rResult[3]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[3]_i_7_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[4]_i_6_n_0\,
      O => \rResult[3]_i_2_n_0\
    );
\rResult[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30AFAF3F30A0A0"
    )
        port map (
      I0 => \rResult[8]_i_7_n_0\,
      I1 => \rResult[3]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[5]_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[8]_i_9_n_0\,
      O => \rResult[3]_i_3_n_0\
    );
\rResult[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(3),
      I2 => \i__carry_i_6_n_0\,
      I3 => iROMRData(24),
      O => \rResult[3]_i_4_n_0\
    );
\rResult[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => p_1_out(3),
      I2 => iROMRData(24),
      I3 => data0(3),
      O => \rResult[3]_i_5_n_0\
    );
\rResult[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[3]_i_9_n_0\,
      I1 => \rResult[6]_i_7_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[4]_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[6]_i_9_n_0\,
      O => \rResult[3]_i_6_n_0\
    );
\rResult[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000800000000000"
    )
        port map (
      I0 => \i__carry_i_7_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(2),
      I3 => p_1_out(4),
      I4 => \i__carry_i_1_n_0\,
      I5 => p_1_out(3),
      O => \rResult[3]_i_7_n_0\
    );
\rResult[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
        port map (
      I0 => \i__carry_i_5_n_0\,
      I1 => \i__carry__1_i_4_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__2_i_3_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry__0_i_4_n_0\,
      O => \rResult[3]_i_8_n_0\
    );
\rResult[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => \i__carry__1_i_5_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__0_i_5_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry__2_i_4_n_0\,
      O => \rResult[3]_i_9_n_0\
    );
\rResult[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[4]_i_2_n_0\,
      I1 => \rResult[4]_i_3_n_0\,
      I2 => \rResult[7]_i_3_n_0\,
      I3 => \rResult[4]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[4]_i_5_n_0\,
      O => rResult(4)
    );
\rResult[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDCFCCCCDDCFFF"
    )
        port map (
      I0 => \rResult[3]_i_3_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[4]_i_6_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[5]_i_6_n_0\,
      O => \rResult[4]_i_2_n_0\
    );
\rResult[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[4]_i_7_n_0\,
      I1 => \rResult[6]_i_9_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[6]_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[6]_i_8_n_0\,
      O => \rResult[4]_i_3_n_0\
    );
\rResult[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(4),
      I2 => \i__carry_i_5_n_0\,
      I3 => iROMRData(24),
      O => \rResult[4]_i_4_n_0\
    );
\rResult[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry_i_5_n_0\,
      I1 => p_1_out(4),
      I2 => iROMRData(24),
      I3 => data0(4),
      O => \rResult[4]_i_5_n_0\
    );
\rResult[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000800000000000"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(2),
      I3 => p_1_out(4),
      I4 => \i__carry_i_8_n_0\,
      I5 => p_1_out(3),
      O => \rResult[4]_i_6_n_0\
    );
\rResult[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry_i_4_n_0\,
      I1 => \i__carry__1_i_3_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__0_i_3_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry__2_i_2_n_0\,
      O => \rResult[4]_i_7_n_0\
    );
\rResult[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[5]_i_2_n_0\,
      I1 => \rResult[5]_i_3_n_0\,
      I2 => \rResult[7]_i_3_n_0\,
      I3 => \rResult[5]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[5]_i_5_n_0\,
      O => rResult(5)
    );
\rResult[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCFCCFFDDCF"
    )
        port map (
      I0 => \rResult[4]_i_3_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[6]_i_6_n_0\,
      I3 => iROMRData(23),
      I4 => \i__carry_i_42_n_0\,
      I5 => \rResult[5]_i_6_n_0\,
      O => \rResult[5]_i_2_n_0\
    );
\rResult[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[5]_i_7_n_0\,
      I1 => \rResult[8]_i_9_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[8]_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[8]_i_8_n_0\,
      O => \rResult[5]_i_3_n_0\
    );
\rResult[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(5),
      I2 => \i__carry_i_4_n_0\,
      I3 => iROMRData(24),
      O => \rResult[5]_i_4_n_0\
    );
\rResult[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry_i_4_n_0\,
      I1 => p_1_out(5),
      I2 => iROMRData(24),
      I3 => data0(5),
      O => \rResult[5]_i_5_n_0\
    );
\rResult[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rResult[7]_i_7_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(4),
      I3 => \i__carry_i_7_n_0\,
      I4 => p_1_out(3),
      I5 => p_1_out(2),
      O => \rResult[5]_i_6_n_0\
    );
\rResult[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry_i_3_n_0\,
      I1 => \i__carry__1_i_2_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__0_i_2_n_0\,
      I4 => p_1_out(4),
      I5 => \i__carry__2_i_1_n_0\,
      O => \rResult[5]_i_7_n_0\
    );
\rResult[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[6]_i_2_n_0\,
      I1 => \rResult[6]_i_3_n_0\,
      I2 => \rResult[7]_i_3_n_0\,
      I3 => \rResult[6]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[6]_i_5_n_0\,
      O => rResult(6)
    );
\rResult[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_3_n_0\,
      I1 => \i__carry__2_i_2_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_3_n_0\,
      O => \rResult[6]_i_10_n_0\
    );
\rResult[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCFCCFFDDCF"
    )
        port map (
      I0 => \rResult[5]_i_3_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[7]_i_6_n_0\,
      I3 => iROMRData(23),
      I4 => \i__carry_i_42_n_0\,
      I5 => \rResult[6]_i_6_n_0\,
      O => \rResult[6]_i_2_n_0\
    );
\rResult[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[6]_i_7_n_0\,
      I1 => \rResult[6]_i_8_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[6]_i_9_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[6]_i_10_n_0\,
      O => \rResult[6]_i_3_n_0\
    );
\rResult[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(6),
      I2 => \i__carry_i_3_n_0\,
      I3 => iROMRData(24),
      O => \rResult[6]_i_4_n_0\
    );
\rResult[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry_i_3_n_0\,
      I1 => p_1_out(6),
      I2 => iROMRData(24),
      I3 => data0(6),
      O => \rResult[6]_i_5_n_0\
    );
\rResult[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \rResult[8]_i_11_n_0\,
      I1 => p_1_out(1),
      I2 => p_1_out(4),
      I3 => \i__carry_i_6_n_0\,
      I4 => p_1_out(3),
      I5 => p_1_out(2),
      O => \rResult[6]_i_6_n_0\
    );
\rResult[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i__carry_i_2_n_0\,
      I1 => \i__carry__1_i_1_n_0\,
      I2 => p_1_out(3),
      I3 => \i__carry__0_i_1_n_0\,
      I4 => p_1_out(4),
      I5 => \rCmpResult0_carry__2_i_1_n_0\,
      O => \rResult[6]_i_7_n_0\
    );
\rResult[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => \i__carry__2_i_4_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_5_n_0\,
      O => \rResult[6]_i_8_n_0\
    );
\rResult[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => \i__carry__2_i_6_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_7_n_0\,
      O => \rResult[6]_i_9_n_0\
    );
\rResult[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[7]_i_2_n_0\,
      I1 => \rResult[8]_i_3_n_0\,
      I2 => \rResult[7]_i_3_n_0\,
      I3 => \rResult[7]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[7]_i_5_n_0\,
      O => rResult(7)
    );
\rResult[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCFCCFFDDCF"
    )
        port map (
      I0 => \rResult[6]_i_3_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[8]_i_6_n_0\,
      I3 => iROMRData(23),
      I4 => \i__carry_i_42_n_0\,
      I5 => \rResult[7]_i_6_n_0\,
      O => \rResult[7]_i_2_n_0\
    );
\rResult[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      I1 => iROMRData(23),
      O => \rResult[7]_i_3_n_0\
    );
\rResult[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(7),
      I2 => \i__carry_i_2_n_0\,
      I3 => iROMRData(24),
      O => \rResult[7]_i_4_n_0\
    );
\rResult[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry_i_2_n_0\,
      I1 => p_1_out(7),
      I2 => iROMRData(24),
      I3 => data0(7),
      O => \rResult[7]_i_5_n_0\
    );
\rResult[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[9]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[7]_i_7_n_0\,
      O => \rResult[7]_i_6_n_0\
    );
\rResult[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \i__carry_i_5_n_0\,
      I1 => p_1_out(2),
      I2 => p_1_out(3),
      I3 => \i__carry_i_1_n_0\,
      I4 => p_1_out(4),
      O => \rResult[7]_i_7_n_0\
    );
\rResult[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFF450000"
    )
        port map (
      I0 => \rResult[8]_i_2_n_0\,
      I1 => \rResult[8]_i_3_n_0\,
      I2 => \rResult[15]_i_4_n_0\,
      I3 => \rResult[8]_i_4_n_0\,
      I4 => iROMRData(25),
      I5 => \rResult[8]_i_5_n_0\,
      O => rResult(8)
    );
\rResult[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_2_n_0\,
      I1 => \i__carry__2_i_1_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_2_n_0\,
      O => \rResult[8]_i_10_n_0\
    );
\rResult[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \i__carry_i_4_n_0\,
      I1 => p_1_out(2),
      I2 => p_1_out(3),
      I3 => \i__carry_i_8_n_0\,
      I4 => p_1_out(4),
      O => \rResult[8]_i_11_n_0\
    );
\rResult[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCCFCCDDCCCFFF"
    )
        port map (
      I0 => \rResult[9]_i_6_n_0\,
      I1 => \rResult[30]_i_6_n_0\,
      I2 => \rResult[8]_i_6_n_0\,
      I3 => \i__carry_i_42_n_0\,
      I4 => iROMRData(23),
      I5 => \rResult[9]_i_7_n_0\,
      O => \rResult[8]_i_2_n_0\
    );
\rResult[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \rResult[8]_i_7_n_0\,
      I1 => p_1_out(2),
      I2 => \rResult[8]_i_8_n_0\,
      I3 => \rResult[8]_i_9_n_0\,
      I4 => \rResult[8]_i_10_n_0\,
      I5 => p_1_out(1),
      O => \rResult[8]_i_3_n_0\
    );
\rResult[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(8),
      I2 => \i__carry__0_i_8_n_0\,
      I3 => iROMRData(24),
      O => \rResult[8]_i_4_n_0\
    );
\rResult[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_8_n_0\,
      I1 => p_1_out(8),
      I2 => iROMRData(24),
      I3 => data0(8),
      O => \rResult[8]_i_5_n_0\
    );
\rResult[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[10]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[8]_i_11_n_0\,
      O => \rResult[8]_i_6_n_0\
    );
\rResult[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_8_n_0\,
      I1 => \i__carry__2_i_7_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_8_n_0\,
      O => \rResult[8]_i_7_n_0\
    );
\rResult[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_4_n_0\,
      I1 => \i__carry__2_i_3_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_4_n_0\,
      O => \rResult[8]_i_8_n_0\
    );
\rResult[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \i__carry__0_i_6_n_0\,
      I1 => \i__carry__2_i_5_n_0\,
      I2 => p_1_out(3),
      I3 => p_1_out(4),
      I4 => \i__carry__1_i_6_n_0\,
      O => \rResult[8]_i_9_n_0\
    );
\rResult[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \rResult[9]_i_2_n_0\,
      I1 => \rResult[9]_i_3_n_0\,
      I2 => \rResult[9]_i_4_n_0\,
      I3 => iROMRData(25),
      I4 => \rResult[9]_i_5_n_0\,
      O => rResult(9)
    );
\rResult[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \rResult[9]_i_6_n_0\,
      I1 => \rResult[15]_i_4_n_0\,
      I2 => \rResult[10]_i_6_n_0\,
      I3 => \rResult[7]_i_3_n_0\,
      O => \rResult[9]_i_2_n_0\
    );
\rResult[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \rResult[29]_i_5_n_0\,
      I1 => \rResult[9]_i_7_n_0\,
      I2 => \rResult[28]_i_4_n_0\,
      I3 => \rResult[10]_i_7_n_0\,
      I4 => \rResult[30]_i_6_n_0\,
      O => \rResult[9]_i_3_n_0\
    );
\rResult[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D3"
    )
        port map (
      I0 => iROMRData(23),
      I1 => p_1_out(9),
      I2 => \i__carry__0_i_7_n_0\,
      I3 => iROMRData(24),
      O => \rResult[9]_i_4_n_0\
    );
\rResult[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => p_1_out(9),
      I2 => iROMRData(24),
      I3 => data0(9),
      O => \rResult[9]_i_5_n_0\
    );
\rResult[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rResult[6]_i_9_n_0\,
      I1 => \rResult[6]_i_10_n_0\,
      I2 => p_1_out(1),
      I3 => \rResult[6]_i_8_n_0\,
      I4 => p_1_out(2),
      I5 => \rResult[15]_i_8_n_0\,
      O => \rResult[9]_i_6_n_0\
    );
\rResult[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rResult[11]_i_8_n_0\,
      I1 => p_1_out(1),
      I2 => \rResult[9]_i_8_n_0\,
      O => \rResult[9]_i_7_n_0\
    );
\rResult[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \i__carry_i_3_n_0\,
      I1 => p_1_out(2),
      I2 => p_1_out(3),
      I3 => \i__carry_i_7_n_0\,
      I4 => p_1_out(4),
      O => \rResult[9]_i_8_n_0\
    );
\rResult_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(0),
      Q => \^rresult_reg[31]_1\(0),
      R => iReset
    );
\rResult_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(10),
      Q => \^rresult_reg[31]_1\(10),
      R => iReset
    );
\rResult_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(11),
      Q => \^rresult_reg[31]_1\(11),
      R => iReset
    );
\rResult_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(12),
      Q => \^rresult_reg[31]_1\(12),
      R => iReset
    );
\rResult_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(13),
      Q => \^rresult_reg[31]_1\(13),
      R => iReset
    );
\rResult_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(14),
      Q => \^rresult_reg[31]_1\(14),
      R => iReset
    );
\rResult_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(15),
      Q => \^rresult_reg[31]_1\(15),
      R => iReset
    );
\rResult_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(16),
      Q => \^rresult_reg[31]_1\(16),
      R => iReset
    );
\rResult_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(17),
      Q => \^rresult_reg[31]_1\(17),
      R => iReset
    );
\rResult_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(18),
      Q => \^rresult_reg[31]_1\(18),
      R => iReset
    );
\rResult_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(19),
      Q => \^rresult_reg[31]_1\(19),
      R => iReset
    );
\rResult_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(1),
      Q => \^rresult_reg[31]_1\(1),
      R => iReset
    );
\rResult_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(20),
      Q => \^rresult_reg[31]_1\(20),
      R => iReset
    );
\rResult_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(21),
      Q => \^rresult_reg[31]_1\(21),
      R => iReset
    );
\rResult_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(22),
      Q => \^rresult_reg[31]_1\(22),
      R => iReset
    );
\rResult_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(23),
      Q => \^rresult_reg[31]_1\(23),
      R => iReset
    );
\rResult_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(24),
      Q => \^rresult_reg[31]_1\(24),
      R => iReset
    );
\rResult_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(25),
      Q => \^rresult_reg[31]_1\(25),
      R => iReset
    );
\rResult_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(26),
      Q => \^rresult_reg[31]_1\(26),
      R => iReset
    );
\rResult_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(27),
      Q => \^rresult_reg[31]_1\(27),
      R => iReset
    );
\rResult_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(28),
      Q => \^rresult_reg[31]_1\(28),
      R => iReset
    );
\rResult_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(29),
      Q => \^rresult_reg[31]_1\(29),
      R => iReset
    );
\rResult_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(2),
      Q => \^rresult_reg[31]_1\(2),
      R => iReset
    );
\rResult_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(30),
      Q => \^rresult_reg[31]_1\(30),
      R => iReset
    );
\rResult_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(31),
      Q => \^rresult_reg[31]_1\(31),
      R => iReset
    );
\rResult_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(3),
      Q => \^rresult_reg[31]_1\(3),
      R => iReset
    );
\rResult_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(4),
      Q => \^rresult_reg[31]_1\(4),
      R => iReset
    );
\rResult_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(5),
      Q => \^rresult_reg[31]_1\(5),
      R => iReset
    );
\rResult_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(6),
      Q => \^rresult_reg[31]_1\(6),
      R => iReset
    );
\rResult_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(7),
      Q => \^rresult_reg[31]_1\(7),
      R => iReset
    );
\rResult_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(8),
      Q => \^rresult_reg[31]_1\(8),
      R => iReset
    );
\rResult_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rResult[31]_i_1_n_0\,
      D => rResult(9),
      Q => \^rresult_reg[31]_1\(9),
      R => iReset
    );
rZero_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \i__carry__2_i_5_n_0\,
      I1 => \i__carry__2_i_35_n_0\,
      I2 => \i__carry_i_5_n_0\,
      I3 => p_1_out(4),
      O => rZero_i_10_n_0
    );
rZero_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \i__carry__1_i_1_n_0\,
      I1 => \i__carry__1_i_33_n_0\,
      I2 => \i__carry_i_8_n_0\,
      I3 => p_1_out(1),
      O => rZero_i_11_n_0
    );
rZero_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \i__carry__1_i_3_n_0\,
      I1 => \i__carry__1_i_35_n_0\,
      I2 => \i__carry_i_2_n_0\,
      I3 => p_1_out(7),
      O => rZero_i_12_n_0
    );
rZero_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \i__carry__2_i_6_n_0\,
      I1 => \i__carry__2_i_36_n_0\,
      I2 => \i__carry__0_i_5_n_0\,
      I3 => p_1_out(11),
      O => rZero_i_13_n_0
    );
rZero_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9FF9"
    )
        port map (
      I0 => p_1_out(9),
      I1 => \i__carry__0_i_7_n_0\,
      I2 => \i__carry__1_i_37_n_0\,
      I3 => \i__carry__1_i_5_n_0\,
      I4 => rZero_i_18_n_0,
      I5 => rZero_i_19_n_0,
      O => rZero_i_14_n_0
    );
rZero_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => \i__carry__0_i_2_n_0\,
      I1 => p_1_out(14),
      I2 => \i__carry__0_i_4_n_0\,
      I3 => p_1_out(12),
      O => rZero_i_15_n_0
    );
rZero_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__2_i_32_n_0\,
      I1 => \i__carry__2_i_2_n_0\,
      O => rZero_i_16_n_0
    );
rZero_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__2_i_31_n_0\,
      I1 => \i__carry__2_i_1_n_0\,
      O => rZero_i_17_n_0
    );
rZero_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_40_n_0\,
      I1 => \i__carry__1_i_8_n_0\,
      O => rZero_i_18_n_0
    );
rZero_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_34_n_0\,
      I1 => \i__carry__1_i_2_n_0\,
      O => rZero_i_19_n_0
    );
rZero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBEBEFF"
    )
        port map (
      I0 => rZero_i_6_n_0,
      I1 => \i__carry__2_i_7_n_0\,
      I2 => \i__carry__2_i_37_n_0\,
      I3 => \i__carry_i_7_n_0\,
      I4 => p_1_out(2),
      I5 => rZero_i_7_n_0,
      O => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\
    );
rZero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009000009"
    )
        port map (
      I0 => \i__carry_i_42_n_0\,
      I1 => \i__carry_i_1_n_0\,
      I2 => rZero_i_8_n_0,
      I3 => \i__carry__1_i_6_n_0\,
      I4 => \i__carry__1_i_38_n_0\,
      I5 => rZero_i_9_n_0,
      O => iROMRData_0_sn_1
    );
rZero_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEF"
    )
        port map (
      I0 => rZero_i_10_n_0,
      I1 => \i__carry__2_i_30_n_0\,
      I2 => \i__carry_i_4_n_0\,
      I3 => p_1_out(5),
      I4 => rZero_i_11_n_0,
      I5 => rZero_i_12_n_0,
      O => iROMRData_18_sn_1
    );
rZero_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBEBFF"
    )
        port map (
      I0 => rZero_i_13_n_0,
      I1 => \i__carry__0_i_6_n_0\,
      I2 => p_1_out(10),
      I3 => \i__carry_i_6_n_0\,
      I4 => p_1_out(3),
      I5 => rZero_i_14_n_0,
      O => \gen_wr_b.gen_word_narrow.mem_reg_bram_0\
    );
rZero_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => \i__carry__0_i_3_n_0\,
      I1 => p_1_out(13),
      I2 => \i__carry_i_3_n_0\,
      I3 => p_1_out(6),
      O => rZero_i_6_n_0
    );
rZero_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF99F"
    )
        port map (
      I0 => p_1_out(8),
      I1 => \i__carry__0_i_8_n_0\,
      I2 => p_1_out(17),
      I3 => \i__carry__1_i_7_n_0\,
      I4 => rZero_i_15_n_0,
      O => rZero_i_7_n_0
    );
rZero_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \i__carry__1_i_4_n_0\,
      I1 => \i__carry__1_i_36_n_0\,
      I2 => \i__carry__0_i_1_n_0\,
      I3 => p_1_out(15),
      O => rZero_i_8_n_0
    );
rZero_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \i__carry__2_i_34_n_0\,
      I1 => \i__carry__2_i_4_n_0\,
      I2 => \i__carry__2_i_33_n_0\,
      I3 => \i__carry__2_i_3_n_0\,
      I4 => rZero_i_16_n_0,
      I5 => rZero_i_17_n_0,
      O => rZero_i_9_n_0
    );
rZero_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rZero_reg_1,
      Q => \^rzero_reg_0\(0),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispAddressDecoder is
  port (
    wCWriteAck : out STD_LOGIC;
    wCReadAck : out STD_LOGIC;
    wExtWriteValid : out STD_LOGIC;
    wExtReadValid : out STD_LOGIC;
    wCoreAccWriteValid : out STD_LOGIC;
    wSPadWriteValid : out STD_LOGIC;
    wSPadReadValid : out STD_LOGIC;
    wea : out STD_LOGIC_VECTOR ( 0 to 0 );
    rNextState : out STD_LOGIC;
    iReset : in STD_LOGIC;
    rNextWState : in STD_LOGIC;
    iClock : in STD_LOGIC;
    rNextRState : in STD_LOGIC;
    rExtWriteValid_reg_0 : in STD_LOGIC;
    rExtReadValid_reg_0 : in STD_LOGIC;
    rCoreAccWriteValid_reg_0 : in STD_LOGIC;
    rSPadWriteValid_reg_0 : in STD_LOGIC;
    rSPadReadValid_reg_0 : in STD_LOGIC;
    wSPadReadAck : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_DispAddressDecoder;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispAddressDecoder is
  signal \^wspadreadvalid\ : STD_LOGIC;
  signal \^wspadwritevalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Inst_SPBRAM_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rCurState_i_1__2\ : label is "soft_lutpair119";
begin
  wSPadReadValid <= \^wspadreadvalid\;
  wSPadWriteValid <= \^wspadwritevalid\;
Inst_SPBRAM_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wspadwritevalid\,
      I1 => wSPadReadAck,
      O => wea(0)
    );
rCoreAccWriteValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rCoreAccWriteValid_reg_0,
      Q => wCoreAccWriteValid,
      R => iReset
    );
rCurRState_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rNextRState,
      Q => wCReadAck,
      R => iReset
    );
\rCurState_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wSPadReadAck,
      I1 => \^wspadreadvalid\,
      I2 => \^wspadwritevalid\,
      O => rNextState
    );
rCurWState_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rNextWState,
      Q => wCWriteAck,
      R => iReset
    );
rExtReadValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rExtReadValid_reg_0,
      Q => wExtReadValid,
      R => iReset
    );
rExtWriteValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rExtWriteValid_reg_0,
      Q => wExtWriteValid,
      R => iReset
    );
rSPadReadValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rSPadReadValid_reg_0,
      Q => \^wspadreadvalid\,
      R => iReset
    );
rSPadWriteValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rSPadWriteValid_reg_0,
      Q => \^wspadwritevalid\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispDataDriver is
  port (
    rCurState_reg_0 : out STD_LOGIC;
    oWriteLast : out STD_LOGIC;
    iToECCRLast_0 : out STD_LOGIC;
    iReset : in STD_LOGIC;
    rNextState : in STD_LOGIC;
    iClock : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rLength_reg[15]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    iToECCRLast : in STD_LOGIC;
    iWriteReady : in STD_LOGIC;
    iToECCRValid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rCount_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sys_top_t4nfc_hlper_2_0_DispDataDriver;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispDataDriver is
  signal oWriteLast_INST_0_i_1_n_0 : STD_LOGIC;
  signal oWriteLast_INST_0_i_2_n_0 : STD_LOGIC;
  signal oWriteLast_INST_0_i_3_n_0 : STD_LOGIC;
  signal oWriteLast_INST_0_i_4_n_0 : STD_LOGIC;
  signal oWriteLast_INST_0_i_5_n_0 : STD_LOGIC;
  signal oWriteLast_INST_0_i_6_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rCount0_carry__0_n_7\ : STD_LOGIC;
  signal rCount0_carry_n_0 : STD_LOGIC;
  signal rCount0_carry_n_1 : STD_LOGIC;
  signal rCount0_carry_n_2 : STD_LOGIC;
  signal rCount0_carry_n_3 : STD_LOGIC;
  signal rCount0_carry_n_4 : STD_LOGIC;
  signal rCount0_carry_n_5 : STD_LOGIC;
  signal rCount0_carry_n_6 : STD_LOGIC;
  signal rCount0_carry_n_7 : STD_LOGIC;
  signal rCount_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rcurstate_reg_0\ : STD_LOGIC;
  signal rLength0 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \rLength0_carry__0_n_2\ : STD_LOGIC;
  signal \rLength0_carry__0_n_3\ : STD_LOGIC;
  signal \rLength0_carry__0_n_4\ : STD_LOGIC;
  signal \rLength0_carry__0_n_5\ : STD_LOGIC;
  signal \rLength0_carry__0_n_6\ : STD_LOGIC;
  signal \rLength0_carry__0_n_7\ : STD_LOGIC;
  signal rLength0_carry_n_0 : STD_LOGIC;
  signal rLength0_carry_n_1 : STD_LOGIC;
  signal rLength0_carry_n_2 : STD_LOGIC;
  signal rLength0_carry_n_3 : STD_LOGIC;
  signal rLength0_carry_n_4 : STD_LOGIC;
  signal rLength0_carry_n_5 : STD_LOGIC;
  signal rLength0_carry_n_6 : STD_LOGIC;
  signal rLength0_carry_n_7 : STD_LOGIC;
  signal \rLength_reg_n_0_[0]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[10]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[11]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[12]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[13]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[14]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[15]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[1]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[2]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[3]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[4]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[5]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[6]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[7]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[8]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCount0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rCount0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_rLength0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rLength0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rLength0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rCount0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rCount0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of rLength0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rLength0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  rCurState_reg_0 <= \^rcurstate_reg_0\;
\FSM_onehot_rCurState[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iToECCRLast,
      I1 => iWriteReady,
      I2 => \^rcurstate_reg_0\,
      I3 => iToECCRValid,
      O => iToECCRLast_0
    );
oWriteLast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => oWriteLast_INST_0_i_1_n_0,
      I1 => oWriteLast_INST_0_i_2_n_0,
      I2 => oWriteLast_INST_0_i_3_n_0,
      I3 => oWriteLast_INST_0_i_4_n_0,
      I4 => oWriteLast_INST_0_i_5_n_0,
      I5 => oWriteLast_INST_0_i_6_n_0,
      O => oWriteLast
    );
oWriteLast_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rCount_reg(15),
      I1 => \rLength_reg_n_0_[15]\,
      O => oWriteLast_INST_0_i_1_n_0
    );
oWriteLast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[6]\,
      I1 => rCount_reg(6),
      I2 => rCount_reg(8),
      I3 => \rLength_reg_n_0_[8]\,
      I4 => rCount_reg(7),
      I5 => \rLength_reg_n_0_[7]\,
      O => oWriteLast_INST_0_i_2_n_0
    );
oWriteLast_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rCount_reg(10),
      I1 => \rLength_reg_n_0_[10]\,
      I2 => rCount_reg(11),
      I3 => \rLength_reg_n_0_[11]\,
      I4 => \rLength_reg_n_0_[9]\,
      I5 => rCount_reg(9),
      O => oWriteLast_INST_0_i_3_n_0
    );
oWriteLast_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[0]\,
      I1 => rCount_reg(0),
      I2 => rCount_reg(2),
      I3 => \rLength_reg_n_0_[2]\,
      I4 => rCount_reg(1),
      I5 => \rLength_reg_n_0_[1]\,
      O => oWriteLast_INST_0_i_4_n_0
    );
oWriteLast_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[3]\,
      I1 => rCount_reg(3),
      I2 => rCount_reg(4),
      I3 => \rLength_reg_n_0_[4]\,
      I4 => rCount_reg(5),
      I5 => \rLength_reg_n_0_[5]\,
      O => oWriteLast_INST_0_i_5_n_0
    );
oWriteLast_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[12]\,
      I1 => rCount_reg(12),
      I2 => rCount_reg(13),
      I3 => \rLength_reg_n_0_[13]\,
      I4 => rCount_reg(14),
      I5 => \rLength_reg_n_0_[14]\,
      O => oWriteLast_INST_0_i_6_n_0
    );
rCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => rCount_reg(0),
      CI_TOP => '0',
      CO(7) => rCount0_carry_n_0,
      CO(6) => rCount0_carry_n_1,
      CO(5) => rCount0_carry_n_2,
      CO(4) => rCount0_carry_n_3,
      CO(3) => rCount0_carry_n_4,
      CO(2) => rCount0_carry_n_5,
      CO(1) => rCount0_carry_n_6,
      CO(0) => rCount0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => rCount_reg(8 downto 1)
    );
\rCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rCount0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rCount0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rCount0_carry__0_n_2\,
      CO(4) => \rCount0_carry__0_n_3\,
      CO(3) => \rCount0_carry__0_n_4\,
      CO(2) => \rCount0_carry__0_n_5\,
      CO(1) => \rCount0_carry__0_n_6\,
      CO(0) => \rCount0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_rCount0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__0\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => rCount_reg(15 downto 9)
    );
\rCount[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCount_reg(0),
      O => \p_0_in__0\(0)
    );
\rCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(0),
      Q => rCount_reg(0),
      R => SR(0)
    );
\rCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(10),
      Q => rCount_reg(10),
      R => SR(0)
    );
\rCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(11),
      Q => rCount_reg(11),
      R => SR(0)
    );
\rCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(12),
      Q => rCount_reg(12),
      R => SR(0)
    );
\rCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(13),
      Q => rCount_reg(13),
      R => SR(0)
    );
\rCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(14),
      Q => rCount_reg(14),
      R => SR(0)
    );
\rCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(15),
      Q => rCount_reg(15),
      R => SR(0)
    );
\rCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(1),
      Q => rCount_reg(1),
      R => SR(0)
    );
\rCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(2),
      Q => rCount_reg(2),
      R => SR(0)
    );
\rCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(3),
      Q => rCount_reg(3),
      R => SR(0)
    );
\rCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(4),
      Q => rCount_reg(4),
      R => SR(0)
    );
\rCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(5),
      Q => rCount_reg(5),
      R => SR(0)
    );
\rCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(6),
      Q => rCount_reg(6),
      R => SR(0)
    );
\rCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(7),
      Q => rCount_reg(7),
      R => SR(0)
    );
\rCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(8),
      Q => rCount_reg(8),
      R => SR(0)
    );
\rCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => \p_0_in__0\(9),
      Q => rCount_reg(9),
      R => SR(0)
    );
rCurState_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rNextState,
      Q => \^rcurstate_reg_0\,
      R => iReset
    );
rLength0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => dout(0),
      CI_TOP => '0',
      CO(7) => rLength0_carry_n_0,
      CO(6) => rLength0_carry_n_1,
      CO(5) => rLength0_carry_n_2,
      CO(4) => rLength0_carry_n_3,
      CO(3) => rLength0_carry_n_4,
      CO(2) => rLength0_carry_n_5,
      CO(1) => rLength0_carry_n_6,
      CO(0) => rLength0_carry_n_7,
      DI(7 downto 0) => dout(8 downto 1),
      O(7 downto 1) => rLength0(8 downto 2),
      O(0) => NLW_rLength0_carry_O_UNCONNECTED(0),
      S(7 downto 0) => S(7 downto 0)
    );
\rLength0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rLength0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rLength0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rLength0_carry__0_n_2\,
      CO(4) => \rLength0_carry__0_n_3\,
      CO(3) => \rLength0_carry__0_n_4\,
      CO(2) => \rLength0_carry__0_n_5\,
      CO(1) => \rLength0_carry__0_n_6\,
      CO(0) => \rLength0_carry__0_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => dout(14 downto 9),
      O(7) => \NLW_rLength0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => rLength0(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \rLength_reg[15]_0\(6 downto 0)
    );
\rLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(0),
      Q => \rLength_reg_n_0_[0]\,
      R => iReset
    );
\rLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(10),
      Q => \rLength_reg_n_0_[10]\,
      R => iReset
    );
\rLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(11),
      Q => \rLength_reg_n_0_[11]\,
      R => iReset
    );
\rLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(12),
      Q => \rLength_reg_n_0_[12]\,
      R => iReset
    );
\rLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(13),
      Q => \rLength_reg_n_0_[13]\,
      R => iReset
    );
\rLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(14),
      Q => \rLength_reg_n_0_[14]\,
      R => iReset
    );
\rLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(15),
      Q => \rLength_reg_n_0_[15]\,
      R => iReset
    );
\rLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(1),
      Q => \rLength_reg_n_0_[1]\,
      R => iReset
    );
\rLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(2),
      Q => \rLength_reg_n_0_[2]\,
      R => iReset
    );
\rLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(3),
      Q => \rLength_reg_n_0_[3]\,
      R => iReset
    );
\rLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(4),
      Q => \rLength_reg_n_0_[4]\,
      R => iReset
    );
\rLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(5),
      Q => \rLength_reg_n_0_[5]\,
      R => iReset
    );
\rLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(6),
      Q => \rLength_reg_n_0_[6]\,
      R => iReset
    );
\rLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(7),
      Q => \rLength_reg_n_0_[7]\,
      R => iReset
    );
\rLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(8),
      Q => \rLength_reg_n_0_[8]\,
      R => iReset
    );
\rLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => rLength0(9),
      Q => \rLength_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispDataDriver_7 is
  port (
    rCurState_reg_0 : out STD_LOGIC;
    oToECCWLast : out STD_LOGIC;
    iToECCWReady_0 : out STD_LOGIC;
    iReset : in STD_LOGIC;
    rNextState : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iToECCWReady : in STD_LOGIC;
    iReadValid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rCount_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_DispDataDriver_7 : entity is "DispDataDriver";
end sys_top_t4nfc_hlper_2_0_DispDataDriver_7;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispDataDriver_7 is
  signal \^otoeccwlast\ : STD_LOGIC;
  signal oToECCWLast_INST_0_i_1_n_0 : STD_LOGIC;
  signal oToECCWLast_INST_0_i_2_n_0 : STD_LOGIC;
  signal oToECCWLast_INST_0_i_3_n_0 : STD_LOGIC;
  signal oToECCWLast_INST_0_i_4_n_0 : STD_LOGIC;
  signal oToECCWLast_INST_0_i_5_n_0 : STD_LOGIC;
  signal oToECCWLast_INST_0_i_6_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rCount0_carry__0_n_7\ : STD_LOGIC;
  signal rCount0_carry_n_0 : STD_LOGIC;
  signal rCount0_carry_n_1 : STD_LOGIC;
  signal rCount0_carry_n_2 : STD_LOGIC;
  signal rCount0_carry_n_3 : STD_LOGIC;
  signal rCount0_carry_n_4 : STD_LOGIC;
  signal rCount0_carry_n_5 : STD_LOGIC;
  signal rCount0_carry_n_6 : STD_LOGIC;
  signal rCount0_carry_n_7 : STD_LOGIC;
  signal rCount_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rcurstate_reg_0\ : STD_LOGIC;
  signal \rLength_reg_n_0_[0]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[10]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[11]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[12]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[13]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[14]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[15]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[1]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[2]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[3]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[4]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[5]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[6]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[7]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[8]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCount0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rCount0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rCount0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rCount0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  oToECCWLast <= \^otoeccwlast\;
  rCurState_reg_0 <= \^rcurstate_reg_0\;
\FSM_onehot_rCurState[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^otoeccwlast\,
      I1 => iToECCWReady,
      I2 => iReadValid,
      I3 => \^rcurstate_reg_0\,
      O => iToECCWReady_0
    );
oToECCWLast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => oToECCWLast_INST_0_i_1_n_0,
      I1 => oToECCWLast_INST_0_i_2_n_0,
      I2 => oToECCWLast_INST_0_i_3_n_0,
      I3 => oToECCWLast_INST_0_i_4_n_0,
      I4 => oToECCWLast_INST_0_i_5_n_0,
      I5 => oToECCWLast_INST_0_i_6_n_0,
      O => \^otoeccwlast\
    );
oToECCWLast_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rCount_reg(15),
      I1 => \rLength_reg_n_0_[15]\,
      O => oToECCWLast_INST_0_i_1_n_0
    );
oToECCWLast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[6]\,
      I1 => rCount_reg(6),
      I2 => rCount_reg(7),
      I3 => \rLength_reg_n_0_[7]\,
      I4 => rCount_reg(8),
      I5 => \rLength_reg_n_0_[8]\,
      O => oToECCWLast_INST_0_i_2_n_0
    );
oToECCWLast_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rCount_reg(10),
      I1 => \rLength_reg_n_0_[10]\,
      I2 => rCount_reg(11),
      I3 => \rLength_reg_n_0_[11]\,
      I4 => \rLength_reg_n_0_[9]\,
      I5 => rCount_reg(9),
      O => oToECCWLast_INST_0_i_3_n_0
    );
oToECCWLast_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[0]\,
      I1 => rCount_reg(0),
      I2 => rCount_reg(2),
      I3 => \rLength_reg_n_0_[2]\,
      I4 => rCount_reg(1),
      I5 => \rLength_reg_n_0_[1]\,
      O => oToECCWLast_INST_0_i_4_n_0
    );
oToECCWLast_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[3]\,
      I1 => rCount_reg(3),
      I2 => rCount_reg(4),
      I3 => \rLength_reg_n_0_[4]\,
      I4 => rCount_reg(5),
      I5 => \rLength_reg_n_0_[5]\,
      O => oToECCWLast_INST_0_i_5_n_0
    );
oToECCWLast_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \rLength_reg_n_0_[12]\,
      I1 => rCount_reg(12),
      I2 => rCount_reg(14),
      I3 => \rLength_reg_n_0_[14]\,
      I4 => rCount_reg(13),
      I5 => \rLength_reg_n_0_[13]\,
      O => oToECCWLast_INST_0_i_6_n_0
    );
rCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => rCount_reg(0),
      CI_TOP => '0',
      CO(7) => rCount0_carry_n_0,
      CO(6) => rCount0_carry_n_1,
      CO(5) => rCount0_carry_n_2,
      CO(4) => rCount0_carry_n_3,
      CO(3) => rCount0_carry_n_4,
      CO(2) => rCount0_carry_n_5,
      CO(1) => rCount0_carry_n_6,
      CO(0) => rCount0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_0_in(8 downto 1),
      S(7 downto 0) => rCount_reg(8 downto 1)
    );
\rCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rCount0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rCount0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rCount0_carry__0_n_2\,
      CO(4) => \rCount0_carry__0_n_3\,
      CO(3) => \rCount0_carry__0_n_4\,
      CO(2) => \rCount0_carry__0_n_5\,
      CO(1) => \rCount0_carry__0_n_6\,
      CO(0) => \rCount0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_rCount0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => p_0_in(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => rCount_reg(15 downto 9)
    );
\rCount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCount_reg(0),
      O => p_0_in(0)
    );
\rCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(0),
      Q => rCount_reg(0),
      R => SR(0)
    );
\rCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(10),
      Q => rCount_reg(10),
      R => SR(0)
    );
\rCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(11),
      Q => rCount_reg(11),
      R => SR(0)
    );
\rCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(12),
      Q => rCount_reg(12),
      R => SR(0)
    );
\rCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(13),
      Q => rCount_reg(13),
      R => SR(0)
    );
\rCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(14),
      Q => rCount_reg(14),
      R => SR(0)
    );
\rCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(15),
      Q => rCount_reg(15),
      R => SR(0)
    );
\rCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(1),
      Q => rCount_reg(1),
      R => SR(0)
    );
\rCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(2),
      Q => rCount_reg(2),
      R => SR(0)
    );
\rCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(3),
      Q => rCount_reg(3),
      R => SR(0)
    );
\rCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(4),
      Q => rCount_reg(4),
      R => SR(0)
    );
\rCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(5),
      Q => rCount_reg(5),
      R => SR(0)
    );
\rCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(6),
      Q => rCount_reg(6),
      R => SR(0)
    );
\rCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(7),
      Q => rCount_reg(7),
      R => SR(0)
    );
\rCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(8),
      Q => rCount_reg(8),
      R => SR(0)
    );
\rCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCount_reg[0]_0\(0),
      D => p_0_in(9),
      Q => rCount_reg(9),
      R => SR(0)
    );
rCurState_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rNextState,
      Q => \^rcurstate_reg_0\,
      R => iReset
    );
\rLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(0),
      Q => \rLength_reg_n_0_[0]\,
      R => iReset
    );
\rLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(10),
      Q => \rLength_reg_n_0_[10]\,
      R => iReset
    );
\rLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(11),
      Q => \rLength_reg_n_0_[11]\,
      R => iReset
    );
\rLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(12),
      Q => \rLength_reg_n_0_[12]\,
      R => iReset
    );
\rLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(13),
      Q => \rLength_reg_n_0_[13]\,
      R => iReset
    );
\rLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(14),
      Q => \rLength_reg_n_0_[14]\,
      R => iReset
    );
\rLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(15),
      Q => \rLength_reg_n_0_[15]\,
      R => iReset
    );
\rLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(1),
      Q => \rLength_reg_n_0_[1]\,
      R => iReset
    );
\rLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(2),
      Q => \rLength_reg_n_0_[2]\,
      R => iReset
    );
\rLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(3),
      Q => \rLength_reg_n_0_[3]\,
      R => iReset
    );
\rLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(4),
      Q => \rLength_reg_n_0_[4]\,
      R => iReset
    );
\rLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(5),
      Q => \rLength_reg_n_0_[5]\,
      R => iReset
    );
\rLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(6),
      Q => \rLength_reg_n_0_[6]\,
      R => iReset
    );
\rLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(7),
      Q => \rLength_reg_n_0_[7]\,
      R => iReset
    );
\rLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(8),
      Q => \rLength_reg_n_0_[8]\,
      R => iReset
    );
\rLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => D(9),
      Q => \rLength_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter is
  port (
    \rSampledCount_reg[31]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]\ : out STD_LOGIC;
    \rReadAddress_reg[4]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_1\ : out STD_LOGIC;
    \rSampledCount_reg[27]_0\ : out STD_LOGIC;
    \rSampledCount_reg[26]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_2\ : out STD_LOGIC;
    \rReadAddress_reg[4]_3\ : out STD_LOGIC;
    \rSampledCount_reg[23]_0\ : out STD_LOGIC;
    \rSampledCount_reg[22]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_4\ : out STD_LOGIC;
    \rReadAddress_reg[4]_5\ : out STD_LOGIC;
    \rReadAddress_reg[4]_6\ : out STD_LOGIC;
    \rReadAddress_reg[4]_7\ : out STD_LOGIC;
    \rSampledCount_reg[17]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_8\ : out STD_LOGIC;
    \rReadAddress_reg[4]_9\ : out STD_LOGIC;
    \rSampledCount_reg[14]_0\ : out STD_LOGIC;
    \rSampledCount_reg[13]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_10\ : out STD_LOGIC;
    \rReadAddress_reg[4]_11\ : out STD_LOGIC;
    \rSampledCount_reg[10]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_12\ : out STD_LOGIC;
    \rReadAddress_reg[4]_13\ : out STD_LOGIC;
    \rReadAddress_reg[4]_14\ : out STD_LOGIC;
    \rReadAddress_reg[4]_15\ : out STD_LOGIC;
    \rReadAddress_reg[4]_16\ : out STD_LOGIC;
    \rReadAddress_reg[4]_17\ : out STD_LOGIC;
    \rReadAddress_reg[4]_18\ : out STD_LOGIC;
    \rReadAddress_reg[4]_19\ : out STD_LOGIC;
    \rReadAddress_reg[4]_20\ : out STD_LOGIC;
    \rReadAddress_reg[4]_21\ : out STD_LOGIC;
    \rCounter_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rReadData_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rReadData_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rReadData_reg[30]_0\ : in STD_LOGIC;
    \rReadData_reg[29]\ : in STD_LOGIC;
    \rReadData_reg[28]\ : in STD_LOGIC;
    \rReadData_reg[25]\ : in STD_LOGIC;
    \rReadData_reg[24]\ : in STD_LOGIC;
    \rReadData_reg[21]\ : in STD_LOGIC;
    \rReadData_reg[20]\ : in STD_LOGIC;
    \rReadData_reg[19]\ : in STD_LOGIC;
    \rReadData_reg[18]\ : in STD_LOGIC;
    \rReadData_reg[16]\ : in STD_LOGIC;
    \rReadData_reg[15]\ : in STD_LOGIC;
    \rReadData_reg[12]\ : in STD_LOGIC;
    \rReadData_reg[11]\ : in STD_LOGIC;
    \rReadData_reg[9]\ : in STD_LOGIC;
    \rReadData_reg[8]\ : in STD_LOGIC;
    \rReadData_reg[7]\ : in STD_LOGIC;
    \rReadData_reg[6]\ : in STD_LOGIC;
    \rReadData_reg[5]\ : in STD_LOGIC;
    \rReadData_reg[4]\ : in STD_LOGIC;
    \rReadData_reg[3]\ : in STD_LOGIC;
    \rReadData_reg[2]\ : in STD_LOGIC;
    \rReadData_reg[1]\ : in STD_LOGIC;
    \rReadData_reg[0]\ : in STD_LOGIC;
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter is
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_3__2_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__4_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__4_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[0]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[10]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[11]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[12]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[13]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[14]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[15]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[16]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[17]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[18]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[19]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[1]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[20]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[21]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[22]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[23]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[24]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[25]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[26]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[27]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[28]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[29]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[2]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[30]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[31]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[3]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[4]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[5]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[6]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[7]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[8]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[9]\ : STD_LOGIC;
  signal \rReadData[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \rReadData[11]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[12]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[15]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[16]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[18]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[19]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[1]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[20]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[21]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[24]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[25]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[28]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[29]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[2]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[30]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[3]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[4]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[5]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \rReadData[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \rReadData[8]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[9]_i_5_n_0\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[9]\ : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_8__4_n_0\ : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_10 : STD_LOGIC;
  signal rTimeCount0_carry_n_11 : STD_LOGIC;
  signal rTimeCount0_carry_n_12 : STD_LOGIC;
  signal rTimeCount0_carry_n_13 : STD_LOGIC;
  signal rTimeCount0_carry_n_14 : STD_LOGIC;
  signal rTimeCount0_carry_n_15 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal rTimeCount0_carry_n_8 : STD_LOGIC;
  signal rTimeCount0_carry_n_9 : STD_LOGIC;
  signal \rTimeCount[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6__4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7__4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8__4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9__4_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\rCounter[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_3__2_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_2__2_n_0\,
      CO(6) => \rCounter_reg[0]_i_2__2_n_1\,
      CO(5) => \rCounter_reg[0]_i_2__2_n_2\,
      CO(4) => \rCounter_reg[0]_i_2__2_n_3\,
      CO(3) => \rCounter_reg[0]_i_2__2_n_4\,
      CO(2) => \rCounter_reg[0]_i_2__2_n_5\,
      CO(1) => \rCounter_reg[0]_i_2__2_n_6\,
      CO(0) => \rCounter_reg[0]_i_2__2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_2__2_n_8\,
      O(6) => \rCounter_reg[0]_i_2__2_n_9\,
      O(5) => \rCounter_reg[0]_i_2__2_n_10\,
      O(4) => \rCounter_reg[0]_i_2__2_n_11\,
      O(3) => \rCounter_reg[0]_i_2__2_n_12\,
      O(2) => \rCounter_reg[0]_i_2__2_n_13\,
      O(1) => \rCounter_reg[0]_i_2__2_n_14\,
      O(0) => \rCounter_reg[0]_i_2__2_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_3__2_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1__4_n_0\,
      CO(6) => \rCounter_reg[16]_i_1__4_n_1\,
      CO(5) => \rCounter_reg[16]_i_1__4_n_2\,
      CO(4) => \rCounter_reg[16]_i_1__4_n_3\,
      CO(3) => \rCounter_reg[16]_i_1__4_n_4\,
      CO(2) => \rCounter_reg[16]_i_1__4_n_5\,
      CO(1) => \rCounter_reg[16]_i_1__4_n_6\,
      CO(0) => \rCounter_reg[16]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1__4_n_8\,
      O(6) => \rCounter_reg[16]_i_1__4_n_9\,
      O(5) => \rCounter_reg[16]_i_1__4_n_10\,
      O(4) => \rCounter_reg[16]_i_1__4_n_11\,
      O(3) => \rCounter_reg[16]_i_1__4_n_12\,
      O(2) => \rCounter_reg[16]_i_1__4_n_13\,
      O(1) => \rCounter_reg[16]_i_1__4_n_14\,
      O(0) => \rCounter_reg[16]_i_1__4_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[16]_i_1__4_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1__4_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1__4_n_1\,
      CO(5) => \rCounter_reg[24]_i_1__4_n_2\,
      CO(4) => \rCounter_reg[24]_i_1__4_n_3\,
      CO(3) => \rCounter_reg[24]_i_1__4_n_4\,
      CO(2) => \rCounter_reg[24]_i_1__4_n_5\,
      CO(1) => \rCounter_reg[24]_i_1__4_n_6\,
      CO(0) => \rCounter_reg[24]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1__4_n_8\,
      O(6) => \rCounter_reg[24]_i_1__4_n_9\,
      O(5) => \rCounter_reg[24]_i_1__4_n_10\,
      O(4) => \rCounter_reg[24]_i_1__4_n_11\,
      O(3) => \rCounter_reg[24]_i_1__4_n_12\,
      O(2) => \rCounter_reg[24]_i_1__4_n_13\,
      O(1) => \rCounter_reg[24]_i_1__4_n_14\,
      O(0) => \rCounter_reg[24]_i_1__4_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[24]_i_1__4_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[0]_i_2__2_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1__4_n_0\,
      CO(6) => \rCounter_reg[8]_i_1__4_n_1\,
      CO(5) => \rCounter_reg[8]_i_1__4_n_2\,
      CO(4) => \rCounter_reg[8]_i_1__4_n_3\,
      CO(3) => \rCounter_reg[8]_i_1__4_n_4\,
      CO(2) => \rCounter_reg[8]_i_1__4_n_5\,
      CO(1) => \rCounter_reg[8]_i_1__4_n_6\,
      CO(0) => \rCounter_reg[8]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1__4_n_8\,
      O(6) => \rCounter_reg[8]_i_1__4_n_9\,
      O(5) => \rCounter_reg[8]_i_1__4_n_10\,
      O(4) => \rCounter_reg[8]_i_1__4_n_11\,
      O(3) => \rCounter_reg[8]_i_1__4_n_12\,
      O(2) => \rCounter_reg[8]_i_1__4_n_13\,
      O(1) => \rCounter_reg[8]_i_1__4_n_14\,
      O(0) => \rCounter_reg[8]_i_1__4_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\(0),
      D => \rCounter_reg[8]_i_1__4_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(0),
      Q => \rPeriod_reg_n_0_[0]\,
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(10),
      Q => \rPeriod_reg_n_0_[10]\,
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(11),
      Q => \rPeriod_reg_n_0_[11]\,
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(12),
      Q => \rPeriod_reg_n_0_[12]\,
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(13),
      Q => \rPeriod_reg_n_0_[13]\,
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(14),
      Q => \rPeriod_reg_n_0_[14]\,
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(15),
      Q => \rPeriod_reg_n_0_[15]\,
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(16),
      Q => \rPeriod_reg_n_0_[16]\,
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(17),
      Q => \rPeriod_reg_n_0_[17]\,
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(18),
      Q => \rPeriod_reg_n_0_[18]\,
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(19),
      Q => \rPeriod_reg_n_0_[19]\,
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(1),
      Q => \rPeriod_reg_n_0_[1]\,
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(20),
      Q => \rPeriod_reg_n_0_[20]\,
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(21),
      Q => \rPeriod_reg_n_0_[21]\,
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(22),
      Q => \rPeriod_reg_n_0_[22]\,
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(23),
      Q => \rPeriod_reg_n_0_[23]\,
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(24),
      Q => \rPeriod_reg_n_0_[24]\,
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(25),
      Q => \rPeriod_reg_n_0_[25]\,
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(26),
      Q => \rPeriod_reg_n_0_[26]\,
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(27),
      Q => \rPeriod_reg_n_0_[27]\,
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(28),
      Q => \rPeriod_reg_n_0_[28]\,
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(29),
      Q => \rPeriod_reg_n_0_[29]\,
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(2),
      Q => \rPeriod_reg_n_0_[2]\,
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(30),
      Q => \rPeriod_reg_n_0_[30]\,
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(31),
      Q => \rPeriod_reg_n_0_[31]\,
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(3),
      Q => \rPeriod_reg_n_0_[3]\,
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(4),
      Q => \rPeriod_reg_n_0_[4]\,
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(5),
      Q => \rPeriod_reg_n_0_[5]\,
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(6),
      Q => \rPeriod_reg_n_0_[6]\,
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(7),
      Q => \rPeriod_reg_n_0_[7]\,
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(8),
      Q => \rPeriod_reg_n_0_[8]\,
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(9),
      Q => \rPeriod_reg_n_0_[9]\,
      R => iReset
    );
\rReadData[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[0]\,
      I1 => \rPeriod_reg_n_0_[0]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(0),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(0),
      O => \rReadData[0]_i_5__0_n_0\
    );
\rReadData[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[10]\,
      I1 => \rPeriod_reg_n_0_[10]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(10),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(10),
      O => \rSampledCount_reg[10]_0\
    );
\rReadData[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[11]\,
      I1 => \rPeriod_reg_n_0_[11]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(11),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(11),
      O => \rReadData[11]_i_5_n_0\
    );
\rReadData[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[12]\,
      I1 => \rPeriod_reg_n_0_[12]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(12),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(12),
      O => \rReadData[12]_i_5_n_0\
    );
\rReadData[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[13]\,
      I1 => \rPeriod_reg_n_0_[13]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(13),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(13),
      O => \rSampledCount_reg[13]_0\
    );
\rReadData[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[14]\,
      I1 => \rPeriod_reg_n_0_[14]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(14),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(14),
      O => \rSampledCount_reg[14]_0\
    );
\rReadData[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[15]\,
      I1 => \rPeriod_reg_n_0_[15]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(15),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(15),
      O => \rReadData[15]_i_5_n_0\
    );
\rReadData[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[16]\,
      I1 => \rPeriod_reg_n_0_[16]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(16),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(16),
      O => \rReadData[16]_i_5_n_0\
    );
\rReadData[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[17]\,
      I1 => \rPeriod_reg_n_0_[17]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(17),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(17),
      O => \rSampledCount_reg[17]_0\
    );
\rReadData[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[18]\,
      I1 => \rPeriod_reg_n_0_[18]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(18),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(18),
      O => \rReadData[18]_i_5_n_0\
    );
\rReadData[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[19]\,
      I1 => \rPeriod_reg_n_0_[19]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(19),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(19),
      O => \rReadData[19]_i_5_n_0\
    );
\rReadData[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[1]\,
      I1 => \rPeriod_reg_n_0_[1]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(1),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(1),
      O => \rReadData[1]_i_5_n_0\
    );
\rReadData[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[20]\,
      I1 => \rPeriod_reg_n_0_[20]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(20),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(20),
      O => \rReadData[20]_i_5_n_0\
    );
\rReadData[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[21]\,
      I1 => \rPeriod_reg_n_0_[21]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(21),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(21),
      O => \rReadData[21]_i_5_n_0\
    );
\rReadData[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[22]\,
      I1 => \rPeriod_reg_n_0_[22]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(22),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(22),
      O => \rSampledCount_reg[22]_0\
    );
\rReadData[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[23]\,
      I1 => \rPeriod_reg_n_0_[23]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(23),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(23),
      O => \rSampledCount_reg[23]_0\
    );
\rReadData[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[24]\,
      I1 => \rPeriod_reg_n_0_[24]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(24),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(24),
      O => \rReadData[24]_i_5_n_0\
    );
\rReadData[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[25]\,
      I1 => \rPeriod_reg_n_0_[25]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(25),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(25),
      O => \rReadData[25]_i_5_n_0\
    );
\rReadData[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[26]\,
      I1 => \rPeriod_reg_n_0_[26]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(26),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(26),
      O => \rSampledCount_reg[26]_0\
    );
\rReadData[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[27]\,
      I1 => \rPeriod_reg_n_0_[27]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(27),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(27),
      O => \rSampledCount_reg[27]_0\
    );
\rReadData[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[28]\,
      I1 => \rPeriod_reg_n_0_[28]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(28),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(28),
      O => \rReadData[28]_i_5_n_0\
    );
\rReadData[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[29]\,
      I1 => \rPeriod_reg_n_0_[29]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(29),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(29),
      O => \rReadData[29]_i_5_n_0\
    );
\rReadData[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[2]\,
      I1 => \rPeriod_reg_n_0_[2]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(2),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(2),
      O => \rReadData[2]_i_5_n_0\
    );
\rReadData[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[30]\,
      I1 => \rPeriod_reg_n_0_[30]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(30),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(30),
      O => \rReadData[30]_i_5_n_0\
    );
\rReadData[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[31]\,
      I1 => \rPeriod_reg_n_0_[31]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(31),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(31),
      O => \rSampledCount_reg[31]_0\
    );
\rReadData[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[3]\,
      I1 => \rPeriod_reg_n_0_[3]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(3),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(3),
      O => \rReadData[3]_i_5_n_0\
    );
\rReadData[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[4]\,
      I1 => \rPeriod_reg_n_0_[4]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(4),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(4),
      O => \rReadData[4]_i_5_n_0\
    );
\rReadData[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[5]\,
      I1 => \rPeriod_reg_n_0_[5]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(5),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(5),
      O => \rReadData[5]_i_5_n_0\
    );
\rReadData[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[6]\,
      I1 => \rPeriod_reg_n_0_[6]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(6),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(6),
      O => \rReadData[6]_i_5__0_n_0\
    );
\rReadData[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[7]\,
      I1 => \rPeriod_reg_n_0_[7]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(7),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(7),
      O => \rReadData[7]_i_5__0_n_0\
    );
\rReadData[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[8]\,
      I1 => \rPeriod_reg_n_0_[8]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(8),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(8),
      O => \rReadData[8]_i_5_n_0\
    );
\rReadData[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[9]\,
      I1 => \rPeriod_reg_n_0_[9]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => Q(9),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]\(9),
      O => \rReadData[9]_i_5_n_0\
    );
\rReadData_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[0]_i_5__0_n_0\,
      I1 => \rReadData_reg[0]\,
      O => \rReadAddress_reg[4]_21\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[11]_i_5_n_0\,
      I1 => \rReadData_reg[11]\,
      O => \rReadAddress_reg[4]_11\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[12]_i_5_n_0\,
      I1 => \rReadData_reg[12]\,
      O => \rReadAddress_reg[4]_10\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[15]_i_5_n_0\,
      I1 => \rReadData_reg[15]\,
      O => \rReadAddress_reg[4]_9\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[16]_i_5_n_0\,
      I1 => \rReadData_reg[16]\,
      O => \rReadAddress_reg[4]_8\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[18]_i_5_n_0\,
      I1 => \rReadData_reg[18]\,
      O => \rReadAddress_reg[4]_7\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[19]_i_5_n_0\,
      I1 => \rReadData_reg[19]\,
      O => \rReadAddress_reg[4]_6\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[1]_i_5_n_0\,
      I1 => \rReadData_reg[1]\,
      O => \rReadAddress_reg[4]_20\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[20]_i_5_n_0\,
      I1 => \rReadData_reg[20]\,
      O => \rReadAddress_reg[4]_5\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[21]_i_5_n_0\,
      I1 => \rReadData_reg[21]\,
      O => \rReadAddress_reg[4]_4\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[24]_i_5_n_0\,
      I1 => \rReadData_reg[24]\,
      O => \rReadAddress_reg[4]_3\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[25]_i_5_n_0\,
      I1 => \rReadData_reg[25]\,
      O => \rReadAddress_reg[4]_2\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[28]_i_5_n_0\,
      I1 => \rReadData_reg[28]\,
      O => \rReadAddress_reg[4]_1\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[29]_i_5_n_0\,
      I1 => \rReadData_reg[29]\,
      O => \rReadAddress_reg[4]_0\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[2]_i_5_n_0\,
      I1 => \rReadData_reg[2]\,
      O => \rReadAddress_reg[4]_19\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[30]_i_5_n_0\,
      I1 => \rReadData_reg[30]_0\,
      O => \rReadAddress_reg[4]\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[3]_i_5_n_0\,
      I1 => \rReadData_reg[3]\,
      O => \rReadAddress_reg[4]_18\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[4]_i_5_n_0\,
      I1 => \rReadData_reg[4]\,
      O => \rReadAddress_reg[4]_17\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[5]_i_5_n_0\,
      I1 => \rReadData_reg[5]\,
      O => \rReadAddress_reg[4]_16\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[6]_i_5__0_n_0\,
      I1 => \rReadData_reg[6]\,
      O => \rReadAddress_reg[4]_15\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[7]_i_5__0_n_0\,
      I1 => \rReadData_reg[7]\,
      O => \rReadAddress_reg[4]_14\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[8]_i_5_n_0\,
      I1 => \rReadData_reg[8]\,
      O => \rReadAddress_reg[4]_13\,
      S => \rReadData_reg[30]\(2)
    );
\rReadData_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[9]_i_5_n_0\,
      I1 => \rReadData_reg[9]\,
      O => \rReadAddress_reg[4]_12\,
      S => \rReadData_reg[30]\(2)
    );
\rSampledCount[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg_n_0_[0]\,
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg_n_0_[10]\,
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg_n_0_[11]\,
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg_n_0_[12]\,
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg_n_0_[13]\,
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg_n_0_[14]\,
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg_n_0_[15]\,
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg_n_0_[16]\,
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg_n_0_[17]\,
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg_n_0_[18]\,
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg_n_0_[19]\,
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg_n_0_[1]\,
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg_n_0_[20]\,
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg_n_0_[21]\,
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg_n_0_[22]\,
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg_n_0_[23]\,
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg_n_0_[24]\,
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg_n_0_[25]\,
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg_n_0_[26]\,
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg_n_0_[27]\,
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg_n_0_[28]\,
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg_n_0_[29]\,
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg_n_0_[2]\,
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg_n_0_[30]\,
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg_n_0_[31]\,
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg_n_0_[3]\,
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg_n_0_[4]\,
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg_n_0_[5]\,
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg_n_0_[6]\,
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg_n_0_[7]\,
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg_n_0_[8]\,
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg_n_0_[9]\,
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7) => rTimeCount0_carry_n_8,
      O(6) => rTimeCount0_carry_n_9,
      O(5) => rTimeCount0_carry_n_10,
      O(4) => rTimeCount0_carry_n_11,
      O(3) => rTimeCount0_carry_n_12,
      O(2) => rTimeCount0_carry_n_13,
      O(1) => rTimeCount0_carry_n_14,
      O(0) => rTimeCount0_carry_n_15,
      S(7) => \rTimeCount0_carry_i_1__4_n_0\,
      S(6) => \rTimeCount0_carry_i_2__4_n_0\,
      S(5) => \rTimeCount0_carry_i_3__4_n_0\,
      S(4) => \rTimeCount0_carry_i_4__4_n_0\,
      S(3) => \rTimeCount0_carry_i_5__4_n_0\,
      S(2) => \rTimeCount0_carry_i_6__4_n_0\,
      S(1) => \rTimeCount0_carry_i_7__4_n_0\,
      S(0) => \rTimeCount0_carry_i_8__4_n_0\
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7) => \rTimeCount0_carry__0_n_8\,
      O(6) => \rTimeCount0_carry__0_n_9\,
      O(5) => \rTimeCount0_carry__0_n_10\,
      O(4) => \rTimeCount0_carry__0_n_11\,
      O(3) => \rTimeCount0_carry__0_n_12\,
      O(2) => \rTimeCount0_carry__0_n_13\,
      O(1) => \rTimeCount0_carry__0_n_14\,
      O(0) => \rTimeCount0_carry__0_n_15\,
      S(7) => \rTimeCount0_carry__0_i_1__4_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2__4_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3__4_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4__4_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5__4_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6__4_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7__4_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8__4_n_0\
    );
\rTimeCount0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1__4_n_0\
    );
\rTimeCount0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2__4_n_0\
    );
\rTimeCount0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3__4_n_0\
    );
\rTimeCount0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4__4_n_0\
    );
\rTimeCount0_carry__0_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5__4_n_0\
    );
\rTimeCount0_carry__0_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6__4_n_0\
    );
\rTimeCount0_carry__0_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7__4_n_0\
    );
\rTimeCount0_carry__0_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8__4_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7) => \rTimeCount0_carry__1_n_8\,
      O(6) => \rTimeCount0_carry__1_n_9\,
      O(5) => \rTimeCount0_carry__1_n_10\,
      O(4) => \rTimeCount0_carry__1_n_11\,
      O(3) => \rTimeCount0_carry__1_n_12\,
      O(2) => \rTimeCount0_carry__1_n_13\,
      O(1) => \rTimeCount0_carry__1_n_14\,
      O(0) => \rTimeCount0_carry__1_n_15\,
      S(7) => \rTimeCount0_carry__1_i_1__4_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2__4_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3__4_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4__4_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5__4_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6__4_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7__4_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8__4_n_0\
    );
\rTimeCount0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1__4_n_0\
    );
\rTimeCount0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2__4_n_0\
    );
\rTimeCount0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3__4_n_0\
    );
\rTimeCount0_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4__4_n_0\
    );
\rTimeCount0_carry__1_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5__4_n_0\
    );
\rTimeCount0_carry__1_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6__4_n_0\
    );
\rTimeCount0_carry__1_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7__4_n_0\
    );
\rTimeCount0_carry__1_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8__4_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6) => \rTimeCount0_carry__2_n_9\,
      O(5) => \rTimeCount0_carry__2_n_10\,
      O(4) => \rTimeCount0_carry__2_n_11\,
      O(3) => \rTimeCount0_carry__2_n_12\,
      O(2) => \rTimeCount0_carry__2_n_13\,
      O(1) => \rTimeCount0_carry__2_n_14\,
      O(0) => \rTimeCount0_carry__2_n_15\,
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1__4_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2__4_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3__4_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4__4_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5__4_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6__4_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7__4_n_0\
    );
\rTimeCount0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1__4_n_0\
    );
\rTimeCount0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2__4_n_0\
    );
\rTimeCount0_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3__4_n_0\
    );
\rTimeCount0_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4__4_n_0\
    );
\rTimeCount0_carry__2_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5__4_n_0\
    );
\rTimeCount0_carry__2_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6__4_n_0\
    );
\rTimeCount0_carry__2_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7__4_n_0\
    );
\rTimeCount0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => \rTimeCount0_carry_i_1__4_n_0\
    );
\rTimeCount0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount0_carry_i_2__4_n_0\
    );
\rTimeCount0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount0_carry_i_3__4_n_0\
    );
\rTimeCount0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount0_carry_i_4__4_n_0\
    );
\rTimeCount0_carry_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => \rTimeCount0_carry_i_5__4_n_0\
    );
\rTimeCount0_carry_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => \rTimeCount0_carry_i_6__4_n_0\
    );
\rTimeCount0_carry_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => \rTimeCount0_carry_i_7__4_n_0\
    );
\rTimeCount0_carry_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => \rTimeCount0_carry_i_8__4_n_0\
    );
\rTimeCount[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[0]\,
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[10]\,
      I5 => \rTimeCount0_carry__0_n_14\,
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[11]\,
      I5 => \rTimeCount0_carry__0_n_13\,
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[12]\,
      I5 => \rTimeCount0_carry__0_n_12\,
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[13]\,
      I5 => \rTimeCount0_carry__0_n_11\,
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[14]\,
      I5 => \rTimeCount0_carry__0_n_10\,
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[15]\,
      I5 => \rTimeCount0_carry__0_n_9\,
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[16]\,
      I5 => \rTimeCount0_carry__0_n_8\,
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[17]\,
      I5 => \rTimeCount0_carry__1_n_15\,
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[18]\,
      I5 => \rTimeCount0_carry__1_n_14\,
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[19]\,
      I5 => \rTimeCount0_carry__1_n_13\,
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[1]\,
      I5 => rTimeCount0_carry_n_15,
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[20]\,
      I5 => \rTimeCount0_carry__1_n_12\,
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[21]\,
      I5 => \rTimeCount0_carry__1_n_11\,
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[22]\,
      I5 => \rTimeCount0_carry__1_n_10\,
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[23]\,
      I5 => \rTimeCount0_carry__1_n_9\,
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[24]\,
      I5 => \rTimeCount0_carry__1_n_8\,
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[25]\,
      I5 => \rTimeCount0_carry__2_n_15\,
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[26]\,
      I5 => \rTimeCount0_carry__2_n_14\,
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[27]\,
      I5 => \rTimeCount0_carry__2_n_13\,
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[28]\,
      I5 => \rTimeCount0_carry__2_n_12\,
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[29]\,
      I5 => \rTimeCount0_carry__2_n_11\,
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[2]\,
      I5 => rTimeCount0_carry_n_14,
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[30]\,
      I5 => \rTimeCount0_carry__2_n_10\,
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[31]\,
      I5 => \rTimeCount0_carry__2_n_9\,
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      I1 => \rTimeCount_reg_n_0_[16]\,
      I2 => \rTimeCount_reg_n_0_[1]\,
      I3 => \rTimeCount_reg_n_0_[31]\,
      I4 => \rTimeCount[31]_i_6__4_n_0\,
      O => \rTimeCount[31]_i_2__4_n_0\
    );
\rTimeCount[31]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      I1 => \rTimeCount_reg_n_0_[12]\,
      I2 => \rTimeCount_reg_n_0_[11]\,
      I3 => \rTimeCount_reg_n_0_[10]\,
      I4 => \rTimeCount[31]_i_7__4_n_0\,
      O => \rTimeCount[31]_i_3__4_n_0\
    );
\rTimeCount[31]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      I1 => \rTimeCount_reg_n_0_[20]\,
      I2 => \rTimeCount_reg_n_0_[18]\,
      I3 => \rTimeCount_reg_n_0_[6]\,
      I4 => \rTimeCount[31]_i_8__4_n_0\,
      O => \rTimeCount[31]_i_4__4_n_0\
    );
\rTimeCount[31]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      I1 => \rTimeCount_reg_n_0_[9]\,
      I2 => \rTimeCount_reg_n_0_[15]\,
      I3 => \rTimeCount_reg_n_0_[14]\,
      I4 => \rTimeCount[31]_i_9__4_n_0\,
      O => \rTimeCount[31]_i_5__4_n_0\
    );
\rTimeCount[31]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      I1 => \rTimeCount_reg_n_0_[23]\,
      I2 => \rTimeCount_reg_n_0_[5]\,
      I3 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount[31]_i_6__4_n_0\
    );
\rTimeCount[31]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      I1 => \rTimeCount_reg_n_0_[7]\,
      I2 => \rTimeCount_reg_n_0_[25]\,
      I3 => \rTimeCount_reg_n_0_[0]\,
      O => \rTimeCount[31]_i_7__4_n_0\
    );
\rTimeCount[31]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      I1 => \rTimeCount_reg_n_0_[4]\,
      I2 => \rTimeCount_reg_n_0_[8]\,
      I3 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount[31]_i_8__4_n_0\
    );
\rTimeCount[31]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      I1 => \rTimeCount_reg_n_0_[3]\,
      I2 => \rTimeCount_reg_n_0_[13]\,
      I3 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount[31]_i_9__4_n_0\
    );
\rTimeCount[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[3]\,
      I5 => rTimeCount0_carry_n_13,
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[4]\,
      I5 => rTimeCount0_carry_n_12,
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[5]\,
      I5 => rTimeCount0_carry_n_11,
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[6]\,
      I5 => rTimeCount0_carry_n_10,
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[7]\,
      I5 => rTimeCount0_carry_n_9,
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[8]\,
      I5 => rTimeCount0_carry_n_8,
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__4_n_0\,
      I1 => \rTimeCount[31]_i_3__4_n_0\,
      I2 => \rTimeCount[31]_i_4__4_n_0\,
      I3 => \rTimeCount[31]_i_5__4_n_0\,
      I4 => \rPeriod_reg_n_0_[9]\,
      I5 => \rTimeCount0_carry__0_n_15\,
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter_10 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rSampledCount_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCounter_reg[0]_0\ : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_10 : entity is "ExtTimeCounter";
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter_10;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_3__1_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__3_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__3_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_8__3_n_0\ : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_10 : STD_LOGIC;
  signal rTimeCount0_carry_n_11 : STD_LOGIC;
  signal rTimeCount0_carry_n_12 : STD_LOGIC;
  signal rTimeCount0_carry_n_13 : STD_LOGIC;
  signal rTimeCount0_carry_n_14 : STD_LOGIC;
  signal rTimeCount0_carry_n_15 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal rTimeCount0_carry_n_8 : STD_LOGIC;
  signal rTimeCount0_carry_n_9 : STD_LOGIC;
  signal \rTimeCount[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7__3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\rCounter[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_3__1_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_2__1_n_0\,
      CO(6) => \rCounter_reg[0]_i_2__1_n_1\,
      CO(5) => \rCounter_reg[0]_i_2__1_n_2\,
      CO(4) => \rCounter_reg[0]_i_2__1_n_3\,
      CO(3) => \rCounter_reg[0]_i_2__1_n_4\,
      CO(2) => \rCounter_reg[0]_i_2__1_n_5\,
      CO(1) => \rCounter_reg[0]_i_2__1_n_6\,
      CO(0) => \rCounter_reg[0]_i_2__1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_2__1_n_8\,
      O(6) => \rCounter_reg[0]_i_2__1_n_9\,
      O(5) => \rCounter_reg[0]_i_2__1_n_10\,
      O(4) => \rCounter_reg[0]_i_2__1_n_11\,
      O(3) => \rCounter_reg[0]_i_2__1_n_12\,
      O(2) => \rCounter_reg[0]_i_2__1_n_13\,
      O(1) => \rCounter_reg[0]_i_2__1_n_14\,
      O(0) => \rCounter_reg[0]_i_2__1_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_3__1_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1__3_n_0\,
      CO(6) => \rCounter_reg[16]_i_1__3_n_1\,
      CO(5) => \rCounter_reg[16]_i_1__3_n_2\,
      CO(4) => \rCounter_reg[16]_i_1__3_n_3\,
      CO(3) => \rCounter_reg[16]_i_1__3_n_4\,
      CO(2) => \rCounter_reg[16]_i_1__3_n_5\,
      CO(1) => \rCounter_reg[16]_i_1__3_n_6\,
      CO(0) => \rCounter_reg[16]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1__3_n_8\,
      O(6) => \rCounter_reg[16]_i_1__3_n_9\,
      O(5) => \rCounter_reg[16]_i_1__3_n_10\,
      O(4) => \rCounter_reg[16]_i_1__3_n_11\,
      O(3) => \rCounter_reg[16]_i_1__3_n_12\,
      O(2) => \rCounter_reg[16]_i_1__3_n_13\,
      O(1) => \rCounter_reg[16]_i_1__3_n_14\,
      O(0) => \rCounter_reg[16]_i_1__3_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__3_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1__3_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1__3_n_1\,
      CO(5) => \rCounter_reg[24]_i_1__3_n_2\,
      CO(4) => \rCounter_reg[24]_i_1__3_n_3\,
      CO(3) => \rCounter_reg[24]_i_1__3_n_4\,
      CO(2) => \rCounter_reg[24]_i_1__3_n_5\,
      CO(1) => \rCounter_reg[24]_i_1__3_n_6\,
      CO(0) => \rCounter_reg[24]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1__3_n_8\,
      O(6) => \rCounter_reg[24]_i_1__3_n_9\,
      O(5) => \rCounter_reg[24]_i_1__3_n_10\,
      O(4) => \rCounter_reg[24]_i_1__3_n_11\,
      O(3) => \rCounter_reg[24]_i_1__3_n_12\,
      O(2) => \rCounter_reg[24]_i_1__3_n_13\,
      O(1) => \rCounter_reg[24]_i_1__3_n_14\,
      O(0) => \rCounter_reg[24]_i_1__3_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__3_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__1_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1__3_n_0\,
      CO(6) => \rCounter_reg[8]_i_1__3_n_1\,
      CO(5) => \rCounter_reg[8]_i_1__3_n_2\,
      CO(4) => \rCounter_reg[8]_i_1__3_n_3\,
      CO(3) => \rCounter_reg[8]_i_1__3_n_4\,
      CO(2) => \rCounter_reg[8]_i_1__3_n_5\,
      CO(1) => \rCounter_reg[8]_i_1__3_n_6\,
      CO(0) => \rCounter_reg[8]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1__3_n_8\,
      O(6) => \rCounter_reg[8]_i_1__3_n_9\,
      O(5) => \rCounter_reg[8]_i_1__3_n_10\,
      O(4) => \rCounter_reg[8]_i_1__3_n_11\,
      O(3) => \rCounter_reg[8]_i_1__3_n_12\,
      O(2) => \rCounter_reg[8]_i_1__3_n_13\,
      O(1) => \rCounter_reg[8]_i_1__3_n_14\,
      O(0) => \rCounter_reg[8]_i_1__3_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__3_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(0),
      Q => \^q\(0),
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(10),
      Q => \^q\(10),
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(11),
      Q => \^q\(11),
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(12),
      Q => \^q\(12),
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(13),
      Q => \^q\(13),
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(14),
      Q => \^q\(14),
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(15),
      Q => \^q\(15),
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(16),
      Q => \^q\(16),
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(17),
      Q => \^q\(17),
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(18),
      Q => \^q\(18),
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(19),
      Q => \^q\(19),
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(1),
      Q => \^q\(1),
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(20),
      Q => \^q\(20),
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(21),
      Q => \^q\(21),
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(22),
      Q => \^q\(22),
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(23),
      Q => \^q\(23),
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(24),
      Q => \^q\(24),
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(25),
      Q => \^q\(25),
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(26),
      Q => \^q\(26),
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(27),
      Q => \^q\(27),
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(28),
      Q => \^q\(28),
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(29),
      Q => \^q\(29),
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(2),
      Q => \^q\(2),
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(30),
      Q => \^q\(30),
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(31),
      Q => \^q\(31),
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(3),
      Q => \^q\(3),
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(4),
      Q => \^q\(4),
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(5),
      Q => \^q\(5),
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(6),
      Q => \^q\(6),
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(7),
      Q => \^q\(7),
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(8),
      Q => \^q\(8),
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(9),
      Q => \^q\(9),
      R => iReset
    );
\rSampledCount[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg[31]_0\(0),
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg[31]_0\(10),
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg[31]_0\(11),
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg[31]_0\(12),
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg[31]_0\(13),
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg[31]_0\(14),
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg[31]_0\(15),
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg[31]_0\(16),
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg[31]_0\(17),
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg[31]_0\(18),
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg[31]_0\(19),
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg[31]_0\(1),
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg[31]_0\(20),
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg[31]_0\(21),
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg[31]_0\(22),
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg[31]_0\(23),
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg[31]_0\(24),
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg[31]_0\(25),
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg[31]_0\(26),
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg[31]_0\(27),
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg[31]_0\(28),
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg[31]_0\(29),
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg[31]_0\(2),
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg[31]_0\(30),
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg[31]_0\(31),
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg[31]_0\(3),
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg[31]_0\(4),
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg[31]_0\(5),
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg[31]_0\(6),
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg[31]_0\(7),
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg[31]_0\(8),
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg[31]_0\(9),
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7) => rTimeCount0_carry_n_8,
      O(6) => rTimeCount0_carry_n_9,
      O(5) => rTimeCount0_carry_n_10,
      O(4) => rTimeCount0_carry_n_11,
      O(3) => rTimeCount0_carry_n_12,
      O(2) => rTimeCount0_carry_n_13,
      O(1) => rTimeCount0_carry_n_14,
      O(0) => rTimeCount0_carry_n_15,
      S(7) => \rTimeCount0_carry_i_1__3_n_0\,
      S(6) => \rTimeCount0_carry_i_2__3_n_0\,
      S(5) => \rTimeCount0_carry_i_3__3_n_0\,
      S(4) => \rTimeCount0_carry_i_4__3_n_0\,
      S(3) => \rTimeCount0_carry_i_5__3_n_0\,
      S(2) => \rTimeCount0_carry_i_6__3_n_0\,
      S(1) => \rTimeCount0_carry_i_7__3_n_0\,
      S(0) => \rTimeCount0_carry_i_8__3_n_0\
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7) => \rTimeCount0_carry__0_n_8\,
      O(6) => \rTimeCount0_carry__0_n_9\,
      O(5) => \rTimeCount0_carry__0_n_10\,
      O(4) => \rTimeCount0_carry__0_n_11\,
      O(3) => \rTimeCount0_carry__0_n_12\,
      O(2) => \rTimeCount0_carry__0_n_13\,
      O(1) => \rTimeCount0_carry__0_n_14\,
      O(0) => \rTimeCount0_carry__0_n_15\,
      S(7) => \rTimeCount0_carry__0_i_1__3_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2__3_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3__3_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4__3_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5__3_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6__3_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7__3_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8__3_n_0\
    );
\rTimeCount0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1__3_n_0\
    );
\rTimeCount0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2__3_n_0\
    );
\rTimeCount0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3__3_n_0\
    );
\rTimeCount0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4__3_n_0\
    );
\rTimeCount0_carry__0_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5__3_n_0\
    );
\rTimeCount0_carry__0_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6__3_n_0\
    );
\rTimeCount0_carry__0_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7__3_n_0\
    );
\rTimeCount0_carry__0_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8__3_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7) => \rTimeCount0_carry__1_n_8\,
      O(6) => \rTimeCount0_carry__1_n_9\,
      O(5) => \rTimeCount0_carry__1_n_10\,
      O(4) => \rTimeCount0_carry__1_n_11\,
      O(3) => \rTimeCount0_carry__1_n_12\,
      O(2) => \rTimeCount0_carry__1_n_13\,
      O(1) => \rTimeCount0_carry__1_n_14\,
      O(0) => \rTimeCount0_carry__1_n_15\,
      S(7) => \rTimeCount0_carry__1_i_1__3_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2__3_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3__3_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4__3_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5__3_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6__3_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7__3_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8__3_n_0\
    );
\rTimeCount0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1__3_n_0\
    );
\rTimeCount0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2__3_n_0\
    );
\rTimeCount0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3__3_n_0\
    );
\rTimeCount0_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4__3_n_0\
    );
\rTimeCount0_carry__1_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5__3_n_0\
    );
\rTimeCount0_carry__1_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6__3_n_0\
    );
\rTimeCount0_carry__1_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7__3_n_0\
    );
\rTimeCount0_carry__1_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8__3_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6) => \rTimeCount0_carry__2_n_9\,
      O(5) => \rTimeCount0_carry__2_n_10\,
      O(4) => \rTimeCount0_carry__2_n_11\,
      O(3) => \rTimeCount0_carry__2_n_12\,
      O(2) => \rTimeCount0_carry__2_n_13\,
      O(1) => \rTimeCount0_carry__2_n_14\,
      O(0) => \rTimeCount0_carry__2_n_15\,
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1__3_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2__3_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3__3_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4__3_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5__3_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6__3_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7__3_n_0\
    );
\rTimeCount0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1__3_n_0\
    );
\rTimeCount0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2__3_n_0\
    );
\rTimeCount0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3__3_n_0\
    );
\rTimeCount0_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4__3_n_0\
    );
\rTimeCount0_carry__2_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5__3_n_0\
    );
\rTimeCount0_carry__2_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6__3_n_0\
    );
\rTimeCount0_carry__2_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7__3_n_0\
    );
\rTimeCount0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => \rTimeCount0_carry_i_1__3_n_0\
    );
\rTimeCount0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount0_carry_i_2__3_n_0\
    );
\rTimeCount0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount0_carry_i_3__3_n_0\
    );
\rTimeCount0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount0_carry_i_4__3_n_0\
    );
\rTimeCount0_carry_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => \rTimeCount0_carry_i_5__3_n_0\
    );
\rTimeCount0_carry_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => \rTimeCount0_carry_i_6__3_n_0\
    );
\rTimeCount0_carry_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => \rTimeCount0_carry_i_7__3_n_0\
    );
\rTimeCount0_carry_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => \rTimeCount0_carry_i_8__3_n_0\
    );
\rTimeCount[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(0),
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(10),
      I5 => \rTimeCount0_carry__0_n_14\,
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(11),
      I5 => \rTimeCount0_carry__0_n_13\,
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(12),
      I5 => \rTimeCount0_carry__0_n_12\,
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(13),
      I5 => \rTimeCount0_carry__0_n_11\,
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(14),
      I5 => \rTimeCount0_carry__0_n_10\,
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(15),
      I5 => \rTimeCount0_carry__0_n_9\,
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(16),
      I5 => \rTimeCount0_carry__0_n_8\,
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(17),
      I5 => \rTimeCount0_carry__1_n_15\,
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(18),
      I5 => \rTimeCount0_carry__1_n_14\,
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(19),
      I5 => \rTimeCount0_carry__1_n_13\,
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(1),
      I5 => rTimeCount0_carry_n_15,
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(20),
      I5 => \rTimeCount0_carry__1_n_12\,
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(21),
      I5 => \rTimeCount0_carry__1_n_11\,
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(22),
      I5 => \rTimeCount0_carry__1_n_10\,
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(23),
      I5 => \rTimeCount0_carry__1_n_9\,
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(24),
      I5 => \rTimeCount0_carry__1_n_8\,
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(25),
      I5 => \rTimeCount0_carry__2_n_15\,
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(26),
      I5 => \rTimeCount0_carry__2_n_14\,
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(27),
      I5 => \rTimeCount0_carry__2_n_13\,
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(28),
      I5 => \rTimeCount0_carry__2_n_12\,
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(29),
      I5 => \rTimeCount0_carry__2_n_11\,
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(2),
      I5 => rTimeCount0_carry_n_14,
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(30),
      I5 => \rTimeCount0_carry__2_n_10\,
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(31),
      I5 => \rTimeCount0_carry__2_n_9\,
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      I1 => \rTimeCount_reg_n_0_[22]\,
      I2 => \rTimeCount_reg_n_0_[12]\,
      I3 => \rTimeCount_reg_n_0_[2]\,
      I4 => \rTimeCount[31]_i_6__3_n_0\,
      O => \rTimeCount[31]_i_2__3_n_0\
    );
\rTimeCount[31]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      I1 => \rTimeCount_reg_n_0_[5]\,
      I2 => \rTimeCount_reg_n_0_[7]\,
      I3 => \rTimeCount_reg_n_0_[10]\,
      I4 => \rTimeCount[31]_i_7__3_n_0\,
      O => \rTimeCount[31]_i_3__3_n_0\
    );
\rTimeCount[31]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      I1 => \rTimeCount_reg_n_0_[11]\,
      I2 => \rTimeCount_reg_n_0_[6]\,
      I3 => \rTimeCount_reg_n_0_[4]\,
      I4 => \rTimeCount[31]_i_8__3_n_0\,
      O => \rTimeCount[31]_i_4__3_n_0\
    );
\rTimeCount[31]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      I1 => \rTimeCount_reg_n_0_[9]\,
      I2 => \rTimeCount_reg_n_0_[23]\,
      I3 => \rTimeCount_reg_n_0_[21]\,
      I4 => \rTimeCount[31]_i_9__3_n_0\,
      O => \rTimeCount[31]_i_5__3_n_0\
    );
\rTimeCount[31]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      I1 => \rTimeCount_reg_n_0_[1]\,
      I2 => \rTimeCount_reg_n_0_[31]\,
      I3 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount[31]_i_6__3_n_0\
    );
\rTimeCount[31]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      I1 => \rTimeCount_reg_n_0_[27]\,
      I2 => \rTimeCount_reg_n_0_[19]\,
      I3 => \rTimeCount_reg_n_0_[0]\,
      O => \rTimeCount[31]_i_7__3_n_0\
    );
\rTimeCount[31]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      I1 => \rTimeCount_reg_n_0_[14]\,
      I2 => \rTimeCount_reg_n_0_[30]\,
      I3 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount[31]_i_8__3_n_0\
    );
\rTimeCount[31]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      I1 => \rTimeCount_reg_n_0_[3]\,
      I2 => \rTimeCount_reg_n_0_[13]\,
      I3 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount[31]_i_9__3_n_0\
    );
\rTimeCount[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(3),
      I5 => rTimeCount0_carry_n_13,
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(4),
      I5 => rTimeCount0_carry_n_12,
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(5),
      I5 => rTimeCount0_carry_n_11,
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(6),
      I5 => rTimeCount0_carry_n_10,
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(7),
      I5 => rTimeCount0_carry_n_9,
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(8),
      I5 => rTimeCount0_carry_n_8,
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__3_n_0\,
      I1 => \rTimeCount[31]_i_3__3_n_0\,
      I2 => \rTimeCount[31]_i_4__3_n_0\,
      I3 => \rTimeCount[31]_i_5__3_n_0\,
      I4 => \^q\(9),
      I5 => \rTimeCount0_carry__0_n_15\,
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter_11 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rSampledCount_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iCMDReady : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_11 : entity is "ExtTimeCounter";
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter_11;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_3_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal rTimeCount0_carry_i_1_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_i_2_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_i_3_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_i_4_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_i_5_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_i_6_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_i_7_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_i_8_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal \rTimeCount[31]_i_2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\rCounter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_3_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_2_n_0\,
      CO(6) => \rCounter_reg[0]_i_2_n_1\,
      CO(5) => \rCounter_reg[0]_i_2_n_2\,
      CO(4) => \rCounter_reg[0]_i_2_n_3\,
      CO(3) => \rCounter_reg[0]_i_2_n_4\,
      CO(2) => \rCounter_reg[0]_i_2_n_5\,
      CO(1) => \rCounter_reg[0]_i_2_n_6\,
      CO(0) => \rCounter_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_2_n_8\,
      O(6) => \rCounter_reg[0]_i_2_n_9\,
      O(5) => \rCounter_reg[0]_i_2_n_10\,
      O(4) => \rCounter_reg[0]_i_2_n_11\,
      O(3) => \rCounter_reg[0]_i_2_n_12\,
      O(2) => \rCounter_reg[0]_i_2_n_13\,
      O(1) => \rCounter_reg[0]_i_2_n_14\,
      O(0) => \rCounter_reg[0]_i_2_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_3_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1_n_0\,
      CO(6) => \rCounter_reg[16]_i_1_n_1\,
      CO(5) => \rCounter_reg[16]_i_1_n_2\,
      CO(4) => \rCounter_reg[16]_i_1_n_3\,
      CO(3) => \rCounter_reg[16]_i_1_n_4\,
      CO(2) => \rCounter_reg[16]_i_1_n_5\,
      CO(1) => \rCounter_reg[16]_i_1_n_6\,
      CO(0) => \rCounter_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1_n_8\,
      O(6) => \rCounter_reg[16]_i_1_n_9\,
      O(5) => \rCounter_reg[16]_i_1_n_10\,
      O(4) => \rCounter_reg[16]_i_1_n_11\,
      O(3) => \rCounter_reg[16]_i_1_n_12\,
      O(2) => \rCounter_reg[16]_i_1_n_13\,
      O(1) => \rCounter_reg[16]_i_1_n_14\,
      O(0) => \rCounter_reg[16]_i_1_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[16]_i_1_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1_n_1\,
      CO(5) => \rCounter_reg[24]_i_1_n_2\,
      CO(4) => \rCounter_reg[24]_i_1_n_3\,
      CO(3) => \rCounter_reg[24]_i_1_n_4\,
      CO(2) => \rCounter_reg[24]_i_1_n_5\,
      CO(1) => \rCounter_reg[24]_i_1_n_6\,
      CO(0) => \rCounter_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1_n_8\,
      O(6) => \rCounter_reg[24]_i_1_n_9\,
      O(5) => \rCounter_reg[24]_i_1_n_10\,
      O(4) => \rCounter_reg[24]_i_1_n_11\,
      O(3) => \rCounter_reg[24]_i_1_n_12\,
      O(2) => \rCounter_reg[24]_i_1_n_13\,
      O(1) => \rCounter_reg[24]_i_1_n_14\,
      O(0) => \rCounter_reg[24]_i_1_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[24]_i_1_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[0]_i_2_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1_n_0\,
      CO(6) => \rCounter_reg[8]_i_1_n_1\,
      CO(5) => \rCounter_reg[8]_i_1_n_2\,
      CO(4) => \rCounter_reg[8]_i_1_n_3\,
      CO(3) => \rCounter_reg[8]_i_1_n_4\,
      CO(2) => \rCounter_reg[8]_i_1_n_5\,
      CO(1) => \rCounter_reg[8]_i_1_n_6\,
      CO(0) => \rCounter_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1_n_8\,
      O(6) => \rCounter_reg[8]_i_1_n_9\,
      O(5) => \rCounter_reg[8]_i_1_n_10\,
      O(4) => \rCounter_reg[8]_i_1_n_11\,
      O(3) => \rCounter_reg[8]_i_1_n_12\,
      O(2) => \rCounter_reg[8]_i_1_n_13\,
      O(1) => \rCounter_reg[8]_i_1_n_14\,
      O(0) => \rCounter_reg[8]_i_1_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iCMDReady,
      D => \rCounter_reg[8]_i_1_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(0),
      Q => \^q\(0),
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(10),
      Q => \^q\(10),
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(11),
      Q => \^q\(11),
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(12),
      Q => \^q\(12),
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(13),
      Q => \^q\(13),
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(14),
      Q => \^q\(14),
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(15),
      Q => \^q\(15),
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(16),
      Q => \^q\(16),
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(17),
      Q => \^q\(17),
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(18),
      Q => \^q\(18),
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(19),
      Q => \^q\(19),
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(1),
      Q => \^q\(1),
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(20),
      Q => \^q\(20),
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(21),
      Q => \^q\(21),
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(22),
      Q => \^q\(22),
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(23),
      Q => \^q\(23),
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(24),
      Q => \^q\(24),
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(25),
      Q => \^q\(25),
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(26),
      Q => \^q\(26),
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(27),
      Q => \^q\(27),
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(28),
      Q => \^q\(28),
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(29),
      Q => \^q\(29),
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(2),
      Q => \^q\(2),
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(30),
      Q => \^q\(30),
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(31),
      Q => \^q\(31),
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(3),
      Q => \^q\(3),
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(4),
      Q => \^q\(4),
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(5),
      Q => \^q\(5),
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(6),
      Q => \^q\(6),
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(7),
      Q => \^q\(7),
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(8),
      Q => \^q\(8),
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(9),
      Q => \^q\(9),
      R => iReset
    );
\rSampledCount[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg[31]_0\(0),
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg[31]_0\(10),
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg[31]_0\(11),
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg[31]_0\(12),
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg[31]_0\(13),
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg[31]_0\(14),
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg[31]_0\(15),
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg[31]_0\(16),
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg[31]_0\(17),
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg[31]_0\(18),
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg[31]_0\(19),
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg[31]_0\(1),
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg[31]_0\(20),
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg[31]_0\(21),
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg[31]_0\(22),
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg[31]_0\(23),
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg[31]_0\(24),
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg[31]_0\(25),
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg[31]_0\(26),
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg[31]_0\(27),
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg[31]_0\(28),
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg[31]_0\(29),
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg[31]_0\(2),
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg[31]_0\(30),
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg[31]_0\(31),
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg[31]_0\(3),
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg[31]_0\(4),
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg[31]_0\(5),
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg[31]_0\(6),
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg[31]_0\(7),
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg[31]_0\(8),
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg[31]_0\(9),
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7 downto 0) => data1(8 downto 1),
      S(7) => rTimeCount0_carry_i_1_n_0,
      S(6) => rTimeCount0_carry_i_2_n_0,
      S(5) => rTimeCount0_carry_i_3_n_0,
      S(4) => rTimeCount0_carry_i_4_n_0,
      S(3) => rTimeCount0_carry_i_5_n_0,
      S(2) => rTimeCount0_carry_i_6_n_0,
      S(1) => rTimeCount0_carry_i_7_n_0,
      S(0) => rTimeCount0_carry_i_8_n_0
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7 downto 0) => data1(16 downto 9),
      S(7) => \rTimeCount0_carry__0_i_1_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8_n_0\
    );
\rTimeCount0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1_n_0\
    );
\rTimeCount0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2_n_0\
    );
\rTimeCount0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3_n_0\
    );
\rTimeCount0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4_n_0\
    );
\rTimeCount0_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5_n_0\
    );
\rTimeCount0_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6_n_0\
    );
\rTimeCount0_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7_n_0\
    );
\rTimeCount0_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7 downto 0) => data1(24 downto 17),
      S(7) => \rTimeCount0_carry__1_i_1_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8_n_0\
    );
\rTimeCount0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1_n_0\
    );
\rTimeCount0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2_n_0\
    );
\rTimeCount0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3_n_0\
    );
\rTimeCount0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4_n_0\
    );
\rTimeCount0_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5_n_0\
    );
\rTimeCount0_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6_n_0\
    );
\rTimeCount0_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7_n_0\
    );
\rTimeCount0_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => data1(31 downto 25),
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7_n_0\
    );
\rTimeCount0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1_n_0\
    );
\rTimeCount0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2_n_0\
    );
\rTimeCount0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3_n_0\
    );
\rTimeCount0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4_n_0\
    );
\rTimeCount0_carry__2_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5_n_0\
    );
\rTimeCount0_carry__2_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6_n_0\
    );
\rTimeCount0_carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7_n_0\
    );
rTimeCount0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => rTimeCount0_carry_i_1_n_0
    );
rTimeCount0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => rTimeCount0_carry_i_2_n_0
    );
rTimeCount0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => rTimeCount0_carry_i_3_n_0
    );
rTimeCount0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => rTimeCount0_carry_i_4_n_0
    );
rTimeCount0_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => rTimeCount0_carry_i_5_n_0
    );
rTimeCount0_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => rTimeCount0_carry_i_6_n_0
    );
rTimeCount0_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => rTimeCount0_carry_i_7_n_0
    );
rTimeCount0_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => rTimeCount0_carry_i_8_n_0
    );
\rTimeCount[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(10),
      I5 => data1(10),
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(11),
      I5 => data1(11),
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(12),
      I5 => data1(12),
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(13),
      I5 => data1(13),
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(14),
      I5 => data1(14),
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(15),
      I5 => data1(15),
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(16),
      I5 => data1(16),
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(17),
      I5 => data1(17),
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(18),
      I5 => data1(18),
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(19),
      I5 => data1(19),
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(1),
      I5 => data1(1),
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(20),
      I5 => data1(20),
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(21),
      I5 => data1(21),
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(22),
      I5 => data1(22),
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(23),
      I5 => data1(23),
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(24),
      I5 => data1(24),
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(25),
      I5 => data1(25),
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(26),
      I5 => data1(26),
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(27),
      I5 => data1(27),
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(28),
      I5 => data1(28),
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(29),
      I5 => data1(29),
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(2),
      I5 => data1(2),
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(30),
      I5 => data1(30),
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(31),
      I5 => data1(31),
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      I1 => \rTimeCount_reg_n_0_[6]\,
      I2 => \rTimeCount_reg_n_0_[17]\,
      I3 => \rTimeCount_reg_n_0_[16]\,
      I4 => \rTimeCount[31]_i_6_n_0\,
      O => \rTimeCount[31]_i_2_n_0\
    );
\rTimeCount[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      I1 => \rTimeCount_reg_n_0_[9]\,
      I2 => \rTimeCount_reg_n_0_[12]\,
      I3 => \rTimeCount_reg_n_0_[13]\,
      I4 => \rTimeCount[31]_i_7_n_0\,
      O => \rTimeCount[31]_i_3_n_0\
    );
\rTimeCount[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      I1 => \rTimeCount_reg_n_0_[4]\,
      I2 => \rTimeCount_reg_n_0_[24]\,
      I3 => \rTimeCount_reg_n_0_[3]\,
      I4 => \rTimeCount[31]_i_8_n_0\,
      O => \rTimeCount[31]_i_4_n_0\
    );
\rTimeCount[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      I1 => \rTimeCount_reg_n_0_[30]\,
      I2 => \rTimeCount_reg_n_0_[26]\,
      I3 => \rTimeCount_reg_n_0_[2]\,
      I4 => \rTimeCount[31]_i_9_n_0\,
      O => \rTimeCount[31]_i_5_n_0\
    );
\rTimeCount[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[0]\,
      I1 => \rTimeCount_reg_n_0_[29]\,
      I2 => \rTimeCount_reg_n_0_[15]\,
      I3 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount[31]_i_6_n_0\
    );
\rTimeCount[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      I1 => \rTimeCount_reg_n_0_[5]\,
      I2 => \rTimeCount_reg_n_0_[22]\,
      I3 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount[31]_i_7_n_0\
    );
\rTimeCount[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      I1 => \rTimeCount_reg_n_0_[25]\,
      I2 => \rTimeCount_reg_n_0_[28]\,
      I3 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount[31]_i_8_n_0\
    );
\rTimeCount[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      I1 => \rTimeCount_reg_n_0_[7]\,
      I2 => \rTimeCount_reg_n_0_[1]\,
      I3 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount[31]_i_9_n_0\
    );
\rTimeCount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(3),
      I5 => data1(3),
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(4),
      I5 => data1(4),
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(5),
      I5 => data1(5),
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(6),
      I5 => data1(6),
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(7),
      I5 => data1(7),
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(8),
      I5 => data1(8),
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2_n_0\,
      I1 => \rTimeCount[31]_i_3_n_0\,
      I2 => \rTimeCount[31]_i_4_n_0\,
      I3 => \rTimeCount[31]_i_5_n_0\,
      I4 => \^q\(9),
      I5 => data1(9),
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter_12 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rSampledCount_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCounter_reg[31]_0\ : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_12 : entity is "ExtTimeCounter";
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter_12;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__1_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_10 : STD_LOGIC;
  signal rTimeCount0_carry_n_11 : STD_LOGIC;
  signal rTimeCount0_carry_n_12 : STD_LOGIC;
  signal rTimeCount0_carry_n_13 : STD_LOGIC;
  signal rTimeCount0_carry_n_14 : STD_LOGIC;
  signal rTimeCount0_carry_n_15 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal rTimeCount0_carry_n_8 : STD_LOGIC;
  signal rTimeCount0_carry_n_9 : STD_LOGIC;
  signal \rTimeCount[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\rCounter[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_4__0_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_3__0_n_0\,
      CO(6) => \rCounter_reg[0]_i_3__0_n_1\,
      CO(5) => \rCounter_reg[0]_i_3__0_n_2\,
      CO(4) => \rCounter_reg[0]_i_3__0_n_3\,
      CO(3) => \rCounter_reg[0]_i_3__0_n_4\,
      CO(2) => \rCounter_reg[0]_i_3__0_n_5\,
      CO(1) => \rCounter_reg[0]_i_3__0_n_6\,
      CO(0) => \rCounter_reg[0]_i_3__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_3__0_n_8\,
      O(6) => \rCounter_reg[0]_i_3__0_n_9\,
      O(5) => \rCounter_reg[0]_i_3__0_n_10\,
      O(4) => \rCounter_reg[0]_i_3__0_n_11\,
      O(3) => \rCounter_reg[0]_i_3__0_n_12\,
      O(2) => \rCounter_reg[0]_i_3__0_n_13\,
      O(1) => \rCounter_reg[0]_i_3__0_n_14\,
      O(0) => \rCounter_reg[0]_i_3__0_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_4__0_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1__1_n_0\,
      CO(6) => \rCounter_reg[16]_i_1__1_n_1\,
      CO(5) => \rCounter_reg[16]_i_1__1_n_2\,
      CO(4) => \rCounter_reg[16]_i_1__1_n_3\,
      CO(3) => \rCounter_reg[16]_i_1__1_n_4\,
      CO(2) => \rCounter_reg[16]_i_1__1_n_5\,
      CO(1) => \rCounter_reg[16]_i_1__1_n_6\,
      CO(0) => \rCounter_reg[16]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1__1_n_8\,
      O(6) => \rCounter_reg[16]_i_1__1_n_9\,
      O(5) => \rCounter_reg[16]_i_1__1_n_10\,
      O(4) => \rCounter_reg[16]_i_1__1_n_11\,
      O(3) => \rCounter_reg[16]_i_1__1_n_12\,
      O(2) => \rCounter_reg[16]_i_1__1_n_13\,
      O(1) => \rCounter_reg[16]_i_1__1_n_14\,
      O(0) => \rCounter_reg[16]_i_1__1_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__1_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1__1_n_1\,
      CO(5) => \rCounter_reg[24]_i_1__1_n_2\,
      CO(4) => \rCounter_reg[24]_i_1__1_n_3\,
      CO(3) => \rCounter_reg[24]_i_1__1_n_4\,
      CO(2) => \rCounter_reg[24]_i_1__1_n_5\,
      CO(1) => \rCounter_reg[24]_i_1__1_n_6\,
      CO(0) => \rCounter_reg[24]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1__1_n_8\,
      O(6) => \rCounter_reg[24]_i_1__1_n_9\,
      O(5) => \rCounter_reg[24]_i_1__1_n_10\,
      O(4) => \rCounter_reg[24]_i_1__1_n_11\,
      O(3) => \rCounter_reg[24]_i_1__1_n_12\,
      O(2) => \rCounter_reg[24]_i_1__1_n_13\,
      O(1) => \rCounter_reg[24]_i_1__1_n_14\,
      O(0) => \rCounter_reg[24]_i_1__1_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__1_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3__0_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_3__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1__1_n_0\,
      CO(6) => \rCounter_reg[8]_i_1__1_n_1\,
      CO(5) => \rCounter_reg[8]_i_1__1_n_2\,
      CO(4) => \rCounter_reg[8]_i_1__1_n_3\,
      CO(3) => \rCounter_reg[8]_i_1__1_n_4\,
      CO(2) => \rCounter_reg[8]_i_1__1_n_5\,
      CO(1) => \rCounter_reg[8]_i_1__1_n_6\,
      CO(0) => \rCounter_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1__1_n_8\,
      O(6) => \rCounter_reg[8]_i_1__1_n_9\,
      O(5) => \rCounter_reg[8]_i_1__1_n_10\,
      O(4) => \rCounter_reg[8]_i_1__1_n_11\,
      O(3) => \rCounter_reg[8]_i_1__1_n_12\,
      O(2) => \rCounter_reg[8]_i_1__1_n_13\,
      O(1) => \rCounter_reg[8]_i_1__1_n_14\,
      O(0) => \rCounter_reg[8]_i_1__1_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__1_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(0),
      Q => \^q\(0),
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(10),
      Q => \^q\(10),
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(11),
      Q => \^q\(11),
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(12),
      Q => \^q\(12),
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(13),
      Q => \^q\(13),
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(14),
      Q => \^q\(14),
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(15),
      Q => \^q\(15),
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(16),
      Q => \^q\(16),
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(17),
      Q => \^q\(17),
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(18),
      Q => \^q\(18),
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(19),
      Q => \^q\(19),
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(1),
      Q => \^q\(1),
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(20),
      Q => \^q\(20),
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(21),
      Q => \^q\(21),
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(22),
      Q => \^q\(22),
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(23),
      Q => \^q\(23),
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(24),
      Q => \^q\(24),
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(25),
      Q => \^q\(25),
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(26),
      Q => \^q\(26),
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(27),
      Q => \^q\(27),
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(28),
      Q => \^q\(28),
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(29),
      Q => \^q\(29),
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(2),
      Q => \^q\(2),
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(30),
      Q => \^q\(30),
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(31),
      Q => \^q\(31),
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(3),
      Q => \^q\(3),
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(4),
      Q => \^q\(4),
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(5),
      Q => \^q\(5),
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(6),
      Q => \^q\(6),
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(7),
      Q => \^q\(7),
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(8),
      Q => \^q\(8),
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(9),
      Q => \^q\(9),
      R => iReset
    );
\rSampledCount[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg[31]_0\(0),
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg[31]_0\(10),
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg[31]_0\(11),
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg[31]_0\(12),
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg[31]_0\(13),
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg[31]_0\(14),
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg[31]_0\(15),
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg[31]_0\(16),
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg[31]_0\(17),
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg[31]_0\(18),
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg[31]_0\(19),
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg[31]_0\(1),
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg[31]_0\(20),
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg[31]_0\(21),
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg[31]_0\(22),
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg[31]_0\(23),
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg[31]_0\(24),
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg[31]_0\(25),
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg[31]_0\(26),
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg[31]_0\(27),
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg[31]_0\(28),
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg[31]_0\(29),
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg[31]_0\(2),
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg[31]_0\(30),
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg[31]_0\(31),
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg[31]_0\(3),
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg[31]_0\(4),
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg[31]_0\(5),
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg[31]_0\(6),
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg[31]_0\(7),
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg[31]_0\(8),
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg[31]_0\(9),
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7) => rTimeCount0_carry_n_8,
      O(6) => rTimeCount0_carry_n_9,
      O(5) => rTimeCount0_carry_n_10,
      O(4) => rTimeCount0_carry_n_11,
      O(3) => rTimeCount0_carry_n_12,
      O(2) => rTimeCount0_carry_n_13,
      O(1) => rTimeCount0_carry_n_14,
      O(0) => rTimeCount0_carry_n_15,
      S(7) => \rTimeCount0_carry_i_1__1_n_0\,
      S(6) => \rTimeCount0_carry_i_2__1_n_0\,
      S(5) => \rTimeCount0_carry_i_3__1_n_0\,
      S(4) => \rTimeCount0_carry_i_4__1_n_0\,
      S(3) => \rTimeCount0_carry_i_5__1_n_0\,
      S(2) => \rTimeCount0_carry_i_6__1_n_0\,
      S(1) => \rTimeCount0_carry_i_7__1_n_0\,
      S(0) => \rTimeCount0_carry_i_8__1_n_0\
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7) => \rTimeCount0_carry__0_n_8\,
      O(6) => \rTimeCount0_carry__0_n_9\,
      O(5) => \rTimeCount0_carry__0_n_10\,
      O(4) => \rTimeCount0_carry__0_n_11\,
      O(3) => \rTimeCount0_carry__0_n_12\,
      O(2) => \rTimeCount0_carry__0_n_13\,
      O(1) => \rTimeCount0_carry__0_n_14\,
      O(0) => \rTimeCount0_carry__0_n_15\,
      S(7) => \rTimeCount0_carry__0_i_1__1_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2__1_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3__1_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4__1_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5__1_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6__1_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7__1_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8__1_n_0\
    );
\rTimeCount0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1__1_n_0\
    );
\rTimeCount0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2__1_n_0\
    );
\rTimeCount0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3__1_n_0\
    );
\rTimeCount0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4__1_n_0\
    );
\rTimeCount0_carry__0_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5__1_n_0\
    );
\rTimeCount0_carry__0_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6__1_n_0\
    );
\rTimeCount0_carry__0_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7__1_n_0\
    );
\rTimeCount0_carry__0_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8__1_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7) => \rTimeCount0_carry__1_n_8\,
      O(6) => \rTimeCount0_carry__1_n_9\,
      O(5) => \rTimeCount0_carry__1_n_10\,
      O(4) => \rTimeCount0_carry__1_n_11\,
      O(3) => \rTimeCount0_carry__1_n_12\,
      O(2) => \rTimeCount0_carry__1_n_13\,
      O(1) => \rTimeCount0_carry__1_n_14\,
      O(0) => \rTimeCount0_carry__1_n_15\,
      S(7) => \rTimeCount0_carry__1_i_1__1_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2__1_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3__1_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4__1_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5__1_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6__1_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7__1_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8__1_n_0\
    );
\rTimeCount0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1__1_n_0\
    );
\rTimeCount0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2__1_n_0\
    );
\rTimeCount0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3__1_n_0\
    );
\rTimeCount0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4__1_n_0\
    );
\rTimeCount0_carry__1_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5__1_n_0\
    );
\rTimeCount0_carry__1_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6__1_n_0\
    );
\rTimeCount0_carry__1_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7__1_n_0\
    );
\rTimeCount0_carry__1_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8__1_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6) => \rTimeCount0_carry__2_n_9\,
      O(5) => \rTimeCount0_carry__2_n_10\,
      O(4) => \rTimeCount0_carry__2_n_11\,
      O(3) => \rTimeCount0_carry__2_n_12\,
      O(2) => \rTimeCount0_carry__2_n_13\,
      O(1) => \rTimeCount0_carry__2_n_14\,
      O(0) => \rTimeCount0_carry__2_n_15\,
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1__1_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2__1_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3__1_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4__1_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5__1_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6__1_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7__1_n_0\
    );
\rTimeCount0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1__1_n_0\
    );
\rTimeCount0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2__1_n_0\
    );
\rTimeCount0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3__1_n_0\
    );
\rTimeCount0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4__1_n_0\
    );
\rTimeCount0_carry__2_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5__1_n_0\
    );
\rTimeCount0_carry__2_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6__1_n_0\
    );
\rTimeCount0_carry__2_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7__1_n_0\
    );
\rTimeCount0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => \rTimeCount0_carry_i_1__1_n_0\
    );
\rTimeCount0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount0_carry_i_2__1_n_0\
    );
\rTimeCount0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount0_carry_i_3__1_n_0\
    );
\rTimeCount0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount0_carry_i_4__1_n_0\
    );
\rTimeCount0_carry_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => \rTimeCount0_carry_i_5__1_n_0\
    );
\rTimeCount0_carry_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => \rTimeCount0_carry_i_6__1_n_0\
    );
\rTimeCount0_carry_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => \rTimeCount0_carry_i_7__1_n_0\
    );
\rTimeCount0_carry_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => \rTimeCount0_carry_i_8__1_n_0\
    );
\rTimeCount[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(0),
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(10),
      I5 => \rTimeCount0_carry__0_n_14\,
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(11),
      I5 => \rTimeCount0_carry__0_n_13\,
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(12),
      I5 => \rTimeCount0_carry__0_n_12\,
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(13),
      I5 => \rTimeCount0_carry__0_n_11\,
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(14),
      I5 => \rTimeCount0_carry__0_n_10\,
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(15),
      I5 => \rTimeCount0_carry__0_n_9\,
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(16),
      I5 => \rTimeCount0_carry__0_n_8\,
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(17),
      I5 => \rTimeCount0_carry__1_n_15\,
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(18),
      I5 => \rTimeCount0_carry__1_n_14\,
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(19),
      I5 => \rTimeCount0_carry__1_n_13\,
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(1),
      I5 => rTimeCount0_carry_n_15,
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(20),
      I5 => \rTimeCount0_carry__1_n_12\,
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(21),
      I5 => \rTimeCount0_carry__1_n_11\,
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(22),
      I5 => \rTimeCount0_carry__1_n_10\,
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(23),
      I5 => \rTimeCount0_carry__1_n_9\,
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(24),
      I5 => \rTimeCount0_carry__1_n_8\,
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(25),
      I5 => \rTimeCount0_carry__2_n_15\,
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(26),
      I5 => \rTimeCount0_carry__2_n_14\,
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(27),
      I5 => \rTimeCount0_carry__2_n_13\,
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(28),
      I5 => \rTimeCount0_carry__2_n_12\,
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(29),
      I5 => \rTimeCount0_carry__2_n_11\,
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(2),
      I5 => rTimeCount0_carry_n_14,
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(30),
      I5 => \rTimeCount0_carry__2_n_10\,
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(31),
      I5 => \rTimeCount0_carry__2_n_9\,
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      I1 => \rTimeCount_reg_n_0_[2]\,
      I2 => \rTimeCount_reg_n_0_[23]\,
      I3 => \rTimeCount_reg_n_0_[22]\,
      I4 => \rTimeCount[31]_i_6__1_n_0\,
      O => \rTimeCount[31]_i_2__1_n_0\
    );
\rTimeCount[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      I1 => \rTimeCount_reg_n_0_[4]\,
      I2 => \rTimeCount_reg_n_0_[18]\,
      I3 => \rTimeCount_reg_n_0_[28]\,
      I4 => \rTimeCount[31]_i_7__1_n_0\,
      O => \rTimeCount[31]_i_3__1_n_0\
    );
\rTimeCount[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      I1 => \rTimeCount_reg_n_0_[19]\,
      I2 => \rTimeCount_reg_n_0_[12]\,
      I3 => \rTimeCount_reg_n_0_[30]\,
      I4 => \rTimeCount[31]_i_8__1_n_0\,
      O => \rTimeCount[31]_i_4__1_n_0\
    );
\rTimeCount[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      I1 => \rTimeCount_reg_n_0_[8]\,
      I2 => \rTimeCount_reg_n_0_[27]\,
      I3 => \rTimeCount_reg_n_0_[14]\,
      I4 => \rTimeCount[31]_i_9__1_n_0\,
      O => \rTimeCount[31]_i_5__1_n_0\
    );
\rTimeCount[31]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      I1 => \rTimeCount_reg_n_0_[17]\,
      I2 => \rTimeCount_reg_n_0_[1]\,
      I3 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount[31]_i_6__1_n_0\
    );
\rTimeCount[31]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      I1 => \rTimeCount_reg_n_0_[7]\,
      I2 => \rTimeCount_reg_n_0_[6]\,
      I3 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount[31]_i_7__1_n_0\
    );
\rTimeCount[31]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      I1 => \rTimeCount_reg_n_0_[26]\,
      I2 => \rTimeCount_reg_n_0_[0]\,
      I3 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount[31]_i_8__1_n_0\
    );
\rTimeCount[31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      I1 => \rTimeCount_reg_n_0_[20]\,
      I2 => \rTimeCount_reg_n_0_[13]\,
      I3 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount[31]_i_9__1_n_0\
    );
\rTimeCount[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(3),
      I5 => rTimeCount0_carry_n_13,
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(4),
      I5 => rTimeCount0_carry_n_12,
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(5),
      I5 => rTimeCount0_carry_n_11,
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(6),
      I5 => rTimeCount0_carry_n_10,
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(7),
      I5 => rTimeCount0_carry_n_9,
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(8),
      I5 => rTimeCount0_carry_n_8,
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__1_n_0\,
      I1 => \rTimeCount[31]_i_3__1_n_0\,
      I2 => \rTimeCount[31]_i_4__1_n_0\,
      I3 => \rTimeCount[31]_i_5__1_n_0\,
      I4 => \^q\(9),
      I5 => \rTimeCount0_carry__0_n_15\,
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \rSampledCount_reg[30]_0\ : out STD_LOGIC;
    \rSampledCount_reg[29]_0\ : out STD_LOGIC;
    \rSampledCount_reg[28]_0\ : out STD_LOGIC;
    \rSampledCount_reg[25]_0\ : out STD_LOGIC;
    \rSampledCount_reg[24]_0\ : out STD_LOGIC;
    \rSampledCount_reg[21]_0\ : out STD_LOGIC;
    \rSampledCount_reg[20]_0\ : out STD_LOGIC;
    \rSampledCount_reg[19]_0\ : out STD_LOGIC;
    \rSampledCount_reg[18]_0\ : out STD_LOGIC;
    \rSampledCount_reg[16]_0\ : out STD_LOGIC;
    \rSampledCount_reg[15]_0\ : out STD_LOGIC;
    \rSampledCount_reg[12]_0\ : out STD_LOGIC;
    \rSampledCount_reg[11]_0\ : out STD_LOGIC;
    \rSampledCount_reg[9]_0\ : out STD_LOGIC;
    \rSampledCount_reg[8]_0\ : out STD_LOGIC;
    \rSampledCount_reg[7]_0\ : out STD_LOGIC;
    \rSampledCount_reg[6]_0\ : out STD_LOGIC;
    \rSampledCount_reg[5]_0\ : out STD_LOGIC;
    \rSampledCount_reg[4]_0\ : out STD_LOGIC;
    \rSampledCount_reg[3]_0\ : out STD_LOGIC;
    \rSampledCount_reg[2]_0\ : out STD_LOGIC;
    \rSampledCount_reg[1]_0\ : out STD_LOGIC;
    \rSampledCount_reg[0]_0\ : out STD_LOGIC;
    \rCounter_reg[31]_0\ : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rReadData_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rReadData_reg[10]_0\ : in STD_LOGIC;
    \rReadData_reg[10]_1\ : in STD_LOGIC;
    \rReadData_reg[10]_2\ : in STD_LOGIC;
    \rReadData_reg[13]\ : in STD_LOGIC;
    \rReadData_reg[13]_0\ : in STD_LOGIC;
    \rReadData_reg[14]\ : in STD_LOGIC;
    \rReadData_reg[14]_0\ : in STD_LOGIC;
    \rReadData_reg[17]\ : in STD_LOGIC;
    \rReadData_reg[17]_0\ : in STD_LOGIC;
    \rReadData_reg[22]\ : in STD_LOGIC;
    \rReadData_reg[22]_0\ : in STD_LOGIC;
    \rReadData_reg[23]\ : in STD_LOGIC;
    \rReadData_reg[23]_0\ : in STD_LOGIC;
    \rReadData_reg[26]\ : in STD_LOGIC;
    \rReadData_reg[26]_0\ : in STD_LOGIC;
    \rReadData_reg[27]\ : in STD_LOGIC;
    \rReadData_reg[27]_0\ : in STD_LOGIC;
    \rReadData_reg[31]\ : in STD_LOGIC;
    \rReadData_reg[31]_0\ : in STD_LOGIC;
    \rReadData_reg[31]_1\ : in STD_LOGIC;
    \rReadData_reg[31]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rReadData_reg[27]_1\ : in STD_LOGIC;
    \rReadData_reg[26]_1\ : in STD_LOGIC;
    \rReadData_reg[23]_1\ : in STD_LOGIC;
    \rReadData_reg[22]_1\ : in STD_LOGIC;
    \rReadData_reg[17]_1\ : in STD_LOGIC;
    \rReadData_reg[14]_1\ : in STD_LOGIC;
    \rReadData_reg[13]_1\ : in STD_LOGIC;
    \rReadData_reg[10]_3\ : in STD_LOGIC;
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_13 : entity is "ExtTimeCounter";
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter_13;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_13 is
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_4_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__0_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[0]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[10]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[11]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[12]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[13]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[14]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[15]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[16]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[17]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[18]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[19]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[1]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[20]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[21]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[22]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[23]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[24]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[25]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[26]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[27]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[28]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[29]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[2]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[30]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[31]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[3]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[4]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[5]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[6]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[7]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[8]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[9]\ : STD_LOGIC;
  signal \rReadData[10]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[13]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[14]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[17]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[22]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[23]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[26]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[27]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_6_n_0\ : STD_LOGIC;
  signal \rReadData_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[9]\ : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_10 : STD_LOGIC;
  signal rTimeCount0_carry_n_11 : STD_LOGIC;
  signal rTimeCount0_carry_n_12 : STD_LOGIC;
  signal rTimeCount0_carry_n_13 : STD_LOGIC;
  signal rTimeCount0_carry_n_14 : STD_LOGIC;
  signal rTimeCount0_carry_n_15 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal rTimeCount0_carry_n_8 : STD_LOGIC;
  signal rTimeCount0_carry_n_9 : STD_LOGIC;
  signal \rTimeCount[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\rCounter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_4_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_3_n_0\,
      CO(6) => \rCounter_reg[0]_i_3_n_1\,
      CO(5) => \rCounter_reg[0]_i_3_n_2\,
      CO(4) => \rCounter_reg[0]_i_3_n_3\,
      CO(3) => \rCounter_reg[0]_i_3_n_4\,
      CO(2) => \rCounter_reg[0]_i_3_n_5\,
      CO(1) => \rCounter_reg[0]_i_3_n_6\,
      CO(0) => \rCounter_reg[0]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_3_n_8\,
      O(6) => \rCounter_reg[0]_i_3_n_9\,
      O(5) => \rCounter_reg[0]_i_3_n_10\,
      O(4) => \rCounter_reg[0]_i_3_n_11\,
      O(3) => \rCounter_reg[0]_i_3_n_12\,
      O(2) => \rCounter_reg[0]_i_3_n_13\,
      O(1) => \rCounter_reg[0]_i_3_n_14\,
      O(0) => \rCounter_reg[0]_i_3_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_4_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1__0_n_0\,
      CO(6) => \rCounter_reg[16]_i_1__0_n_1\,
      CO(5) => \rCounter_reg[16]_i_1__0_n_2\,
      CO(4) => \rCounter_reg[16]_i_1__0_n_3\,
      CO(3) => \rCounter_reg[16]_i_1__0_n_4\,
      CO(2) => \rCounter_reg[16]_i_1__0_n_5\,
      CO(1) => \rCounter_reg[16]_i_1__0_n_6\,
      CO(0) => \rCounter_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1__0_n_8\,
      O(6) => \rCounter_reg[16]_i_1__0_n_9\,
      O(5) => \rCounter_reg[16]_i_1__0_n_10\,
      O(4) => \rCounter_reg[16]_i_1__0_n_11\,
      O(3) => \rCounter_reg[16]_i_1__0_n_12\,
      O(2) => \rCounter_reg[16]_i_1__0_n_13\,
      O(1) => \rCounter_reg[16]_i_1__0_n_14\,
      O(0) => \rCounter_reg[16]_i_1__0_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[16]_i_1__0_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1__0_n_1\,
      CO(5) => \rCounter_reg[24]_i_1__0_n_2\,
      CO(4) => \rCounter_reg[24]_i_1__0_n_3\,
      CO(3) => \rCounter_reg[24]_i_1__0_n_4\,
      CO(2) => \rCounter_reg[24]_i_1__0_n_5\,
      CO(1) => \rCounter_reg[24]_i_1__0_n_6\,
      CO(0) => \rCounter_reg[24]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1__0_n_8\,
      O(6) => \rCounter_reg[24]_i_1__0_n_9\,
      O(5) => \rCounter_reg[24]_i_1__0_n_10\,
      O(4) => \rCounter_reg[24]_i_1__0_n_11\,
      O(3) => \rCounter_reg[24]_i_1__0_n_12\,
      O(2) => \rCounter_reg[24]_i_1__0_n_13\,
      O(1) => \rCounter_reg[24]_i_1__0_n_14\,
      O(0) => \rCounter_reg[24]_i_1__0_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[24]_i_1__0_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[0]_i_3_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1__0_n_0\,
      CO(6) => \rCounter_reg[8]_i_1__0_n_1\,
      CO(5) => \rCounter_reg[8]_i_1__0_n_2\,
      CO(4) => \rCounter_reg[8]_i_1__0_n_3\,
      CO(3) => \rCounter_reg[8]_i_1__0_n_4\,
      CO(2) => \rCounter_reg[8]_i_1__0_n_5\,
      CO(1) => \rCounter_reg[8]_i_1__0_n_6\,
      CO(0) => \rCounter_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1__0_n_8\,
      O(6) => \rCounter_reg[8]_i_1__0_n_9\,
      O(5) => \rCounter_reg[8]_i_1__0_n_10\,
      O(4) => \rCounter_reg[8]_i_1__0_n_11\,
      O(3) => \rCounter_reg[8]_i_1__0_n_12\,
      O(2) => \rCounter_reg[8]_i_1__0_n_13\,
      O(1) => \rCounter_reg[8]_i_1__0_n_14\,
      O(0) => \rCounter_reg[8]_i_1__0_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[31]_0\,
      D => \rCounter_reg[8]_i_1__0_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(0),
      Q => \rPeriod_reg_n_0_[0]\,
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(10),
      Q => \rPeriod_reg_n_0_[10]\,
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(11),
      Q => \rPeriod_reg_n_0_[11]\,
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(12),
      Q => \rPeriod_reg_n_0_[12]\,
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(13),
      Q => \rPeriod_reg_n_0_[13]\,
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(14),
      Q => \rPeriod_reg_n_0_[14]\,
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(15),
      Q => \rPeriod_reg_n_0_[15]\,
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(16),
      Q => \rPeriod_reg_n_0_[16]\,
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(17),
      Q => \rPeriod_reg_n_0_[17]\,
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(18),
      Q => \rPeriod_reg_n_0_[18]\,
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(19),
      Q => \rPeriod_reg_n_0_[19]\,
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(1),
      Q => \rPeriod_reg_n_0_[1]\,
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(20),
      Q => \rPeriod_reg_n_0_[20]\,
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(21),
      Q => \rPeriod_reg_n_0_[21]\,
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(22),
      Q => \rPeriod_reg_n_0_[22]\,
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(23),
      Q => \rPeriod_reg_n_0_[23]\,
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(24),
      Q => \rPeriod_reg_n_0_[24]\,
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(25),
      Q => \rPeriod_reg_n_0_[25]\,
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(26),
      Q => \rPeriod_reg_n_0_[26]\,
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(27),
      Q => \rPeriod_reg_n_0_[27]\,
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(28),
      Q => \rPeriod_reg_n_0_[28]\,
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(29),
      Q => \rPeriod_reg_n_0_[29]\,
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(2),
      Q => \rPeriod_reg_n_0_[2]\,
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(30),
      Q => \rPeriod_reg_n_0_[30]\,
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(31),
      Q => \rPeriod_reg_n_0_[31]\,
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(3),
      Q => \rPeriod_reg_n_0_[3]\,
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(4),
      Q => \rPeriod_reg_n_0_[4]\,
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(5),
      Q => \rPeriod_reg_n_0_[5]\,
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(6),
      Q => \rPeriod_reg_n_0_[6]\,
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(7),
      Q => \rPeriod_reg_n_0_[7]\,
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(8),
      Q => \rPeriod_reg_n_0_[8]\,
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => \rPeriod_reg[31]_1\(9),
      Q => \rPeriod_reg_n_0_[9]\,
      R => iReset
    );
\rReadData[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[0]\,
      I1 => \rPeriod_reg_n_0_[0]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(0),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(0),
      O => \rSampledCount_reg[0]_0\
    );
\rReadData[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[10]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[10]_0\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[10]_1\,
      I5 => \rReadData_reg[10]_2\,
      O => D(0)
    );
\rReadData[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[10]\,
      I1 => \rPeriod_reg_n_0_[10]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(10),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(10),
      O => \rReadData[10]_i_5_n_0\
    );
\rReadData[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[11]\,
      I1 => \rPeriod_reg_n_0_[11]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(11),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(11),
      O => \rSampledCount_reg[11]_0\
    );
\rReadData[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[12]\,
      I1 => \rPeriod_reg_n_0_[12]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(12),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(12),
      O => \rSampledCount_reg[12]_0\
    );
\rReadData[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[13]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[13]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[13]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(1)
    );
\rReadData[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[13]\,
      I1 => \rPeriod_reg_n_0_[13]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(13),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(13),
      O => \rReadData[13]_i_5_n_0\
    );
\rReadData[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[14]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[14]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[14]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(2)
    );
\rReadData[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[14]\,
      I1 => \rPeriod_reg_n_0_[14]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(14),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(14),
      O => \rReadData[14]_i_5_n_0\
    );
\rReadData[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[15]\,
      I1 => \rPeriod_reg_n_0_[15]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(15),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(15),
      O => \rSampledCount_reg[15]_0\
    );
\rReadData[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[16]\,
      I1 => \rPeriod_reg_n_0_[16]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(16),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(16),
      O => \rSampledCount_reg[16]_0\
    );
\rReadData[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[17]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[17]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[17]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(3)
    );
\rReadData[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[17]\,
      I1 => \rPeriod_reg_n_0_[17]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(17),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(17),
      O => \rReadData[17]_i_5_n_0\
    );
\rReadData[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[18]\,
      I1 => \rPeriod_reg_n_0_[18]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(18),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(18),
      O => \rSampledCount_reg[18]_0\
    );
\rReadData[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[19]\,
      I1 => \rPeriod_reg_n_0_[19]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(19),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(19),
      O => \rSampledCount_reg[19]_0\
    );
\rReadData[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[1]\,
      I1 => \rPeriod_reg_n_0_[1]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(1),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(1),
      O => \rSampledCount_reg[1]_0\
    );
\rReadData[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[20]\,
      I1 => \rPeriod_reg_n_0_[20]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(20),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(20),
      O => \rSampledCount_reg[20]_0\
    );
\rReadData[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[21]\,
      I1 => \rPeriod_reg_n_0_[21]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(21),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(21),
      O => \rSampledCount_reg[21]_0\
    );
\rReadData[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[22]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[22]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[22]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(4)
    );
\rReadData[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[22]\,
      I1 => \rPeriod_reg_n_0_[22]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(22),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(22),
      O => \rReadData[22]_i_5_n_0\
    );
\rReadData[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[23]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[23]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[23]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(5)
    );
\rReadData[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[23]\,
      I1 => \rPeriod_reg_n_0_[23]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(23),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(23),
      O => \rReadData[23]_i_5_n_0\
    );
\rReadData[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[24]\,
      I1 => \rPeriod_reg_n_0_[24]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(24),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(24),
      O => \rSampledCount_reg[24]_0\
    );
\rReadData[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[25]\,
      I1 => \rPeriod_reg_n_0_[25]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(25),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(25),
      O => \rSampledCount_reg[25]_0\
    );
\rReadData[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[26]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[26]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[26]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(6)
    );
\rReadData[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[26]\,
      I1 => \rPeriod_reg_n_0_[26]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(26),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(26),
      O => \rReadData[26]_i_5_n_0\
    );
\rReadData[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[27]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[27]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[27]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(7)
    );
\rReadData[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[27]\,
      I1 => \rPeriod_reg_n_0_[27]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(27),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(27),
      O => \rReadData[27]_i_5_n_0\
    );
\rReadData[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[28]\,
      I1 => \rPeriod_reg_n_0_[28]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(28),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(28),
      O => \rSampledCount_reg[28]_0\
    );
\rReadData[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[29]\,
      I1 => \rPeriod_reg_n_0_[29]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(29),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(29),
      O => \rSampledCount_reg[29]_0\
    );
\rReadData[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[2]\,
      I1 => \rPeriod_reg_n_0_[2]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(2),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(2),
      O => \rSampledCount_reg[2]_0\
    );
\rReadData[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[30]\,
      I1 => \rPeriod_reg_n_0_[30]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(30),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(30),
      O => \rSampledCount_reg[30]_0\
    );
\rReadData[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rReadData_reg[31]_i_2_n_0\,
      I1 => \rReadData_reg[10]\(3),
      I2 => \rReadData_reg[31]\,
      I3 => \rReadData_reg[10]\(2),
      I4 => \rReadData_reg[31]_0\,
      I5 => \rReadData_reg[10]_2\,
      O => D(8)
    );
\rReadData[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[31]\,
      I1 => \rPeriod_reg_n_0_[31]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(31),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(31),
      O => \rReadData[31]_i_6_n_0\
    );
\rReadData[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[3]\,
      I1 => \rPeriod_reg_n_0_[3]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(3),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(3),
      O => \rSampledCount_reg[3]_0\
    );
\rReadData[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[4]\,
      I1 => \rPeriod_reg_n_0_[4]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(4),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(4),
      O => \rSampledCount_reg[4]_0\
    );
\rReadData[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[5]\,
      I1 => \rPeriod_reg_n_0_[5]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(5),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(5),
      O => \rSampledCount_reg[5]_0\
    );
\rReadData[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[6]\,
      I1 => \rPeriod_reg_n_0_[6]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(6),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(6),
      O => \rSampledCount_reg[6]_0\
    );
\rReadData[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[7]\,
      I1 => \rPeriod_reg_n_0_[7]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(7),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(7),
      O => \rSampledCount_reg[7]_0\
    );
\rReadData[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[8]\,
      I1 => \rPeriod_reg_n_0_[8]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(8),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(8),
      O => \rSampledCount_reg[8]_0\
    );
\rReadData[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[9]\,
      I1 => \rPeriod_reg_n_0_[9]\,
      I2 => \rReadData_reg[10]\(1),
      I3 => \rReadData_reg[31]_i_2_0\(9),
      I4 => \rReadData_reg[10]\(0),
      I5 => Q(9),
      O => \rSampledCount_reg[9]_0\
    );
\rReadData_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[10]_i_5_n_0\,
      I1 => \rReadData_reg[10]_3\,
      O => \rReadData_reg[10]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[13]_i_5_n_0\,
      I1 => \rReadData_reg[13]_1\,
      O => \rReadData_reg[13]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[14]_i_5_n_0\,
      I1 => \rReadData_reg[14]_1\,
      O => \rReadData_reg[14]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[17]_i_5_n_0\,
      I1 => \rReadData_reg[17]_1\,
      O => \rReadData_reg[17]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[22]_i_5_n_0\,
      I1 => \rReadData_reg[22]_1\,
      O => \rReadData_reg[22]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[23]_i_5_n_0\,
      I1 => \rReadData_reg[23]_1\,
      O => \rReadData_reg[23]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[26]_i_5_n_0\,
      I1 => \rReadData_reg[26]_1\,
      O => \rReadData_reg[26]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[27]_i_5_n_0\,
      I1 => \rReadData_reg[27]_1\,
      O => \rReadData_reg[27]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rReadData_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rReadData[31]_i_6_n_0\,
      I1 => \rReadData_reg[31]_1\,
      O => \rReadData_reg[31]_i_2_n_0\,
      S => \rReadData_reg[10]\(2)
    );
\rSampledCount[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg_n_0_[0]\,
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg_n_0_[10]\,
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg_n_0_[11]\,
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg_n_0_[12]\,
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg_n_0_[13]\,
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg_n_0_[14]\,
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg_n_0_[15]\,
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg_n_0_[16]\,
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg_n_0_[17]\,
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg_n_0_[18]\,
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg_n_0_[19]\,
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg_n_0_[1]\,
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg_n_0_[20]\,
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg_n_0_[21]\,
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg_n_0_[22]\,
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg_n_0_[23]\,
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg_n_0_[24]\,
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg_n_0_[25]\,
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg_n_0_[26]\,
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg_n_0_[27]\,
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg_n_0_[28]\,
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg_n_0_[29]\,
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg_n_0_[2]\,
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg_n_0_[30]\,
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg_n_0_[31]\,
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg_n_0_[3]\,
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg_n_0_[4]\,
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg_n_0_[5]\,
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg_n_0_[6]\,
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg_n_0_[7]\,
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg_n_0_[8]\,
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg_n_0_[9]\,
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7) => rTimeCount0_carry_n_8,
      O(6) => rTimeCount0_carry_n_9,
      O(5) => rTimeCount0_carry_n_10,
      O(4) => rTimeCount0_carry_n_11,
      O(3) => rTimeCount0_carry_n_12,
      O(2) => rTimeCount0_carry_n_13,
      O(1) => rTimeCount0_carry_n_14,
      O(0) => rTimeCount0_carry_n_15,
      S(7) => \rTimeCount0_carry_i_1__0_n_0\,
      S(6) => \rTimeCount0_carry_i_2__0_n_0\,
      S(5) => \rTimeCount0_carry_i_3__0_n_0\,
      S(4) => \rTimeCount0_carry_i_4__0_n_0\,
      S(3) => \rTimeCount0_carry_i_5__0_n_0\,
      S(2) => \rTimeCount0_carry_i_6__0_n_0\,
      S(1) => \rTimeCount0_carry_i_7__0_n_0\,
      S(0) => \rTimeCount0_carry_i_8__0_n_0\
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7) => \rTimeCount0_carry__0_n_8\,
      O(6) => \rTimeCount0_carry__0_n_9\,
      O(5) => \rTimeCount0_carry__0_n_10\,
      O(4) => \rTimeCount0_carry__0_n_11\,
      O(3) => \rTimeCount0_carry__0_n_12\,
      O(2) => \rTimeCount0_carry__0_n_13\,
      O(1) => \rTimeCount0_carry__0_n_14\,
      O(0) => \rTimeCount0_carry__0_n_15\,
      S(7) => \rTimeCount0_carry__0_i_1__0_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2__0_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3__0_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4__0_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5__0_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6__0_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7__0_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8__0_n_0\
    );
\rTimeCount0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1__0_n_0\
    );
\rTimeCount0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2__0_n_0\
    );
\rTimeCount0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3__0_n_0\
    );
\rTimeCount0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4__0_n_0\
    );
\rTimeCount0_carry__0_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5__0_n_0\
    );
\rTimeCount0_carry__0_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6__0_n_0\
    );
\rTimeCount0_carry__0_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7__0_n_0\
    );
\rTimeCount0_carry__0_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8__0_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7) => \rTimeCount0_carry__1_n_8\,
      O(6) => \rTimeCount0_carry__1_n_9\,
      O(5) => \rTimeCount0_carry__1_n_10\,
      O(4) => \rTimeCount0_carry__1_n_11\,
      O(3) => \rTimeCount0_carry__1_n_12\,
      O(2) => \rTimeCount0_carry__1_n_13\,
      O(1) => \rTimeCount0_carry__1_n_14\,
      O(0) => \rTimeCount0_carry__1_n_15\,
      S(7) => \rTimeCount0_carry__1_i_1__0_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2__0_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3__0_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4__0_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5__0_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6__0_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7__0_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8__0_n_0\
    );
\rTimeCount0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1__0_n_0\
    );
\rTimeCount0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2__0_n_0\
    );
\rTimeCount0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3__0_n_0\
    );
\rTimeCount0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4__0_n_0\
    );
\rTimeCount0_carry__1_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5__0_n_0\
    );
\rTimeCount0_carry__1_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6__0_n_0\
    );
\rTimeCount0_carry__1_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7__0_n_0\
    );
\rTimeCount0_carry__1_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8__0_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6) => \rTimeCount0_carry__2_n_9\,
      O(5) => \rTimeCount0_carry__2_n_10\,
      O(4) => \rTimeCount0_carry__2_n_11\,
      O(3) => \rTimeCount0_carry__2_n_12\,
      O(2) => \rTimeCount0_carry__2_n_13\,
      O(1) => \rTimeCount0_carry__2_n_14\,
      O(0) => \rTimeCount0_carry__2_n_15\,
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1__0_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2__0_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3__0_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4__0_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5__0_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6__0_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7__0_n_0\
    );
\rTimeCount0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1__0_n_0\
    );
\rTimeCount0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2__0_n_0\
    );
\rTimeCount0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3__0_n_0\
    );
\rTimeCount0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4__0_n_0\
    );
\rTimeCount0_carry__2_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5__0_n_0\
    );
\rTimeCount0_carry__2_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6__0_n_0\
    );
\rTimeCount0_carry__2_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7__0_n_0\
    );
\rTimeCount0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => \rTimeCount0_carry_i_1__0_n_0\
    );
\rTimeCount0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount0_carry_i_2__0_n_0\
    );
\rTimeCount0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount0_carry_i_3__0_n_0\
    );
\rTimeCount0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount0_carry_i_4__0_n_0\
    );
\rTimeCount0_carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => \rTimeCount0_carry_i_5__0_n_0\
    );
\rTimeCount0_carry_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => \rTimeCount0_carry_i_6__0_n_0\
    );
\rTimeCount0_carry_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => \rTimeCount0_carry_i_7__0_n_0\
    );
\rTimeCount0_carry_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => \rTimeCount0_carry_i_8__0_n_0\
    );
\rTimeCount[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[0]\,
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[10]\,
      I5 => \rTimeCount0_carry__0_n_14\,
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[11]\,
      I5 => \rTimeCount0_carry__0_n_13\,
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[12]\,
      I5 => \rTimeCount0_carry__0_n_12\,
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[13]\,
      I5 => \rTimeCount0_carry__0_n_11\,
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[14]\,
      I5 => \rTimeCount0_carry__0_n_10\,
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[15]\,
      I5 => \rTimeCount0_carry__0_n_9\,
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[16]\,
      I5 => \rTimeCount0_carry__0_n_8\,
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[17]\,
      I5 => \rTimeCount0_carry__1_n_15\,
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[18]\,
      I5 => \rTimeCount0_carry__1_n_14\,
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[19]\,
      I5 => \rTimeCount0_carry__1_n_13\,
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[1]\,
      I5 => rTimeCount0_carry_n_15,
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[20]\,
      I5 => \rTimeCount0_carry__1_n_12\,
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[21]\,
      I5 => \rTimeCount0_carry__1_n_11\,
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[22]\,
      I5 => \rTimeCount0_carry__1_n_10\,
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[23]\,
      I5 => \rTimeCount0_carry__1_n_9\,
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[24]\,
      I5 => \rTimeCount0_carry__1_n_8\,
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[25]\,
      I5 => \rTimeCount0_carry__2_n_15\,
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[26]\,
      I5 => \rTimeCount0_carry__2_n_14\,
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[27]\,
      I5 => \rTimeCount0_carry__2_n_13\,
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[28]\,
      I5 => \rTimeCount0_carry__2_n_12\,
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[29]\,
      I5 => \rTimeCount0_carry__2_n_11\,
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[2]\,
      I5 => rTimeCount0_carry_n_14,
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[30]\,
      I5 => \rTimeCount0_carry__2_n_10\,
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[31]\,
      I5 => \rTimeCount0_carry__2_n_9\,
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      I1 => \rTimeCount_reg_n_0_[5]\,
      I2 => \rTimeCount_reg_n_0_[24]\,
      I3 => \rTimeCount_reg_n_0_[16]\,
      I4 => \rTimeCount[31]_i_6__0_n_0\,
      O => \rTimeCount[31]_i_2__0_n_0\
    );
\rTimeCount[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      I1 => \rTimeCount_reg_n_0_[10]\,
      I2 => \rTimeCount_reg_n_0_[11]\,
      I3 => \rTimeCount_reg_n_0_[6]\,
      I4 => \rTimeCount[31]_i_7__0_n_0\,
      O => \rTimeCount[31]_i_3__0_n_0\
    );
\rTimeCount[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      I1 => \rTimeCount_reg_n_0_[30]\,
      I2 => \rTimeCount_reg_n_0_[8]\,
      I3 => \rTimeCount_reg_n_0_[0]\,
      I4 => \rTimeCount[31]_i_8__0_n_0\,
      O => \rTimeCount[31]_i_4__0_n_0\
    );
\rTimeCount[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      I1 => \rTimeCount_reg_n_0_[31]\,
      I2 => \rTimeCount_reg_n_0_[23]\,
      I3 => \rTimeCount_reg_n_0_[14]\,
      I4 => \rTimeCount[31]_i_9__0_n_0\,
      O => \rTimeCount[31]_i_5__0_n_0\
    );
\rTimeCount[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      I1 => \rTimeCount_reg_n_0_[7]\,
      I2 => \rTimeCount_reg_n_0_[9]\,
      I3 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount[31]_i_6__0_n_0\
    );
\rTimeCount[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      I1 => \rTimeCount_reg_n_0_[4]\,
      I2 => \rTimeCount_reg_n_0_[13]\,
      I3 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount[31]_i_7__0_n_0\
    );
\rTimeCount[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      I1 => \rTimeCount_reg_n_0_[12]\,
      I2 => \rTimeCount_reg_n_0_[28]\,
      I3 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount[31]_i_8__0_n_0\
    );
\rTimeCount[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      I1 => \rTimeCount_reg_n_0_[29]\,
      I2 => \rTimeCount_reg_n_0_[25]\,
      I3 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount[31]_i_9__0_n_0\
    );
\rTimeCount[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[3]\,
      I5 => rTimeCount0_carry_n_13,
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[4]\,
      I5 => rTimeCount0_carry_n_12,
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[5]\,
      I5 => rTimeCount0_carry_n_11,
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[6]\,
      I5 => rTimeCount0_carry_n_10,
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[7]\,
      I5 => rTimeCount0_carry_n_9,
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[8]\,
      I5 => rTimeCount0_carry_n_8,
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__0_n_0\,
      I1 => \rTimeCount[31]_i_3__0_n_0\,
      I2 => \rTimeCount[31]_i_4__0_n_0\,
      I3 => \rTimeCount[31]_i_5__0_n_0\,
      I4 => \rPeriod_reg_n_0_[9]\,
      I5 => \rTimeCount0_carry__0_n_15\,
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter_14 is
  port (
    \rSampledCount_reg[31]_0\ : out STD_LOGIC;
    \rSampledCount_reg[30]_0\ : out STD_LOGIC;
    \rSampledCount_reg[29]_0\ : out STD_LOGIC;
    \rSampledCount_reg[28]_0\ : out STD_LOGIC;
    \rSampledCount_reg[27]_0\ : out STD_LOGIC;
    \rSampledCount_reg[26]_0\ : out STD_LOGIC;
    \rSampledCount_reg[25]_0\ : out STD_LOGIC;
    \rSampledCount_reg[24]_0\ : out STD_LOGIC;
    \rSampledCount_reg[23]_0\ : out STD_LOGIC;
    \rSampledCount_reg[22]_0\ : out STD_LOGIC;
    \rSampledCount_reg[21]_0\ : out STD_LOGIC;
    \rSampledCount_reg[20]_0\ : out STD_LOGIC;
    \rSampledCount_reg[19]_0\ : out STD_LOGIC;
    \rSampledCount_reg[18]_0\ : out STD_LOGIC;
    \rSampledCount_reg[17]_0\ : out STD_LOGIC;
    \rSampledCount_reg[16]_0\ : out STD_LOGIC;
    \rSampledCount_reg[15]_0\ : out STD_LOGIC;
    \rSampledCount_reg[14]_0\ : out STD_LOGIC;
    \rSampledCount_reg[13]_0\ : out STD_LOGIC;
    \rSampledCount_reg[12]_0\ : out STD_LOGIC;
    \rSampledCount_reg[11]_0\ : out STD_LOGIC;
    \rSampledCount_reg[10]_0\ : out STD_LOGIC;
    \rSampledCount_reg[9]_0\ : out STD_LOGIC;
    \rSampledCount_reg[8]_0\ : out STD_LOGIC;
    \rSampledCount_reg[7]_0\ : out STD_LOGIC;
    \rSampledCount_reg[6]_0\ : out STD_LOGIC;
    \rSampledCount_reg[5]_0\ : out STD_LOGIC;
    \rSampledCount_reg[4]_0\ : out STD_LOGIC;
    \rSampledCount_reg[3]_0\ : out STD_LOGIC;
    \rSampledCount_reg[2]_0\ : out STD_LOGIC;
    \rSampledCount_reg[1]_0\ : out STD_LOGIC;
    \rSampledCount_reg[0]_0\ : out STD_LOGIC;
    iReadyBusy : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rReadData_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rReadData_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_14 : entity is "ExtTimeCounter";
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter_14;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_14 is
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_3__4_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__4_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__6_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__6_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__6_n_9\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[0]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[10]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[11]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[12]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[13]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[14]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[15]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[16]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[17]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[18]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[19]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[1]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[20]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[21]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[22]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[23]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[24]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[25]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[26]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[27]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[28]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[29]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[2]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[30]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[31]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[3]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[4]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[5]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[6]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[7]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[8]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[9]\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[9]\ : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_8__6_n_0\ : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_10 : STD_LOGIC;
  signal rTimeCount0_carry_n_11 : STD_LOGIC;
  signal rTimeCount0_carry_n_12 : STD_LOGIC;
  signal rTimeCount0_carry_n_13 : STD_LOGIC;
  signal rTimeCount0_carry_n_14 : STD_LOGIC;
  signal rTimeCount0_carry_n_15 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal rTimeCount0_carry_n_8 : STD_LOGIC;
  signal rTimeCount0_carry_n_9 : STD_LOGIC;
  signal \rTimeCount[31]_i_2__6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4__6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5__6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6__6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7__6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8__6_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9__6_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\rCounter[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_3__4_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_2__4_n_0\,
      CO(6) => \rCounter_reg[0]_i_2__4_n_1\,
      CO(5) => \rCounter_reg[0]_i_2__4_n_2\,
      CO(4) => \rCounter_reg[0]_i_2__4_n_3\,
      CO(3) => \rCounter_reg[0]_i_2__4_n_4\,
      CO(2) => \rCounter_reg[0]_i_2__4_n_5\,
      CO(1) => \rCounter_reg[0]_i_2__4_n_6\,
      CO(0) => \rCounter_reg[0]_i_2__4_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_2__4_n_8\,
      O(6) => \rCounter_reg[0]_i_2__4_n_9\,
      O(5) => \rCounter_reg[0]_i_2__4_n_10\,
      O(4) => \rCounter_reg[0]_i_2__4_n_11\,
      O(3) => \rCounter_reg[0]_i_2__4_n_12\,
      O(2) => \rCounter_reg[0]_i_2__4_n_13\,
      O(1) => \rCounter_reg[0]_i_2__4_n_14\,
      O(0) => \rCounter_reg[0]_i_2__4_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_3__4_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1__6_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1__6_n_0\,
      CO(6) => \rCounter_reg[16]_i_1__6_n_1\,
      CO(5) => \rCounter_reg[16]_i_1__6_n_2\,
      CO(4) => \rCounter_reg[16]_i_1__6_n_3\,
      CO(3) => \rCounter_reg[16]_i_1__6_n_4\,
      CO(2) => \rCounter_reg[16]_i_1__6_n_5\,
      CO(1) => \rCounter_reg[16]_i_1__6_n_6\,
      CO(0) => \rCounter_reg[16]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1__6_n_8\,
      O(6) => \rCounter_reg[16]_i_1__6_n_9\,
      O(5) => \rCounter_reg[16]_i_1__6_n_10\,
      O(4) => \rCounter_reg[16]_i_1__6_n_11\,
      O(3) => \rCounter_reg[16]_i_1__6_n_12\,
      O(2) => \rCounter_reg[16]_i_1__6_n_13\,
      O(1) => \rCounter_reg[16]_i_1__6_n_14\,
      O(0) => \rCounter_reg[16]_i_1__6_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[16]_i_1__6_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1__6_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1__6_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1__6_n_1\,
      CO(5) => \rCounter_reg[24]_i_1__6_n_2\,
      CO(4) => \rCounter_reg[24]_i_1__6_n_3\,
      CO(3) => \rCounter_reg[24]_i_1__6_n_4\,
      CO(2) => \rCounter_reg[24]_i_1__6_n_5\,
      CO(1) => \rCounter_reg[24]_i_1__6_n_6\,
      CO(0) => \rCounter_reg[24]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1__6_n_8\,
      O(6) => \rCounter_reg[24]_i_1__6_n_9\,
      O(5) => \rCounter_reg[24]_i_1__6_n_10\,
      O(4) => \rCounter_reg[24]_i_1__6_n_11\,
      O(3) => \rCounter_reg[24]_i_1__6_n_12\,
      O(2) => \rCounter_reg[24]_i_1__6_n_13\,
      O(1) => \rCounter_reg[24]_i_1__6_n_14\,
      O(0) => \rCounter_reg[24]_i_1__6_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[24]_i_1__6_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[0]_i_2__4_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1__6_n_0\,
      CO(6) => \rCounter_reg[8]_i_1__6_n_1\,
      CO(5) => \rCounter_reg[8]_i_1__6_n_2\,
      CO(4) => \rCounter_reg[8]_i_1__6_n_3\,
      CO(3) => \rCounter_reg[8]_i_1__6_n_4\,
      CO(2) => \rCounter_reg[8]_i_1__6_n_5\,
      CO(1) => \rCounter_reg[8]_i_1__6_n_6\,
      CO(0) => \rCounter_reg[8]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1__6_n_8\,
      O(6) => \rCounter_reg[8]_i_1__6_n_9\,
      O(5) => \rCounter_reg[8]_i_1__6_n_10\,
      O(4) => \rCounter_reg[8]_i_1__6_n_11\,
      O(3) => \rCounter_reg[8]_i_1__6_n_12\,
      O(2) => \rCounter_reg[8]_i_1__6_n_13\,
      O(1) => \rCounter_reg[8]_i_1__6_n_14\,
      O(0) => \rCounter_reg[8]_i_1__6_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => iReadyBusy(0),
      D => \rCounter_reg[8]_i_1__6_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(0),
      Q => \rPeriod_reg_n_0_[0]\,
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(10),
      Q => \rPeriod_reg_n_0_[10]\,
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(11),
      Q => \rPeriod_reg_n_0_[11]\,
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(12),
      Q => \rPeriod_reg_n_0_[12]\,
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(13),
      Q => \rPeriod_reg_n_0_[13]\,
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(14),
      Q => \rPeriod_reg_n_0_[14]\,
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(15),
      Q => \rPeriod_reg_n_0_[15]\,
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(16),
      Q => \rPeriod_reg_n_0_[16]\,
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(17),
      Q => \rPeriod_reg_n_0_[17]\,
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(18),
      Q => \rPeriod_reg_n_0_[18]\,
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(19),
      Q => \rPeriod_reg_n_0_[19]\,
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(1),
      Q => \rPeriod_reg_n_0_[1]\,
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(20),
      Q => \rPeriod_reg_n_0_[20]\,
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(21),
      Q => \rPeriod_reg_n_0_[21]\,
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(22),
      Q => \rPeriod_reg_n_0_[22]\,
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(23),
      Q => \rPeriod_reg_n_0_[23]\,
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(24),
      Q => \rPeriod_reg_n_0_[24]\,
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(25),
      Q => \rPeriod_reg_n_0_[25]\,
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(26),
      Q => \rPeriod_reg_n_0_[26]\,
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(27),
      Q => \rPeriod_reg_n_0_[27]\,
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(28),
      Q => \rPeriod_reg_n_0_[28]\,
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(29),
      Q => \rPeriod_reg_n_0_[29]\,
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(2),
      Q => \rPeriod_reg_n_0_[2]\,
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(30),
      Q => \rPeriod_reg_n_0_[30]\,
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(31),
      Q => \rPeriod_reg_n_0_[31]\,
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(3),
      Q => \rPeriod_reg_n_0_[3]\,
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(4),
      Q => \rPeriod_reg_n_0_[4]\,
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(5),
      Q => \rPeriod_reg_n_0_[5]\,
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(6),
      Q => \rPeriod_reg_n_0_[6]\,
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(7),
      Q => \rPeriod_reg_n_0_[7]\,
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(8),
      Q => \rPeriod_reg_n_0_[8]\,
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(9),
      Q => \rPeriod_reg_n_0_[9]\,
      R => iReset
    );
\rReadData[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[0]\,
      I1 => \rPeriod_reg_n_0_[0]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(0),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(0),
      O => \rSampledCount_reg[0]_0\
    );
\rReadData[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[10]\,
      I1 => \rPeriod_reg_n_0_[10]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(10),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(10),
      O => \rSampledCount_reg[10]_0\
    );
\rReadData[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[11]\,
      I1 => \rPeriod_reg_n_0_[11]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(11),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(11),
      O => \rSampledCount_reg[11]_0\
    );
\rReadData[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[12]\,
      I1 => \rPeriod_reg_n_0_[12]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(12),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(12),
      O => \rSampledCount_reg[12]_0\
    );
\rReadData[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[13]\,
      I1 => \rPeriod_reg_n_0_[13]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(13),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(13),
      O => \rSampledCount_reg[13]_0\
    );
\rReadData[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[14]\,
      I1 => \rPeriod_reg_n_0_[14]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(14),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(14),
      O => \rSampledCount_reg[14]_0\
    );
\rReadData[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[15]\,
      I1 => \rPeriod_reg_n_0_[15]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(15),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(15),
      O => \rSampledCount_reg[15]_0\
    );
\rReadData[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[16]\,
      I1 => \rPeriod_reg_n_0_[16]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(16),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(16),
      O => \rSampledCount_reg[16]_0\
    );
\rReadData[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[17]\,
      I1 => \rPeriod_reg_n_0_[17]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(17),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(17),
      O => \rSampledCount_reg[17]_0\
    );
\rReadData[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[18]\,
      I1 => \rPeriod_reg_n_0_[18]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(18),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(18),
      O => \rSampledCount_reg[18]_0\
    );
\rReadData[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[19]\,
      I1 => \rPeriod_reg_n_0_[19]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(19),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(19),
      O => \rSampledCount_reg[19]_0\
    );
\rReadData[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[1]\,
      I1 => \rPeriod_reg_n_0_[1]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(1),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(1),
      O => \rSampledCount_reg[1]_0\
    );
\rReadData[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[20]\,
      I1 => \rPeriod_reg_n_0_[20]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(20),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(20),
      O => \rSampledCount_reg[20]_0\
    );
\rReadData[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[21]\,
      I1 => \rPeriod_reg_n_0_[21]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(21),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(21),
      O => \rSampledCount_reg[21]_0\
    );
\rReadData[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[22]\,
      I1 => \rPeriod_reg_n_0_[22]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(22),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(22),
      O => \rSampledCount_reg[22]_0\
    );
\rReadData[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[23]\,
      I1 => \rPeriod_reg_n_0_[23]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(23),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(23),
      O => \rSampledCount_reg[23]_0\
    );
\rReadData[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[24]\,
      I1 => \rPeriod_reg_n_0_[24]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(24),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(24),
      O => \rSampledCount_reg[24]_0\
    );
\rReadData[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[25]\,
      I1 => \rPeriod_reg_n_0_[25]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(25),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(25),
      O => \rSampledCount_reg[25]_0\
    );
\rReadData[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[26]\,
      I1 => \rPeriod_reg_n_0_[26]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(26),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(26),
      O => \rSampledCount_reg[26]_0\
    );
\rReadData[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[27]\,
      I1 => \rPeriod_reg_n_0_[27]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(27),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(27),
      O => \rSampledCount_reg[27]_0\
    );
\rReadData[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[28]\,
      I1 => \rPeriod_reg_n_0_[28]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(28),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(28),
      O => \rSampledCount_reg[28]_0\
    );
\rReadData[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[29]\,
      I1 => \rPeriod_reg_n_0_[29]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(29),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(29),
      O => \rSampledCount_reg[29]_0\
    );
\rReadData[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[2]\,
      I1 => \rPeriod_reg_n_0_[2]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(2),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(2),
      O => \rSampledCount_reg[2]_0\
    );
\rReadData[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[30]\,
      I1 => \rPeriod_reg_n_0_[30]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(30),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(30),
      O => \rSampledCount_reg[30]_0\
    );
\rReadData[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[31]\,
      I1 => \rPeriod_reg_n_0_[31]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(31),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(31),
      O => \rSampledCount_reg[31]_0\
    );
\rReadData[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[3]\,
      I1 => \rPeriod_reg_n_0_[3]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(3),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(3),
      O => \rSampledCount_reg[3]_0\
    );
\rReadData[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[4]\,
      I1 => \rPeriod_reg_n_0_[4]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(4),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(4),
      O => \rSampledCount_reg[4]_0\
    );
\rReadData[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[5]\,
      I1 => \rPeriod_reg_n_0_[5]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(5),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(5),
      O => \rSampledCount_reg[5]_0\
    );
\rReadData[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[6]\,
      I1 => \rPeriod_reg_n_0_[6]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(6),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(6),
      O => \rSampledCount_reg[6]_0\
    );
\rReadData[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[7]\,
      I1 => \rPeriod_reg_n_0_[7]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(7),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(7),
      O => \rSampledCount_reg[7]_0\
    );
\rReadData[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[8]\,
      I1 => \rPeriod_reg_n_0_[8]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(8),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(8),
      O => \rSampledCount_reg[8]_0\
    );
\rReadData[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[9]\,
      I1 => \rPeriod_reg_n_0_[9]\,
      I2 => \rReadData_reg[31]\(1),
      I3 => \rReadData_reg[31]_0\(9),
      I4 => \rReadData_reg[31]\(0),
      I5 => Q(9),
      O => \rSampledCount_reg[9]_0\
    );
\rSampledCount[31]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg_n_0_[0]\,
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg_n_0_[10]\,
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg_n_0_[11]\,
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg_n_0_[12]\,
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg_n_0_[13]\,
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg_n_0_[14]\,
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg_n_0_[15]\,
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg_n_0_[16]\,
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg_n_0_[17]\,
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg_n_0_[18]\,
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg_n_0_[19]\,
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg_n_0_[1]\,
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg_n_0_[20]\,
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg_n_0_[21]\,
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg_n_0_[22]\,
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg_n_0_[23]\,
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg_n_0_[24]\,
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg_n_0_[25]\,
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg_n_0_[26]\,
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg_n_0_[27]\,
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg_n_0_[28]\,
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg_n_0_[29]\,
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg_n_0_[2]\,
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg_n_0_[30]\,
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg_n_0_[31]\,
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg_n_0_[3]\,
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg_n_0_[4]\,
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg_n_0_[5]\,
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg_n_0_[6]\,
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg_n_0_[7]\,
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg_n_0_[8]\,
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg_n_0_[9]\,
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7) => rTimeCount0_carry_n_8,
      O(6) => rTimeCount0_carry_n_9,
      O(5) => rTimeCount0_carry_n_10,
      O(4) => rTimeCount0_carry_n_11,
      O(3) => rTimeCount0_carry_n_12,
      O(2) => rTimeCount0_carry_n_13,
      O(1) => rTimeCount0_carry_n_14,
      O(0) => rTimeCount0_carry_n_15,
      S(7) => \rTimeCount0_carry_i_1__6_n_0\,
      S(6) => \rTimeCount0_carry_i_2__6_n_0\,
      S(5) => \rTimeCount0_carry_i_3__6_n_0\,
      S(4) => \rTimeCount0_carry_i_4__6_n_0\,
      S(3) => \rTimeCount0_carry_i_5__6_n_0\,
      S(2) => \rTimeCount0_carry_i_6__6_n_0\,
      S(1) => \rTimeCount0_carry_i_7__6_n_0\,
      S(0) => \rTimeCount0_carry_i_8__6_n_0\
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7) => \rTimeCount0_carry__0_n_8\,
      O(6) => \rTimeCount0_carry__0_n_9\,
      O(5) => \rTimeCount0_carry__0_n_10\,
      O(4) => \rTimeCount0_carry__0_n_11\,
      O(3) => \rTimeCount0_carry__0_n_12\,
      O(2) => \rTimeCount0_carry__0_n_13\,
      O(1) => \rTimeCount0_carry__0_n_14\,
      O(0) => \rTimeCount0_carry__0_n_15\,
      S(7) => \rTimeCount0_carry__0_i_1__6_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2__6_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3__6_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4__6_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5__6_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6__6_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7__6_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8__6_n_0\
    );
\rTimeCount0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1__6_n_0\
    );
\rTimeCount0_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2__6_n_0\
    );
\rTimeCount0_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3__6_n_0\
    );
\rTimeCount0_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4__6_n_0\
    );
\rTimeCount0_carry__0_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5__6_n_0\
    );
\rTimeCount0_carry__0_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6__6_n_0\
    );
\rTimeCount0_carry__0_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7__6_n_0\
    );
\rTimeCount0_carry__0_i_8__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8__6_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7) => \rTimeCount0_carry__1_n_8\,
      O(6) => \rTimeCount0_carry__1_n_9\,
      O(5) => \rTimeCount0_carry__1_n_10\,
      O(4) => \rTimeCount0_carry__1_n_11\,
      O(3) => \rTimeCount0_carry__1_n_12\,
      O(2) => \rTimeCount0_carry__1_n_13\,
      O(1) => \rTimeCount0_carry__1_n_14\,
      O(0) => \rTimeCount0_carry__1_n_15\,
      S(7) => \rTimeCount0_carry__1_i_1__6_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2__6_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3__6_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4__6_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5__6_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6__6_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7__6_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8__6_n_0\
    );
\rTimeCount0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1__6_n_0\
    );
\rTimeCount0_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2__6_n_0\
    );
\rTimeCount0_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3__6_n_0\
    );
\rTimeCount0_carry__1_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4__6_n_0\
    );
\rTimeCount0_carry__1_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5__6_n_0\
    );
\rTimeCount0_carry__1_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6__6_n_0\
    );
\rTimeCount0_carry__1_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7__6_n_0\
    );
\rTimeCount0_carry__1_i_8__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8__6_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6) => \rTimeCount0_carry__2_n_9\,
      O(5) => \rTimeCount0_carry__2_n_10\,
      O(4) => \rTimeCount0_carry__2_n_11\,
      O(3) => \rTimeCount0_carry__2_n_12\,
      O(2) => \rTimeCount0_carry__2_n_13\,
      O(1) => \rTimeCount0_carry__2_n_14\,
      O(0) => \rTimeCount0_carry__2_n_15\,
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1__6_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2__6_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3__6_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4__6_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5__6_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6__6_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7__6_n_0\
    );
\rTimeCount0_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1__6_n_0\
    );
\rTimeCount0_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2__6_n_0\
    );
\rTimeCount0_carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3__6_n_0\
    );
\rTimeCount0_carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4__6_n_0\
    );
\rTimeCount0_carry__2_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5__6_n_0\
    );
\rTimeCount0_carry__2_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6__6_n_0\
    );
\rTimeCount0_carry__2_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7__6_n_0\
    );
\rTimeCount0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => \rTimeCount0_carry_i_1__6_n_0\
    );
\rTimeCount0_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount0_carry_i_2__6_n_0\
    );
\rTimeCount0_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount0_carry_i_3__6_n_0\
    );
\rTimeCount0_carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount0_carry_i_4__6_n_0\
    );
\rTimeCount0_carry_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => \rTimeCount0_carry_i_5__6_n_0\
    );
\rTimeCount0_carry_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => \rTimeCount0_carry_i_6__6_n_0\
    );
\rTimeCount0_carry_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => \rTimeCount0_carry_i_7__6_n_0\
    );
\rTimeCount0_carry_i_8__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => \rTimeCount0_carry_i_8__6_n_0\
    );
\rTimeCount[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[0]\,
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[10]\,
      I5 => \rTimeCount0_carry__0_n_14\,
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[11]\,
      I5 => \rTimeCount0_carry__0_n_13\,
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[12]\,
      I5 => \rTimeCount0_carry__0_n_12\,
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[13]\,
      I5 => \rTimeCount0_carry__0_n_11\,
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[14]\,
      I5 => \rTimeCount0_carry__0_n_10\,
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[15]\,
      I5 => \rTimeCount0_carry__0_n_9\,
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[16]\,
      I5 => \rTimeCount0_carry__0_n_8\,
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[17]\,
      I5 => \rTimeCount0_carry__1_n_15\,
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[18]\,
      I5 => \rTimeCount0_carry__1_n_14\,
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[19]\,
      I5 => \rTimeCount0_carry__1_n_13\,
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[1]\,
      I5 => rTimeCount0_carry_n_15,
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[20]\,
      I5 => \rTimeCount0_carry__1_n_12\,
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[21]\,
      I5 => \rTimeCount0_carry__1_n_11\,
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[22]\,
      I5 => \rTimeCount0_carry__1_n_10\,
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[23]\,
      I5 => \rTimeCount0_carry__1_n_9\,
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[24]\,
      I5 => \rTimeCount0_carry__1_n_8\,
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[25]\,
      I5 => \rTimeCount0_carry__2_n_15\,
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[26]\,
      I5 => \rTimeCount0_carry__2_n_14\,
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[27]\,
      I5 => \rTimeCount0_carry__2_n_13\,
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[28]\,
      I5 => \rTimeCount0_carry__2_n_12\,
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[29]\,
      I5 => \rTimeCount0_carry__2_n_11\,
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[2]\,
      I5 => rTimeCount0_carry_n_14,
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[30]\,
      I5 => \rTimeCount0_carry__2_n_10\,
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[31]\,
      I5 => \rTimeCount0_carry__2_n_9\,
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      I1 => \rTimeCount_reg_n_0_[19]\,
      I2 => \rTimeCount_reg_n_0_[10]\,
      I3 => \rTimeCount_reg_n_0_[25]\,
      I4 => \rTimeCount[31]_i_6__6_n_0\,
      O => \rTimeCount[31]_i_2__6_n_0\
    );
\rTimeCount[31]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      I1 => \rTimeCount_reg_n_0_[28]\,
      I2 => \rTimeCount_reg_n_0_[14]\,
      I3 => \rTimeCount_reg_n_0_[8]\,
      I4 => \rTimeCount[31]_i_7__6_n_0\,
      O => \rTimeCount[31]_i_3__6_n_0\
    );
\rTimeCount[31]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      I1 => \rTimeCount_reg_n_0_[3]\,
      I2 => \rTimeCount_reg_n_0_[17]\,
      I3 => \rTimeCount_reg_n_0_[2]\,
      I4 => \rTimeCount[31]_i_8__6_n_0\,
      O => \rTimeCount[31]_i_4__6_n_0\
    );
\rTimeCount[31]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      I1 => \rTimeCount_reg_n_0_[15]\,
      I2 => \rTimeCount_reg_n_0_[18]\,
      I3 => \rTimeCount_reg_n_0_[6]\,
      I4 => \rTimeCount[31]_i_9__6_n_0\,
      O => \rTimeCount[31]_i_5__6_n_0\
    );
\rTimeCount[31]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      I1 => \rTimeCount_reg_n_0_[26]\,
      I2 => \rTimeCount_reg_n_0_[22]\,
      I3 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount[31]_i_6__6_n_0\
    );
\rTimeCount[31]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      I1 => \rTimeCount_reg_n_0_[1]\,
      I2 => \rTimeCount_reg_n_0_[31]\,
      I3 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount[31]_i_7__6_n_0\
    );
\rTimeCount[31]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[0]\,
      I1 => \rTimeCount_reg_n_0_[21]\,
      I2 => \rTimeCount_reg_n_0_[9]\,
      I3 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount[31]_i_8__6_n_0\
    );
\rTimeCount[31]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      I1 => \rTimeCount_reg_n_0_[5]\,
      I2 => \rTimeCount_reg_n_0_[13]\,
      I3 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount[31]_i_9__6_n_0\
    );
\rTimeCount[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[3]\,
      I5 => rTimeCount0_carry_n_13,
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[4]\,
      I5 => rTimeCount0_carry_n_12,
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[5]\,
      I5 => rTimeCount0_carry_n_11,
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[6]\,
      I5 => rTimeCount0_carry_n_10,
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[7]\,
      I5 => rTimeCount0_carry_n_9,
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[8]\,
      I5 => rTimeCount0_carry_n_8,
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__6_n_0\,
      I1 => \rTimeCount[31]_i_3__6_n_0\,
      I2 => \rTimeCount[31]_i_4__6_n_0\,
      I3 => \rTimeCount[31]_i_5__6_n_0\,
      I4 => \rPeriod_reg_n_0_[9]\,
      I5 => \rTimeCount0_carry__0_n_15\,
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rSampledCount_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rCounter_reg[0]_0\ : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_8 : entity is "ExtTimeCounter";
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter_8;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_3__3_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__3_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__5_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__5_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__5_n_9\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_8__5_n_0\ : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_10 : STD_LOGIC;
  signal rTimeCount0_carry_n_11 : STD_LOGIC;
  signal rTimeCount0_carry_n_12 : STD_LOGIC;
  signal rTimeCount0_carry_n_13 : STD_LOGIC;
  signal rTimeCount0_carry_n_14 : STD_LOGIC;
  signal rTimeCount0_carry_n_15 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal rTimeCount0_carry_n_8 : STD_LOGIC;
  signal rTimeCount0_carry_n_9 : STD_LOGIC;
  signal \rTimeCount[31]_i_2__5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6__5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7__5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8__5_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9__5_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\rCounter[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_3__3_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_2__3_n_0\,
      CO(6) => \rCounter_reg[0]_i_2__3_n_1\,
      CO(5) => \rCounter_reg[0]_i_2__3_n_2\,
      CO(4) => \rCounter_reg[0]_i_2__3_n_3\,
      CO(3) => \rCounter_reg[0]_i_2__3_n_4\,
      CO(2) => \rCounter_reg[0]_i_2__3_n_5\,
      CO(1) => \rCounter_reg[0]_i_2__3_n_6\,
      CO(0) => \rCounter_reg[0]_i_2__3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_2__3_n_8\,
      O(6) => \rCounter_reg[0]_i_2__3_n_9\,
      O(5) => \rCounter_reg[0]_i_2__3_n_10\,
      O(4) => \rCounter_reg[0]_i_2__3_n_11\,
      O(3) => \rCounter_reg[0]_i_2__3_n_12\,
      O(2) => \rCounter_reg[0]_i_2__3_n_13\,
      O(1) => \rCounter_reg[0]_i_2__3_n_14\,
      O(0) => \rCounter_reg[0]_i_2__3_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_3__3_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1__5_n_0\,
      CO(6) => \rCounter_reg[16]_i_1__5_n_1\,
      CO(5) => \rCounter_reg[16]_i_1__5_n_2\,
      CO(4) => \rCounter_reg[16]_i_1__5_n_3\,
      CO(3) => \rCounter_reg[16]_i_1__5_n_4\,
      CO(2) => \rCounter_reg[16]_i_1__5_n_5\,
      CO(1) => \rCounter_reg[16]_i_1__5_n_6\,
      CO(0) => \rCounter_reg[16]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1__5_n_8\,
      O(6) => \rCounter_reg[16]_i_1__5_n_9\,
      O(5) => \rCounter_reg[16]_i_1__5_n_10\,
      O(4) => \rCounter_reg[16]_i_1__5_n_11\,
      O(3) => \rCounter_reg[16]_i_1__5_n_12\,
      O(2) => \rCounter_reg[16]_i_1__5_n_13\,
      O(1) => \rCounter_reg[16]_i_1__5_n_14\,
      O(0) => \rCounter_reg[16]_i_1__5_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[16]_i_1__5_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1__5_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1__5_n_1\,
      CO(5) => \rCounter_reg[24]_i_1__5_n_2\,
      CO(4) => \rCounter_reg[24]_i_1__5_n_3\,
      CO(3) => \rCounter_reg[24]_i_1__5_n_4\,
      CO(2) => \rCounter_reg[24]_i_1__5_n_5\,
      CO(1) => \rCounter_reg[24]_i_1__5_n_6\,
      CO(0) => \rCounter_reg[24]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1__5_n_8\,
      O(6) => \rCounter_reg[24]_i_1__5_n_9\,
      O(5) => \rCounter_reg[24]_i_1__5_n_10\,
      O(4) => \rCounter_reg[24]_i_1__5_n_11\,
      O(3) => \rCounter_reg[24]_i_1__5_n_12\,
      O(2) => \rCounter_reg[24]_i_1__5_n_13\,
      O(1) => \rCounter_reg[24]_i_1__5_n_14\,
      O(0) => \rCounter_reg[24]_i_1__5_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[24]_i_1__5_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[0]_i_2__3_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1__5_n_0\,
      CO(6) => \rCounter_reg[8]_i_1__5_n_1\,
      CO(5) => \rCounter_reg[8]_i_1__5_n_2\,
      CO(4) => \rCounter_reg[8]_i_1__5_n_3\,
      CO(3) => \rCounter_reg[8]_i_1__5_n_4\,
      CO(2) => \rCounter_reg[8]_i_1__5_n_5\,
      CO(1) => \rCounter_reg[8]_i_1__5_n_6\,
      CO(0) => \rCounter_reg[8]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1__5_n_8\,
      O(6) => \rCounter_reg[8]_i_1__5_n_9\,
      O(5) => \rCounter_reg[8]_i_1__5_n_10\,
      O(4) => \rCounter_reg[8]_i_1__5_n_11\,
      O(3) => \rCounter_reg[8]_i_1__5_n_12\,
      O(2) => \rCounter_reg[8]_i_1__5_n_13\,
      O(1) => \rCounter_reg[8]_i_1__5_n_14\,
      O(0) => \rCounter_reg[8]_i_1__5_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rCounter_reg[0]_0\,
      D => \rCounter_reg[8]_i_1__5_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(0),
      Q => \^q\(0),
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(10),
      Q => \^q\(10),
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(11),
      Q => \^q\(11),
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(12),
      Q => \^q\(12),
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(13),
      Q => \^q\(13),
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(14),
      Q => \^q\(14),
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(15),
      Q => \^q\(15),
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(16),
      Q => \^q\(16),
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(17),
      Q => \^q\(17),
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(18),
      Q => \^q\(18),
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(19),
      Q => \^q\(19),
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(1),
      Q => \^q\(1),
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(20),
      Q => \^q\(20),
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(21),
      Q => \^q\(21),
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(22),
      Q => \^q\(22),
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(23),
      Q => \^q\(23),
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(24),
      Q => \^q\(24),
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(25),
      Q => \^q\(25),
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(26),
      Q => \^q\(26),
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(27),
      Q => \^q\(27),
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(28),
      Q => \^q\(28),
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(29),
      Q => \^q\(29),
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(2),
      Q => \^q\(2),
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(30),
      Q => \^q\(30),
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(31),
      Q => \^q\(31),
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(3),
      Q => \^q\(3),
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(4),
      Q => \^q\(4),
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(5),
      Q => \^q\(5),
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(6),
      Q => \^q\(6),
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(7),
      Q => \^q\(7),
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(8),
      Q => \^q\(8),
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(9),
      Q => \^q\(9),
      R => iReset
    );
\rSampledCount[31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg[31]_0\(0),
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg[31]_0\(10),
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg[31]_0\(11),
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg[31]_0\(12),
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg[31]_0\(13),
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg[31]_0\(14),
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg[31]_0\(15),
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg[31]_0\(16),
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg[31]_0\(17),
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg[31]_0\(18),
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg[31]_0\(19),
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg[31]_0\(1),
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg[31]_0\(20),
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg[31]_0\(21),
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg[31]_0\(22),
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg[31]_0\(23),
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg[31]_0\(24),
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg[31]_0\(25),
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg[31]_0\(26),
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg[31]_0\(27),
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg[31]_0\(28),
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg[31]_0\(29),
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg[31]_0\(2),
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg[31]_0\(30),
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg[31]_0\(31),
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg[31]_0\(3),
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg[31]_0\(4),
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg[31]_0\(5),
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg[31]_0\(6),
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg[31]_0\(7),
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg[31]_0\(8),
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg[31]_0\(9),
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7) => rTimeCount0_carry_n_8,
      O(6) => rTimeCount0_carry_n_9,
      O(5) => rTimeCount0_carry_n_10,
      O(4) => rTimeCount0_carry_n_11,
      O(3) => rTimeCount0_carry_n_12,
      O(2) => rTimeCount0_carry_n_13,
      O(1) => rTimeCount0_carry_n_14,
      O(0) => rTimeCount0_carry_n_15,
      S(7) => \rTimeCount0_carry_i_1__5_n_0\,
      S(6) => \rTimeCount0_carry_i_2__5_n_0\,
      S(5) => \rTimeCount0_carry_i_3__5_n_0\,
      S(4) => \rTimeCount0_carry_i_4__5_n_0\,
      S(3) => \rTimeCount0_carry_i_5__5_n_0\,
      S(2) => \rTimeCount0_carry_i_6__5_n_0\,
      S(1) => \rTimeCount0_carry_i_7__5_n_0\,
      S(0) => \rTimeCount0_carry_i_8__5_n_0\
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7) => \rTimeCount0_carry__0_n_8\,
      O(6) => \rTimeCount0_carry__0_n_9\,
      O(5) => \rTimeCount0_carry__0_n_10\,
      O(4) => \rTimeCount0_carry__0_n_11\,
      O(3) => \rTimeCount0_carry__0_n_12\,
      O(2) => \rTimeCount0_carry__0_n_13\,
      O(1) => \rTimeCount0_carry__0_n_14\,
      O(0) => \rTimeCount0_carry__0_n_15\,
      S(7) => \rTimeCount0_carry__0_i_1__5_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2__5_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3__5_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4__5_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5__5_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6__5_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7__5_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8__5_n_0\
    );
\rTimeCount0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1__5_n_0\
    );
\rTimeCount0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2__5_n_0\
    );
\rTimeCount0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3__5_n_0\
    );
\rTimeCount0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4__5_n_0\
    );
\rTimeCount0_carry__0_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5__5_n_0\
    );
\rTimeCount0_carry__0_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6__5_n_0\
    );
\rTimeCount0_carry__0_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7__5_n_0\
    );
\rTimeCount0_carry__0_i_8__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8__5_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7) => \rTimeCount0_carry__1_n_8\,
      O(6) => \rTimeCount0_carry__1_n_9\,
      O(5) => \rTimeCount0_carry__1_n_10\,
      O(4) => \rTimeCount0_carry__1_n_11\,
      O(3) => \rTimeCount0_carry__1_n_12\,
      O(2) => \rTimeCount0_carry__1_n_13\,
      O(1) => \rTimeCount0_carry__1_n_14\,
      O(0) => \rTimeCount0_carry__1_n_15\,
      S(7) => \rTimeCount0_carry__1_i_1__5_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2__5_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3__5_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4__5_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5__5_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6__5_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7__5_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8__5_n_0\
    );
\rTimeCount0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1__5_n_0\
    );
\rTimeCount0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2__5_n_0\
    );
\rTimeCount0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3__5_n_0\
    );
\rTimeCount0_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4__5_n_0\
    );
\rTimeCount0_carry__1_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5__5_n_0\
    );
\rTimeCount0_carry__1_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6__5_n_0\
    );
\rTimeCount0_carry__1_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7__5_n_0\
    );
\rTimeCount0_carry__1_i_8__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8__5_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6) => \rTimeCount0_carry__2_n_9\,
      O(5) => \rTimeCount0_carry__2_n_10\,
      O(4) => \rTimeCount0_carry__2_n_11\,
      O(3) => \rTimeCount0_carry__2_n_12\,
      O(2) => \rTimeCount0_carry__2_n_13\,
      O(1) => \rTimeCount0_carry__2_n_14\,
      O(0) => \rTimeCount0_carry__2_n_15\,
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1__5_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2__5_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3__5_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4__5_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5__5_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6__5_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7__5_n_0\
    );
\rTimeCount0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1__5_n_0\
    );
\rTimeCount0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2__5_n_0\
    );
\rTimeCount0_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3__5_n_0\
    );
\rTimeCount0_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4__5_n_0\
    );
\rTimeCount0_carry__2_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5__5_n_0\
    );
\rTimeCount0_carry__2_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6__5_n_0\
    );
\rTimeCount0_carry__2_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7__5_n_0\
    );
\rTimeCount0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => \rTimeCount0_carry_i_1__5_n_0\
    );
\rTimeCount0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount0_carry_i_2__5_n_0\
    );
\rTimeCount0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount0_carry_i_3__5_n_0\
    );
\rTimeCount0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount0_carry_i_4__5_n_0\
    );
\rTimeCount0_carry_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => \rTimeCount0_carry_i_5__5_n_0\
    );
\rTimeCount0_carry_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => \rTimeCount0_carry_i_6__5_n_0\
    );
\rTimeCount0_carry_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => \rTimeCount0_carry_i_7__5_n_0\
    );
\rTimeCount0_carry_i_8__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => \rTimeCount0_carry_i_8__5_n_0\
    );
\rTimeCount[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(0),
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(10),
      I5 => \rTimeCount0_carry__0_n_14\,
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(11),
      I5 => \rTimeCount0_carry__0_n_13\,
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(12),
      I5 => \rTimeCount0_carry__0_n_12\,
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(13),
      I5 => \rTimeCount0_carry__0_n_11\,
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(14),
      I5 => \rTimeCount0_carry__0_n_10\,
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(15),
      I5 => \rTimeCount0_carry__0_n_9\,
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(16),
      I5 => \rTimeCount0_carry__0_n_8\,
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(17),
      I5 => \rTimeCount0_carry__1_n_15\,
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(18),
      I5 => \rTimeCount0_carry__1_n_14\,
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(19),
      I5 => \rTimeCount0_carry__1_n_13\,
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(1),
      I5 => rTimeCount0_carry_n_15,
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(20),
      I5 => \rTimeCount0_carry__1_n_12\,
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(21),
      I5 => \rTimeCount0_carry__1_n_11\,
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(22),
      I5 => \rTimeCount0_carry__1_n_10\,
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(23),
      I5 => \rTimeCount0_carry__1_n_9\,
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(24),
      I5 => \rTimeCount0_carry__1_n_8\,
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(25),
      I5 => \rTimeCount0_carry__2_n_15\,
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(26),
      I5 => \rTimeCount0_carry__2_n_14\,
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(27),
      I5 => \rTimeCount0_carry__2_n_13\,
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(28),
      I5 => \rTimeCount0_carry__2_n_12\,
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(29),
      I5 => \rTimeCount0_carry__2_n_11\,
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(2),
      I5 => rTimeCount0_carry_n_14,
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(30),
      I5 => \rTimeCount0_carry__2_n_10\,
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(31),
      I5 => \rTimeCount0_carry__2_n_9\,
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      I1 => \rTimeCount_reg_n_0_[10]\,
      I2 => \rTimeCount_reg_n_0_[7]\,
      I3 => \rTimeCount_reg_n_0_[19]\,
      I4 => \rTimeCount[31]_i_6__5_n_0\,
      O => \rTimeCount[31]_i_2__5_n_0\
    );
\rTimeCount[31]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      I1 => \rTimeCount_reg_n_0_[3]\,
      I2 => \rTimeCount_reg_n_0_[8]\,
      I3 => \rTimeCount_reg_n_0_[0]\,
      I4 => \rTimeCount[31]_i_7__5_n_0\,
      O => \rTimeCount[31]_i_3__5_n_0\
    );
\rTimeCount[31]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      I1 => \rTimeCount_reg_n_0_[20]\,
      I2 => \rTimeCount_reg_n_0_[4]\,
      I3 => \rTimeCount_reg_n_0_[30]\,
      I4 => \rTimeCount[31]_i_8__5_n_0\,
      O => \rTimeCount[31]_i_4__5_n_0\
    );
\rTimeCount[31]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      I1 => \rTimeCount_reg_n_0_[22]\,
      I2 => \rTimeCount_reg_n_0_[5]\,
      I3 => \rTimeCount_reg_n_0_[31]\,
      I4 => \rTimeCount[31]_i_9__5_n_0\,
      O => \rTimeCount[31]_i_5__5_n_0\
    );
\rTimeCount[31]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      I1 => \rTimeCount_reg_n_0_[14]\,
      I2 => \rTimeCount_reg_n_0_[6]\,
      I3 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount[31]_i_6__5_n_0\
    );
\rTimeCount[31]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      I1 => \rTimeCount_reg_n_0_[1]\,
      I2 => \rTimeCount_reg_n_0_[2]\,
      I3 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount[31]_i_7__5_n_0\
    );
\rTimeCount[31]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      I1 => \rTimeCount_reg_n_0_[21]\,
      I2 => \rTimeCount_reg_n_0_[13]\,
      I3 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount[31]_i_8__5_n_0\
    );
\rTimeCount[31]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      I1 => \rTimeCount_reg_n_0_[26]\,
      I2 => \rTimeCount_reg_n_0_[24]\,
      I3 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount[31]_i_9__5_n_0\
    );
\rTimeCount[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(3),
      I5 => rTimeCount0_carry_n_13,
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(4),
      I5 => rTimeCount0_carry_n_12,
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(5),
      I5 => rTimeCount0_carry_n_11,
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(6),
      I5 => rTimeCount0_carry_n_10,
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(7),
      I5 => rTimeCount0_carry_n_9,
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(8),
      I5 => rTimeCount0_carry_n_8,
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__5_n_0\,
      I1 => \rTimeCount[31]_i_3__5_n_0\,
      I2 => \rTimeCount[31]_i_4__5_n_0\,
      I3 => \rTimeCount[31]_i_5__5_n_0\,
      I4 => \^q\(9),
      I5 => \rTimeCount0_carry__0_n_15\,
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ExtTimeCounter_9 is
  port (
    \rSampledCount_reg[31]_0\ : out STD_LOGIC;
    \rSampledCount_reg[30]_0\ : out STD_LOGIC;
    \rSampledCount_reg[29]_0\ : out STD_LOGIC;
    \rSampledCount_reg[28]_0\ : out STD_LOGIC;
    \rSampledCount_reg[27]_0\ : out STD_LOGIC;
    \rSampledCount_reg[26]_0\ : out STD_LOGIC;
    \rSampledCount_reg[25]_0\ : out STD_LOGIC;
    \rSampledCount_reg[24]_0\ : out STD_LOGIC;
    \rSampledCount_reg[23]_0\ : out STD_LOGIC;
    \rSampledCount_reg[22]_0\ : out STD_LOGIC;
    \rSampledCount_reg[21]_0\ : out STD_LOGIC;
    \rSampledCount_reg[20]_0\ : out STD_LOGIC;
    \rSampledCount_reg[19]_0\ : out STD_LOGIC;
    \rSampledCount_reg[18]_0\ : out STD_LOGIC;
    \rSampledCount_reg[17]_0\ : out STD_LOGIC;
    \rSampledCount_reg[16]_0\ : out STD_LOGIC;
    \rSampledCount_reg[15]_0\ : out STD_LOGIC;
    \rSampledCount_reg[14]_0\ : out STD_LOGIC;
    \rSampledCount_reg[13]_0\ : out STD_LOGIC;
    \rSampledCount_reg[12]_0\ : out STD_LOGIC;
    \rSampledCount_reg[11]_0\ : out STD_LOGIC;
    \rSampledCount_reg[10]_0\ : out STD_LOGIC;
    \rSampledCount_reg[9]_0\ : out STD_LOGIC;
    \rSampledCount_reg[8]_0\ : out STD_LOGIC;
    \rSampledCount_reg[7]_0\ : out STD_LOGIC;
    \rSampledCount_reg[6]_0\ : out STD_LOGIC;
    \rSampledCount_reg[5]_0\ : out STD_LOGIC;
    \rSampledCount_reg[4]_0\ : out STD_LOGIC;
    \rSampledCount_reg[3]_0\ : out STD_LOGIC;
    \rSampledCount_reg[2]_0\ : out STD_LOGIC;
    \rSampledCount_reg[1]_0\ : out STD_LOGIC;
    \rSampledCount_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rReadData_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rReadData_reg[31]_i_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rReadData_reg[31]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_9 : entity is "ExtTimeCounter";
end sys_top_t4nfc_hlper_2_0_ExtTimeCounter_9;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ExtTimeCounter_9 is
  signal rCounter0 : STD_LOGIC;
  signal \rCounter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal rCounter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rCounter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \rCounter_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \rCounter_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_10\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_11\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_12\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_13\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_14\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_15\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_8\ : STD_LOGIC;
  signal \rCounter_reg[24]_i_1__2_n_9\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \rCounter_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[0]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[10]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[11]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[12]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[13]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[14]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[15]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[16]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[17]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[18]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[19]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[1]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[20]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[21]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[22]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[23]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[24]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[25]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[26]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[27]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[28]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[29]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[2]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[30]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[31]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[3]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[4]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[5]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[6]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[7]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[8]\ : STD_LOGIC;
  signal \rPeriod_reg_n_0_[9]\ : STD_LOGIC;
  signal rSampledCount : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rSampledCount_reg_n_0_[9]\ : STD_LOGIC;
  signal rTimeCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rTimeCount0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__0_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_1\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_8\ : STD_LOGIC;
  signal \rTimeCount0_carry__1_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_6__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_i_7__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_10\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_11\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_12\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_13\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_14\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_15\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_2\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_3\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_4\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_5\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_6\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_7\ : STD_LOGIC;
  signal \rTimeCount0_carry__2_n_9\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \rTimeCount0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal rTimeCount0_carry_n_0 : STD_LOGIC;
  signal rTimeCount0_carry_n_1 : STD_LOGIC;
  signal rTimeCount0_carry_n_10 : STD_LOGIC;
  signal rTimeCount0_carry_n_11 : STD_LOGIC;
  signal rTimeCount0_carry_n_12 : STD_LOGIC;
  signal rTimeCount0_carry_n_13 : STD_LOGIC;
  signal rTimeCount0_carry_n_14 : STD_LOGIC;
  signal rTimeCount0_carry_n_15 : STD_LOGIC;
  signal rTimeCount0_carry_n_2 : STD_LOGIC;
  signal rTimeCount0_carry_n_3 : STD_LOGIC;
  signal rTimeCount0_carry_n_4 : STD_LOGIC;
  signal rTimeCount0_carry_n_5 : STD_LOGIC;
  signal rTimeCount0_carry_n_6 : STD_LOGIC;
  signal rTimeCount0_carry_n_7 : STD_LOGIC;
  signal rTimeCount0_carry_n_8 : STD_LOGIC;
  signal rTimeCount0_carry_n_9 : STD_LOGIC;
  signal \rTimeCount[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \rTimeCount[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[16]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[17]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[18]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[19]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[20]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[21]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[22]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[23]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[24]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[25]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[26]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[27]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[28]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[29]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[30]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[31]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimeCount_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_rCounter_reg[24]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rTimeCount0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\rCounter[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => iReset,
      O => rCounter0
    );
\rCounter[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rCounter_reg(0),
      O => \rCounter[0]_i_3__0_n_0\
    );
\rCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_15\,
      Q => rCounter_reg(0),
      R => rCounter0
    );
\rCounter_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rCounter_reg[0]_i_2__0_n_0\,
      CO(6) => \rCounter_reg[0]_i_2__0_n_1\,
      CO(5) => \rCounter_reg[0]_i_2__0_n_2\,
      CO(4) => \rCounter_reg[0]_i_2__0_n_3\,
      CO(3) => \rCounter_reg[0]_i_2__0_n_4\,
      CO(2) => \rCounter_reg[0]_i_2__0_n_5\,
      CO(1) => \rCounter_reg[0]_i_2__0_n_6\,
      CO(0) => \rCounter_reg[0]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \rCounter_reg[0]_i_2__0_n_8\,
      O(6) => \rCounter_reg[0]_i_2__0_n_9\,
      O(5) => \rCounter_reg[0]_i_2__0_n_10\,
      O(4) => \rCounter_reg[0]_i_2__0_n_11\,
      O(3) => \rCounter_reg[0]_i_2__0_n_12\,
      O(2) => \rCounter_reg[0]_i_2__0_n_13\,
      O(1) => \rCounter_reg[0]_i_2__0_n_14\,
      O(0) => \rCounter_reg[0]_i_2__0_n_15\,
      S(7 downto 1) => rCounter_reg(7 downto 1),
      S(0) => \rCounter[0]_i_3__0_n_0\
    );
\rCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_13\,
      Q => rCounter_reg(10),
      R => rCounter0
    );
\rCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_12\,
      Q => rCounter_reg(11),
      R => rCounter0
    );
\rCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_11\,
      Q => rCounter_reg(12),
      R => rCounter0
    );
\rCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_10\,
      Q => rCounter_reg(13),
      R => rCounter0
    );
\rCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_9\,
      Q => rCounter_reg(14),
      R => rCounter0
    );
\rCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_8\,
      Q => rCounter_reg(15),
      R => rCounter0
    );
\rCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_15\,
      Q => rCounter_reg(16),
      R => rCounter0
    );
\rCounter_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[16]_i_1__2_n_0\,
      CO(6) => \rCounter_reg[16]_i_1__2_n_1\,
      CO(5) => \rCounter_reg[16]_i_1__2_n_2\,
      CO(4) => \rCounter_reg[16]_i_1__2_n_3\,
      CO(3) => \rCounter_reg[16]_i_1__2_n_4\,
      CO(2) => \rCounter_reg[16]_i_1__2_n_5\,
      CO(1) => \rCounter_reg[16]_i_1__2_n_6\,
      CO(0) => \rCounter_reg[16]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[16]_i_1__2_n_8\,
      O(6) => \rCounter_reg[16]_i_1__2_n_9\,
      O(5) => \rCounter_reg[16]_i_1__2_n_10\,
      O(4) => \rCounter_reg[16]_i_1__2_n_11\,
      O(3) => \rCounter_reg[16]_i_1__2_n_12\,
      O(2) => \rCounter_reg[16]_i_1__2_n_13\,
      O(1) => \rCounter_reg[16]_i_1__2_n_14\,
      O(0) => \rCounter_reg[16]_i_1__2_n_15\,
      S(7 downto 0) => rCounter_reg(23 downto 16)
    );
\rCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_14\,
      Q => rCounter_reg(17),
      R => rCounter0
    );
\rCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_13\,
      Q => rCounter_reg(18),
      R => rCounter0
    );
\rCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_12\,
      Q => rCounter_reg(19),
      R => rCounter0
    );
\rCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_14\,
      Q => rCounter_reg(1),
      R => rCounter0
    );
\rCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_11\,
      Q => rCounter_reg(20),
      R => rCounter0
    );
\rCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_10\,
      Q => rCounter_reg(21),
      R => rCounter0
    );
\rCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_9\,
      Q => rCounter_reg(22),
      R => rCounter0
    );
\rCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[16]_i_1__2_n_8\,
      Q => rCounter_reg(23),
      R => rCounter0
    );
\rCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_15\,
      Q => rCounter_reg(24),
      R => rCounter0
    );
\rCounter_reg[24]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[16]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rCounter_reg[24]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \rCounter_reg[24]_i_1__2_n_1\,
      CO(5) => \rCounter_reg[24]_i_1__2_n_2\,
      CO(4) => \rCounter_reg[24]_i_1__2_n_3\,
      CO(3) => \rCounter_reg[24]_i_1__2_n_4\,
      CO(2) => \rCounter_reg[24]_i_1__2_n_5\,
      CO(1) => \rCounter_reg[24]_i_1__2_n_6\,
      CO(0) => \rCounter_reg[24]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[24]_i_1__2_n_8\,
      O(6) => \rCounter_reg[24]_i_1__2_n_9\,
      O(5) => \rCounter_reg[24]_i_1__2_n_10\,
      O(4) => \rCounter_reg[24]_i_1__2_n_11\,
      O(3) => \rCounter_reg[24]_i_1__2_n_12\,
      O(2) => \rCounter_reg[24]_i_1__2_n_13\,
      O(1) => \rCounter_reg[24]_i_1__2_n_14\,
      O(0) => \rCounter_reg[24]_i_1__2_n_15\,
      S(7 downto 0) => rCounter_reg(31 downto 24)
    );
\rCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_14\,
      Q => rCounter_reg(25),
      R => rCounter0
    );
\rCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_13\,
      Q => rCounter_reg(26),
      R => rCounter0
    );
\rCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_12\,
      Q => rCounter_reg(27),
      R => rCounter0
    );
\rCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_11\,
      Q => rCounter_reg(28),
      R => rCounter0
    );
\rCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_10\,
      Q => rCounter_reg(29),
      R => rCounter0
    );
\rCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_13\,
      Q => rCounter_reg(2),
      R => rCounter0
    );
\rCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_9\,
      Q => rCounter_reg(30),
      R => rCounter0
    );
\rCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[24]_i_1__2_n_8\,
      Q => rCounter_reg(31),
      R => rCounter0
    );
\rCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_12\,
      Q => rCounter_reg(3),
      R => rCounter0
    );
\rCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_11\,
      Q => rCounter_reg(4),
      R => rCounter0
    );
\rCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_10\,
      Q => rCounter_reg(5),
      R => rCounter0
    );
\rCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_9\,
      Q => rCounter_reg(6),
      R => rCounter0
    );
\rCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[0]_i_2__0_n_8\,
      Q => rCounter_reg(7),
      R => rCounter0
    );
\rCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_15\,
      Q => rCounter_reg(8),
      R => rCounter0
    );
\rCounter_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rCounter_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rCounter_reg[8]_i_1__2_n_0\,
      CO(6) => \rCounter_reg[8]_i_1__2_n_1\,
      CO(5) => \rCounter_reg[8]_i_1__2_n_2\,
      CO(4) => \rCounter_reg[8]_i_1__2_n_3\,
      CO(3) => \rCounter_reg[8]_i_1__2_n_4\,
      CO(2) => \rCounter_reg[8]_i_1__2_n_5\,
      CO(1) => \rCounter_reg[8]_i_1__2_n_6\,
      CO(0) => \rCounter_reg[8]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rCounter_reg[8]_i_1__2_n_8\,
      O(6) => \rCounter_reg[8]_i_1__2_n_9\,
      O(5) => \rCounter_reg[8]_i_1__2_n_10\,
      O(4) => \rCounter_reg[8]_i_1__2_n_11\,
      O(3) => \rCounter_reg[8]_i_1__2_n_12\,
      O(2) => \rCounter_reg[8]_i_1__2_n_13\,
      O(1) => \rCounter_reg[8]_i_1__2_n_14\,
      O(0) => \rCounter_reg[8]_i_1__2_n_15\,
      S(7 downto 0) => rCounter_reg(15 downto 8)
    );
\rCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => Q(0),
      D => \rCounter_reg[8]_i_1__2_n_14\,
      Q => rCounter_reg(9),
      R => rCounter0
    );
\rPeriod_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(0),
      Q => \rPeriod_reg_n_0_[0]\,
      R => iReset
    );
\rPeriod_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(10),
      Q => \rPeriod_reg_n_0_[10]\,
      R => iReset
    );
\rPeriod_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(11),
      Q => \rPeriod_reg_n_0_[11]\,
      R => iReset
    );
\rPeriod_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(12),
      Q => \rPeriod_reg_n_0_[12]\,
      R => iReset
    );
\rPeriod_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(13),
      Q => \rPeriod_reg_n_0_[13]\,
      S => iReset
    );
\rPeriod_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(14),
      Q => \rPeriod_reg_n_0_[14]\,
      S => iReset
    );
\rPeriod_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(15),
      Q => \rPeriod_reg_n_0_[15]\,
      S => iReset
    );
\rPeriod_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(16),
      Q => \rPeriod_reg_n_0_[16]\,
      S => iReset
    );
\rPeriod_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(17),
      Q => \rPeriod_reg_n_0_[17]\,
      R => iReset
    );
\rPeriod_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(18),
      Q => \rPeriod_reg_n_0_[18]\,
      S => iReset
    );
\rPeriod_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(19),
      Q => \rPeriod_reg_n_0_[19]\,
      R => iReset
    );
\rPeriod_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(1),
      Q => \rPeriod_reg_n_0_[1]\,
      R => iReset
    );
\rPeriod_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(20),
      Q => \rPeriod_reg_n_0_[20]\,
      S => iReset
    );
\rPeriod_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(21),
      Q => \rPeriod_reg_n_0_[21]\,
      S => iReset
    );
\rPeriod_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(22),
      Q => \rPeriod_reg_n_0_[22]\,
      S => iReset
    );
\rPeriod_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(23),
      Q => \rPeriod_reg_n_0_[23]\,
      S => iReset
    );
\rPeriod_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(24),
      Q => \rPeriod_reg_n_0_[24]\,
      S => iReset
    );
\rPeriod_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(25),
      Q => \rPeriod_reg_n_0_[25]\,
      R => iReset
    );
\rPeriod_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(26),
      Q => \rPeriod_reg_n_0_[26]\,
      S => iReset
    );
\rPeriod_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(27),
      Q => \rPeriod_reg_n_0_[27]\,
      R => iReset
    );
\rPeriod_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(28),
      Q => \rPeriod_reg_n_0_[28]\,
      R => iReset
    );
\rPeriod_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(29),
      Q => \rPeriod_reg_n_0_[29]\,
      R => iReset
    );
\rPeriod_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(2),
      Q => \rPeriod_reg_n_0_[2]\,
      R => iReset
    );
\rPeriod_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(30),
      Q => \rPeriod_reg_n_0_[30]\,
      R => iReset
    );
\rPeriod_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(31),
      Q => \rPeriod_reg_n_0_[31]\,
      R => iReset
    );
\rPeriod_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(3),
      Q => \rPeriod_reg_n_0_[3]\,
      R => iReset
    );
\rPeriod_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(4),
      Q => \rPeriod_reg_n_0_[4]\,
      R => iReset
    );
\rPeriod_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(5),
      Q => \rPeriod_reg_n_0_[5]\,
      R => iReset
    );
\rPeriod_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(6),
      Q => \rPeriod_reg_n_0_[6]\,
      R => iReset
    );
\rPeriod_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(7),
      Q => \rPeriod_reg_n_0_[7]\,
      R => iReset
    );
\rPeriod_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(8),
      Q => \rPeriod_reg_n_0_[8]\,
      S => iReset
    );
\rPeriod_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPeriod_reg[31]_0\(0),
      D => D(9),
      Q => \rPeriod_reg_n_0_[9]\,
      R => iReset
    );
\rReadData[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[0]\,
      I1 => \rPeriod_reg_n_0_[0]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(0),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(0),
      O => \rSampledCount_reg[0]_0\
    );
\rReadData[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[10]\,
      I1 => \rPeriod_reg_n_0_[10]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(10),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(10),
      O => \rSampledCount_reg[10]_0\
    );
\rReadData[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[11]\,
      I1 => \rPeriod_reg_n_0_[11]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(11),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(11),
      O => \rSampledCount_reg[11]_0\
    );
\rReadData[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[12]\,
      I1 => \rPeriod_reg_n_0_[12]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(12),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(12),
      O => \rSampledCount_reg[12]_0\
    );
\rReadData[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[13]\,
      I1 => \rPeriod_reg_n_0_[13]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(13),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(13),
      O => \rSampledCount_reg[13]_0\
    );
\rReadData[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[14]\,
      I1 => \rPeriod_reg_n_0_[14]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(14),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(14),
      O => \rSampledCount_reg[14]_0\
    );
\rReadData[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[15]\,
      I1 => \rPeriod_reg_n_0_[15]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(15),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(15),
      O => \rSampledCount_reg[15]_0\
    );
\rReadData[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[16]\,
      I1 => \rPeriod_reg_n_0_[16]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(16),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(16),
      O => \rSampledCount_reg[16]_0\
    );
\rReadData[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[17]\,
      I1 => \rPeriod_reg_n_0_[17]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(17),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(17),
      O => \rSampledCount_reg[17]_0\
    );
\rReadData[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[18]\,
      I1 => \rPeriod_reg_n_0_[18]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(18),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(18),
      O => \rSampledCount_reg[18]_0\
    );
\rReadData[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[19]\,
      I1 => \rPeriod_reg_n_0_[19]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(19),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(19),
      O => \rSampledCount_reg[19]_0\
    );
\rReadData[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[1]\,
      I1 => \rPeriod_reg_n_0_[1]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(1),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(1),
      O => \rSampledCount_reg[1]_0\
    );
\rReadData[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[20]\,
      I1 => \rPeriod_reg_n_0_[20]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(20),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(20),
      O => \rSampledCount_reg[20]_0\
    );
\rReadData[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[21]\,
      I1 => \rPeriod_reg_n_0_[21]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(21),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(21),
      O => \rSampledCount_reg[21]_0\
    );
\rReadData[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[22]\,
      I1 => \rPeriod_reg_n_0_[22]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(22),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(22),
      O => \rSampledCount_reg[22]_0\
    );
\rReadData[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[23]\,
      I1 => \rPeriod_reg_n_0_[23]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(23),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(23),
      O => \rSampledCount_reg[23]_0\
    );
\rReadData[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[24]\,
      I1 => \rPeriod_reg_n_0_[24]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(24),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(24),
      O => \rSampledCount_reg[24]_0\
    );
\rReadData[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[25]\,
      I1 => \rPeriod_reg_n_0_[25]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(25),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(25),
      O => \rSampledCount_reg[25]_0\
    );
\rReadData[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[26]\,
      I1 => \rPeriod_reg_n_0_[26]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(26),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(26),
      O => \rSampledCount_reg[26]_0\
    );
\rReadData[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[27]\,
      I1 => \rPeriod_reg_n_0_[27]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(27),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(27),
      O => \rSampledCount_reg[27]_0\
    );
\rReadData[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[28]\,
      I1 => \rPeriod_reg_n_0_[28]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(28),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(28),
      O => \rSampledCount_reg[28]_0\
    );
\rReadData[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[29]\,
      I1 => \rPeriod_reg_n_0_[29]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(29),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(29),
      O => \rSampledCount_reg[29]_0\
    );
\rReadData[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[2]\,
      I1 => \rPeriod_reg_n_0_[2]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(2),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(2),
      O => \rSampledCount_reg[2]_0\
    );
\rReadData[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[30]\,
      I1 => \rPeriod_reg_n_0_[30]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(30),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(30),
      O => \rSampledCount_reg[30]_0\
    );
\rReadData[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[31]\,
      I1 => \rPeriod_reg_n_0_[31]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(31),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(31),
      O => \rSampledCount_reg[31]_0\
    );
\rReadData[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[3]\,
      I1 => \rPeriod_reg_n_0_[3]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(3),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(3),
      O => \rSampledCount_reg[3]_0\
    );
\rReadData[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[4]\,
      I1 => \rPeriod_reg_n_0_[4]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(4),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(4),
      O => \rSampledCount_reg[4]_0\
    );
\rReadData[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[5]\,
      I1 => \rPeriod_reg_n_0_[5]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(5),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(5),
      O => \rSampledCount_reg[5]_0\
    );
\rReadData[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[6]\,
      I1 => \rPeriod_reg_n_0_[6]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(6),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(6),
      O => \rSampledCount_reg[6]_0\
    );
\rReadData[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[7]\,
      I1 => \rPeriod_reg_n_0_[7]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(7),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(7),
      O => \rSampledCount_reg[7]_0\
    );
\rReadData[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[8]\,
      I1 => \rPeriod_reg_n_0_[8]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(8),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(8),
      O => \rSampledCount_reg[8]_0\
    );
\rReadData[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rSampledCount_reg_n_0_[9]\,
      I1 => \rPeriod_reg_n_0_[9]\,
      I2 => \rReadData_reg[30]\(1),
      I3 => \rReadData_reg[31]_i_2\(9),
      I4 => \rReadData_reg[30]\(0),
      I5 => \rReadData_reg[31]_i_2_0\(9),
      O => \rSampledCount_reg[9]_0\
    );
\rSampledCount[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      O => rSampledCount
    );
\rSampledCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(0),
      Q => \rSampledCount_reg_n_0_[0]\,
      R => iReset
    );
\rSampledCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(10),
      Q => \rSampledCount_reg_n_0_[10]\,
      R => iReset
    );
\rSampledCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(11),
      Q => \rSampledCount_reg_n_0_[11]\,
      R => iReset
    );
\rSampledCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(12),
      Q => \rSampledCount_reg_n_0_[12]\,
      R => iReset
    );
\rSampledCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(13),
      Q => \rSampledCount_reg_n_0_[13]\,
      R => iReset
    );
\rSampledCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(14),
      Q => \rSampledCount_reg_n_0_[14]\,
      R => iReset
    );
\rSampledCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(15),
      Q => \rSampledCount_reg_n_0_[15]\,
      R => iReset
    );
\rSampledCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(16),
      Q => \rSampledCount_reg_n_0_[16]\,
      R => iReset
    );
\rSampledCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(17),
      Q => \rSampledCount_reg_n_0_[17]\,
      R => iReset
    );
\rSampledCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(18),
      Q => \rSampledCount_reg_n_0_[18]\,
      R => iReset
    );
\rSampledCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(19),
      Q => \rSampledCount_reg_n_0_[19]\,
      R => iReset
    );
\rSampledCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(1),
      Q => \rSampledCount_reg_n_0_[1]\,
      R => iReset
    );
\rSampledCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(20),
      Q => \rSampledCount_reg_n_0_[20]\,
      R => iReset
    );
\rSampledCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(21),
      Q => \rSampledCount_reg_n_0_[21]\,
      R => iReset
    );
\rSampledCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(22),
      Q => \rSampledCount_reg_n_0_[22]\,
      R => iReset
    );
\rSampledCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(23),
      Q => \rSampledCount_reg_n_0_[23]\,
      R => iReset
    );
\rSampledCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(24),
      Q => \rSampledCount_reg_n_0_[24]\,
      R => iReset
    );
\rSampledCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(25),
      Q => \rSampledCount_reg_n_0_[25]\,
      R => iReset
    );
\rSampledCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(26),
      Q => \rSampledCount_reg_n_0_[26]\,
      R => iReset
    );
\rSampledCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(27),
      Q => \rSampledCount_reg_n_0_[27]\,
      R => iReset
    );
\rSampledCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(28),
      Q => \rSampledCount_reg_n_0_[28]\,
      R => iReset
    );
\rSampledCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(29),
      Q => \rSampledCount_reg_n_0_[29]\,
      R => iReset
    );
\rSampledCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(2),
      Q => \rSampledCount_reg_n_0_[2]\,
      R => iReset
    );
\rSampledCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(30),
      Q => \rSampledCount_reg_n_0_[30]\,
      R => iReset
    );
\rSampledCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(31),
      Q => \rSampledCount_reg_n_0_[31]\,
      R => iReset
    );
\rSampledCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(3),
      Q => \rSampledCount_reg_n_0_[3]\,
      R => iReset
    );
\rSampledCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(4),
      Q => \rSampledCount_reg_n_0_[4]\,
      R => iReset
    );
\rSampledCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(5),
      Q => \rSampledCount_reg_n_0_[5]\,
      R => iReset
    );
\rSampledCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(6),
      Q => \rSampledCount_reg_n_0_[6]\,
      R => iReset
    );
\rSampledCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(7),
      Q => \rSampledCount_reg_n_0_[7]\,
      R => iReset
    );
\rSampledCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(8),
      Q => \rSampledCount_reg_n_0_[8]\,
      R => iReset
    );
\rSampledCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rSampledCount,
      D => rCounter_reg(9),
      Q => \rSampledCount_reg_n_0_[9]\,
      R => iReset
    );
rTimeCount0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => rTimeCount0_carry_n_0,
      CO(6) => rTimeCount0_carry_n_1,
      CO(5) => rTimeCount0_carry_n_2,
      CO(4) => rTimeCount0_carry_n_3,
      CO(3) => rTimeCount0_carry_n_4,
      CO(2) => rTimeCount0_carry_n_5,
      CO(1) => rTimeCount0_carry_n_6,
      CO(0) => rTimeCount0_carry_n_7,
      DI(7) => \rTimeCount_reg_n_0_[8]\,
      DI(6) => \rTimeCount_reg_n_0_[7]\,
      DI(5) => \rTimeCount_reg_n_0_[6]\,
      DI(4) => \rTimeCount_reg_n_0_[5]\,
      DI(3) => \rTimeCount_reg_n_0_[4]\,
      DI(2) => \rTimeCount_reg_n_0_[3]\,
      DI(1) => \rTimeCount_reg_n_0_[2]\,
      DI(0) => \rTimeCount_reg_n_0_[1]\,
      O(7) => rTimeCount0_carry_n_8,
      O(6) => rTimeCount0_carry_n_9,
      O(5) => rTimeCount0_carry_n_10,
      O(4) => rTimeCount0_carry_n_11,
      O(3) => rTimeCount0_carry_n_12,
      O(2) => rTimeCount0_carry_n_13,
      O(1) => rTimeCount0_carry_n_14,
      O(0) => rTimeCount0_carry_n_15,
      S(7) => \rTimeCount0_carry_i_1__2_n_0\,
      S(6) => \rTimeCount0_carry_i_2__2_n_0\,
      S(5) => \rTimeCount0_carry_i_3__2_n_0\,
      S(4) => \rTimeCount0_carry_i_4__2_n_0\,
      S(3) => \rTimeCount0_carry_i_5__2_n_0\,
      S(2) => \rTimeCount0_carry_i_6__2_n_0\,
      S(1) => \rTimeCount0_carry_i_7__2_n_0\,
      S(0) => \rTimeCount0_carry_i_8__2_n_0\
    );
\rTimeCount0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rTimeCount0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__0_n_0\,
      CO(6) => \rTimeCount0_carry__0_n_1\,
      CO(5) => \rTimeCount0_carry__0_n_2\,
      CO(4) => \rTimeCount0_carry__0_n_3\,
      CO(3) => \rTimeCount0_carry__0_n_4\,
      CO(2) => \rTimeCount0_carry__0_n_5\,
      CO(1) => \rTimeCount0_carry__0_n_6\,
      CO(0) => \rTimeCount0_carry__0_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[16]\,
      DI(6) => \rTimeCount_reg_n_0_[15]\,
      DI(5) => \rTimeCount_reg_n_0_[14]\,
      DI(4) => \rTimeCount_reg_n_0_[13]\,
      DI(3) => \rTimeCount_reg_n_0_[12]\,
      DI(2) => \rTimeCount_reg_n_0_[11]\,
      DI(1) => \rTimeCount_reg_n_0_[10]\,
      DI(0) => \rTimeCount_reg_n_0_[9]\,
      O(7) => \rTimeCount0_carry__0_n_8\,
      O(6) => \rTimeCount0_carry__0_n_9\,
      O(5) => \rTimeCount0_carry__0_n_10\,
      O(4) => \rTimeCount0_carry__0_n_11\,
      O(3) => \rTimeCount0_carry__0_n_12\,
      O(2) => \rTimeCount0_carry__0_n_13\,
      O(1) => \rTimeCount0_carry__0_n_14\,
      O(0) => \rTimeCount0_carry__0_n_15\,
      S(7) => \rTimeCount0_carry__0_i_1__2_n_0\,
      S(6) => \rTimeCount0_carry__0_i_2__2_n_0\,
      S(5) => \rTimeCount0_carry__0_i_3__2_n_0\,
      S(4) => \rTimeCount0_carry__0_i_4__2_n_0\,
      S(3) => \rTimeCount0_carry__0_i_5__2_n_0\,
      S(2) => \rTimeCount0_carry__0_i_6__2_n_0\,
      S(1) => \rTimeCount0_carry__0_i_7__2_n_0\,
      S(0) => \rTimeCount0_carry__0_i_8__2_n_0\
    );
\rTimeCount0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      O => \rTimeCount0_carry__0_i_1__2_n_0\
    );
\rTimeCount0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[15]\,
      O => \rTimeCount0_carry__0_i_2__2_n_0\
    );
\rTimeCount0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[14]\,
      O => \rTimeCount0_carry__0_i_3__2_n_0\
    );
\rTimeCount0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      O => \rTimeCount0_carry__0_i_4__2_n_0\
    );
\rTimeCount0_carry__0_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[12]\,
      O => \rTimeCount0_carry__0_i_5__2_n_0\
    );
\rTimeCount0_carry__0_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      O => \rTimeCount0_carry__0_i_6__2_n_0\
    );
\rTimeCount0_carry__0_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[10]\,
      O => \rTimeCount0_carry__0_i_7__2_n_0\
    );
\rTimeCount0_carry__0_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      O => \rTimeCount0_carry__0_i_8__2_n_0\
    );
\rTimeCount0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rTimeCount0_carry__1_n_0\,
      CO(6) => \rTimeCount0_carry__1_n_1\,
      CO(5) => \rTimeCount0_carry__1_n_2\,
      CO(4) => \rTimeCount0_carry__1_n_3\,
      CO(3) => \rTimeCount0_carry__1_n_4\,
      CO(2) => \rTimeCount0_carry__1_n_5\,
      CO(1) => \rTimeCount0_carry__1_n_6\,
      CO(0) => \rTimeCount0_carry__1_n_7\,
      DI(7) => \rTimeCount_reg_n_0_[24]\,
      DI(6) => \rTimeCount_reg_n_0_[23]\,
      DI(5) => \rTimeCount_reg_n_0_[22]\,
      DI(4) => \rTimeCount_reg_n_0_[21]\,
      DI(3) => \rTimeCount_reg_n_0_[20]\,
      DI(2) => \rTimeCount_reg_n_0_[19]\,
      DI(1) => \rTimeCount_reg_n_0_[18]\,
      DI(0) => \rTimeCount_reg_n_0_[17]\,
      O(7) => \rTimeCount0_carry__1_n_8\,
      O(6) => \rTimeCount0_carry__1_n_9\,
      O(5) => \rTimeCount0_carry__1_n_10\,
      O(4) => \rTimeCount0_carry__1_n_11\,
      O(3) => \rTimeCount0_carry__1_n_12\,
      O(2) => \rTimeCount0_carry__1_n_13\,
      O(1) => \rTimeCount0_carry__1_n_14\,
      O(0) => \rTimeCount0_carry__1_n_15\,
      S(7) => \rTimeCount0_carry__1_i_1__2_n_0\,
      S(6) => \rTimeCount0_carry__1_i_2__2_n_0\,
      S(5) => \rTimeCount0_carry__1_i_3__2_n_0\,
      S(4) => \rTimeCount0_carry__1_i_4__2_n_0\,
      S(3) => \rTimeCount0_carry__1_i_5__2_n_0\,
      S(2) => \rTimeCount0_carry__1_i_6__2_n_0\,
      S(1) => \rTimeCount0_carry__1_i_7__2_n_0\,
      S(0) => \rTimeCount0_carry__1_i_8__2_n_0\
    );
\rTimeCount0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount0_carry__1_i_1__2_n_0\
    );
\rTimeCount0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount0_carry__1_i_2__2_n_0\
    );
\rTimeCount0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[22]\,
      O => \rTimeCount0_carry__1_i_3__2_n_0\
    );
\rTimeCount0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[21]\,
      O => \rTimeCount0_carry__1_i_4__2_n_0\
    );
\rTimeCount0_carry__1_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[20]\,
      O => \rTimeCount0_carry__1_i_5__2_n_0\
    );
\rTimeCount0_carry__1_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[19]\,
      O => \rTimeCount0_carry__1_i_6__2_n_0\
    );
\rTimeCount0_carry__1_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[18]\,
      O => \rTimeCount0_carry__1_i_7__2_n_0\
    );
\rTimeCount0_carry__1_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      O => \rTimeCount0_carry__1_i_8__2_n_0\
    );
\rTimeCount0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rTimeCount0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rTimeCount0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rTimeCount0_carry__2_n_2\,
      CO(4) => \rTimeCount0_carry__2_n_3\,
      CO(3) => \rTimeCount0_carry__2_n_4\,
      CO(2) => \rTimeCount0_carry__2_n_5\,
      CO(1) => \rTimeCount0_carry__2_n_6\,
      CO(0) => \rTimeCount0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rTimeCount_reg_n_0_[30]\,
      DI(4) => \rTimeCount_reg_n_0_[29]\,
      DI(3) => \rTimeCount_reg_n_0_[28]\,
      DI(2) => \rTimeCount_reg_n_0_[27]\,
      DI(1) => \rTimeCount_reg_n_0_[26]\,
      DI(0) => \rTimeCount_reg_n_0_[25]\,
      O(7) => \NLW_rTimeCount0_carry__2_O_UNCONNECTED\(7),
      O(6) => \rTimeCount0_carry__2_n_9\,
      O(5) => \rTimeCount0_carry__2_n_10\,
      O(4) => \rTimeCount0_carry__2_n_11\,
      O(3) => \rTimeCount0_carry__2_n_12\,
      O(2) => \rTimeCount0_carry__2_n_13\,
      O(1) => \rTimeCount0_carry__2_n_14\,
      O(0) => \rTimeCount0_carry__2_n_15\,
      S(7) => '0',
      S(6) => \rTimeCount0_carry__2_i_1__2_n_0\,
      S(5) => \rTimeCount0_carry__2_i_2__2_n_0\,
      S(4) => \rTimeCount0_carry__2_i_3__2_n_0\,
      S(3) => \rTimeCount0_carry__2_i_4__2_n_0\,
      S(2) => \rTimeCount0_carry__2_i_5__2_n_0\,
      S(1) => \rTimeCount0_carry__2_i_6__2_n_0\,
      S(0) => \rTimeCount0_carry__2_i_7__2_n_0\
    );
\rTimeCount0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[31]\,
      O => \rTimeCount0_carry__2_i_1__2_n_0\
    );
\rTimeCount0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[30]\,
      O => \rTimeCount0_carry__2_i_2__2_n_0\
    );
\rTimeCount0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[29]\,
      O => \rTimeCount0_carry__2_i_3__2_n_0\
    );
\rTimeCount0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[28]\,
      O => \rTimeCount0_carry__2_i_4__2_n_0\
    );
\rTimeCount0_carry__2_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[27]\,
      O => \rTimeCount0_carry__2_i_5__2_n_0\
    );
\rTimeCount0_carry__2_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      O => \rTimeCount0_carry__2_i_6__2_n_0\
    );
\rTimeCount0_carry__2_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[25]\,
      O => \rTimeCount0_carry__2_i_7__2_n_0\
    );
\rTimeCount0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      O => \rTimeCount0_carry_i_1__2_n_0\
    );
\rTimeCount0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[7]\,
      O => \rTimeCount0_carry_i_2__2_n_0\
    );
\rTimeCount0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount0_carry_i_3__2_n_0\
    );
\rTimeCount0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      O => \rTimeCount0_carry_i_4__2_n_0\
    );
\rTimeCount0_carry_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[4]\,
      O => \rTimeCount0_carry_i_5__2_n_0\
    );
\rTimeCount0_carry_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[3]\,
      O => \rTimeCount0_carry_i_6__2_n_0\
    );
\rTimeCount0_carry_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[2]\,
      O => \rTimeCount0_carry_i_7__2_n_0\
    );
\rTimeCount0_carry_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[1]\,
      O => \rTimeCount0_carry_i_8__2_n_0\
    );
\rTimeCount[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[0]\,
      I5 => \rTimeCount_reg_n_0_[0]\,
      O => rTimeCount(0)
    );
\rTimeCount[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[10]\,
      I5 => \rTimeCount0_carry__0_n_14\,
      O => rTimeCount(10)
    );
\rTimeCount[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[11]\,
      I5 => \rTimeCount0_carry__0_n_13\,
      O => rTimeCount(11)
    );
\rTimeCount[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[12]\,
      I5 => \rTimeCount0_carry__0_n_12\,
      O => rTimeCount(12)
    );
\rTimeCount[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[13]\,
      I5 => \rTimeCount0_carry__0_n_11\,
      O => rTimeCount(13)
    );
\rTimeCount[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[14]\,
      I5 => \rTimeCount0_carry__0_n_10\,
      O => rTimeCount(14)
    );
\rTimeCount[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[15]\,
      I5 => \rTimeCount0_carry__0_n_9\,
      O => rTimeCount(15)
    );
\rTimeCount[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[16]\,
      I5 => \rTimeCount0_carry__0_n_8\,
      O => rTimeCount(16)
    );
\rTimeCount[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[17]\,
      I5 => \rTimeCount0_carry__1_n_15\,
      O => rTimeCount(17)
    );
\rTimeCount[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[18]\,
      I5 => \rTimeCount0_carry__1_n_14\,
      O => rTimeCount(18)
    );
\rTimeCount[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[19]\,
      I5 => \rTimeCount0_carry__1_n_13\,
      O => rTimeCount(19)
    );
\rTimeCount[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[1]\,
      I5 => rTimeCount0_carry_n_15,
      O => rTimeCount(1)
    );
\rTimeCount[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[20]\,
      I5 => \rTimeCount0_carry__1_n_12\,
      O => rTimeCount(20)
    );
\rTimeCount[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[21]\,
      I5 => \rTimeCount0_carry__1_n_11\,
      O => rTimeCount(21)
    );
\rTimeCount[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[22]\,
      I5 => \rTimeCount0_carry__1_n_10\,
      O => rTimeCount(22)
    );
\rTimeCount[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[23]\,
      I5 => \rTimeCount0_carry__1_n_9\,
      O => rTimeCount(23)
    );
\rTimeCount[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[24]\,
      I5 => \rTimeCount0_carry__1_n_8\,
      O => rTimeCount(24)
    );
\rTimeCount[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[25]\,
      I5 => \rTimeCount0_carry__2_n_15\,
      O => rTimeCount(25)
    );
\rTimeCount[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[26]\,
      I5 => \rTimeCount0_carry__2_n_14\,
      O => rTimeCount(26)
    );
\rTimeCount[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[27]\,
      I5 => \rTimeCount0_carry__2_n_13\,
      O => rTimeCount(27)
    );
\rTimeCount[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[28]\,
      I5 => \rTimeCount0_carry__2_n_12\,
      O => rTimeCount(28)
    );
\rTimeCount[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[29]\,
      I5 => \rTimeCount0_carry__2_n_11\,
      O => rTimeCount(29)
    );
\rTimeCount[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[2]\,
      I5 => rTimeCount0_carry_n_14,
      O => rTimeCount(2)
    );
\rTimeCount[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[30]\,
      I5 => \rTimeCount0_carry__2_n_10\,
      O => rTimeCount(30)
    );
\rTimeCount[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[31]\,
      I5 => \rTimeCount0_carry__2_n_9\,
      O => rTimeCount(31)
    );
\rTimeCount[31]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[5]\,
      I1 => \rTimeCount_reg_n_0_[1]\,
      I2 => \rTimeCount_reg_n_0_[4]\,
      I3 => \rTimeCount_reg_n_0_[28]\,
      I4 => \rTimeCount[31]_i_6__2_n_0\,
      O => \rTimeCount[31]_i_2__2_n_0\
    );
\rTimeCount[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[26]\,
      I1 => \rTimeCount_reg_n_0_[22]\,
      I2 => \rTimeCount_reg_n_0_[10]\,
      I3 => \rTimeCount_reg_n_0_[25]\,
      I4 => \rTimeCount[31]_i_7__2_n_0\,
      O => \rTimeCount[31]_i_3__2_n_0\
    );
\rTimeCount[31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[11]\,
      I1 => \rTimeCount_reg_n_0_[30]\,
      I2 => \rTimeCount_reg_n_0_[29]\,
      I3 => \rTimeCount_reg_n_0_[7]\,
      I4 => \rTimeCount[31]_i_8__2_n_0\,
      O => \rTimeCount[31]_i_4__2_n_0\
    );
\rTimeCount[31]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[17]\,
      I1 => \rTimeCount_reg_n_0_[14]\,
      I2 => \rTimeCount_reg_n_0_[27]\,
      I3 => \rTimeCount_reg_n_0_[15]\,
      I4 => \rTimeCount[31]_i_9__2_n_0\,
      O => \rTimeCount[31]_i_5__2_n_0\
    );
\rTimeCount[31]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[13]\,
      I1 => \rTimeCount_reg_n_0_[2]\,
      I2 => \rTimeCount_reg_n_0_[31]\,
      I3 => \rTimeCount_reg_n_0_[0]\,
      O => \rTimeCount[31]_i_6__2_n_0\
    );
\rTimeCount[31]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[16]\,
      I1 => \rTimeCount_reg_n_0_[3]\,
      I2 => \rTimeCount_reg_n_0_[19]\,
      I3 => \rTimeCount_reg_n_0_[6]\,
      O => \rTimeCount[31]_i_7__2_n_0\
    );
\rTimeCount[31]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[8]\,
      I1 => \rTimeCount_reg_n_0_[18]\,
      I2 => \rTimeCount_reg_n_0_[20]\,
      I3 => \rTimeCount_reg_n_0_[23]\,
      O => \rTimeCount[31]_i_8__2_n_0\
    );
\rTimeCount[31]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rTimeCount_reg_n_0_[9]\,
      I1 => \rTimeCount_reg_n_0_[21]\,
      I2 => \rTimeCount_reg_n_0_[12]\,
      I3 => \rTimeCount_reg_n_0_[24]\,
      O => \rTimeCount[31]_i_9__2_n_0\
    );
\rTimeCount[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[3]\,
      I5 => rTimeCount0_carry_n_13,
      O => rTimeCount(3)
    );
\rTimeCount[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[4]\,
      I5 => rTimeCount0_carry_n_12,
      O => rTimeCount(4)
    );
\rTimeCount[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[5]\,
      I5 => rTimeCount0_carry_n_11,
      O => rTimeCount(5)
    );
\rTimeCount[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[6]\,
      I5 => rTimeCount0_carry_n_10,
      O => rTimeCount(6)
    );
\rTimeCount[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[7]\,
      I5 => rTimeCount0_carry_n_9,
      O => rTimeCount(7)
    );
\rTimeCount[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[8]\,
      I5 => rTimeCount0_carry_n_8,
      O => rTimeCount(8)
    );
\rTimeCount[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00040000"
    )
        port map (
      I0 => \rTimeCount[31]_i_2__2_n_0\,
      I1 => \rTimeCount[31]_i_3__2_n_0\,
      I2 => \rTimeCount[31]_i_4__2_n_0\,
      I3 => \rTimeCount[31]_i_5__2_n_0\,
      I4 => \rPeriod_reg_n_0_[9]\,
      I5 => \rTimeCount0_carry__0_n_15\,
      O => rTimeCount(9)
    );
\rTimeCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(0),
      Q => \rTimeCount_reg_n_0_[0]\,
      R => iReset
    );
\rTimeCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(10),
      Q => \rTimeCount_reg_n_0_[10]\,
      R => iReset
    );
\rTimeCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(11),
      Q => \rTimeCount_reg_n_0_[11]\,
      R => iReset
    );
\rTimeCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(12),
      Q => \rTimeCount_reg_n_0_[12]\,
      R => iReset
    );
\rTimeCount_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(13),
      Q => \rTimeCount_reg_n_0_[13]\,
      S => iReset
    );
\rTimeCount_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(14),
      Q => \rTimeCount_reg_n_0_[14]\,
      S => iReset
    );
\rTimeCount_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(15),
      Q => \rTimeCount_reg_n_0_[15]\,
      S => iReset
    );
\rTimeCount_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(16),
      Q => \rTimeCount_reg_n_0_[16]\,
      S => iReset
    );
\rTimeCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(17),
      Q => \rTimeCount_reg_n_0_[17]\,
      R => iReset
    );
\rTimeCount_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(18),
      Q => \rTimeCount_reg_n_0_[18]\,
      S => iReset
    );
\rTimeCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(19),
      Q => \rTimeCount_reg_n_0_[19]\,
      R => iReset
    );
\rTimeCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(1),
      Q => \rTimeCount_reg_n_0_[1]\,
      R => iReset
    );
\rTimeCount_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(20),
      Q => \rTimeCount_reg_n_0_[20]\,
      S => iReset
    );
\rTimeCount_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(21),
      Q => \rTimeCount_reg_n_0_[21]\,
      S => iReset
    );
\rTimeCount_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(22),
      Q => \rTimeCount_reg_n_0_[22]\,
      S => iReset
    );
\rTimeCount_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(23),
      Q => \rTimeCount_reg_n_0_[23]\,
      S => iReset
    );
\rTimeCount_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(24),
      Q => \rTimeCount_reg_n_0_[24]\,
      S => iReset
    );
\rTimeCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(25),
      Q => \rTimeCount_reg_n_0_[25]\,
      R => iReset
    );
\rTimeCount_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(26),
      Q => \rTimeCount_reg_n_0_[26]\,
      S => iReset
    );
\rTimeCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(27),
      Q => \rTimeCount_reg_n_0_[27]\,
      R => iReset
    );
\rTimeCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(28),
      Q => \rTimeCount_reg_n_0_[28]\,
      R => iReset
    );
\rTimeCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(29),
      Q => \rTimeCount_reg_n_0_[29]\,
      R => iReset
    );
\rTimeCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(2),
      Q => \rTimeCount_reg_n_0_[2]\,
      R => iReset
    );
\rTimeCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(30),
      Q => \rTimeCount_reg_n_0_[30]\,
      R => iReset
    );
\rTimeCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(31),
      Q => \rTimeCount_reg_n_0_[31]\,
      R => iReset
    );
\rTimeCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(3),
      Q => \rTimeCount_reg_n_0_[3]\,
      R => iReset
    );
\rTimeCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(4),
      Q => \rTimeCount_reg_n_0_[4]\,
      R => iReset
    );
\rTimeCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(5),
      Q => \rTimeCount_reg_n_0_[5]\,
      R => iReset
    );
\rTimeCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(6),
      Q => \rTimeCount_reg_n_0_[6]\,
      R => iReset
    );
\rTimeCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(7),
      Q => \rTimeCount_reg_n_0_[7]\,
      R => iReset
    );
\rTimeCount_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(8),
      Q => \rTimeCount_reg_n_0_[8]\,
      S => iReset
    );
\rTimeCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rTimeCount(9),
      Q => \rTimeCount_reg_n_0_[9]\,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8 is
  port (
    oWriteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rShiftReg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iToECCRData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_LFSR8;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8 is
  signal \rShiftReg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \rShiftReg__3\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wLFSROut : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oWriteData[0]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \oWriteData[1]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \oWriteData[2]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \oWriteData[3]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \oWriteData[4]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \oWriteData[5]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \oWriteData[6]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \oWriteData[7]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1__3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1__3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1__3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1__3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1__3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1__3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_2__0\ : label is "soft_lutpair275";
begin
\oWriteData[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(0),
      I1 => wLFSROut(0),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(0)
    );
\oWriteData[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(1),
      I1 => wLFSROut(1),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(1)
    );
\oWriteData[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(2),
      I1 => wLFSROut(2),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(2)
    );
\oWriteData[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(3),
      I1 => wLFSROut(3),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(3)
    );
\oWriteData[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(4),
      I1 => wLFSROut(4),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(4)
    );
\oWriteData[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(5),
      I1 => wLFSROut(5),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(5)
    );
\oWriteData[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(6),
      I1 => wLFSROut(6),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(6)
    );
\oWriteData[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(7),
      I1 => wLFSROut(7),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oWriteData(7)
    );
\rShiftReg[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \rShiftReg_reg[0]_0\(1),
      I4 => \rShiftReg[0]_i_2__3_n_0\,
      O => \rShiftReg[0]_i_1__3_n_0\
    );
\rShiftReg[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(4),
      I1 => wLFSROut(5),
      I2 => wLFSROut(6),
      I3 => wLFSROut(0),
      I4 => \rShiftReg__3\(8),
      O => \rShiftReg[0]_i_2__3_n_0\
    );
\rShiftReg[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(0),
      I1 => \rShiftReg_reg[0]_0\(1),
      O => \rShiftReg[1]_i_1__3_n_0\
    );
\rShiftReg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(1),
      I1 => \rShiftReg_reg[0]_0\(1),
      O => \rShiftReg[2]_i_1__3_n_0\
    );
\rShiftReg[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(2),
      O => \rShiftReg[3]_i_1__3_n_0\
    );
\rShiftReg[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(3),
      O => \rShiftReg[4]_i_1__3_n_0\
    );
\rShiftReg[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(4),
      O => \rShiftReg[5]_i_1__3_n_0\
    );
\rShiftReg[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(5),
      O => \rShiftReg[6]_i_1__3_n_0\
    );
\rShiftReg[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(6),
      O => \rShiftReg[7]_i_1__3_n_0\
    );
\rShiftReg[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(7),
      O => \rShiftReg[8]_i_2__0_n_0\
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[0]_i_1__3_n_0\,
      Q => wLFSROut(0),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[1]_i_1__3_n_0\,
      Q => wLFSROut(1),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[2]_i_1__3_n_0\,
      Q => wLFSROut(2),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[3]_i_1__3_n_0\,
      Q => wLFSROut(3),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[4]_i_1__3_n_0\,
      Q => wLFSROut(4),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[5]_i_1__3_n_0\,
      Q => wLFSROut(5),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[6]_i_1__3_n_0\,
      Q => wLFSROut(6),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[7]_i_1__3_n_0\,
      Q => wLFSROut(7),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[8]_i_2__0_n_0\,
      Q => \rShiftReg__3\(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8_0 is
  port (
    oWriteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rShiftReg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iToECCRData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_LFSR8_0 : entity is "LFSR8";
end sys_top_t4nfc_hlper_2_0_LFSR8_0;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8_0 is
  signal \rShiftReg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg__4\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wLFSROut : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oWriteData[10]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \oWriteData[11]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \oWriteData[12]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \oWriteData[13]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \oWriteData[14]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \oWriteData[15]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \oWriteData[8]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \oWriteData[9]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1__4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1__4\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1__4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1__4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1__4\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1__4\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1__4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_1__4\ : label is "soft_lutpair283";
begin
\oWriteData[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(2),
      I1 => wLFSROut(10),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(2)
    );
\oWriteData[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(3),
      I1 => wLFSROut(11),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(3)
    );
\oWriteData[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(4),
      I1 => wLFSROut(12),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(4)
    );
\oWriteData[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(5),
      I1 => wLFSROut(13),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(5)
    );
\oWriteData[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(6),
      I1 => wLFSROut(14),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(6)
    );
\oWriteData[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(7),
      I1 => wLFSROut(15),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(7)
    );
\oWriteData[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(0),
      I1 => wLFSROut(8),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(0)
    );
\oWriteData[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(1),
      I1 => wLFSROut(9),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(1)
    );
\rShiftReg[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \rShiftReg_reg[1]_0\(1),
      I4 => \rShiftReg[0]_i_2__4_n_0\,
      O => \rShiftReg[0]_i_1__6_n_0\
    );
\rShiftReg[0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(12),
      I1 => wLFSROut(13),
      I2 => wLFSROut(14),
      I3 => wLFSROut(8),
      I4 => \rShiftReg__4\(8),
      O => \rShiftReg[0]_i_2__4_n_0\
    );
\rShiftReg[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rShiftReg_reg[1]_0\(1),
      I1 => wLFSROut(8),
      O => \rShiftReg[1]_i_1__4_n_0\
    );
\rShiftReg[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(9),
      I1 => \rShiftReg_reg[1]_0\(1),
      O => \rShiftReg[2]_i_1__4_n_0\
    );
\rShiftReg[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(10),
      O => \rShiftReg[3]_i_1__4_n_0\
    );
\rShiftReg[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(11),
      O => \rShiftReg[4]_i_1__4_n_0\
    );
\rShiftReg[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(12),
      O => \rShiftReg[5]_i_1__4_n_0\
    );
\rShiftReg[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(13),
      O => \rShiftReg[6]_i_1__4_n_0\
    );
\rShiftReg[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(14),
      O => \rShiftReg[7]_i_1__4_n_0\
    );
\rShiftReg[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(15),
      O => \rShiftReg[8]_i_1__4_n_0\
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[0]_i_1__6_n_0\,
      Q => wLFSROut(8),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[1]_i_1__4_n_0\,
      Q => wLFSROut(9),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[2]_i_1__4_n_0\,
      Q => wLFSROut(10),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[3]_i_1__4_n_0\,
      Q => wLFSROut(11),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[4]_i_1__4_n_0\,
      Q => wLFSROut(12),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[5]_i_1__4_n_0\,
      Q => wLFSROut(13),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[6]_i_1__4_n_0\,
      Q => wLFSROut(14),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[7]_i_1__4_n_0\,
      Q => wLFSROut(15),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[8]_i_1__4_n_0\,
      Q => \rShiftReg__4\(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8_1 is
  port (
    oWriteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rShiftReg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iToECCRData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_LFSR8_1 : entity is "LFSR8";
end sys_top_t4nfc_hlper_2_0_LFSR8_1;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8_1 is
  signal \rShiftReg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rShiftReg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg__5\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wLFSROut : STD_LOGIC_VECTOR ( 23 downto 16 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oWriteData[16]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \oWriteData[17]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \oWriteData[18]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \oWriteData[19]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \oWriteData[20]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \oWriteData[21]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \oWriteData[22]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \oWriteData[23]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1__5\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1__5\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1__5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1__5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1__5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1__5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1__5\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_1__5\ : label is "soft_lutpair291";
begin
\oWriteData[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(0),
      I1 => wLFSROut(16),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(0)
    );
\oWriteData[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(1),
      I1 => wLFSROut(17),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(1)
    );
\oWriteData[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(2),
      I1 => wLFSROut(18),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(2)
    );
\oWriteData[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(3),
      I1 => wLFSROut(19),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(3)
    );
\oWriteData[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(4),
      I1 => wLFSROut(20),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(4)
    );
\oWriteData[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(5),
      I1 => wLFSROut(21),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(5)
    );
\oWriteData[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(6),
      I1 => wLFSROut(22),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(6)
    );
\oWriteData[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(7),
      I1 => wLFSROut(23),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oWriteData(7)
    );
\rShiftReg[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \rShiftReg_reg[1]_0\(1),
      I4 => \rShiftReg[0]_i_2__5_n_0\,
      O => \rShiftReg[0]_i_1__4_n_0\
    );
\rShiftReg[0]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(20),
      I1 => wLFSROut(21),
      I2 => wLFSROut(22),
      I3 => wLFSROut(16),
      I4 => \rShiftReg__5\(8),
      O => \rShiftReg[0]_i_2__5_n_0\
    );
\rShiftReg[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(16),
      I1 => \rShiftReg_reg[1]_0\(1),
      O => \rShiftReg[1]_i_1__5_n_0\
    );
\rShiftReg[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rShiftReg_reg[1]_0\(1),
      I1 => wLFSROut(17),
      O => \rShiftReg[2]_i_1__5_n_0\
    );
\rShiftReg[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(18),
      O => \rShiftReg[3]_i_1__5_n_0\
    );
\rShiftReg[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(19),
      O => \rShiftReg[4]_i_1__5_n_0\
    );
\rShiftReg[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(20),
      O => \rShiftReg[5]_i_1__5_n_0\
    );
\rShiftReg[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(21),
      O => \rShiftReg[6]_i_1__5_n_0\
    );
\rShiftReg[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(22),
      O => \rShiftReg[7]_i_1__5_n_0\
    );
\rShiftReg[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(23),
      O => \rShiftReg[8]_i_1__5_n_0\
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[0]_i_1__4_n_0\,
      Q => wLFSROut(16),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[1]_i_1__5_n_0\,
      Q => wLFSROut(17),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[2]_i_1__5_n_0\,
      Q => wLFSROut(18),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[3]_i_1__5_n_0\,
      Q => wLFSROut(19),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[4]_i_1__5_n_0\,
      Q => wLFSROut(20),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[5]_i_1__5_n_0\,
      Q => wLFSROut(21),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[6]_i_1__5_n_0\,
      Q => wLFSROut(22),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[7]_i_1__5_n_0\,
      Q => wLFSROut(23),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[8]_i_1__5_n_0\,
      Q => \rShiftReg__5\(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    oWriteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iToECCRValid : in STD_LOGIC;
    rCurState : in STD_LOGIC;
    iWriteReady : in STD_LOGIC;
    \rShiftReg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    iToECCRData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_LFSR8_2 : entity is "LFSR8";
end sys_top_t4nfc_hlper_2_0_LFSR8_2;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rShiftReg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \rShiftReg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \rShiftReg__6\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wLFSROut : STD_LOGIC_VECTOR ( 31 downto 24 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oWriteData[24]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \oWriteData[25]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \oWriteData[26]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \oWriteData[27]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \oWriteData[28]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \oWriteData[29]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \oWriteData[30]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \oWriteData[31]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1__6\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1__6\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1__6\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1__6\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1__6\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1__6\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1__6\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_1__6\ : label is "soft_lutpair299";
begin
  E(0) <= \^e\(0);
\oWriteData[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(0),
      I1 => wLFSROut(24),
      I2 => Q(0),
      O => oWriteData(0)
    );
\oWriteData[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(1),
      I1 => wLFSROut(25),
      I2 => Q(0),
      O => oWriteData(1)
    );
\oWriteData[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(2),
      I1 => wLFSROut(26),
      I2 => Q(0),
      O => oWriteData(2)
    );
\oWriteData[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(3),
      I1 => wLFSROut(27),
      I2 => Q(0),
      O => oWriteData(3)
    );
\oWriteData[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(4),
      I1 => wLFSROut(28),
      I2 => Q(0),
      O => oWriteData(4)
    );
\oWriteData[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(5),
      I1 => wLFSROut(29),
      I2 => Q(0),
      O => oWriteData(5)
    );
\oWriteData[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(6),
      I1 => wLFSROut(30),
      I2 => Q(0),
      O => oWriteData(6)
    );
\oWriteData[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iToECCRData(7),
      I1 => wLFSROut(31),
      I2 => Q(0),
      O => oWriteData(7)
    );
\rShiftReg[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(3),
      I1 => \rShiftReg_reg[8]_0\(2),
      I2 => \rShiftReg_reg[8]_0\(4),
      I3 => Q(1),
      I4 => \rShiftReg[0]_i_2__6_n_0\,
      O => \rShiftReg[0]_i_1__5_n_0\
    );
\rShiftReg[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(28),
      I1 => wLFSROut(29),
      I2 => wLFSROut(30),
      I3 => wLFSROut(24),
      I4 => \rShiftReg__6\(8),
      O => \rShiftReg[0]_i_2__6_n_0\
    );
\rShiftReg[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => wLFSROut(24),
      O => \rShiftReg[1]_i_1__6_n_0\
    );
\rShiftReg[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => wLFSROut(25),
      O => \rShiftReg[2]_i_1__6_n_0\
    );
\rShiftReg[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(0),
      I1 => Q(1),
      I2 => wLFSROut(26),
      O => \rShiftReg[3]_i_1__6_n_0\
    );
\rShiftReg[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(1),
      I1 => Q(1),
      I2 => wLFSROut(27),
      O => \rShiftReg[4]_i_1__6_n_0\
    );
\rShiftReg[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(2),
      I1 => Q(1),
      I2 => wLFSROut(28),
      O => \rShiftReg[5]_i_1__6_n_0\
    );
\rShiftReg[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(3),
      I1 => Q(1),
      I2 => wLFSROut(29),
      O => \rShiftReg[6]_i_1__6_n_0\
    );
\rShiftReg[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(4),
      I1 => Q(1),
      I2 => wLFSROut(30),
      O => \rShiftReg[7]_i_1__6_n_0\
    );
\rShiftReg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => iToECCRValid,
      I2 => rCurState,
      I3 => iWriteReady,
      I4 => Q(0),
      O => \^e\(0)
    );
\rShiftReg[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(5),
      I1 => Q(1),
      I2 => wLFSROut(31),
      O => \rShiftReg[8]_i_1__6_n_0\
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[0]_i_1__5_n_0\,
      Q => wLFSROut(24),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[1]_i_1__6_n_0\,
      Q => wLFSROut(25),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[2]_i_1__6_n_0\,
      Q => wLFSROut(26),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[3]_i_1__6_n_0\,
      Q => wLFSROut(27),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[4]_i_1__6_n_0\,
      Q => wLFSROut(28),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[5]_i_1__6_n_0\,
      Q => wLFSROut(29),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[6]_i_1__6_n_0\,
      Q => wLFSROut(30),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[7]_i_1__6_n_0\,
      Q => wLFSROut(31),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[8]_i_1__6_n_0\,
      Q => \rShiftReg__6\(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8_3 is
  port (
    oToECCWData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rShiftReg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iReadData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_LFSR8_3 : entity is "LFSR8";
end sys_top_t4nfc_hlper_2_0_LFSR8_3;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8_3 is
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rShiftReg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \rShiftReg[0]_i_2_n_0\ : STD_LOGIC;
  signal wLFSROut : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oToECCWData[0]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \oToECCWData[1]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \oToECCWData[2]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \oToECCWData[3]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \oToECCWData[4]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \oToECCWData[5]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \oToECCWData[6]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \oToECCWData[7]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_2\ : label is "soft_lutpair239";
begin
\oToECCWData[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(0),
      I1 => wLFSROut(0),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(0)
    );
\oToECCWData[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(1),
      I1 => wLFSROut(1),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(1)
    );
\oToECCWData[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(2),
      I1 => wLFSROut(2),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(2)
    );
\oToECCWData[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(3),
      I1 => wLFSROut(3),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(3)
    );
\oToECCWData[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(4),
      I1 => wLFSROut(4),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(4)
    );
\oToECCWData[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(5),
      I1 => wLFSROut(5),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(5)
    );
\oToECCWData[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(6),
      I1 => wLFSROut(6),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(6)
    );
\oToECCWData[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(7),
      I1 => wLFSROut(7),
      I2 => \rShiftReg_reg[0]_0\(0),
      O => oToECCWData(7)
    );
\rShiftReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \rShiftReg_reg[0]_0\(1),
      I4 => \rShiftReg[0]_i_2_n_0\,
      O => p_1_in(0)
    );
\rShiftReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(4),
      I1 => wLFSROut(5),
      I2 => wLFSROut(6),
      I3 => wLFSROut(0),
      I4 => rShiftReg(8),
      O => \rShiftReg[0]_i_2_n_0\
    );
\rShiftReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(0),
      I1 => \rShiftReg_reg[0]_0\(1),
      O => p_1_in(1)
    );
\rShiftReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(1),
      I1 => \rShiftReg_reg[0]_0\(1),
      O => p_1_in(2)
    );
\rShiftReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(2),
      O => p_1_in(3)
    );
\rShiftReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(3),
      O => p_1_in(4)
    );
\rShiftReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(4),
      O => p_1_in(5)
    );
\rShiftReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(5),
      O => p_1_in(6)
    );
\rShiftReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(6),
      O => p_1_in(7)
    );
\rShiftReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \rShiftReg_reg[0]_0\(1),
      I2 => wLFSROut(7),
      O => p_1_in(8)
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(0),
      Q => wLFSROut(0),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(1),
      Q => wLFSROut(1),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(2),
      Q => wLFSROut(2),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(3),
      Q => wLFSROut(3),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(4),
      Q => wLFSROut(4),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(5),
      Q => wLFSROut(5),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(6),
      Q => wLFSROut(6),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(7),
      Q => wLFSROut(7),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_1_in(8),
      Q => rShiftReg(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8_4 is
  port (
    oToECCWData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rShiftReg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iReadData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_LFSR8_4 : entity is "LFSR8";
end sys_top_t4nfc_hlper_2_0_LFSR8_4;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8_4 is
  signal \rShiftReg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wLFSROut : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oToECCWData[10]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \oToECCWData[11]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \oToECCWData[12]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \oToECCWData[13]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \oToECCWData[14]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \oToECCWData[15]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \oToECCWData[8]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \oToECCWData[9]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_1__1\ : label is "soft_lutpair247";
begin
\oToECCWData[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(2),
      I1 => wLFSROut(10),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(2)
    );
\oToECCWData[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(3),
      I1 => wLFSROut(11),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(3)
    );
\oToECCWData[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(4),
      I1 => wLFSROut(12),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(4)
    );
\oToECCWData[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(5),
      I1 => wLFSROut(13),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(5)
    );
\oToECCWData[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(6),
      I1 => wLFSROut(14),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(6)
    );
\oToECCWData[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(7),
      I1 => wLFSROut(15),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(7)
    );
\oToECCWData[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(0),
      I1 => wLFSROut(8),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(0)
    );
\oToECCWData[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(1),
      I1 => wLFSROut(9),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(1)
    );
\rShiftReg[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \rShiftReg_reg[1]_0\(1),
      I4 => \rShiftReg[0]_i_2__0_n_0\,
      O => \rShiftReg[0]_i_1__2_n_0\
    );
\rShiftReg[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(12),
      I1 => wLFSROut(13),
      I2 => wLFSROut(14),
      I3 => wLFSROut(8),
      I4 => \rShiftReg__0\(8),
      O => \rShiftReg[0]_i_2__0_n_0\
    );
\rShiftReg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rShiftReg_reg[1]_0\(1),
      I1 => wLFSROut(8),
      O => \rShiftReg[1]_i_1__0_n_0\
    );
\rShiftReg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(9),
      I1 => \rShiftReg_reg[1]_0\(1),
      O => \rShiftReg[2]_i_1__0_n_0\
    );
\rShiftReg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(10),
      O => \rShiftReg[3]_i_1__0_n_0\
    );
\rShiftReg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(11),
      O => \rShiftReg[4]_i_1__0_n_0\
    );
\rShiftReg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(12),
      O => \rShiftReg[5]_i_1__0_n_0\
    );
\rShiftReg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(13),
      O => \rShiftReg[6]_i_1__0_n_0\
    );
\rShiftReg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(14),
      O => \rShiftReg[7]_i_1__0_n_0\
    );
\rShiftReg[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(15),
      O => \rShiftReg[8]_i_1__1_n_0\
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[0]_i_1__2_n_0\,
      Q => wLFSROut(8),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[1]_i_1__0_n_0\,
      Q => wLFSROut(9),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[2]_i_1__0_n_0\,
      Q => wLFSROut(10),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[3]_i_1__0_n_0\,
      Q => wLFSROut(11),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[4]_i_1__0_n_0\,
      Q => wLFSROut(12),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[5]_i_1__0_n_0\,
      Q => wLFSROut(13),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[6]_i_1__0_n_0\,
      Q => wLFSROut(14),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[7]_i_1__0_n_0\,
      Q => wLFSROut(15),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[8]_i_1__1_n_0\,
      Q => \rShiftReg__0\(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8_5 is
  port (
    oToECCWData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rShiftReg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iReadData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_LFSR8_5 : entity is "LFSR8";
end sys_top_t4nfc_hlper_2_0_LFSR8_5;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8_5 is
  signal \rShiftReg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rShiftReg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg__1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wLFSROut : STD_LOGIC_VECTOR ( 23 downto 16 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oToECCWData[16]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \oToECCWData[17]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \oToECCWData[18]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \oToECCWData[19]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \oToECCWData[20]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \oToECCWData[21]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \oToECCWData[22]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \oToECCWData[23]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1__1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1__1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_1__2\ : label is "soft_lutpair255";
begin
\oToECCWData[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(0),
      I1 => wLFSROut(16),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(0)
    );
\oToECCWData[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(1),
      I1 => wLFSROut(17),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(1)
    );
\oToECCWData[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(2),
      I1 => wLFSROut(18),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(2)
    );
\oToECCWData[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(3),
      I1 => wLFSROut(19),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(3)
    );
\oToECCWData[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(4),
      I1 => wLFSROut(20),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(4)
    );
\oToECCWData[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(5),
      I1 => wLFSROut(21),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(5)
    );
\oToECCWData[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(6),
      I1 => wLFSROut(22),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(6)
    );
\oToECCWData[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(7),
      I1 => wLFSROut(23),
      I2 => \rShiftReg_reg[1]_0\(0),
      O => oToECCWData(7)
    );
\rShiftReg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \rShiftReg_reg[1]_0\(1),
      I4 => \rShiftReg[0]_i_2__1_n_0\,
      O => \rShiftReg[0]_i_1__0_n_0\
    );
\rShiftReg[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(20),
      I1 => wLFSROut(21),
      I2 => wLFSROut(22),
      I3 => wLFSROut(16),
      I4 => \rShiftReg__1\(8),
      O => \rShiftReg[0]_i_2__1_n_0\
    );
\rShiftReg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wLFSROut(16),
      I1 => \rShiftReg_reg[1]_0\(1),
      O => \rShiftReg[1]_i_1__1_n_0\
    );
\rShiftReg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rShiftReg_reg[1]_0\(1),
      I1 => wLFSROut(17),
      O => \rShiftReg[2]_i_1__1_n_0\
    );
\rShiftReg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(18),
      O => \rShiftReg[3]_i_1__1_n_0\
    );
\rShiftReg[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(19),
      O => \rShiftReg[4]_i_1__1_n_0\
    );
\rShiftReg[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(20),
      O => \rShiftReg[5]_i_1__1_n_0\
    );
\rShiftReg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(21),
      O => \rShiftReg[6]_i_1__1_n_0\
    );
\rShiftReg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(22),
      O => \rShiftReg[7]_i_1__1_n_0\
    );
\rShiftReg[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \rShiftReg_reg[1]_0\(1),
      I2 => wLFSROut(23),
      O => \rShiftReg[8]_i_1__2_n_0\
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[0]_i_1__0_n_0\,
      Q => wLFSROut(16),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[1]_i_1__1_n_0\,
      Q => wLFSROut(17),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[2]_i_1__1_n_0\,
      Q => wLFSROut(18),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[3]_i_1__1_n_0\,
      Q => wLFSROut(19),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[4]_i_1__1_n_0\,
      Q => wLFSROut(20),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[5]_i_1__1_n_0\,
      Q => wLFSROut(21),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[6]_i_1__1_n_0\,
      Q => wLFSROut(22),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[7]_i_1__1_n_0\,
      Q => wLFSROut(23),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rShiftReg[8]_i_1__2_n_0\,
      Q => \rShiftReg__1\(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_LFSR8_6 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    oToECCWData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rCurState : in STD_LOGIC;
    iReadValid : in STD_LOGIC;
    iToECCWReady : in STD_LOGIC;
    \rShiftReg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    iReadData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_LFSR8_6 : entity is "LFSR8";
end sys_top_t4nfc_hlper_2_0_LFSR8_6;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_LFSR8_6 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rShiftReg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rShiftReg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \rShiftReg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \rShiftReg__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wLFSROut : STD_LOGIC_VECTOR ( 31 downto 24 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oToECCWData[24]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \oToECCWData[25]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \oToECCWData[26]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \oToECCWData[27]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \oToECCWData[28]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \oToECCWData[29]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \oToECCWData[30]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \oToECCWData[31]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rShiftReg[1]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rShiftReg[2]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rShiftReg[3]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rShiftReg[4]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rShiftReg[5]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \rShiftReg[6]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \rShiftReg[7]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rShiftReg[8]_i_1__3\ : label is "soft_lutpair263";
begin
  E(0) <= \^e\(0);
\oToECCWData[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(0),
      I1 => wLFSROut(24),
      I2 => Q(0),
      O => oToECCWData(0)
    );
\oToECCWData[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(1),
      I1 => wLFSROut(25),
      I2 => Q(0),
      O => oToECCWData(1)
    );
\oToECCWData[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(2),
      I1 => wLFSROut(26),
      I2 => Q(0),
      O => oToECCWData(2)
    );
\oToECCWData[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(3),
      I1 => wLFSROut(27),
      I2 => Q(0),
      O => oToECCWData(3)
    );
\oToECCWData[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(4),
      I1 => wLFSROut(28),
      I2 => Q(0),
      O => oToECCWData(4)
    );
\oToECCWData[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(5),
      I1 => wLFSROut(29),
      I2 => Q(0),
      O => oToECCWData(5)
    );
\oToECCWData[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(6),
      I1 => wLFSROut(30),
      I2 => Q(0),
      O => oToECCWData(6)
    );
\oToECCWData[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iReadData(7),
      I1 => wLFSROut(31),
      I2 => Q(0),
      O => oToECCWData(7)
    );
\rShiftReg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(3),
      I1 => \rShiftReg_reg[8]_0\(2),
      I2 => \rShiftReg_reg[8]_0\(4),
      I3 => Q(1),
      I4 => \rShiftReg[0]_i_2__2_n_0\,
      O => \rShiftReg[0]_i_1__1_n_0\
    );
\rShiftReg[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wLFSROut(28),
      I1 => wLFSROut(29),
      I2 => wLFSROut(30),
      I3 => wLFSROut(24),
      I4 => \rShiftReg__2\(8),
      O => \rShiftReg[0]_i_2__2_n_0\
    );
\rShiftReg[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => wLFSROut(24),
      O => \rShiftReg[1]_i_1__2_n_0\
    );
\rShiftReg[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => wLFSROut(25),
      O => \rShiftReg[2]_i_1__2_n_0\
    );
\rShiftReg[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(0),
      I1 => Q(1),
      I2 => wLFSROut(26),
      O => \rShiftReg[3]_i_1__2_n_0\
    );
\rShiftReg[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(1),
      I1 => Q(1),
      I2 => wLFSROut(27),
      O => \rShiftReg[4]_i_1__2_n_0\
    );
\rShiftReg[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(2),
      I1 => Q(1),
      I2 => wLFSROut(28),
      O => \rShiftReg[5]_i_1__2_n_0\
    );
\rShiftReg[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(3),
      I1 => Q(1),
      I2 => wLFSROut(29),
      O => \rShiftReg[6]_i_1__2_n_0\
    );
\rShiftReg[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(4),
      I1 => Q(1),
      I2 => wLFSROut(30),
      O => \rShiftReg[7]_i_1__2_n_0\
    );
\rShiftReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => rCurState,
      I2 => iReadValid,
      I3 => iToECCWReady,
      I4 => Q(0),
      O => \^e\(0)
    );
\rShiftReg[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rShiftReg_reg[8]_0\(5),
      I1 => Q(1),
      I2 => wLFSROut(31),
      O => \rShiftReg[8]_i_1__3_n_0\
    );
\rShiftReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[0]_i_1__1_n_0\,
      Q => wLFSROut(24),
      R => iReset
    );
\rShiftReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[1]_i_1__2_n_0\,
      Q => wLFSROut(25),
      R => iReset
    );
\rShiftReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[2]_i_1__2_n_0\,
      Q => wLFSROut(26),
      R => iReset
    );
\rShiftReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[3]_i_1__2_n_0\,
      Q => wLFSROut(27),
      R => iReset
    );
\rShiftReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[4]_i_1__2_n_0\,
      Q => wLFSROut(28),
      R => iReset
    );
\rShiftReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[5]_i_1__2_n_0\,
      Q => wLFSROut(29),
      R => iReset
    );
\rShiftReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[6]_i_1__2_n_0\,
      Q => wLFSROut(30),
      R => iReset
    );
\rShiftReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[7]_i_1__2_n_0\,
      Q => wLFSROut(31),
      R => iReset
    );
\rShiftReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \^e\(0),
      D => \rShiftReg[8]_i_1__3_n_0\,
      Q => \rShiftReg__2\(8),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_counter_updn is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_xpm_counter_updn;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ram_empty_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__0\ : label is "soft_lutpair93";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \gen_pntr_flags_cc.ram_empty_i_reg\(0) <= \^gen_pntr_flags_cc.ram_empty_i_reg\(0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[6]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[6]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[6]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[6]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[6]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[6]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[6]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[6]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[6]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I3 => \^leaving_empty0\,
      I4 => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(4),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[6]_0\,
      O => \^gen_pntr_flags_cc.ram_empty_i_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_counter_updn_19 is
  port (
    empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \grdc.rd_data_count_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_xpm_counter_updn_19 : entity is "xpm_counter_updn";
end sys_top_t4nfc_hlper_2_0_xpm_counter_updn_19;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_counter_updn_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_grdc.rd_data_count_i_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair97";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => count_value_i(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => count_value_i(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[6]\(2),
      O => \count_value_i_reg[2]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\,
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => leaving_empty0,
      I4 => E(0),
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      O => empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\grdc.rd_data_count_i[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_value_i(6),
      I1 => \grdc.rd_data_count_i_reg[6]\(6),
      O => \grdc.rd_data_count_i[6]_i_2_n_0\
    );
\grdc.rd_data_count_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[6]\(5),
      O => \grdc.rd_data_count_i[6]_i_3_n_0\
    );
\grdc.rd_data_count_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[6]\(4),
      O => \grdc.rd_data_count_i[6]_i_4_n_0\
    );
\grdc.rd_data_count_i[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[6]\(3),
      O => \grdc.rd_data_count_i[6]_i_5_n_0\
    );
\grdc.rd_data_count_i[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[6]\(2),
      O => \grdc.rd_data_count_i[6]_i_6_n_0\
    );
\grdc.rd_data_count_i[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[6]\(1),
      O => \grdc.rd_data_count_i[6]_i_7_n_0\
    );
\grdc.rd_data_count_i[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[6]\(0),
      O => \grdc.rd_data_count_i[6]_i_8_n_0\
    );
\grdc.rd_data_count_i_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_grdc.rd_data_count_i_reg[6]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \grdc.rd_data_count_i_reg[6]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[6]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[6]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[6]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[6]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[6]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \^q\(5 downto 0),
      O(7) => \NLW_grdc.rd_data_count_i_reg[6]_i_1_O_UNCONNECTED\(7),
      O(6 downto 1) => D(5 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[6]_i_1_O_UNCONNECTED\(0),
      S(7) => '0',
      S(6) => \grdc.rd_data_count_i[6]_i_2_n_0\,
      S(5) => \grdc.rd_data_count_i[6]_i_3_n_0\,
      S(4) => \grdc.rd_data_count_i[6]_i_4_n_0\,
      S(3) => \grdc.rd_data_count_i[6]_i_5_n_0\,
      S(2) => \grdc.rd_data_count_i[6]_i_6_n_0\,
      S(1) => \grdc.rd_data_count_i[6]_i_7_n_0\,
      S(0) => \grdc.rd_data_count_i[6]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair95";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[5]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[5]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0_20\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0_20\ : entity is "xpm_counter_updn";
end \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0_20\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair99";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[5]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2\ is
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ram_empty_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal going_full : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair221";
begin
  \count_value_i_reg[3]_0\(3 downto 0) <= \^count_value_i_reg[3]_0\(3 downto 0);
  \gen_pntr_flags_cc.ram_empty_i_reg\(0) <= \^gen_pntr_flags_cc.ram_empty_i_reg\(0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \^count_value_i_reg[3]_0\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => \^count_value_i_reg[3]_0\(0),
      I2 => \^count_value_i_reg[3]_0\(1),
      I3 => \^count_value_i_reg[3]_0\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^count_value_i_reg[3]_0\(0),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^count_value_i_reg[3]_0\(1),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^count_value_i_reg[3]_0\(2),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^count_value_i_reg[3]_0\(3),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => going_full,
      I1 => \^leaving_empty0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => rd_en,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282008200000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => Q(3),
      I2 => \^count_value_i_reg[3]_0\(3),
      I3 => rd_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I5 => E(0),
      O => going_full
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => Q(1),
      I5 => \^count_value_i_reg[3]_0\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[4]\(0),
      I2 => \grdc.rd_data_count_i_reg[4]\(2),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => \grdc.rd_data_count_i_reg[4]\(1),
      I5 => \^count_value_i_reg[3]_0\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => \^gen_pntr_flags_cc.ram_empty_i_reg\(0)
    );
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[4]\(0),
      I2 => \^count_value_i_reg[3]_0\(1),
      I3 => \grdc.rd_data_count_i_reg[4]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_2_n_0\,
      I1 => \^count_value_i_reg[3]_0\(3),
      I2 => \grdc.rd_data_count_i_reg[4]\(3),
      O => D(1)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(3),
      I2 => \^count_value_i_reg[3]_0\(3),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \grdc.rd_data_count_i_reg[4]\(4),
      O => D(2)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(0),
      I3 => \^count_value_i_reg[3]_0\(0),
      I4 => \grdc.rd_data_count_i_reg[4]\(1),
      I5 => \^count_value_i_reg[3]_0\(1),
      O => \grdc.rd_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2_15\ is
  port (
    empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2_15\ : entity is "xpm_counter_updn";
end \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2_15\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair225";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => rd_en,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => empty,
      O => empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      I4 => \grdc.rd_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair224";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3_16\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3_16\ : entity is "xpm_counter_updn";
end \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3_16\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3_16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair227";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit_18 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit_18 : entity is "xpm_fifo_reg_bit";
end sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit_18;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit_18 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_xpm_fifo_rst;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair228";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_fifo_rst_21 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_t4nfc_hlper_2_0_xpm_fifo_rst_21 : entity is "xpm_fifo_rst";
end sys_top_t4nfc_hlper_2_0_xpm_fifo_rst_21;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_fifo_rst_21 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair101";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[5]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 6;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 6;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 4096;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 6;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 6;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 6;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 6;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of sys_top_t4nfc_hlper_2_0_xpm_memory_base : entity is 64;
end sys_top_t4nfc_hlper_2_0_xpm_memory_base;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_DOH_UNCONNECTED\ : STD_LOGIC;
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\ : label is 20;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is 21;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\ : label is 34;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is 35;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\ : label is 48;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is 49;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\ : label is 62;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is 63;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is 4096;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\ : label is 13;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(0),
      DOB => \gen_rd_b.doutb_reg0\(1),
      DOC => \gen_rd_b.doutb_reg0\(2),
      DOD => \gen_rd_b.doutb_reg0\(3),
      DOE => \gen_rd_b.doutb_reg0\(4),
      DOF => \gen_rd_b.doutb_reg0\(5),
      DOG => \gen_rd_b.doutb_reg0\(6),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(14),
      DIB => dina(15),
      DIC => dina(16),
      DID => dina(17),
      DIE => dina(18),
      DIF => dina(19),
      DIG => dina(20),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(14),
      DOB => \gen_rd_b.doutb_reg0\(15),
      DOC => \gen_rd_b.doutb_reg0\(16),
      DOD => \gen_rd_b.doutb_reg0\(17),
      DOE => \gen_rd_b.doutb_reg0\(18),
      DOF => \gen_rd_b.doutb_reg0\(19),
      DOG => \gen_rd_b.doutb_reg0\(20),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => dina(24),
      DIE => dina(25),
      DIF => dina(26),
      DIG => dina(27),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(21),
      DOB => \gen_rd_b.doutb_reg0\(22),
      DOC => \gen_rd_b.doutb_reg0\(23),
      DOD => \gen_rd_b.doutb_reg0\(24),
      DOE => \gen_rd_b.doutb_reg0\(25),
      DOF => \gen_rd_b.doutb_reg0\(26),
      DOG => \gen_rd_b.doutb_reg0\(27),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(28),
      DIB => dina(29),
      DIC => dina(30),
      DID => dina(31),
      DIE => dina(32),
      DIF => dina(33),
      DIG => dina(34),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(28),
      DOB => \gen_rd_b.doutb_reg0\(29),
      DOC => \gen_rd_b.doutb_reg0\(30),
      DOD => \gen_rd_b.doutb_reg0\(31),
      DOE => \gen_rd_b.doutb_reg0\(32),
      DOF => \gen_rd_b.doutb_reg0\(33),
      DOG => \gen_rd_b.doutb_reg0\(34),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(35),
      DIB => dina(36),
      DIC => dina(37),
      DID => dina(38),
      DIE => dina(39),
      DIF => dina(40),
      DIG => dina(41),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(35),
      DOB => \gen_rd_b.doutb_reg0\(36),
      DOC => \gen_rd_b.doutb_reg0\(37),
      DOD => \gen_rd_b.doutb_reg0\(38),
      DOE => \gen_rd_b.doutb_reg0\(39),
      DOF => \gen_rd_b.doutb_reg0\(40),
      DOG => \gen_rd_b.doutb_reg0\(41),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(42),
      DIB => dina(43),
      DIC => dina(44),
      DID => dina(45),
      DIE => dina(46),
      DIF => dina(47),
      DIG => dina(48),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(42),
      DOB => \gen_rd_b.doutb_reg0\(43),
      DOC => \gen_rd_b.doutb_reg0\(44),
      DOD => \gen_rd_b.doutb_reg0\(45),
      DOE => \gen_rd_b.doutb_reg0\(46),
      DOF => \gen_rd_b.doutb_reg0\(47),
      DOG => \gen_rd_b.doutb_reg0\(48),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(49),
      DIB => dina(50),
      DIC => dina(51),
      DID => dina(52),
      DIE => dina(53),
      DIF => dina(54),
      DIG => dina(55),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(49),
      DOB => \gen_rd_b.doutb_reg0\(50),
      DOC => \gen_rd_b.doutb_reg0\(51),
      DOD => \gen_rd_b.doutb_reg0\(52),
      DOE => \gen_rd_b.doutb_reg0\(53),
      DOF => \gen_rd_b.doutb_reg0\(54),
      DOG => \gen_rd_b.doutb_reg0\(55),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(56),
      DIB => dina(57),
      DIC => dina(58),
      DID => dina(59),
      DIE => dina(60),
      DIF => dina(61),
      DIG => dina(62),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(56),
      DOB => \gen_rd_b.doutb_reg0\(57),
      DOC => \gen_rd_b.doutb_reg0\(58),
      DOD => \gen_rd_b.doutb_reg0\(59),
      DOE => \gen_rd_b.doutb_reg0\(60),
      DOF => \gen_rd_b.doutb_reg0\(61),
      DOG => \gen_rd_b.doutb_reg0\(62),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(63),
      DIB => '0',
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(63),
      DOB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOB_UNCONNECTED\,
      DOC => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOC_UNCONNECTED\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOD_UNCONNECTED\,
      DOE => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOE_UNCONNECTED\,
      DOF => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOF_UNCONNECTED\,
      DOG => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOG_UNCONNECTED\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(7),
      DIB => dina(8),
      DIC => dina(9),
      DID => dina(10),
      DIE => dina(11),
      DIF => dina(12),
      DIG => dina(13),
      DIH => '0',
      DOA => \gen_rd_b.doutb_reg0\(7),
      DOB => \gen_rd_b.doutb_reg0\(8),
      DOC => \gen_rd_b.doutb_reg0\(9),
      DOD => \gen_rd_b.doutb_reg0\(10),
      DOE => \gen_rd_b.doutb_reg0\(11),
      DOF => \gen_rd_b.doutb_reg0\(12),
      DOG => \gen_rd_b.doutb_reg0\(13),
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ : entity is 32;
end \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_b.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => dinb(31 downto 0),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => douta(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(2) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(1) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(0) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      WEBWE(2) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      WEBWE(1) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      WEBWE(0) => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      O => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0\
    );
\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => web(0),
      I1 => enb,
      O => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ : entity is 64;
end \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 63;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterface is
  port (
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumberOfItems_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rNumberOfItems_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rNumberOfItems_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rReadAddress_reg[13]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rExtWriteValid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWriteAddress_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rReadAddress_reg[14]\ : out STD_LOGIC;
    \rReadAddress_reg[12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \rReadAddress_reg[1]\ : out STD_LOGIC;
    \rWriteAddress_reg[14]\ : out STD_LOGIC;
    rNextWState : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rNextRState : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rWriteData_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_AWREADY : out STD_LOGIC;
    wSPQueueCount : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wExtWriteValid : in STD_LOGIC;
    wSPadWriteValid : in STD_LOGIC;
    wSPadReadAck : in STD_LOGIC;
    \rPushDataCursor_reg[0]\ : in STD_LOGIC;
    wCoreAccWriteValid : in STD_LOGIC;
    \rReadData_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iReadyBusy : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rReadData_reg[0]\ : in STD_LOGIC;
    \rReadData_reg[0]_0\ : in STD_LOGIC;
    \rReadData_reg[0]_1\ : in STD_LOGIC;
    \rReadData_reg[1]\ : in STD_LOGIC;
    \rReadData_reg[1]_0\ : in STD_LOGIC;
    \rReadData_reg[1]_1\ : in STD_LOGIC;
    \rReadData_reg[2]\ : in STD_LOGIC;
    \rReadData_reg[2]_0\ : in STD_LOGIC;
    \rReadData_reg[2]_1\ : in STD_LOGIC;
    \rReadData_reg[3]\ : in STD_LOGIC;
    \rReadData_reg[3]_0\ : in STD_LOGIC;
    \rReadData_reg[3]_1\ : in STD_LOGIC;
    \rReadData_reg[4]\ : in STD_LOGIC;
    \rReadData_reg[4]_0\ : in STD_LOGIC;
    \rReadData_reg[4]_1\ : in STD_LOGIC;
    \rReadData_reg[5]\ : in STD_LOGIC;
    \rReadData_reg[5]_0\ : in STD_LOGIC;
    \rReadData_reg[5]_1\ : in STD_LOGIC;
    \rReadData_reg[6]\ : in STD_LOGIC;
    \rReadData_reg[6]_0\ : in STD_LOGIC;
    \rReadData_reg[6]_1\ : in STD_LOGIC;
    \rReadData_reg[7]\ : in STD_LOGIC;
    \rReadData_reg[7]_0\ : in STD_LOGIC;
    \rReadData_reg[7]_1\ : in STD_LOGIC;
    \rReadData_reg[8]\ : in STD_LOGIC;
    \rReadData_reg[8]_0\ : in STD_LOGIC;
    \rReadData_reg[8]_1\ : in STD_LOGIC;
    \rReadData_reg[9]\ : in STD_LOGIC;
    \rReadData_reg[9]_0\ : in STD_LOGIC;
    \rReadData_reg[9]_1\ : in STD_LOGIC;
    \rReadData_reg[11]\ : in STD_LOGIC;
    \rReadData_reg[11]_0\ : in STD_LOGIC;
    \rReadData_reg[11]_1\ : in STD_LOGIC;
    \rReadData_reg[12]\ : in STD_LOGIC;
    \rReadData_reg[12]_0\ : in STD_LOGIC;
    \rReadData_reg[12]_1\ : in STD_LOGIC;
    \rReadData_reg[15]\ : in STD_LOGIC;
    \rReadData_reg[15]_0\ : in STD_LOGIC;
    \rReadData_reg[15]_1\ : in STD_LOGIC;
    \rReadData_reg[16]\ : in STD_LOGIC;
    \rReadData_reg[16]_0\ : in STD_LOGIC;
    \rReadData_reg[16]_1\ : in STD_LOGIC;
    \rReadData_reg[18]\ : in STD_LOGIC;
    \rReadData_reg[18]_0\ : in STD_LOGIC;
    \rReadData_reg[18]_1\ : in STD_LOGIC;
    \rReadData_reg[19]\ : in STD_LOGIC;
    \rReadData_reg[19]_0\ : in STD_LOGIC;
    \rReadData_reg[19]_1\ : in STD_LOGIC;
    \rReadData_reg[20]\ : in STD_LOGIC;
    \rReadData_reg[20]_0\ : in STD_LOGIC;
    \rReadData_reg[20]_1\ : in STD_LOGIC;
    \rReadData_reg[21]\ : in STD_LOGIC;
    \rReadData_reg[21]_0\ : in STD_LOGIC;
    \rReadData_reg[21]_1\ : in STD_LOGIC;
    \rReadData_reg[24]\ : in STD_LOGIC;
    \rReadData_reg[24]_0\ : in STD_LOGIC;
    \rReadData_reg[24]_1\ : in STD_LOGIC;
    \rReadData_reg[25]\ : in STD_LOGIC;
    \rReadData_reg[25]_0\ : in STD_LOGIC;
    \rReadData_reg[25]_1\ : in STD_LOGIC;
    \rReadData_reg[28]\ : in STD_LOGIC;
    \rReadData_reg[28]_0\ : in STD_LOGIC;
    \rReadData_reg[28]_1\ : in STD_LOGIC;
    \rReadData_reg[29]\ : in STD_LOGIC;
    \rReadData_reg[29]_0\ : in STD_LOGIC;
    \rReadData_reg[29]_1\ : in STD_LOGIC;
    \rReadData_reg[30]\ : in STD_LOGIC;
    \rReadData_reg[30]_0\ : in STD_LOGIC;
    \rReadData_reg[30]_1\ : in STD_LOGIC;
    wCWriteAck : in STD_LOGIC;
    wCReadAck : in STD_LOGIC;
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    C_AWVALID : in STD_LOGIC;
    C_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C_WVALID : in STD_LOGIC;
    C_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_ARVALID : in STD_LOGIC;
    C_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C_BREADY : in STD_LOGIC;
    C_RREADY : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterface;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterface is
  signal \^rreadaddress_reg[13]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wCReadAddress : STD_LOGIC_VECTOR ( 6 to 6 );
begin
  \rReadAddress_reg[13]\(5 downto 0) <= \^rreadaddress_reg[13]\(5 downto 0);
Inst_AXI4LiteSlaveInterfaceReadChannel: entity work.sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceReadChannel
     port map (
      C_ARADDR(15 downto 0) => C_ARADDR(15 downto 0),
      C_ARVALID => C_ARVALID,
      C_RDATA(31 downto 0) => C_RDATA(31 downto 0),
      C_RREADY => C_RREADY,
      D(22 downto 0) => D(22 downto 0),
      \FSM_onehot_rCurState_reg[2]_0\(2 downto 0) => \FSM_onehot_rCurState_reg[2]_0\(2 downto 0),
      Q(6 downto 5) => \^rreadaddress_reg[13]\(5 downto 4),
      Q(4) => wCReadAddress(6),
      Q(3 downto 0) => \^rreadaddress_reg[13]\(3 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      iClock => iClock,
      iReadyBusy(7 downto 0) => iReadyBusy(7 downto 0),
      iReset => iReset,
      rNextRState => rNextRState,
      \rReadAddress_reg[12]_0\ => \rReadAddress_reg[12]\,
      \rReadAddress_reg[14]_0\ => \rReadAddress_reg[14]\,
      \rReadAddress_reg[1]_0\ => \rReadAddress_reg[1]\,
      \rReadData_reg[0]_0\ => \rReadData_reg[0]\,
      \rReadData_reg[0]_1\ => \rReadData_reg[0]_0\,
      \rReadData_reg[0]_2\ => \rReadData_reg[0]_1\,
      \rReadData_reg[0]_3\ => \rPushDataCursor_reg[0]\,
      \rReadData_reg[11]_0\ => \rReadData_reg[11]\,
      \rReadData_reg[11]_1\ => \rReadData_reg[11]_0\,
      \rReadData_reg[11]_2\ => \rReadData_reg[11]_1\,
      \rReadData_reg[12]_0\ => \rReadData_reg[12]\,
      \rReadData_reg[12]_1\ => \rReadData_reg[12]_0\,
      \rReadData_reg[12]_2\ => \rReadData_reg[12]_1\,
      \rReadData_reg[15]_0\ => \rReadData_reg[15]\,
      \rReadData_reg[15]_1\ => \rReadData_reg[15]_0\,
      \rReadData_reg[15]_2\ => \rReadData_reg[15]_1\,
      \rReadData_reg[16]_0\ => \rReadData_reg[16]\,
      \rReadData_reg[16]_1\ => \rReadData_reg[16]_0\,
      \rReadData_reg[16]_2\ => \rReadData_reg[16]_1\,
      \rReadData_reg[18]_0\ => \rReadData_reg[18]\,
      \rReadData_reg[18]_1\ => \rReadData_reg[18]_0\,
      \rReadData_reg[18]_2\ => \rReadData_reg[18]_1\,
      \rReadData_reg[19]_0\ => \rReadData_reg[19]\,
      \rReadData_reg[19]_1\ => \rReadData_reg[19]_0\,
      \rReadData_reg[19]_2\ => \rReadData_reg[19]_1\,
      \rReadData_reg[1]_0\ => \rReadData_reg[1]\,
      \rReadData_reg[1]_1\ => \rReadData_reg[1]_0\,
      \rReadData_reg[1]_2\ => \rReadData_reg[1]_1\,
      \rReadData_reg[20]_0\ => \rReadData_reg[20]\,
      \rReadData_reg[20]_1\ => \rReadData_reg[20]_0\,
      \rReadData_reg[20]_2\ => \rReadData_reg[20]_1\,
      \rReadData_reg[21]_0\ => \rReadData_reg[21]\,
      \rReadData_reg[21]_1\ => \rReadData_reg[21]_0\,
      \rReadData_reg[21]_2\ => \rReadData_reg[21]_1\,
      \rReadData_reg[24]_0\ => \rReadData_reg[24]\,
      \rReadData_reg[24]_1\ => \rReadData_reg[24]_0\,
      \rReadData_reg[24]_2\ => \rReadData_reg[24]_1\,
      \rReadData_reg[25]_0\ => \rReadData_reg[25]\,
      \rReadData_reg[25]_1\ => \rReadData_reg[25]_0\,
      \rReadData_reg[25]_2\ => \rReadData_reg[25]_1\,
      \rReadData_reg[28]_0\ => \rReadData_reg[28]\,
      \rReadData_reg[28]_1\ => \rReadData_reg[28]_0\,
      \rReadData_reg[28]_2\ => \rReadData_reg[28]_1\,
      \rReadData_reg[29]_0\ => \rReadData_reg[29]\,
      \rReadData_reg[29]_1\ => \rReadData_reg[29]_0\,
      \rReadData_reg[29]_2\ => \rReadData_reg[29]_1\,
      \rReadData_reg[2]_0\ => \rReadData_reg[2]\,
      \rReadData_reg[2]_1\ => \rReadData_reg[2]_0\,
      \rReadData_reg[2]_2\ => \rReadData_reg[2]_1\,
      \rReadData_reg[30]_0\ => \rReadData_reg[30]\,
      \rReadData_reg[30]_1\ => \rReadData_reg[30]_0\,
      \rReadData_reg[30]_2\ => \rReadData_reg[30]_1\,
      \rReadData_reg[31]_0\(31 downto 0) => \rReadData_reg[31]\(31 downto 0),
      \rReadData_reg[3]_0\ => \rReadData_reg[3]\,
      \rReadData_reg[3]_1\ => \rReadData_reg[3]_0\,
      \rReadData_reg[3]_2\ => \rReadData_reg[3]_1\,
      \rReadData_reg[4]_0\ => \rReadData_reg[4]\,
      \rReadData_reg[4]_1\ => \rReadData_reg[4]_0\,
      \rReadData_reg[4]_2\ => \rReadData_reg[4]_1\,
      \rReadData_reg[5]_0\ => \rReadData_reg[5]\,
      \rReadData_reg[5]_1\ => \rReadData_reg[5]_0\,
      \rReadData_reg[5]_2\ => \rReadData_reg[5]_1\,
      \rReadData_reg[6]_0\ => \rReadData_reg[6]\,
      \rReadData_reg[6]_1\ => \rReadData_reg[6]_0\,
      \rReadData_reg[6]_2\ => \rReadData_reg[6]_1\,
      \rReadData_reg[7]_0\ => \rReadData_reg[7]\,
      \rReadData_reg[7]_1\ => \rReadData_reg[7]_0\,
      \rReadData_reg[7]_2\ => \rReadData_reg[7]_1\,
      \rReadData_reg[8]_0\ => \rReadData_reg[8]\,
      \rReadData_reg[8]_1\ => \rReadData_reg[8]_0\,
      \rReadData_reg[8]_2\ => \rReadData_reg[8]_1\,
      \rReadData_reg[9]_0\ => \rReadData_reg[9]\,
      \rReadData_reg[9]_1\ => \rReadData_reg[9]_0\,
      \rReadData_reg[9]_2\ => \rReadData_reg[9]_1\,
      wCReadAck => wCReadAck,
      wSPQueueCount(31 downto 0) => wSPQueueCount(31 downto 0)
    );
Inst_AXI4LiteSlaveInterfaceWriteChannel: entity work.sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterfaceWriteChannel
     port map (
      C_AWADDR(15 downto 0) => C_AWADDR(15 downto 0),
      C_AWREADY => C_AWREADY,
      C_AWVALID => C_AWVALID,
      C_BREADY => C_BREADY,
      C_WDATA(31 downto 0) => C_WDATA(31 downto 0),
      C_WVALID => C_WVALID,
      E(0) => E(0),
      \FSM_onehot_rCurState_reg[2]_0\(1 downto 0) => \FSM_onehot_rCurState_reg[2]\(1 downto 0),
      Q(4) => wCReadAddress(6),
      Q(3 downto 0) => \^rreadaddress_reg[13]\(3 downto 0),
      S(6 downto 0) => S(6 downto 0),
      addra(4 downto 0) => addra(4 downto 0),
      iClock => iClock,
      iReset => iReset,
      rCoreAccWriteValid_reg => p_0_in(0),
      rExtWriteValid_reg(0) => rExtWriteValid_reg(0),
      rNextWState => rNextWState,
      \rNumberOfItems_reg[15]\(7 downto 0) => \rNumberOfItems_reg[15]\(7 downto 0),
      \rNumberOfItems_reg[23]\(7 downto 0) => \rNumberOfItems_reg[23]\(7 downto 0),
      \rNumberOfItems_reg[7]\(6 downto 0) => \rNumberOfItems_reg[7]\(6 downto 0),
      \rPushDataCursor_reg[0]\ => \rPushDataCursor_reg[0]\,
      \rWriteAddress_reg[14]_0\ => \rWriteAddress_reg[14]\,
      \rWriteAddress_reg[15]_0\(4 downto 0) => Q(4 downto 0),
      \rWriteAddress_reg[2]_0\(0) => \rWriteAddress_reg[2]\(0),
      \rWriteAddress_reg[3]_0\(0) => \rWriteAddress_reg[3]\(0),
      \rWriteAddress_reg[3]_1\(0) => \rWriteAddress_reg[3]_0\(0),
      \rWriteAddress_reg[3]_2\(0) => \rWriteAddress_reg[3]_1\(0),
      \rWriteAddress_reg[5]_0\(0) => \rWriteAddress_reg[5]\(0),
      \rWriteAddress_reg[5]_1\(0) => \rWriteAddress_reg[5]_0\(0),
      \rWriteData_reg[31]_0\(31 downto 0) => \rWriteData_reg[31]\(31 downto 0),
      wCWriteAck => wCWriteAck,
      wCoreAccWriteValid => wCoreAccWriteValid,
      wExtWriteValid => wExtWriteValid,
      wSPQueueCount(29 downto 0) => wSPQueueCount(30 downto 1),
      wSPadReadAck => wSPadReadAck,
      wSPadWriteValid => wSPadWriteValid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispExecutor is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rZero_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rBufWordWriteValid_reg_0 : out STD_LOGIC;
    rBufHalfWordWriteValid_reg_0 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : out STD_LOGIC;
    iROMRData_0_sp_1 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[4]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iROMRData[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iROMRData[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iROMRData[22]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iROMRData_18_sp_1 : out STD_LOGIC;
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : out STD_LOGIC;
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rResult_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rResult_reg[15]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iROMRData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iReset : in STD_LOGIC;
    rZero_reg_0 : in STD_LOGIC;
    iClock : in STD_LOGIC;
    rBufWordWriteValid_reg_1 : in STD_LOGIC;
    rBufHalfWordWriteValid_reg_1 : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : in STD_LOGIC;
    \rNumberOfItems_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_rCurState_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_1\ : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_DispExecutor;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispExecutor is
  signal \FSM_onehot_rCurState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[6]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_rCurState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[6]\ : STD_LOGIC;
  signal Inst_ALU_n_8 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal iROMRData_0_sn_1 : STD_LOGIC;
  signal iROMRData_18_sn_1 : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal in11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in12 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^rbufhalfwordwritevalid_reg_0\ : STD_LOGIC;
  signal rBufWordWriteValid_i_3_n_0 : STD_LOGIC;
  signal rBufWordWriteValid_i_5_n_0 : STD_LOGIC;
  signal rBufWordWriteValid_i_6_n_0 : STD_LOGIC;
  signal \^rbufwordwritevalid_reg_0\ : STD_LOGIC;
  signal rGPRegisterB : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[0]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[10]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[11]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[12]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[13]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[14]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[15]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[16]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[17]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[18]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[19]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[1]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[20]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[21]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[22]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[23]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[24]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[25]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[26]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[27]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[28]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[29]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[2]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[30]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[31]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[3]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[4]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[5]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[6]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[7]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[8]\ : STD_LOGIC;
  signal \rGPRegisterB_reg_n_0_[9]\ : STD_LOGIC;
  signal rGPRegisterC : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[0]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[10]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[11]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[12]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[13]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[14]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[15]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[16]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[17]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[18]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[19]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[1]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[20]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[21]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[22]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[23]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[24]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[25]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[26]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[27]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[28]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[29]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[2]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[30]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[31]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[3]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[4]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[5]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[6]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[7]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[8]\ : STD_LOGIC;
  signal \rGPRegisterC_reg_n_0_[9]\ : STD_LOGIC;
  signal rGPRegisterD : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[0]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[10]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[11]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[12]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[13]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[14]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[15]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[16]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[17]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[18]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[19]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[1]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[20]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[21]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[22]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[23]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[24]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[25]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[26]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[27]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[28]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[29]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[2]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[30]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[31]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[3]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[4]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[5]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[6]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[7]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[8]\ : STD_LOGIC;
  signal \rGPRegisterD_reg_n_0_[9]\ : STD_LOGIC;
  signal rGPRegisterE : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[0]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[10]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[11]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[12]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[13]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[14]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[15]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[16]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[17]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[18]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[19]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[1]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[20]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[21]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[22]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[23]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[24]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[25]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[26]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[27]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[28]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[29]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[2]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[30]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[31]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[3]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[4]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[5]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[6]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[7]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[8]\ : STD_LOGIC;
  signal \rGPRegisterE_reg_n_0_[9]\ : STD_LOGIC;
  signal rGPRegisterF : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[0]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[10]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[11]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[12]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[13]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[14]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[15]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[16]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[17]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[18]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[19]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[1]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[20]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[21]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[22]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[23]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[24]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[25]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[26]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[27]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[28]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[29]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[2]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[30]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[31]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[3]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[4]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[5]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[6]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[7]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[8]\ : STD_LOGIC;
  signal \rGPRegisterF_reg_n_0_[9]\ : STD_LOGIC;
  signal rGPRegisterG : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[0]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[10]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[11]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[12]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[13]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[14]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[15]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[16]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[17]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[18]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[19]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[1]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[20]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[21]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[22]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[23]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[24]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[25]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[26]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[27]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[28]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[29]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[2]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[30]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[31]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[3]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[4]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[5]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[6]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[7]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[8]\ : STD_LOGIC;
  signal \rGPRegisterG_reg_n_0_[9]\ : STD_LOGIC;
  signal rGPRegisterH : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[0]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[10]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[11]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[12]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[13]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[14]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[15]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[16]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[17]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[18]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[19]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[1]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[20]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[21]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[22]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[23]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[24]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[25]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[26]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[27]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[28]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[29]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[2]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[30]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[31]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[3]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[4]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[5]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[6]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[7]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[8]\ : STD_LOGIC;
  signal \rGPRegisterH_reg_n_0_[9]\ : STD_LOGIC;
  signal rProgramCounter : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_1\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_2\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_3\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_4\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_5\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_6\ : STD_LOGIC;
  signal \rProgramCounter0_carry__0_n_7\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_1\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_2\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_3\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_4\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_5\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_6\ : STD_LOGIC;
  signal \rProgramCounter0_carry__1_n_7\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_n_1\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_n_2\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_n_3\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_n_4\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_n_5\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_n_6\ : STD_LOGIC;
  signal \rProgramCounter0_carry__2_n_7\ : STD_LOGIC;
  signal rProgramCounter0_carry_i_1_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_i_2_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_i_3_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_i_4_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_i_5_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_i_6_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_i_7_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_i_8_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_n_0 : STD_LOGIC;
  signal rProgramCounter0_carry_n_1 : STD_LOGIC;
  signal rProgramCounter0_carry_n_2 : STD_LOGIC;
  signal rProgramCounter0_carry_n_3 : STD_LOGIC;
  signal rProgramCounter0_carry_n_4 : STD_LOGIC;
  signal rProgramCounter0_carry_n_5 : STD_LOGIC;
  signal rProgramCounter0_carry_n_6 : STD_LOGIC;
  signal rProgramCounter0_carry_n_7 : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \rProgramCounter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \rProgramCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[10]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[11]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[12]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[13]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[14]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[15]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[16]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[17]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[18]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[19]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[20]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[21]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[22]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[23]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[24]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[25]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[26]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[27]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[28]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[29]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[30]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[31]_i_2_n_0\ : STD_LOGIC;
  signal \rProgramCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[5]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[6]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[7]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[8]_i_1_n_0\ : STD_LOGIC;
  signal \rProgramCounter[9]_i_1_n_0\ : STD_LOGIC;
  signal \^rresult_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wBufWordWriteData : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal wSPPopBundleReady : STD_LOGIC;
  signal \NLW_rProgramCounter0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rProgramCounter0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rProgramCounter0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[6]_i_1\ : label is "soft_lutpair218";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[5]\ : label is "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[6]\ : label is "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000";
  attribute SOFT_HLUTNM of Inst_SPBRAM_i_10 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of Inst_SPBRAM_i_11 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of Inst_SPBRAM_i_7 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of Inst_SPBRAM_i_8 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of Inst_SPBRAM_i_9 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of rBufWordWriteValid_i_3 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of rBufWordWriteValid_i_5 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of rBufWordWriteValid_i_6 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rNumberOfItems[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rOutAddress[15]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rOutAddress[31]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rOutLength[15]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rOutSourceID[4]_i_1\ : label is "soft_lutpair215";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rProgramCounter0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rProgramCounter0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rProgramCounter0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rProgramCounter0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rProgramCounter0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rProgramCounter0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rProgramCounter0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rProgramCounter0_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \FSM_onehot_rCurState_reg[2]_0\(0) <= \^fsm_onehot_rcurstate_reg[2]_0\(0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  iROMRData_0_sp_1 <= iROMRData_0_sn_1;
  iROMRData_18_sp_1 <= iROMRData_18_sn_1;
  rBufHalfWordWriteValid_reg_0 <= \^rbufhalfwordwritevalid_reg_0\;
  rBufWordWriteValid_reg_0 <= \^rbufwordwritevalid_reg_0\;
  \rResult_reg[15]\(15 downto 0) <= \^rresult_reg[15]\(15 downto 0);
\FSM_onehot_rCurState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => wSPPopBundleReady,
      I1 => \FSM_onehot_rCurState_reg[0]_0\,
      I2 => p_0_in9_in,
      O => \FSM_onehot_rCurState[0]_i_1_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iROMRData(30),
      I1 => iROMRData(31),
      I2 => p_0_in7_in,
      O => \FSM_onehot_rCurState[1]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in9_in,
      I1 => \FSM_onehot_rCurState_reg[0]_0\,
      O => \FSM_onehot_rCurState[6]_i_1_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1_n_0\,
      Q => p_0_in9_in,
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__1_n_0\,
      Q => wSPPopBundleReady,
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => Inst_ALU_n_8,
      Q => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => rProgramCounter,
      Q => \FSM_onehot_rCurState_reg_n_0_[3]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => p_1_in,
      Q => p_0_in7_in,
      R => iReset
    );
\FSM_onehot_rCurState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[3]\,
      Q => p_1_in,
      R => iReset
    );
\FSM_onehot_rCurState_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[6]_i_1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[6]\,
      R => iReset
    );
Inst_ALU: entity work.sys_top_t4nfc_hlper_2_0_DispALU
     port map (
      D(1) => rProgramCounter,
      D(0) => Inst_ALU_n_8,
      \FSM_onehot_rCurState_reg[2]\ => \FSM_onehot_rCurState_reg[2]_1\,
      \FSM_onehot_rCurState_reg[3]\(4) => \FSM_onehot_rCurState_reg_n_0_[6]\,
      \FSM_onehot_rCurState_reg[3]\(3) => p_1_in,
      \FSM_onehot_rCurState_reg[3]\(2) => p_0_in7_in,
      \FSM_onehot_rCurState_reg[3]\(1) => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      \FSM_onehot_rCurState_reg[3]\(0) => p_0_in9_in,
      \FSM_onehot_rCurState_reg[3]_0\ => \FSM_onehot_rCurState_reg[3]_0\,
      \FSM_onehot_rCurState_reg[4]\ => \FSM_onehot_rCurState_reg[4]_0\,
      Q(31) => \rGPRegisterB_reg_n_0_[31]\,
      Q(30) => \rGPRegisterB_reg_n_0_[30]\,
      Q(29) => \rGPRegisterB_reg_n_0_[29]\,
      Q(28) => \rGPRegisterB_reg_n_0_[28]\,
      Q(27) => \rGPRegisterB_reg_n_0_[27]\,
      Q(26) => \rGPRegisterB_reg_n_0_[26]\,
      Q(25) => \rGPRegisterB_reg_n_0_[25]\,
      Q(24) => \rGPRegisterB_reg_n_0_[24]\,
      Q(23) => \rGPRegisterB_reg_n_0_[23]\,
      Q(22) => \rGPRegisterB_reg_n_0_[22]\,
      Q(21) => \rGPRegisterB_reg_n_0_[21]\,
      Q(20) => \rGPRegisterB_reg_n_0_[20]\,
      Q(19) => \rGPRegisterB_reg_n_0_[19]\,
      Q(18) => \rGPRegisterB_reg_n_0_[18]\,
      Q(17) => \rGPRegisterB_reg_n_0_[17]\,
      Q(16) => \rGPRegisterB_reg_n_0_[16]\,
      Q(15) => \rGPRegisterB_reg_n_0_[15]\,
      Q(14) => \rGPRegisterB_reg_n_0_[14]\,
      Q(13) => \rGPRegisterB_reg_n_0_[13]\,
      Q(12) => \rGPRegisterB_reg_n_0_[12]\,
      Q(11) => \rGPRegisterB_reg_n_0_[11]\,
      Q(10) => \rGPRegisterB_reg_n_0_[10]\,
      Q(9) => \rGPRegisterB_reg_n_0_[9]\,
      Q(8) => \rGPRegisterB_reg_n_0_[8]\,
      Q(7) => \rGPRegisterB_reg_n_0_[7]\,
      Q(6) => \rGPRegisterB_reg_n_0_[6]\,
      Q(5) => \rGPRegisterB_reg_n_0_[5]\,
      Q(4) => \rGPRegisterB_reg_n_0_[4]\,
      Q(3) => \rGPRegisterB_reg_n_0_[3]\,
      Q(2) => \rGPRegisterB_reg_n_0_[2]\,
      Q(1) => \rGPRegisterB_reg_n_0_[1]\,
      Q(0) => \rGPRegisterB_reg_n_0_[0]\,
      doutb(31 downto 0) => doutb(31 downto 0),
      \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ => \gen_wr_b.gen_word_narrow.mem_reg_bram_0\,
      \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\ => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\,
      iClock => iClock,
      iROMRData(28 downto 23) => iROMRData(31 downto 26),
      iROMRData(22) => iROMRData(23),
      iROMRData(21 downto 0) => iROMRData(21 downto 0),
      \iROMRData[28]\(0) => \iROMRData[28]\(0),
      iROMRData_0_sp_1 => iROMRData_0_sn_1,
      iROMRData_18_sp_1 => iROMRData_18_sn_1,
      iReset => iReset,
      rBufHalfWordWriteValid_reg => rBufWordWriteValid_i_3_n_0,
      rBufHalfWordWriteValid_reg_0 => rBufWordWriteValid_i_5_n_0,
      rBufHalfWordWriteValid_reg_1 => \FSM_onehot_rCurState_reg[0]_0\,
      \rCmpResult0_carry__2_i_1_0\(31) => \rGPRegisterC_reg_n_0_[31]\,
      \rCmpResult0_carry__2_i_1_0\(30) => \rGPRegisterC_reg_n_0_[30]\,
      \rCmpResult0_carry__2_i_1_0\(29) => \rGPRegisterC_reg_n_0_[29]\,
      \rCmpResult0_carry__2_i_1_0\(28) => \rGPRegisterC_reg_n_0_[28]\,
      \rCmpResult0_carry__2_i_1_0\(27) => \rGPRegisterC_reg_n_0_[27]\,
      \rCmpResult0_carry__2_i_1_0\(26) => \rGPRegisterC_reg_n_0_[26]\,
      \rCmpResult0_carry__2_i_1_0\(25) => \rGPRegisterC_reg_n_0_[25]\,
      \rCmpResult0_carry__2_i_1_0\(24) => \rGPRegisterC_reg_n_0_[24]\,
      \rCmpResult0_carry__2_i_1_0\(23) => \rGPRegisterC_reg_n_0_[23]\,
      \rCmpResult0_carry__2_i_1_0\(22) => \rGPRegisterC_reg_n_0_[22]\,
      \rCmpResult0_carry__2_i_1_0\(21) => \rGPRegisterC_reg_n_0_[21]\,
      \rCmpResult0_carry__2_i_1_0\(20) => \rGPRegisterC_reg_n_0_[20]\,
      \rCmpResult0_carry__2_i_1_0\(19) => \rGPRegisterC_reg_n_0_[19]\,
      \rCmpResult0_carry__2_i_1_0\(18) => \rGPRegisterC_reg_n_0_[18]\,
      \rCmpResult0_carry__2_i_1_0\(17) => \rGPRegisterC_reg_n_0_[17]\,
      \rCmpResult0_carry__2_i_1_0\(16) => \rGPRegisterC_reg_n_0_[16]\,
      \rCmpResult0_carry__2_i_1_0\(15) => \rGPRegisterC_reg_n_0_[15]\,
      \rCmpResult0_carry__2_i_1_0\(14) => \rGPRegisterC_reg_n_0_[14]\,
      \rCmpResult0_carry__2_i_1_0\(13) => \rGPRegisterC_reg_n_0_[13]\,
      \rCmpResult0_carry__2_i_1_0\(12) => \rGPRegisterC_reg_n_0_[12]\,
      \rCmpResult0_carry__2_i_1_0\(11) => \rGPRegisterC_reg_n_0_[11]\,
      \rCmpResult0_carry__2_i_1_0\(10) => \rGPRegisterC_reg_n_0_[10]\,
      \rCmpResult0_carry__2_i_1_0\(9) => \rGPRegisterC_reg_n_0_[9]\,
      \rCmpResult0_carry__2_i_1_0\(8) => \rGPRegisterC_reg_n_0_[8]\,
      \rCmpResult0_carry__2_i_1_0\(7) => \rGPRegisterC_reg_n_0_[7]\,
      \rCmpResult0_carry__2_i_1_0\(6) => \rGPRegisterC_reg_n_0_[6]\,
      \rCmpResult0_carry__2_i_1_0\(5) => \rGPRegisterC_reg_n_0_[5]\,
      \rCmpResult0_carry__2_i_1_0\(4) => \rGPRegisterC_reg_n_0_[4]\,
      \rCmpResult0_carry__2_i_1_0\(3) => \rGPRegisterC_reg_n_0_[3]\,
      \rCmpResult0_carry__2_i_1_0\(2) => \rGPRegisterC_reg_n_0_[2]\,
      \rCmpResult0_carry__2_i_1_0\(1) => \rGPRegisterC_reg_n_0_[1]\,
      \rCmpResult0_carry__2_i_1_0\(0) => \rGPRegisterC_reg_n_0_[0]\,
      \rCmpResult0_carry__2_i_1_1\(31) => \rGPRegisterD_reg_n_0_[31]\,
      \rCmpResult0_carry__2_i_1_1\(30) => \rGPRegisterD_reg_n_0_[30]\,
      \rCmpResult0_carry__2_i_1_1\(29) => \rGPRegisterD_reg_n_0_[29]\,
      \rCmpResult0_carry__2_i_1_1\(28) => \rGPRegisterD_reg_n_0_[28]\,
      \rCmpResult0_carry__2_i_1_1\(27) => \rGPRegisterD_reg_n_0_[27]\,
      \rCmpResult0_carry__2_i_1_1\(26) => \rGPRegisterD_reg_n_0_[26]\,
      \rCmpResult0_carry__2_i_1_1\(25) => \rGPRegisterD_reg_n_0_[25]\,
      \rCmpResult0_carry__2_i_1_1\(24) => \rGPRegisterD_reg_n_0_[24]\,
      \rCmpResult0_carry__2_i_1_1\(23) => \rGPRegisterD_reg_n_0_[23]\,
      \rCmpResult0_carry__2_i_1_1\(22) => \rGPRegisterD_reg_n_0_[22]\,
      \rCmpResult0_carry__2_i_1_1\(21) => \rGPRegisterD_reg_n_0_[21]\,
      \rCmpResult0_carry__2_i_1_1\(20) => \rGPRegisterD_reg_n_0_[20]\,
      \rCmpResult0_carry__2_i_1_1\(19) => \rGPRegisterD_reg_n_0_[19]\,
      \rCmpResult0_carry__2_i_1_1\(18) => \rGPRegisterD_reg_n_0_[18]\,
      \rCmpResult0_carry__2_i_1_1\(17) => \rGPRegisterD_reg_n_0_[17]\,
      \rCmpResult0_carry__2_i_1_1\(16) => \rGPRegisterD_reg_n_0_[16]\,
      \rCmpResult0_carry__2_i_1_1\(15) => \rGPRegisterD_reg_n_0_[15]\,
      \rCmpResult0_carry__2_i_1_1\(14) => \rGPRegisterD_reg_n_0_[14]\,
      \rCmpResult0_carry__2_i_1_1\(13) => \rGPRegisterD_reg_n_0_[13]\,
      \rCmpResult0_carry__2_i_1_1\(12) => \rGPRegisterD_reg_n_0_[12]\,
      \rCmpResult0_carry__2_i_1_1\(11) => \rGPRegisterD_reg_n_0_[11]\,
      \rCmpResult0_carry__2_i_1_1\(10) => \rGPRegisterD_reg_n_0_[10]\,
      \rCmpResult0_carry__2_i_1_1\(9) => \rGPRegisterD_reg_n_0_[9]\,
      \rCmpResult0_carry__2_i_1_1\(8) => \rGPRegisterD_reg_n_0_[8]\,
      \rCmpResult0_carry__2_i_1_1\(7) => \rGPRegisterD_reg_n_0_[7]\,
      \rCmpResult0_carry__2_i_1_1\(6) => \rGPRegisterD_reg_n_0_[6]\,
      \rCmpResult0_carry__2_i_1_1\(5) => \rGPRegisterD_reg_n_0_[5]\,
      \rCmpResult0_carry__2_i_1_1\(4) => \rGPRegisterD_reg_n_0_[4]\,
      \rCmpResult0_carry__2_i_1_1\(3) => \rGPRegisterD_reg_n_0_[3]\,
      \rCmpResult0_carry__2_i_1_1\(2) => \rGPRegisterD_reg_n_0_[2]\,
      \rCmpResult0_carry__2_i_1_1\(1) => \rGPRegisterD_reg_n_0_[1]\,
      \rCmpResult0_carry__2_i_1_1\(0) => \rGPRegisterD_reg_n_0_[0]\,
      \rCmpResult0_carry__2_i_1_2\(31) => \rGPRegisterH_reg_n_0_[31]\,
      \rCmpResult0_carry__2_i_1_2\(30) => \rGPRegisterH_reg_n_0_[30]\,
      \rCmpResult0_carry__2_i_1_2\(29) => \rGPRegisterH_reg_n_0_[29]\,
      \rCmpResult0_carry__2_i_1_2\(28) => \rGPRegisterH_reg_n_0_[28]\,
      \rCmpResult0_carry__2_i_1_2\(27) => \rGPRegisterH_reg_n_0_[27]\,
      \rCmpResult0_carry__2_i_1_2\(26) => \rGPRegisterH_reg_n_0_[26]\,
      \rCmpResult0_carry__2_i_1_2\(25) => \rGPRegisterH_reg_n_0_[25]\,
      \rCmpResult0_carry__2_i_1_2\(24) => \rGPRegisterH_reg_n_0_[24]\,
      \rCmpResult0_carry__2_i_1_2\(23) => \rGPRegisterH_reg_n_0_[23]\,
      \rCmpResult0_carry__2_i_1_2\(22) => \rGPRegisterH_reg_n_0_[22]\,
      \rCmpResult0_carry__2_i_1_2\(21) => \rGPRegisterH_reg_n_0_[21]\,
      \rCmpResult0_carry__2_i_1_2\(20) => \rGPRegisterH_reg_n_0_[20]\,
      \rCmpResult0_carry__2_i_1_2\(19) => \rGPRegisterH_reg_n_0_[19]\,
      \rCmpResult0_carry__2_i_1_2\(18) => \rGPRegisterH_reg_n_0_[18]\,
      \rCmpResult0_carry__2_i_1_2\(17) => \rGPRegisterH_reg_n_0_[17]\,
      \rCmpResult0_carry__2_i_1_2\(16) => \rGPRegisterH_reg_n_0_[16]\,
      \rCmpResult0_carry__2_i_1_2\(15) => \rGPRegisterH_reg_n_0_[15]\,
      \rCmpResult0_carry__2_i_1_2\(14) => \rGPRegisterH_reg_n_0_[14]\,
      \rCmpResult0_carry__2_i_1_2\(13) => \rGPRegisterH_reg_n_0_[13]\,
      \rCmpResult0_carry__2_i_1_2\(12) => \rGPRegisterH_reg_n_0_[12]\,
      \rCmpResult0_carry__2_i_1_2\(11) => \rGPRegisterH_reg_n_0_[11]\,
      \rCmpResult0_carry__2_i_1_2\(10) => \rGPRegisterH_reg_n_0_[10]\,
      \rCmpResult0_carry__2_i_1_2\(9) => \rGPRegisterH_reg_n_0_[9]\,
      \rCmpResult0_carry__2_i_1_2\(8) => \rGPRegisterH_reg_n_0_[8]\,
      \rCmpResult0_carry__2_i_1_2\(7) => \rGPRegisterH_reg_n_0_[7]\,
      \rCmpResult0_carry__2_i_1_2\(6) => \rGPRegisterH_reg_n_0_[6]\,
      \rCmpResult0_carry__2_i_1_2\(5) => \rGPRegisterH_reg_n_0_[5]\,
      \rCmpResult0_carry__2_i_1_2\(4) => \rGPRegisterH_reg_n_0_[4]\,
      \rCmpResult0_carry__2_i_1_2\(3) => \rGPRegisterH_reg_n_0_[3]\,
      \rCmpResult0_carry__2_i_1_2\(2) => \rGPRegisterH_reg_n_0_[2]\,
      \rCmpResult0_carry__2_i_1_2\(1) => \rGPRegisterH_reg_n_0_[1]\,
      \rCmpResult0_carry__2_i_1_2\(0) => \rGPRegisterH_reg_n_0_[0]\,
      \rCmpResult0_carry__2_i_1_3\(31) => \rGPRegisterG_reg_n_0_[31]\,
      \rCmpResult0_carry__2_i_1_3\(30) => \rGPRegisterG_reg_n_0_[30]\,
      \rCmpResult0_carry__2_i_1_3\(29) => \rGPRegisterG_reg_n_0_[29]\,
      \rCmpResult0_carry__2_i_1_3\(28) => \rGPRegisterG_reg_n_0_[28]\,
      \rCmpResult0_carry__2_i_1_3\(27) => \rGPRegisterG_reg_n_0_[27]\,
      \rCmpResult0_carry__2_i_1_3\(26) => \rGPRegisterG_reg_n_0_[26]\,
      \rCmpResult0_carry__2_i_1_3\(25) => \rGPRegisterG_reg_n_0_[25]\,
      \rCmpResult0_carry__2_i_1_3\(24) => \rGPRegisterG_reg_n_0_[24]\,
      \rCmpResult0_carry__2_i_1_3\(23) => \rGPRegisterG_reg_n_0_[23]\,
      \rCmpResult0_carry__2_i_1_3\(22) => \rGPRegisterG_reg_n_0_[22]\,
      \rCmpResult0_carry__2_i_1_3\(21) => \rGPRegisterG_reg_n_0_[21]\,
      \rCmpResult0_carry__2_i_1_3\(20) => \rGPRegisterG_reg_n_0_[20]\,
      \rCmpResult0_carry__2_i_1_3\(19) => \rGPRegisterG_reg_n_0_[19]\,
      \rCmpResult0_carry__2_i_1_3\(18) => \rGPRegisterG_reg_n_0_[18]\,
      \rCmpResult0_carry__2_i_1_3\(17) => \rGPRegisterG_reg_n_0_[17]\,
      \rCmpResult0_carry__2_i_1_3\(16) => \rGPRegisterG_reg_n_0_[16]\,
      \rCmpResult0_carry__2_i_1_3\(15) => \rGPRegisterG_reg_n_0_[15]\,
      \rCmpResult0_carry__2_i_1_3\(14) => \rGPRegisterG_reg_n_0_[14]\,
      \rCmpResult0_carry__2_i_1_3\(13) => \rGPRegisterG_reg_n_0_[13]\,
      \rCmpResult0_carry__2_i_1_3\(12) => \rGPRegisterG_reg_n_0_[12]\,
      \rCmpResult0_carry__2_i_1_3\(11) => \rGPRegisterG_reg_n_0_[11]\,
      \rCmpResult0_carry__2_i_1_3\(10) => \rGPRegisterG_reg_n_0_[10]\,
      \rCmpResult0_carry__2_i_1_3\(9) => \rGPRegisterG_reg_n_0_[9]\,
      \rCmpResult0_carry__2_i_1_3\(8) => \rGPRegisterG_reg_n_0_[8]\,
      \rCmpResult0_carry__2_i_1_3\(7) => \rGPRegisterG_reg_n_0_[7]\,
      \rCmpResult0_carry__2_i_1_3\(6) => \rGPRegisterG_reg_n_0_[6]\,
      \rCmpResult0_carry__2_i_1_3\(5) => \rGPRegisterG_reg_n_0_[5]\,
      \rCmpResult0_carry__2_i_1_3\(4) => \rGPRegisterG_reg_n_0_[4]\,
      \rCmpResult0_carry__2_i_1_3\(3) => \rGPRegisterG_reg_n_0_[3]\,
      \rCmpResult0_carry__2_i_1_3\(2) => \rGPRegisterG_reg_n_0_[2]\,
      \rCmpResult0_carry__2_i_1_3\(1) => \rGPRegisterG_reg_n_0_[1]\,
      \rCmpResult0_carry__2_i_1_3\(0) => \rGPRegisterG_reg_n_0_[0]\,
      \rCmpResult0_carry__2_i_1_4\(31) => \rGPRegisterF_reg_n_0_[31]\,
      \rCmpResult0_carry__2_i_1_4\(30) => \rGPRegisterF_reg_n_0_[30]\,
      \rCmpResult0_carry__2_i_1_4\(29) => \rGPRegisterF_reg_n_0_[29]\,
      \rCmpResult0_carry__2_i_1_4\(28) => \rGPRegisterF_reg_n_0_[28]\,
      \rCmpResult0_carry__2_i_1_4\(27) => \rGPRegisterF_reg_n_0_[27]\,
      \rCmpResult0_carry__2_i_1_4\(26) => \rGPRegisterF_reg_n_0_[26]\,
      \rCmpResult0_carry__2_i_1_4\(25) => \rGPRegisterF_reg_n_0_[25]\,
      \rCmpResult0_carry__2_i_1_4\(24) => \rGPRegisterF_reg_n_0_[24]\,
      \rCmpResult0_carry__2_i_1_4\(23) => \rGPRegisterF_reg_n_0_[23]\,
      \rCmpResult0_carry__2_i_1_4\(22) => \rGPRegisterF_reg_n_0_[22]\,
      \rCmpResult0_carry__2_i_1_4\(21) => \rGPRegisterF_reg_n_0_[21]\,
      \rCmpResult0_carry__2_i_1_4\(20) => \rGPRegisterF_reg_n_0_[20]\,
      \rCmpResult0_carry__2_i_1_4\(19) => \rGPRegisterF_reg_n_0_[19]\,
      \rCmpResult0_carry__2_i_1_4\(18) => \rGPRegisterF_reg_n_0_[18]\,
      \rCmpResult0_carry__2_i_1_4\(17) => \rGPRegisterF_reg_n_0_[17]\,
      \rCmpResult0_carry__2_i_1_4\(16) => \rGPRegisterF_reg_n_0_[16]\,
      \rCmpResult0_carry__2_i_1_4\(15) => \rGPRegisterF_reg_n_0_[15]\,
      \rCmpResult0_carry__2_i_1_4\(14) => \rGPRegisterF_reg_n_0_[14]\,
      \rCmpResult0_carry__2_i_1_4\(13) => \rGPRegisterF_reg_n_0_[13]\,
      \rCmpResult0_carry__2_i_1_4\(12) => \rGPRegisterF_reg_n_0_[12]\,
      \rCmpResult0_carry__2_i_1_4\(11) => \rGPRegisterF_reg_n_0_[11]\,
      \rCmpResult0_carry__2_i_1_4\(10) => \rGPRegisterF_reg_n_0_[10]\,
      \rCmpResult0_carry__2_i_1_4\(9) => \rGPRegisterF_reg_n_0_[9]\,
      \rCmpResult0_carry__2_i_1_4\(8) => \rGPRegisterF_reg_n_0_[8]\,
      \rCmpResult0_carry__2_i_1_4\(7) => \rGPRegisterF_reg_n_0_[7]\,
      \rCmpResult0_carry__2_i_1_4\(6) => \rGPRegisterF_reg_n_0_[6]\,
      \rCmpResult0_carry__2_i_1_4\(5) => \rGPRegisterF_reg_n_0_[5]\,
      \rCmpResult0_carry__2_i_1_4\(4) => \rGPRegisterF_reg_n_0_[4]\,
      \rCmpResult0_carry__2_i_1_4\(3) => \rGPRegisterF_reg_n_0_[3]\,
      \rCmpResult0_carry__2_i_1_4\(2) => \rGPRegisterF_reg_n_0_[2]\,
      \rCmpResult0_carry__2_i_1_4\(1) => \rGPRegisterF_reg_n_0_[1]\,
      \rCmpResult0_carry__2_i_1_4\(0) => \rGPRegisterF_reg_n_0_[0]\,
      \rCmpResult0_carry__2_i_1_5\(31) => \rGPRegisterE_reg_n_0_[31]\,
      \rCmpResult0_carry__2_i_1_5\(30) => \rGPRegisterE_reg_n_0_[30]\,
      \rCmpResult0_carry__2_i_1_5\(29) => \rGPRegisterE_reg_n_0_[29]\,
      \rCmpResult0_carry__2_i_1_5\(28) => \rGPRegisterE_reg_n_0_[28]\,
      \rCmpResult0_carry__2_i_1_5\(27) => \rGPRegisterE_reg_n_0_[27]\,
      \rCmpResult0_carry__2_i_1_5\(26) => \rGPRegisterE_reg_n_0_[26]\,
      \rCmpResult0_carry__2_i_1_5\(25) => \rGPRegisterE_reg_n_0_[25]\,
      \rCmpResult0_carry__2_i_1_5\(24) => \rGPRegisterE_reg_n_0_[24]\,
      \rCmpResult0_carry__2_i_1_5\(23) => \rGPRegisterE_reg_n_0_[23]\,
      \rCmpResult0_carry__2_i_1_5\(22) => \rGPRegisterE_reg_n_0_[22]\,
      \rCmpResult0_carry__2_i_1_5\(21) => \rGPRegisterE_reg_n_0_[21]\,
      \rCmpResult0_carry__2_i_1_5\(20) => \rGPRegisterE_reg_n_0_[20]\,
      \rCmpResult0_carry__2_i_1_5\(19) => \rGPRegisterE_reg_n_0_[19]\,
      \rCmpResult0_carry__2_i_1_5\(18) => \rGPRegisterE_reg_n_0_[18]\,
      \rCmpResult0_carry__2_i_1_5\(17) => \rGPRegisterE_reg_n_0_[17]\,
      \rCmpResult0_carry__2_i_1_5\(16) => \rGPRegisterE_reg_n_0_[16]\,
      \rCmpResult0_carry__2_i_1_5\(15) => \rGPRegisterE_reg_n_0_[15]\,
      \rCmpResult0_carry__2_i_1_5\(14) => \rGPRegisterE_reg_n_0_[14]\,
      \rCmpResult0_carry__2_i_1_5\(13) => \rGPRegisterE_reg_n_0_[13]\,
      \rCmpResult0_carry__2_i_1_5\(12) => \rGPRegisterE_reg_n_0_[12]\,
      \rCmpResult0_carry__2_i_1_5\(11) => \rGPRegisterE_reg_n_0_[11]\,
      \rCmpResult0_carry__2_i_1_5\(10) => \rGPRegisterE_reg_n_0_[10]\,
      \rCmpResult0_carry__2_i_1_5\(9) => \rGPRegisterE_reg_n_0_[9]\,
      \rCmpResult0_carry__2_i_1_5\(8) => \rGPRegisterE_reg_n_0_[8]\,
      \rCmpResult0_carry__2_i_1_5\(7) => \rGPRegisterE_reg_n_0_[7]\,
      \rCmpResult0_carry__2_i_1_5\(6) => \rGPRegisterE_reg_n_0_[6]\,
      \rCmpResult0_carry__2_i_1_5\(5) => \rGPRegisterE_reg_n_0_[5]\,
      \rCmpResult0_carry__2_i_1_5\(4) => \rGPRegisterE_reg_n_0_[4]\,
      \rCmpResult0_carry__2_i_1_5\(3) => \rGPRegisterE_reg_n_0_[3]\,
      \rCmpResult0_carry__2_i_1_5\(2) => \rGPRegisterE_reg_n_0_[2]\,
      \rCmpResult0_carry__2_i_1_5\(1) => \rGPRegisterE_reg_n_0_[1]\,
      \rCmpResult0_carry__2_i_1_5\(0) => \rGPRegisterE_reg_n_0_[0]\,
      \rOutLength_reg[0]\ => \^rbufhalfwordwritevalid_reg_0\,
      \rResult_reg[15]_0\(31 downto 0) => \rResult_reg[15]_0\(31 downto 0),
      \rResult_reg[31]_0\(15 downto 0) => D(15 downto 0),
      \rResult_reg[31]_1\(31 downto 16) => wBufWordWriteData(31 downto 16),
      \rResult_reg[31]_1\(15 downto 0) => \^rresult_reg[15]\(15 downto 0),
      rZero_reg_0(0) => rZero_reg(0),
      rZero_reg_1 => rZero_reg_0
    );
Inst_SPBRAM_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iROMRData(17),
      I1 => p_0_in9_in,
      O => addrb(1)
    );
Inst_SPBRAM_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iROMRData(16),
      I1 => p_0_in9_in,
      O => addrb(0)
    );
Inst_SPBRAM_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => iROMRData(31),
      I1 => iROMRData(30),
      I2 => iROMRData(20),
      I3 => p_0_in9_in,
      O => addrb(4)
    );
Inst_SPBRAM_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => iROMRData(31),
      I1 => iROMRData(30),
      I2 => iROMRData(19),
      I3 => p_0_in9_in,
      O => addrb(3)
    );
Inst_SPBRAM_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iROMRData(18),
      I1 => p_0_in9_in,
      O => addrb(2)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \i__carry_i_1__0_n_0\
    );
rBufHalfWordWriteValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rBufHalfWordWriteValid_reg_1,
      Q => \^rbufhalfwordwritevalid_reg_0\,
      R => iReset
    );
rBufWordWriteValid_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => rBufWordWriteValid_i_6_n_0,
      I1 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      O => rBufWordWriteValid_i_3_n_0
    );
rBufWordWriteValid_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I1 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      O => rBufWordWriteValid_i_5_n_0
    );
rBufWordWriteValid_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => iROMRData(30),
      I1 => iROMRData(31),
      I2 => p_0_in7_in,
      O => rBufWordWriteValid_i_6_n_0
    );
rBufWordWriteValid_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rBufWordWriteValid_reg_1,
      Q => \^rbufwordwritevalid_reg_0\,
      R => iReset
    );
\rGPRegisterB[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => iROMRData(23),
      I1 => iROMRData(22),
      I2 => iROMRData(25),
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I4 => iROMRData(24),
      O => rGPRegisterB
    );
\rGPRegisterB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(0),
      Q => \rGPRegisterB_reg_n_0_[0]\,
      R => iReset
    );
\rGPRegisterB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(10),
      Q => \rGPRegisterB_reg_n_0_[10]\,
      R => iReset
    );
\rGPRegisterB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(11),
      Q => \rGPRegisterB_reg_n_0_[11]\,
      R => iReset
    );
\rGPRegisterB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(12),
      Q => \rGPRegisterB_reg_n_0_[12]\,
      R => iReset
    );
\rGPRegisterB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(13),
      Q => \rGPRegisterB_reg_n_0_[13]\,
      R => iReset
    );
\rGPRegisterB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(14),
      Q => \rGPRegisterB_reg_n_0_[14]\,
      R => iReset
    );
\rGPRegisterB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(15),
      Q => \rGPRegisterB_reg_n_0_[15]\,
      R => iReset
    );
\rGPRegisterB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(16),
      Q => \rGPRegisterB_reg_n_0_[16]\,
      R => iReset
    );
\rGPRegisterB_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(17),
      Q => \rGPRegisterB_reg_n_0_[17]\,
      R => iReset
    );
\rGPRegisterB_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(18),
      Q => \rGPRegisterB_reg_n_0_[18]\,
      R => iReset
    );
\rGPRegisterB_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(19),
      Q => \rGPRegisterB_reg_n_0_[19]\,
      R => iReset
    );
\rGPRegisterB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(1),
      Q => \rGPRegisterB_reg_n_0_[1]\,
      R => iReset
    );
\rGPRegisterB_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(20),
      Q => \rGPRegisterB_reg_n_0_[20]\,
      R => iReset
    );
\rGPRegisterB_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(21),
      Q => \rGPRegisterB_reg_n_0_[21]\,
      R => iReset
    );
\rGPRegisterB_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(22),
      Q => \rGPRegisterB_reg_n_0_[22]\,
      R => iReset
    );
\rGPRegisterB_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(23),
      Q => \rGPRegisterB_reg_n_0_[23]\,
      R => iReset
    );
\rGPRegisterB_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(24),
      Q => \rGPRegisterB_reg_n_0_[24]\,
      R => iReset
    );
\rGPRegisterB_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(25),
      Q => \rGPRegisterB_reg_n_0_[25]\,
      R => iReset
    );
\rGPRegisterB_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(26),
      Q => \rGPRegisterB_reg_n_0_[26]\,
      R => iReset
    );
\rGPRegisterB_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(27),
      Q => \rGPRegisterB_reg_n_0_[27]\,
      R => iReset
    );
\rGPRegisterB_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(28),
      Q => \rGPRegisterB_reg_n_0_[28]\,
      R => iReset
    );
\rGPRegisterB_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(29),
      Q => \rGPRegisterB_reg_n_0_[29]\,
      R => iReset
    );
\rGPRegisterB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(2),
      Q => \rGPRegisterB_reg_n_0_[2]\,
      R => iReset
    );
\rGPRegisterB_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(30),
      Q => \rGPRegisterB_reg_n_0_[30]\,
      R => iReset
    );
\rGPRegisterB_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => wBufWordWriteData(31),
      Q => \rGPRegisterB_reg_n_0_[31]\,
      R => iReset
    );
\rGPRegisterB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(3),
      Q => \rGPRegisterB_reg_n_0_[3]\,
      R => iReset
    );
\rGPRegisterB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(4),
      Q => \rGPRegisterB_reg_n_0_[4]\,
      R => iReset
    );
\rGPRegisterB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(5),
      Q => \rGPRegisterB_reg_n_0_[5]\,
      R => iReset
    );
\rGPRegisterB_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(6),
      Q => \rGPRegisterB_reg_n_0_[6]\,
      R => iReset
    );
\rGPRegisterB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(7),
      Q => \rGPRegisterB_reg_n_0_[7]\,
      R => iReset
    );
\rGPRegisterB_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(8),
      Q => \rGPRegisterB_reg_n_0_[8]\,
      R => iReset
    );
\rGPRegisterB_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterB,
      D => \^rresult_reg[15]\(9),
      Q => \rGPRegisterB_reg_n_0_[9]\,
      R => iReset
    );
\rGPRegisterC[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => iROMRData(22),
      I1 => iROMRData(23),
      I2 => iROMRData(25),
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I4 => iROMRData(24),
      O => rGPRegisterC
    );
\rGPRegisterC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(0),
      Q => \rGPRegisterC_reg_n_0_[0]\,
      R => iReset
    );
\rGPRegisterC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(10),
      Q => \rGPRegisterC_reg_n_0_[10]\,
      R => iReset
    );
\rGPRegisterC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(11),
      Q => \rGPRegisterC_reg_n_0_[11]\,
      R => iReset
    );
\rGPRegisterC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(12),
      Q => \rGPRegisterC_reg_n_0_[12]\,
      R => iReset
    );
\rGPRegisterC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(13),
      Q => \rGPRegisterC_reg_n_0_[13]\,
      R => iReset
    );
\rGPRegisterC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(14),
      Q => \rGPRegisterC_reg_n_0_[14]\,
      R => iReset
    );
\rGPRegisterC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(15),
      Q => \rGPRegisterC_reg_n_0_[15]\,
      R => iReset
    );
\rGPRegisterC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(16),
      Q => \rGPRegisterC_reg_n_0_[16]\,
      R => iReset
    );
\rGPRegisterC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(17),
      Q => \rGPRegisterC_reg_n_0_[17]\,
      R => iReset
    );
\rGPRegisterC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(18),
      Q => \rGPRegisterC_reg_n_0_[18]\,
      R => iReset
    );
\rGPRegisterC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(19),
      Q => \rGPRegisterC_reg_n_0_[19]\,
      R => iReset
    );
\rGPRegisterC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(1),
      Q => \rGPRegisterC_reg_n_0_[1]\,
      R => iReset
    );
\rGPRegisterC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(20),
      Q => \rGPRegisterC_reg_n_0_[20]\,
      R => iReset
    );
\rGPRegisterC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(21),
      Q => \rGPRegisterC_reg_n_0_[21]\,
      R => iReset
    );
\rGPRegisterC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(22),
      Q => \rGPRegisterC_reg_n_0_[22]\,
      R => iReset
    );
\rGPRegisterC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(23),
      Q => \rGPRegisterC_reg_n_0_[23]\,
      R => iReset
    );
\rGPRegisterC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(24),
      Q => \rGPRegisterC_reg_n_0_[24]\,
      R => iReset
    );
\rGPRegisterC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(25),
      Q => \rGPRegisterC_reg_n_0_[25]\,
      R => iReset
    );
\rGPRegisterC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(26),
      Q => \rGPRegisterC_reg_n_0_[26]\,
      R => iReset
    );
\rGPRegisterC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(27),
      Q => \rGPRegisterC_reg_n_0_[27]\,
      R => iReset
    );
\rGPRegisterC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(28),
      Q => \rGPRegisterC_reg_n_0_[28]\,
      R => iReset
    );
\rGPRegisterC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(29),
      Q => \rGPRegisterC_reg_n_0_[29]\,
      R => iReset
    );
\rGPRegisterC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(2),
      Q => \rGPRegisterC_reg_n_0_[2]\,
      R => iReset
    );
\rGPRegisterC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(30),
      Q => \rGPRegisterC_reg_n_0_[30]\,
      R => iReset
    );
\rGPRegisterC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => wBufWordWriteData(31),
      Q => \rGPRegisterC_reg_n_0_[31]\,
      R => iReset
    );
\rGPRegisterC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(3),
      Q => \rGPRegisterC_reg_n_0_[3]\,
      R => iReset
    );
\rGPRegisterC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(4),
      Q => \rGPRegisterC_reg_n_0_[4]\,
      R => iReset
    );
\rGPRegisterC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(5),
      Q => \rGPRegisterC_reg_n_0_[5]\,
      R => iReset
    );
\rGPRegisterC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(6),
      Q => \rGPRegisterC_reg_n_0_[6]\,
      R => iReset
    );
\rGPRegisterC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(7),
      Q => \rGPRegisterC_reg_n_0_[7]\,
      R => iReset
    );
\rGPRegisterC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(8),
      Q => \rGPRegisterC_reg_n_0_[8]\,
      R => iReset
    );
\rGPRegisterC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterC,
      D => \^rresult_reg[15]\(9),
      Q => \rGPRegisterC_reg_n_0_[9]\,
      R => iReset
    );
\rGPRegisterD[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => iROMRData(22),
      I1 => iROMRData(23),
      I2 => iROMRData(25),
      I3 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I4 => iROMRData(24),
      O => rGPRegisterD
    );
\rGPRegisterD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(0),
      Q => \rGPRegisterD_reg_n_0_[0]\,
      R => iReset
    );
\rGPRegisterD_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(10),
      Q => \rGPRegisterD_reg_n_0_[10]\,
      R => iReset
    );
\rGPRegisterD_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(11),
      Q => \rGPRegisterD_reg_n_0_[11]\,
      R => iReset
    );
\rGPRegisterD_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(12),
      Q => \rGPRegisterD_reg_n_0_[12]\,
      R => iReset
    );
\rGPRegisterD_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(13),
      Q => \rGPRegisterD_reg_n_0_[13]\,
      R => iReset
    );
\rGPRegisterD_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(14),
      Q => \rGPRegisterD_reg_n_0_[14]\,
      R => iReset
    );
\rGPRegisterD_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(15),
      Q => \rGPRegisterD_reg_n_0_[15]\,
      R => iReset
    );
\rGPRegisterD_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(16),
      Q => \rGPRegisterD_reg_n_0_[16]\,
      R => iReset
    );
\rGPRegisterD_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(17),
      Q => \rGPRegisterD_reg_n_0_[17]\,
      R => iReset
    );
\rGPRegisterD_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(18),
      Q => \rGPRegisterD_reg_n_0_[18]\,
      R => iReset
    );
\rGPRegisterD_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(19),
      Q => \rGPRegisterD_reg_n_0_[19]\,
      R => iReset
    );
\rGPRegisterD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(1),
      Q => \rGPRegisterD_reg_n_0_[1]\,
      R => iReset
    );
\rGPRegisterD_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(20),
      Q => \rGPRegisterD_reg_n_0_[20]\,
      R => iReset
    );
\rGPRegisterD_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(21),
      Q => \rGPRegisterD_reg_n_0_[21]\,
      R => iReset
    );
\rGPRegisterD_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(22),
      Q => \rGPRegisterD_reg_n_0_[22]\,
      R => iReset
    );
\rGPRegisterD_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(23),
      Q => \rGPRegisterD_reg_n_0_[23]\,
      R => iReset
    );
\rGPRegisterD_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(24),
      Q => \rGPRegisterD_reg_n_0_[24]\,
      R => iReset
    );
\rGPRegisterD_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(25),
      Q => \rGPRegisterD_reg_n_0_[25]\,
      R => iReset
    );
\rGPRegisterD_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(26),
      Q => \rGPRegisterD_reg_n_0_[26]\,
      R => iReset
    );
\rGPRegisterD_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(27),
      Q => \rGPRegisterD_reg_n_0_[27]\,
      R => iReset
    );
\rGPRegisterD_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(28),
      Q => \rGPRegisterD_reg_n_0_[28]\,
      R => iReset
    );
\rGPRegisterD_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(29),
      Q => \rGPRegisterD_reg_n_0_[29]\,
      R => iReset
    );
\rGPRegisterD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(2),
      Q => \rGPRegisterD_reg_n_0_[2]\,
      R => iReset
    );
\rGPRegisterD_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(30),
      Q => \rGPRegisterD_reg_n_0_[30]\,
      R => iReset
    );
\rGPRegisterD_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => wBufWordWriteData(31),
      Q => \rGPRegisterD_reg_n_0_[31]\,
      R => iReset
    );
\rGPRegisterD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(3),
      Q => \rGPRegisterD_reg_n_0_[3]\,
      R => iReset
    );
\rGPRegisterD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(4),
      Q => \rGPRegisterD_reg_n_0_[4]\,
      R => iReset
    );
\rGPRegisterD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(5),
      Q => \rGPRegisterD_reg_n_0_[5]\,
      R => iReset
    );
\rGPRegisterD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(6),
      Q => \rGPRegisterD_reg_n_0_[6]\,
      R => iReset
    );
\rGPRegisterD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(7),
      Q => \rGPRegisterD_reg_n_0_[7]\,
      R => iReset
    );
\rGPRegisterD_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(8),
      Q => \rGPRegisterD_reg_n_0_[8]\,
      R => iReset
    );
\rGPRegisterD_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterD,
      D => \^rresult_reg[15]\(9),
      Q => \rGPRegisterD_reg_n_0_[9]\,
      R => iReset
    );
\rGPRegisterE[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => iROMRData(25),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => iROMRData(24),
      I3 => iROMRData(22),
      I4 => iROMRData(23),
      O => rGPRegisterE
    );
\rGPRegisterE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(0),
      Q => \rGPRegisterE_reg_n_0_[0]\,
      R => iReset
    );
\rGPRegisterE_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(10),
      Q => \rGPRegisterE_reg_n_0_[10]\,
      R => iReset
    );
\rGPRegisterE_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(11),
      Q => \rGPRegisterE_reg_n_0_[11]\,
      R => iReset
    );
\rGPRegisterE_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(12),
      Q => \rGPRegisterE_reg_n_0_[12]\,
      R => iReset
    );
\rGPRegisterE_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(13),
      Q => \rGPRegisterE_reg_n_0_[13]\,
      R => iReset
    );
\rGPRegisterE_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(14),
      Q => \rGPRegisterE_reg_n_0_[14]\,
      R => iReset
    );
\rGPRegisterE_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(15),
      Q => \rGPRegisterE_reg_n_0_[15]\,
      R => iReset
    );
\rGPRegisterE_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(16),
      Q => \rGPRegisterE_reg_n_0_[16]\,
      R => iReset
    );
\rGPRegisterE_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(17),
      Q => \rGPRegisterE_reg_n_0_[17]\,
      R => iReset
    );
\rGPRegisterE_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(18),
      Q => \rGPRegisterE_reg_n_0_[18]\,
      R => iReset
    );
\rGPRegisterE_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(19),
      Q => \rGPRegisterE_reg_n_0_[19]\,
      R => iReset
    );
\rGPRegisterE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(1),
      Q => \rGPRegisterE_reg_n_0_[1]\,
      R => iReset
    );
\rGPRegisterE_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(20),
      Q => \rGPRegisterE_reg_n_0_[20]\,
      R => iReset
    );
\rGPRegisterE_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(21),
      Q => \rGPRegisterE_reg_n_0_[21]\,
      R => iReset
    );
\rGPRegisterE_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(22),
      Q => \rGPRegisterE_reg_n_0_[22]\,
      R => iReset
    );
\rGPRegisterE_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(23),
      Q => \rGPRegisterE_reg_n_0_[23]\,
      R => iReset
    );
\rGPRegisterE_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(24),
      Q => \rGPRegisterE_reg_n_0_[24]\,
      R => iReset
    );
\rGPRegisterE_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(25),
      Q => \rGPRegisterE_reg_n_0_[25]\,
      R => iReset
    );
\rGPRegisterE_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(26),
      Q => \rGPRegisterE_reg_n_0_[26]\,
      R => iReset
    );
\rGPRegisterE_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(27),
      Q => \rGPRegisterE_reg_n_0_[27]\,
      R => iReset
    );
\rGPRegisterE_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(28),
      Q => \rGPRegisterE_reg_n_0_[28]\,
      R => iReset
    );
\rGPRegisterE_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(29),
      Q => \rGPRegisterE_reg_n_0_[29]\,
      R => iReset
    );
\rGPRegisterE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(2),
      Q => \rGPRegisterE_reg_n_0_[2]\,
      R => iReset
    );
\rGPRegisterE_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(30),
      Q => \rGPRegisterE_reg_n_0_[30]\,
      R => iReset
    );
\rGPRegisterE_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => wBufWordWriteData(31),
      Q => \rGPRegisterE_reg_n_0_[31]\,
      R => iReset
    );
\rGPRegisterE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(3),
      Q => \rGPRegisterE_reg_n_0_[3]\,
      R => iReset
    );
\rGPRegisterE_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(4),
      Q => \rGPRegisterE_reg_n_0_[4]\,
      R => iReset
    );
\rGPRegisterE_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(5),
      Q => \rGPRegisterE_reg_n_0_[5]\,
      R => iReset
    );
\rGPRegisterE_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(6),
      Q => \rGPRegisterE_reg_n_0_[6]\,
      R => iReset
    );
\rGPRegisterE_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(7),
      Q => \rGPRegisterE_reg_n_0_[7]\,
      R => iReset
    );
\rGPRegisterE_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(8),
      Q => \rGPRegisterE_reg_n_0_[8]\,
      R => iReset
    );
\rGPRegisterE_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterE,
      D => \^rresult_reg[15]\(9),
      Q => \rGPRegisterE_reg_n_0_[9]\,
      R => iReset
    );
\rGPRegisterF[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => iROMRData(25),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => iROMRData(24),
      I3 => iROMRData(23),
      I4 => iROMRData(22),
      O => rGPRegisterF
    );
\rGPRegisterF_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(0),
      Q => \rGPRegisterF_reg_n_0_[0]\,
      R => iReset
    );
\rGPRegisterF_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(10),
      Q => \rGPRegisterF_reg_n_0_[10]\,
      R => iReset
    );
\rGPRegisterF_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(11),
      Q => \rGPRegisterF_reg_n_0_[11]\,
      R => iReset
    );
\rGPRegisterF_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(12),
      Q => \rGPRegisterF_reg_n_0_[12]\,
      R => iReset
    );
\rGPRegisterF_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(13),
      Q => \rGPRegisterF_reg_n_0_[13]\,
      R => iReset
    );
\rGPRegisterF_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(14),
      Q => \rGPRegisterF_reg_n_0_[14]\,
      R => iReset
    );
\rGPRegisterF_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(15),
      Q => \rGPRegisterF_reg_n_0_[15]\,
      R => iReset
    );
\rGPRegisterF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(16),
      Q => \rGPRegisterF_reg_n_0_[16]\,
      R => iReset
    );
\rGPRegisterF_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(17),
      Q => \rGPRegisterF_reg_n_0_[17]\,
      R => iReset
    );
\rGPRegisterF_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(18),
      Q => \rGPRegisterF_reg_n_0_[18]\,
      R => iReset
    );
\rGPRegisterF_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(19),
      Q => \rGPRegisterF_reg_n_0_[19]\,
      R => iReset
    );
\rGPRegisterF_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(1),
      Q => \rGPRegisterF_reg_n_0_[1]\,
      R => iReset
    );
\rGPRegisterF_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(20),
      Q => \rGPRegisterF_reg_n_0_[20]\,
      R => iReset
    );
\rGPRegisterF_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(21),
      Q => \rGPRegisterF_reg_n_0_[21]\,
      R => iReset
    );
\rGPRegisterF_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(22),
      Q => \rGPRegisterF_reg_n_0_[22]\,
      R => iReset
    );
\rGPRegisterF_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(23),
      Q => \rGPRegisterF_reg_n_0_[23]\,
      R => iReset
    );
\rGPRegisterF_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(24),
      Q => \rGPRegisterF_reg_n_0_[24]\,
      R => iReset
    );
\rGPRegisterF_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(25),
      Q => \rGPRegisterF_reg_n_0_[25]\,
      R => iReset
    );
\rGPRegisterF_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(26),
      Q => \rGPRegisterF_reg_n_0_[26]\,
      R => iReset
    );
\rGPRegisterF_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(27),
      Q => \rGPRegisterF_reg_n_0_[27]\,
      R => iReset
    );
\rGPRegisterF_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(28),
      Q => \rGPRegisterF_reg_n_0_[28]\,
      R => iReset
    );
\rGPRegisterF_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(29),
      Q => \rGPRegisterF_reg_n_0_[29]\,
      R => iReset
    );
\rGPRegisterF_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(2),
      Q => \rGPRegisterF_reg_n_0_[2]\,
      R => iReset
    );
\rGPRegisterF_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(30),
      Q => \rGPRegisterF_reg_n_0_[30]\,
      R => iReset
    );
\rGPRegisterF_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => wBufWordWriteData(31),
      Q => \rGPRegisterF_reg_n_0_[31]\,
      R => iReset
    );
\rGPRegisterF_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(3),
      Q => \rGPRegisterF_reg_n_0_[3]\,
      R => iReset
    );
\rGPRegisterF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(4),
      Q => \rGPRegisterF_reg_n_0_[4]\,
      R => iReset
    );
\rGPRegisterF_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(5),
      Q => \rGPRegisterF_reg_n_0_[5]\,
      R => iReset
    );
\rGPRegisterF_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(6),
      Q => \rGPRegisterF_reg_n_0_[6]\,
      R => iReset
    );
\rGPRegisterF_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(7),
      Q => \rGPRegisterF_reg_n_0_[7]\,
      R => iReset
    );
\rGPRegisterF_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(8),
      Q => \rGPRegisterF_reg_n_0_[8]\,
      R => iReset
    );
\rGPRegisterF_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterF,
      D => \^rresult_reg[15]\(9),
      Q => \rGPRegisterF_reg_n_0_[9]\,
      R => iReset
    );
\rGPRegisterG[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => iROMRData(25),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => iROMRData(24),
      I3 => iROMRData(22),
      I4 => iROMRData(23),
      O => rGPRegisterG
    );
\rGPRegisterG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(0),
      Q => \rGPRegisterG_reg_n_0_[0]\,
      R => iReset
    );
\rGPRegisterG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(10),
      Q => \rGPRegisterG_reg_n_0_[10]\,
      R => iReset
    );
\rGPRegisterG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(11),
      Q => \rGPRegisterG_reg_n_0_[11]\,
      R => iReset
    );
\rGPRegisterG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(12),
      Q => \rGPRegisterG_reg_n_0_[12]\,
      R => iReset
    );
\rGPRegisterG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(13),
      Q => \rGPRegisterG_reg_n_0_[13]\,
      R => iReset
    );
\rGPRegisterG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(14),
      Q => \rGPRegisterG_reg_n_0_[14]\,
      R => iReset
    );
\rGPRegisterG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(15),
      Q => \rGPRegisterG_reg_n_0_[15]\,
      R => iReset
    );
\rGPRegisterG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(16),
      Q => \rGPRegisterG_reg_n_0_[16]\,
      R => iReset
    );
\rGPRegisterG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(17),
      Q => \rGPRegisterG_reg_n_0_[17]\,
      R => iReset
    );
\rGPRegisterG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(18),
      Q => \rGPRegisterG_reg_n_0_[18]\,
      R => iReset
    );
\rGPRegisterG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(19),
      Q => \rGPRegisterG_reg_n_0_[19]\,
      R => iReset
    );
\rGPRegisterG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(1),
      Q => \rGPRegisterG_reg_n_0_[1]\,
      R => iReset
    );
\rGPRegisterG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(20),
      Q => \rGPRegisterG_reg_n_0_[20]\,
      R => iReset
    );
\rGPRegisterG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(21),
      Q => \rGPRegisterG_reg_n_0_[21]\,
      R => iReset
    );
\rGPRegisterG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(22),
      Q => \rGPRegisterG_reg_n_0_[22]\,
      R => iReset
    );
\rGPRegisterG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(23),
      Q => \rGPRegisterG_reg_n_0_[23]\,
      R => iReset
    );
\rGPRegisterG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(24),
      Q => \rGPRegisterG_reg_n_0_[24]\,
      R => iReset
    );
\rGPRegisterG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(25),
      Q => \rGPRegisterG_reg_n_0_[25]\,
      R => iReset
    );
\rGPRegisterG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(26),
      Q => \rGPRegisterG_reg_n_0_[26]\,
      R => iReset
    );
\rGPRegisterG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(27),
      Q => \rGPRegisterG_reg_n_0_[27]\,
      R => iReset
    );
\rGPRegisterG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(28),
      Q => \rGPRegisterG_reg_n_0_[28]\,
      R => iReset
    );
\rGPRegisterG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(29),
      Q => \rGPRegisterG_reg_n_0_[29]\,
      R => iReset
    );
\rGPRegisterG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(2),
      Q => \rGPRegisterG_reg_n_0_[2]\,
      R => iReset
    );
\rGPRegisterG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(30),
      Q => \rGPRegisterG_reg_n_0_[30]\,
      R => iReset
    );
\rGPRegisterG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => wBufWordWriteData(31),
      Q => \rGPRegisterG_reg_n_0_[31]\,
      R => iReset
    );
\rGPRegisterG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(3),
      Q => \rGPRegisterG_reg_n_0_[3]\,
      R => iReset
    );
\rGPRegisterG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(4),
      Q => \rGPRegisterG_reg_n_0_[4]\,
      R => iReset
    );
\rGPRegisterG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(5),
      Q => \rGPRegisterG_reg_n_0_[5]\,
      R => iReset
    );
\rGPRegisterG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(6),
      Q => \rGPRegisterG_reg_n_0_[6]\,
      R => iReset
    );
\rGPRegisterG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(7),
      Q => \rGPRegisterG_reg_n_0_[7]\,
      R => iReset
    );
\rGPRegisterG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(8),
      Q => \rGPRegisterG_reg_n_0_[8]\,
      R => iReset
    );
\rGPRegisterG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterG,
      D => \^rresult_reg[15]\(9),
      Q => \rGPRegisterG_reg_n_0_[9]\,
      R => iReset
    );
\rGPRegisterH[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => iROMRData(25),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => iROMRData(24),
      I3 => iROMRData(22),
      I4 => iROMRData(23),
      O => rGPRegisterH
    );
\rGPRegisterH_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(0),
      Q => \rGPRegisterH_reg_n_0_[0]\,
      R => iReset
    );
\rGPRegisterH_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(10),
      Q => \rGPRegisterH_reg_n_0_[10]\,
      R => iReset
    );
\rGPRegisterH_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(11),
      Q => \rGPRegisterH_reg_n_0_[11]\,
      R => iReset
    );
\rGPRegisterH_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(12),
      Q => \rGPRegisterH_reg_n_0_[12]\,
      R => iReset
    );
\rGPRegisterH_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(13),
      Q => \rGPRegisterH_reg_n_0_[13]\,
      R => iReset
    );
\rGPRegisterH_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(14),
      Q => \rGPRegisterH_reg_n_0_[14]\,
      R => iReset
    );
\rGPRegisterH_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(15),
      Q => \rGPRegisterH_reg_n_0_[15]\,
      R => iReset
    );
\rGPRegisterH_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(16),
      Q => \rGPRegisterH_reg_n_0_[16]\,
      R => iReset
    );
\rGPRegisterH_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(17),
      Q => \rGPRegisterH_reg_n_0_[17]\,
      R => iReset
    );
\rGPRegisterH_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(18),
      Q => \rGPRegisterH_reg_n_0_[18]\,
      R => iReset
    );
\rGPRegisterH_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(19),
      Q => \rGPRegisterH_reg_n_0_[19]\,
      R => iReset
    );
\rGPRegisterH_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(1),
      Q => \rGPRegisterH_reg_n_0_[1]\,
      R => iReset
    );
\rGPRegisterH_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(20),
      Q => \rGPRegisterH_reg_n_0_[20]\,
      R => iReset
    );
\rGPRegisterH_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(21),
      Q => \rGPRegisterH_reg_n_0_[21]\,
      R => iReset
    );
\rGPRegisterH_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(22),
      Q => \rGPRegisterH_reg_n_0_[22]\,
      R => iReset
    );
\rGPRegisterH_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(23),
      Q => \rGPRegisterH_reg_n_0_[23]\,
      R => iReset
    );
\rGPRegisterH_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(24),
      Q => \rGPRegisterH_reg_n_0_[24]\,
      R => iReset
    );
\rGPRegisterH_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(25),
      Q => \rGPRegisterH_reg_n_0_[25]\,
      R => iReset
    );
\rGPRegisterH_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(26),
      Q => \rGPRegisterH_reg_n_0_[26]\,
      R => iReset
    );
\rGPRegisterH_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(27),
      Q => \rGPRegisterH_reg_n_0_[27]\,
      R => iReset
    );
\rGPRegisterH_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(28),
      Q => \rGPRegisterH_reg_n_0_[28]\,
      R => iReset
    );
\rGPRegisterH_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(29),
      Q => \rGPRegisterH_reg_n_0_[29]\,
      R => iReset
    );
\rGPRegisterH_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(2),
      Q => \rGPRegisterH_reg_n_0_[2]\,
      R => iReset
    );
\rGPRegisterH_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(30),
      Q => \rGPRegisterH_reg_n_0_[30]\,
      R => iReset
    );
\rGPRegisterH_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => wBufWordWriteData(31),
      Q => \rGPRegisterH_reg_n_0_[31]\,
      R => iReset
    );
\rGPRegisterH_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(3),
      Q => \rGPRegisterH_reg_n_0_[3]\,
      R => iReset
    );
\rGPRegisterH_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(4),
      Q => \rGPRegisterH_reg_n_0_[4]\,
      R => iReset
    );
\rGPRegisterH_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(5),
      Q => \rGPRegisterH_reg_n_0_[5]\,
      R => iReset
    );
\rGPRegisterH_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(6),
      Q => \rGPRegisterH_reg_n_0_[6]\,
      R => iReset
    );
\rGPRegisterH_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(7),
      Q => \rGPRegisterH_reg_n_0_[7]\,
      R => iReset
    );
\rGPRegisterH_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(8),
      Q => \rGPRegisterH_reg_n_0_[8]\,
      R => iReset
    );
\rGPRegisterH_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rGPRegisterH,
      D => \^rresult_reg[15]\(9),
      Q => \rGPRegisterH_reg_n_0_[9]\,
      R => iReset
    );
\rNumberOfItems[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => wSPPopBundleReady,
      I1 => \FSM_onehot_rCurState_reg[0]_0\,
      I2 => \rNumberOfItems_reg[31]\(0),
      O => \FSM_onehot_rCurState_reg[1]_0\
    );
\rOutAddress[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D0"
    )
        port map (
      I0 => iROMRData(22),
      I1 => iROMRData(23),
      I2 => \^rbufwordwritevalid_reg_0\,
      I3 => \^rbufhalfwordwritevalid_reg_0\,
      O => \iROMRData[22]\(0)
    );
\rOutAddress[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => iROMRData(22),
      I1 => iROMRData(23),
      I2 => \^rbufhalfwordwritevalid_reg_0\,
      I3 => \^rbufwordwritevalid_reg_0\,
      O => \iROMRData[22]\(1)
    );
\rOutLength[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8680"
    )
        port map (
      I0 => iROMRData(23),
      I1 => iROMRData(22),
      I2 => \^rbufhalfwordwritevalid_reg_0\,
      I3 => \^rbufwordwritevalid_reg_0\,
      O => E(0)
    );
\rOutSourceID[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => iROMRData(23),
      I1 => \^rbufhalfwordwritevalid_reg_0\,
      I2 => iROMRData(22),
      I3 => \^rbufwordwritevalid_reg_0\,
      O => \iROMRData[23]\(0)
    );
\rPopDataCursor[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wSPPopBundleReady,
      I1 => \FSM_onehot_rCurState_reg[0]_0\,
      O => p_0_in(0)
    );
rProgramCounter0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => rProgramCounter0_carry_n_0,
      CO(6) => rProgramCounter0_carry_n_1,
      CO(5) => rProgramCounter0_carry_n_2,
      CO(4) => rProgramCounter0_carry_n_3,
      CO(3) => rProgramCounter0_carry_n_4,
      CO(2) => rProgramCounter0_carry_n_5,
      CO(1) => rProgramCounter0_carry_n_6,
      CO(0) => rProgramCounter0_carry_n_7,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => in11(7 downto 0),
      S(7) => rProgramCounter0_carry_i_1_n_0,
      S(6) => rProgramCounter0_carry_i_2_n_0,
      S(5) => rProgramCounter0_carry_i_3_n_0,
      S(4) => rProgramCounter0_carry_i_4_n_0,
      S(3) => rProgramCounter0_carry_i_5_n_0,
      S(2) => rProgramCounter0_carry_i_6_n_0,
      S(1) => rProgramCounter0_carry_i_7_n_0,
      S(0) => rProgramCounter0_carry_i_8_n_0
    );
\rProgramCounter0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rProgramCounter0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rProgramCounter0_carry__0_n_0\,
      CO(6) => \rProgramCounter0_carry__0_n_1\,
      CO(5) => \rProgramCounter0_carry__0_n_2\,
      CO(4) => \rProgramCounter0_carry__0_n_3\,
      CO(3) => \rProgramCounter0_carry__0_n_4\,
      CO(2) => \rProgramCounter0_carry__0_n_5\,
      CO(1) => \rProgramCounter0_carry__0_n_6\,
      CO(0) => \rProgramCounter0_carry__0_n_7\,
      DI(7) => iROMRData(15),
      DI(6 downto 0) => \^q\(14 downto 8),
      O(7 downto 0) => in11(15 downto 8),
      S(7) => \rProgramCounter0_carry__0_i_1_n_0\,
      S(6) => \rProgramCounter0_carry__0_i_2_n_0\,
      S(5) => \rProgramCounter0_carry__0_i_3_n_0\,
      S(4) => \rProgramCounter0_carry__0_i_4_n_0\,
      S(3) => \rProgramCounter0_carry__0_i_5_n_0\,
      S(2) => \rProgramCounter0_carry__0_i_6_n_0\,
      S(1) => \rProgramCounter0_carry__0_i_7_n_0\,
      S(0) => \rProgramCounter0_carry__0_i_8_n_0\
    );
\rProgramCounter0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => iROMRData(15),
      I1 => \^q\(15),
      O => \rProgramCounter0_carry__0_i_1_n_0\
    );
\rProgramCounter0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => iROMRData(14),
      O => \rProgramCounter0_carry__0_i_2_n_0\
    );
\rProgramCounter0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => iROMRData(13),
      O => \rProgramCounter0_carry__0_i_3_n_0\
    );
\rProgramCounter0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => iROMRData(12),
      O => \rProgramCounter0_carry__0_i_4_n_0\
    );
\rProgramCounter0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => iROMRData(11),
      O => \rProgramCounter0_carry__0_i_5_n_0\
    );
\rProgramCounter0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => iROMRData(10),
      O => \rProgramCounter0_carry__0_i_6_n_0\
    );
\rProgramCounter0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => iROMRData(9),
      O => \rProgramCounter0_carry__0_i_7_n_0\
    );
\rProgramCounter0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => iROMRData(8),
      O => \rProgramCounter0_carry__0_i_8_n_0\
    );
\rProgramCounter0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rProgramCounter0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rProgramCounter0_carry__1_n_0\,
      CO(6) => \rProgramCounter0_carry__1_n_1\,
      CO(5) => \rProgramCounter0_carry__1_n_2\,
      CO(4) => \rProgramCounter0_carry__1_n_3\,
      CO(3) => \rProgramCounter0_carry__1_n_4\,
      CO(2) => \rProgramCounter0_carry__1_n_5\,
      CO(1) => \rProgramCounter0_carry__1_n_6\,
      CO(0) => \rProgramCounter0_carry__1_n_7\,
      DI(7 downto 1) => \^q\(22 downto 16),
      DI(0) => \rProgramCounter0_carry__1_i_1_n_0\,
      O(7 downto 0) => in11(23 downto 16),
      S(7) => \rProgramCounter0_carry__1_i_2_n_0\,
      S(6) => \rProgramCounter0_carry__1_i_3_n_0\,
      S(5) => \rProgramCounter0_carry__1_i_4_n_0\,
      S(4) => \rProgramCounter0_carry__1_i_5_n_0\,
      S(3) => \rProgramCounter0_carry__1_i_6_n_0\,
      S(2) => \rProgramCounter0_carry__1_i_7_n_0\,
      S(1) => \rProgramCounter0_carry__1_i_8_n_0\,
      S(0) => \rProgramCounter0_carry__1_i_9_n_0\
    );
\rProgramCounter0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iROMRData(15),
      O => \rProgramCounter0_carry__1_i_1_n_0\
    );
\rProgramCounter0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      O => \rProgramCounter0_carry__1_i_2_n_0\
    );
\rProgramCounter0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      O => \rProgramCounter0_carry__1_i_3_n_0\
    );
\rProgramCounter0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      O => \rProgramCounter0_carry__1_i_4_n_0\
    );
\rProgramCounter0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      O => \rProgramCounter0_carry__1_i_5_n_0\
    );
\rProgramCounter0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(19),
      O => \rProgramCounter0_carry__1_i_6_n_0\
    );
\rProgramCounter0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(18),
      O => \rProgramCounter0_carry__1_i_7_n_0\
    );
\rProgramCounter0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \rProgramCounter0_carry__1_i_8_n_0\
    );
\rProgramCounter0_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => iROMRData(15),
      I1 => \^q\(16),
      O => \rProgramCounter0_carry__1_i_9_n_0\
    );
\rProgramCounter0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rProgramCounter0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rProgramCounter0_carry__2_CO_UNCONNECTED\(7),
      CO(6) => \rProgramCounter0_carry__2_n_1\,
      CO(5) => \rProgramCounter0_carry__2_n_2\,
      CO(4) => \rProgramCounter0_carry__2_n_3\,
      CO(3) => \rProgramCounter0_carry__2_n_4\,
      CO(2) => \rProgramCounter0_carry__2_n_5\,
      CO(1) => \rProgramCounter0_carry__2_n_6\,
      CO(0) => \rProgramCounter0_carry__2_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(29 downto 23),
      O(7 downto 0) => in11(31 downto 24),
      S(7) => \rProgramCounter0_carry__2_i_1_n_0\,
      S(6) => \rProgramCounter0_carry__2_i_2_n_0\,
      S(5) => \rProgramCounter0_carry__2_i_3_n_0\,
      S(4) => \rProgramCounter0_carry__2_i_4_n_0\,
      S(3) => \rProgramCounter0_carry__2_i_5_n_0\,
      S(2) => \rProgramCounter0_carry__2_i_6_n_0\,
      S(1) => \rProgramCounter0_carry__2_i_7_n_0\,
      S(0) => \rProgramCounter0_carry__2_i_8_n_0\
    );
\rProgramCounter0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \rProgramCounter0_carry__2_i_1_n_0\
    );
\rProgramCounter0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \rProgramCounter0_carry__2_i_2_n_0\
    );
\rProgramCounter0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \rProgramCounter0_carry__2_i_3_n_0\
    );
\rProgramCounter0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \rProgramCounter0_carry__2_i_4_n_0\
    );
\rProgramCounter0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \rProgramCounter0_carry__2_i_5_n_0\
    );
\rProgramCounter0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \rProgramCounter0_carry__2_i_6_n_0\
    );
\rProgramCounter0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \rProgramCounter0_carry__2_i_7_n_0\
    );
\rProgramCounter0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      O => \rProgramCounter0_carry__2_i_8_n_0\
    );
rProgramCounter0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => iROMRData(7),
      O => rProgramCounter0_carry_i_1_n_0
    );
rProgramCounter0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => iROMRData(6),
      O => rProgramCounter0_carry_i_2_n_0
    );
rProgramCounter0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => iROMRData(5),
      O => rProgramCounter0_carry_i_3_n_0
    );
rProgramCounter0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => iROMRData(4),
      O => rProgramCounter0_carry_i_4_n_0
    );
rProgramCounter0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => iROMRData(3),
      O => rProgramCounter0_carry_i_5_n_0
    );
rProgramCounter0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => iROMRData(2),
      O => rProgramCounter0_carry_i_6_n_0
    );
rProgramCounter0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => iROMRData(1),
      O => rProgramCounter0_carry_i_7_n_0
    );
rProgramCounter0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => iROMRData(0),
      O => rProgramCounter0_carry_i_8_n_0
    );
\rProgramCounter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rProgramCounter0_inferred__0/i__carry_n_0\,
      CO(6) => \rProgramCounter0_inferred__0/i__carry_n_1\,
      CO(5) => \rProgramCounter0_inferred__0/i__carry_n_2\,
      CO(4) => \rProgramCounter0_inferred__0/i__carry_n_3\,
      CO(3) => \rProgramCounter0_inferred__0/i__carry_n_4\,
      CO(2) => \rProgramCounter0_inferred__0/i__carry_n_5\,
      CO(1) => \rProgramCounter0_inferred__0/i__carry_n_6\,
      CO(0) => \rProgramCounter0_inferred__0/i__carry_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(2),
      DI(0) => '0',
      O(7 downto 0) => in12(8 downto 1),
      S(7 downto 2) => \^q\(8 downto 3),
      S(1) => \i__carry_i_1__0_n_0\,
      S(0) => \^q\(1)
    );
\rProgramCounter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \rProgramCounter0_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \rProgramCounter0_inferred__0/i__carry__0_n_0\,
      CO(6) => \rProgramCounter0_inferred__0/i__carry__0_n_1\,
      CO(5) => \rProgramCounter0_inferred__0/i__carry__0_n_2\,
      CO(4) => \rProgramCounter0_inferred__0/i__carry__0_n_3\,
      CO(3) => \rProgramCounter0_inferred__0/i__carry__0_n_4\,
      CO(2) => \rProgramCounter0_inferred__0/i__carry__0_n_5\,
      CO(1) => \rProgramCounter0_inferred__0/i__carry__0_n_6\,
      CO(0) => \rProgramCounter0_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => in12(16 downto 9),
      S(7 downto 0) => \^q\(16 downto 9)
    );
\rProgramCounter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rProgramCounter0_inferred__0/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rProgramCounter0_inferred__0/i__carry__1_n_0\,
      CO(6) => \rProgramCounter0_inferred__0/i__carry__1_n_1\,
      CO(5) => \rProgramCounter0_inferred__0/i__carry__1_n_2\,
      CO(4) => \rProgramCounter0_inferred__0/i__carry__1_n_3\,
      CO(3) => \rProgramCounter0_inferred__0/i__carry__1_n_4\,
      CO(2) => \rProgramCounter0_inferred__0/i__carry__1_n_5\,
      CO(1) => \rProgramCounter0_inferred__0/i__carry__1_n_6\,
      CO(0) => \rProgramCounter0_inferred__0/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => in12(24 downto 17),
      S(7 downto 0) => \^q\(24 downto 17)
    );
\rProgramCounter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rProgramCounter0_inferred__0/i__carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rProgramCounter0_inferred__0/i__carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rProgramCounter0_inferred__0/i__carry__2_n_2\,
      CO(4) => \rProgramCounter0_inferred__0/i__carry__2_n_3\,
      CO(3) => \rProgramCounter0_inferred__0/i__carry__2_n_4\,
      CO(2) => \rProgramCounter0_inferred__0/i__carry__2_n_5\,
      CO(1) => \rProgramCounter0_inferred__0/i__carry__2_n_6\,
      CO(0) => \rProgramCounter0_inferred__0/i__carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_rProgramCounter0_inferred__0/i__carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => in12(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => \^q\(31 downto 25)
    );
\rProgramCounter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(0),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(0),
      O => \rProgramCounter[0]_i_1_n_0\
    );
\rProgramCounter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(10),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(10),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(10),
      O => \rProgramCounter[10]_i_1_n_0\
    );
\rProgramCounter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(11),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(11),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(11),
      O => \rProgramCounter[11]_i_1_n_0\
    );
\rProgramCounter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(12),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(12),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(12),
      O => \rProgramCounter[12]_i_1_n_0\
    );
\rProgramCounter[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(13),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(13),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(13),
      O => \rProgramCounter[13]_i_1_n_0\
    );
\rProgramCounter[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(14),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(14),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(14),
      O => \rProgramCounter[14]_i_1_n_0\
    );
\rProgramCounter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(15),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(15),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(15),
      O => \rProgramCounter[15]_i_1_n_0\
    );
\rProgramCounter[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(16),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(16),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(16),
      O => \rProgramCounter[16]_i_1_n_0\
    );
\rProgramCounter[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(17),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(17),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(17),
      O => \rProgramCounter[17]_i_1_n_0\
    );
\rProgramCounter[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(18),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(18),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(18),
      O => \rProgramCounter[18]_i_1_n_0\
    );
\rProgramCounter[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(19),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(19),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(19),
      O => \rProgramCounter[19]_i_1_n_0\
    );
\rProgramCounter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(1),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(1),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(1),
      O => \rProgramCounter[1]_i_1_n_0\
    );
\rProgramCounter[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(20),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(20),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(20),
      O => \rProgramCounter[20]_i_1_n_0\
    );
\rProgramCounter[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(21),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(21),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(21),
      O => \rProgramCounter[21]_i_1_n_0\
    );
\rProgramCounter[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(22),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(22),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(22),
      O => \rProgramCounter[22]_i_1_n_0\
    );
\rProgramCounter[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(23),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(23),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(23),
      O => \rProgramCounter[23]_i_1_n_0\
    );
\rProgramCounter[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(24),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(24),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(24),
      O => \rProgramCounter[24]_i_1_n_0\
    );
\rProgramCounter[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(25),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(25),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(25),
      O => \rProgramCounter[25]_i_1_n_0\
    );
\rProgramCounter[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(26),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(26),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(26),
      O => \rProgramCounter[26]_i_1_n_0\
    );
\rProgramCounter[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(27),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(27),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(27),
      O => \rProgramCounter[27]_i_1_n_0\
    );
\rProgramCounter[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(28),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(28),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(28),
      O => \rProgramCounter[28]_i_1_n_0\
    );
\rProgramCounter[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(29),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(29),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(29),
      O => \rProgramCounter[29]_i_1_n_0\
    );
\rProgramCounter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(2),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(2),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(2),
      O => \rProgramCounter[2]_i_1_n_0\
    );
\rProgramCounter[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(30),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(30),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(30),
      O => \rProgramCounter[30]_i_1_n_0\
    );
\rProgramCounter[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(31),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(31),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(31),
      O => \rProgramCounter[31]_i_2_n_0\
    );
\rProgramCounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(3),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(3),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(3),
      O => \rProgramCounter[3]_i_1_n_0\
    );
\rProgramCounter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(4),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(4),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(4),
      O => \rProgramCounter[4]_i_1_n_0\
    );
\rProgramCounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(5),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(5),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(5),
      O => \rProgramCounter[5]_i_1_n_0\
    );
\rProgramCounter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(6),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(6),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(6),
      O => \rProgramCounter[6]_i_1_n_0\
    );
\rProgramCounter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(7),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(7),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(7),
      O => \rProgramCounter[7]_i_1_n_0\
    );
\rProgramCounter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(8),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(8),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(8),
      O => \rProgramCounter[8]_i_1_n_0\
    );
\rProgramCounter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in12(9),
      I1 => \^fsm_onehot_rcurstate_reg[2]_0\(0),
      I2 => p_0_in7_in,
      I3 => in11(9),
      I4 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I5 => doutb(9),
      O => \rProgramCounter[9]_i_1_n_0\
    );
\rProgramCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[0]_i_1_n_0\,
      Q => \^q\(0),
      R => iReset
    );
\rProgramCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[10]_i_1_n_0\,
      Q => \^q\(10),
      R => iReset
    );
\rProgramCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[11]_i_1_n_0\,
      Q => \^q\(11),
      R => iReset
    );
\rProgramCounter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[12]_i_1_n_0\,
      Q => \^q\(12),
      R => iReset
    );
\rProgramCounter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[13]_i_1_n_0\,
      Q => \^q\(13),
      R => iReset
    );
\rProgramCounter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[14]_i_1_n_0\,
      Q => \^q\(14),
      R => iReset
    );
\rProgramCounter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[15]_i_1_n_0\,
      Q => \^q\(15),
      R => iReset
    );
\rProgramCounter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[16]_i_1_n_0\,
      Q => \^q\(16),
      R => iReset
    );
\rProgramCounter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[17]_i_1_n_0\,
      Q => \^q\(17),
      R => iReset
    );
\rProgramCounter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[18]_i_1_n_0\,
      Q => \^q\(18),
      R => iReset
    );
\rProgramCounter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[19]_i_1_n_0\,
      Q => \^q\(19),
      R => iReset
    );
\rProgramCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[1]_i_1_n_0\,
      Q => \^q\(1),
      R => iReset
    );
\rProgramCounter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[20]_i_1_n_0\,
      Q => \^q\(20),
      R => iReset
    );
\rProgramCounter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[21]_i_1_n_0\,
      Q => \^q\(21),
      R => iReset
    );
\rProgramCounter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[22]_i_1_n_0\,
      Q => \^q\(22),
      R => iReset
    );
\rProgramCounter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[23]_i_1_n_0\,
      Q => \^q\(23),
      R => iReset
    );
\rProgramCounter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[24]_i_1_n_0\,
      Q => \^q\(24),
      R => iReset
    );
\rProgramCounter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[25]_i_1_n_0\,
      Q => \^q\(25),
      R => iReset
    );
\rProgramCounter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[26]_i_1_n_0\,
      Q => \^q\(26),
      R => iReset
    );
\rProgramCounter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[27]_i_1_n_0\,
      Q => \^q\(27),
      R => iReset
    );
\rProgramCounter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[28]_i_1_n_0\,
      Q => \^q\(28),
      R => iReset
    );
\rProgramCounter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[29]_i_1_n_0\,
      Q => \^q\(29),
      R => iReset
    );
\rProgramCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[2]_i_1_n_0\,
      Q => \^q\(2),
      R => iReset
    );
\rProgramCounter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[30]_i_1_n_0\,
      Q => \^q\(30),
      R => iReset
    );
\rProgramCounter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[31]_i_2_n_0\,
      Q => \^q\(31),
      R => iReset
    );
\rProgramCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[3]_i_1_n_0\,
      Q => \^q\(3),
      R => iReset
    );
\rProgramCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[4]_i_1_n_0\,
      Q => \^q\(4),
      R => iReset
    );
\rProgramCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[5]_i_1_n_0\,
      Q => \^q\(5),
      R => iReset
    );
\rProgramCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[6]_i_1_n_0\,
      Q => \^q\(6),
      R => iReset
    );
\rProgramCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[7]_i_1_n_0\,
      Q => \^q\(7),
      R => iReset
    );
\rProgramCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[8]_i_1_n_0\,
      Q => \^q\(8),
      R => iReset
    );
\rProgramCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => rProgramCounter,
      D => \rProgramCounter[9]_i_1_n_0\,
      Q => \^q\(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispRegExt is
  port (
    wExtReadAck : out STD_LOGIC;
    \rSampledCount_reg[30]\ : out STD_LOGIC;
    \rSampledCount_reg[30]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]\ : out STD_LOGIC;
    \rSampledCount_reg[29]\ : out STD_LOGIC;
    \rSampledCount_reg[29]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_0\ : out STD_LOGIC;
    \rSampledCount_reg[28]\ : out STD_LOGIC;
    \rSampledCount_reg[28]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_1\ : out STD_LOGIC;
    \rSampledCount_reg[25]\ : out STD_LOGIC;
    \rSampledCount_reg[25]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_2\ : out STD_LOGIC;
    \rSampledCount_reg[24]\ : out STD_LOGIC;
    \rSampledCount_reg[24]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_3\ : out STD_LOGIC;
    \rSampledCount_reg[21]\ : out STD_LOGIC;
    \rSampledCount_reg[21]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_4\ : out STD_LOGIC;
    \rSampledCount_reg[20]\ : out STD_LOGIC;
    \rSampledCount_reg[20]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_5\ : out STD_LOGIC;
    \rSampledCount_reg[19]\ : out STD_LOGIC;
    \rSampledCount_reg[19]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_6\ : out STD_LOGIC;
    \rSampledCount_reg[18]\ : out STD_LOGIC;
    \rSampledCount_reg[18]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_7\ : out STD_LOGIC;
    \rSampledCount_reg[16]\ : out STD_LOGIC;
    \rSampledCount_reg[16]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_8\ : out STD_LOGIC;
    \rSampledCount_reg[15]\ : out STD_LOGIC;
    \rSampledCount_reg[15]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_9\ : out STD_LOGIC;
    \rSampledCount_reg[12]\ : out STD_LOGIC;
    \rSampledCount_reg[12]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_10\ : out STD_LOGIC;
    \rSampledCount_reg[11]\ : out STD_LOGIC;
    \rSampledCount_reg[11]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_11\ : out STD_LOGIC;
    \rSampledCount_reg[9]\ : out STD_LOGIC;
    \rSampledCount_reg[9]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_12\ : out STD_LOGIC;
    \rSampledCount_reg[8]\ : out STD_LOGIC;
    \rSampledCount_reg[8]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_13\ : out STD_LOGIC;
    \rSampledCount_reg[7]\ : out STD_LOGIC;
    \rSampledCount_reg[7]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_14\ : out STD_LOGIC;
    \rSampledCount_reg[6]\ : out STD_LOGIC;
    \rSampledCount_reg[6]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_15\ : out STD_LOGIC;
    \rSampledCount_reg[5]\ : out STD_LOGIC;
    \rSampledCount_reg[5]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_16\ : out STD_LOGIC;
    \rSampledCount_reg[4]\ : out STD_LOGIC;
    \rSampledCount_reg[4]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_17\ : out STD_LOGIC;
    \rSampledCount_reg[3]\ : out STD_LOGIC;
    \rSampledCount_reg[3]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_18\ : out STD_LOGIC;
    \rSampledCount_reg[2]\ : out STD_LOGIC;
    \rSampledCount_reg[2]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_19\ : out STD_LOGIC;
    \rSampledCount_reg[1]\ : out STD_LOGIC;
    \rSampledCount_reg[1]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_20\ : out STD_LOGIC;
    \rSampledCount_reg[0]\ : out STD_LOGIC;
    \rSampledCount_reg[0]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_21\ : out STD_LOGIC;
    \rReadData_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    iClock : in STD_LOGIC;
    iCMDReady : in STD_LOGIC;
    \rCounter_reg[31]\ : in STD_LOGIC;
    \rCounter_reg[31]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rCounter_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReadyBusy : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rReadData_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rReadData_reg[10]_1\ : in STD_LOGIC;
    \rPeriod_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rReadData_reg[30]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_DispRegExt;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispRegExt is
  signal DPLRCCmdIdleTimeCounter_n_0 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_14 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_17 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_18 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_21 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_4 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_5 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_8 : STD_LOGIC;
  signal DPLRCCmdIdleTimeCounter_n_9 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_0 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_1 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_10 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_11 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_12 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_13 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_14 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_15 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_16 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_17 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_18 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_19 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_2 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_20 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_21 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_22 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_23 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_24 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_25 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_26 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_27 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_28 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_29 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_3 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_30 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_31 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_32 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_33 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_34 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_35 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_36 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_37 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_38 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_39 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_4 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_40 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_41 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_42 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_43 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_44 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_45 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_46 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_47 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_48 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_49 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_5 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_50 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_51 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_52 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_53 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_54 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_55 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_56 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_57 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_58 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_59 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_6 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_60 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_61 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_62 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_63 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_7 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_8 : STD_LOGIC;
  signal DPLRCDataIdleTimeCounter_n_9 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_0 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_14 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_17 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_18 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_21 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_4 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_5 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_8 : STD_LOGIC;
  signal DPLWCCmdIdleTimeCounter_n_9 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_0 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_1 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_10 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_11 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_12 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_13 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_14 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_15 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_16 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_17 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_18 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_19 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_2 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_20 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_21 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_22 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_23 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_24 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_25 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_26 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_27 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_28 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_29 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_3 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_30 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_31 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_32 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_33 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_34 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_35 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_36 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_37 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_38 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_39 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_4 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_40 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_41 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_42 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_43 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_44 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_45 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_46 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_47 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_48 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_49 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_5 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_50 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_51 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_52 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_53 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_54 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_55 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_56 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_57 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_58 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_59 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_6 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_60 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_61 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_62 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_63 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_7 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_8 : STD_LOGIC;
  signal DPLWCDataIdleTimeCounter_n_9 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_0 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_1 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_10 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_11 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_12 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_13 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_14 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_15 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_16 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_17 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_18 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_19 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_2 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_20 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_21 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_22 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_23 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_24 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_25 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_26 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_27 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_28 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_29 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_3 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_30 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_31 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_32 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_33 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_34 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_35 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_36 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_37 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_38 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_39 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_4 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_40 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_41 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_42 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_43 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_44 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_45 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_46 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_47 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_48 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_49 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_5 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_50 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_51 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_52 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_53 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_54 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_55 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_56 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_57 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_58 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_59 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_6 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_60 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_61 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_62 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_63 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_7 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_8 : STD_LOGIC;
  signal LLNFCReadIdleTimeCounter_n_9 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_0 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_1 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_10 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_11 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_12 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_13 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_14 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_15 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_16 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_17 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_18 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_19 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_2 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_20 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_21 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_22 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_23 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_24 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_25 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_26 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_27 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_28 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_29 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_3 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_30 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_31 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_4 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_5 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_6 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_7 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_8 : STD_LOGIC;
  signal NANDIdleTimeCounter_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal rPeriod : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rSampledCount : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
DPLRCCmdIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => DPLWCDataIdleTimeCounter_n_32,
      Q(30) => DPLWCDataIdleTimeCounter_n_33,
      Q(29) => DPLWCDataIdleTimeCounter_n_34,
      Q(28) => DPLWCDataIdleTimeCounter_n_35,
      Q(27) => DPLWCDataIdleTimeCounter_n_36,
      Q(26) => DPLWCDataIdleTimeCounter_n_37,
      Q(25) => DPLWCDataIdleTimeCounter_n_38,
      Q(24) => DPLWCDataIdleTimeCounter_n_39,
      Q(23) => DPLWCDataIdleTimeCounter_n_40,
      Q(22) => DPLWCDataIdleTimeCounter_n_41,
      Q(21) => DPLWCDataIdleTimeCounter_n_42,
      Q(20) => DPLWCDataIdleTimeCounter_n_43,
      Q(19) => DPLWCDataIdleTimeCounter_n_44,
      Q(18) => DPLWCDataIdleTimeCounter_n_45,
      Q(17) => DPLWCDataIdleTimeCounter_n_46,
      Q(16) => DPLWCDataIdleTimeCounter_n_47,
      Q(15) => DPLWCDataIdleTimeCounter_n_48,
      Q(14) => DPLWCDataIdleTimeCounter_n_49,
      Q(13) => DPLWCDataIdleTimeCounter_n_50,
      Q(12) => DPLWCDataIdleTimeCounter_n_51,
      Q(11) => DPLWCDataIdleTimeCounter_n_52,
      Q(10) => DPLWCDataIdleTimeCounter_n_53,
      Q(9) => DPLWCDataIdleTimeCounter_n_54,
      Q(8) => DPLWCDataIdleTimeCounter_n_55,
      Q(7) => DPLWCDataIdleTimeCounter_n_56,
      Q(6) => DPLWCDataIdleTimeCounter_n_57,
      Q(5) => DPLWCDataIdleTimeCounter_n_58,
      Q(4) => DPLWCDataIdleTimeCounter_n_59,
      Q(3) => DPLWCDataIdleTimeCounter_n_60,
      Q(2) => DPLWCDataIdleTimeCounter_n_61,
      Q(1) => DPLWCDataIdleTimeCounter_n_62,
      Q(0) => DPLWCDataIdleTimeCounter_n_63,
      iClock => iClock,
      iReset => iReset,
      \rCounter_reg[31]_0\(0) => \rCounter_reg[31]_1\(0),
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_4\(0),
      \rReadAddress_reg[4]\ => \rReadAddress_reg[4]\,
      \rReadAddress_reg[4]_0\ => \rReadAddress_reg[4]_0\,
      \rReadAddress_reg[4]_1\ => \rReadAddress_reg[4]_1\,
      \rReadAddress_reg[4]_10\ => \rReadAddress_reg[4]_10\,
      \rReadAddress_reg[4]_11\ => \rReadAddress_reg[4]_11\,
      \rReadAddress_reg[4]_12\ => \rReadAddress_reg[4]_12\,
      \rReadAddress_reg[4]_13\ => \rReadAddress_reg[4]_13\,
      \rReadAddress_reg[4]_14\ => \rReadAddress_reg[4]_14\,
      \rReadAddress_reg[4]_15\ => \rReadAddress_reg[4]_15\,
      \rReadAddress_reg[4]_16\ => \rReadAddress_reg[4]_16\,
      \rReadAddress_reg[4]_17\ => \rReadAddress_reg[4]_17\,
      \rReadAddress_reg[4]_18\ => \rReadAddress_reg[4]_18\,
      \rReadAddress_reg[4]_19\ => \rReadAddress_reg[4]_19\,
      \rReadAddress_reg[4]_2\ => \rReadAddress_reg[4]_2\,
      \rReadAddress_reg[4]_20\ => \rReadAddress_reg[4]_20\,
      \rReadAddress_reg[4]_21\ => \rReadAddress_reg[4]_21\,
      \rReadAddress_reg[4]_3\ => \rReadAddress_reg[4]_3\,
      \rReadAddress_reg[4]_4\ => \rReadAddress_reg[4]_4\,
      \rReadAddress_reg[4]_5\ => \rReadAddress_reg[4]_5\,
      \rReadAddress_reg[4]_6\ => \rReadAddress_reg[4]_6\,
      \rReadAddress_reg[4]_7\ => \rReadAddress_reg[4]_7\,
      \rReadAddress_reg[4]_8\ => \rReadAddress_reg[4]_8\,
      \rReadAddress_reg[4]_9\ => \rReadAddress_reg[4]_9\,
      \rReadData_reg[0]\ => NANDIdleTimeCounter_n_31,
      \rReadData_reg[11]\ => NANDIdleTimeCounter_n_20,
      \rReadData_reg[12]\ => NANDIdleTimeCounter_n_19,
      \rReadData_reg[15]\ => NANDIdleTimeCounter_n_16,
      \rReadData_reg[16]\ => NANDIdleTimeCounter_n_15,
      \rReadData_reg[18]\ => NANDIdleTimeCounter_n_13,
      \rReadData_reg[19]\ => NANDIdleTimeCounter_n_12,
      \rReadData_reg[1]\ => NANDIdleTimeCounter_n_30,
      \rReadData_reg[20]\ => NANDIdleTimeCounter_n_11,
      \rReadData_reg[21]\ => NANDIdleTimeCounter_n_10,
      \rReadData_reg[24]\ => NANDIdleTimeCounter_n_7,
      \rReadData_reg[25]\ => NANDIdleTimeCounter_n_6,
      \rReadData_reg[28]\ => NANDIdleTimeCounter_n_3,
      \rReadData_reg[29]\ => NANDIdleTimeCounter_n_2,
      \rReadData_reg[2]\ => NANDIdleTimeCounter_n_29,
      \rReadData_reg[30]\(2 downto 0) => \rReadData_reg[10]_0\(2 downto 0),
      \rReadData_reg[30]_0\ => NANDIdleTimeCounter_n_1,
      \rReadData_reg[31]\(31) => DPLWCDataIdleTimeCounter_n_0,
      \rReadData_reg[31]\(30) => DPLWCDataIdleTimeCounter_n_1,
      \rReadData_reg[31]\(29) => DPLWCDataIdleTimeCounter_n_2,
      \rReadData_reg[31]\(28) => DPLWCDataIdleTimeCounter_n_3,
      \rReadData_reg[31]\(27) => DPLWCDataIdleTimeCounter_n_4,
      \rReadData_reg[31]\(26) => DPLWCDataIdleTimeCounter_n_5,
      \rReadData_reg[31]\(25) => DPLWCDataIdleTimeCounter_n_6,
      \rReadData_reg[31]\(24) => DPLWCDataIdleTimeCounter_n_7,
      \rReadData_reg[31]\(23) => DPLWCDataIdleTimeCounter_n_8,
      \rReadData_reg[31]\(22) => DPLWCDataIdleTimeCounter_n_9,
      \rReadData_reg[31]\(21) => DPLWCDataIdleTimeCounter_n_10,
      \rReadData_reg[31]\(20) => DPLWCDataIdleTimeCounter_n_11,
      \rReadData_reg[31]\(19) => DPLWCDataIdleTimeCounter_n_12,
      \rReadData_reg[31]\(18) => DPLWCDataIdleTimeCounter_n_13,
      \rReadData_reg[31]\(17) => DPLWCDataIdleTimeCounter_n_14,
      \rReadData_reg[31]\(16) => DPLWCDataIdleTimeCounter_n_15,
      \rReadData_reg[31]\(15) => DPLWCDataIdleTimeCounter_n_16,
      \rReadData_reg[31]\(14) => DPLWCDataIdleTimeCounter_n_17,
      \rReadData_reg[31]\(13) => DPLWCDataIdleTimeCounter_n_18,
      \rReadData_reg[31]\(12) => DPLWCDataIdleTimeCounter_n_19,
      \rReadData_reg[31]\(11) => DPLWCDataIdleTimeCounter_n_20,
      \rReadData_reg[31]\(10) => DPLWCDataIdleTimeCounter_n_21,
      \rReadData_reg[31]\(9) => DPLWCDataIdleTimeCounter_n_22,
      \rReadData_reg[31]\(8) => DPLWCDataIdleTimeCounter_n_23,
      \rReadData_reg[31]\(7) => DPLWCDataIdleTimeCounter_n_24,
      \rReadData_reg[31]\(6) => DPLWCDataIdleTimeCounter_n_25,
      \rReadData_reg[31]\(5) => DPLWCDataIdleTimeCounter_n_26,
      \rReadData_reg[31]\(4) => DPLWCDataIdleTimeCounter_n_27,
      \rReadData_reg[31]\(3) => DPLWCDataIdleTimeCounter_n_28,
      \rReadData_reg[31]\(2) => DPLWCDataIdleTimeCounter_n_29,
      \rReadData_reg[31]\(1) => DPLWCDataIdleTimeCounter_n_30,
      \rReadData_reg[31]\(0) => DPLWCDataIdleTimeCounter_n_31,
      \rReadData_reg[3]\ => NANDIdleTimeCounter_n_28,
      \rReadData_reg[4]\ => NANDIdleTimeCounter_n_27,
      \rReadData_reg[5]\ => NANDIdleTimeCounter_n_26,
      \rReadData_reg[6]\ => NANDIdleTimeCounter_n_25,
      \rReadData_reg[7]\ => NANDIdleTimeCounter_n_24,
      \rReadData_reg[8]\ => NANDIdleTimeCounter_n_23,
      \rReadData_reg[9]\ => NANDIdleTimeCounter_n_22,
      \rSampledCount_reg[10]_0\ => DPLRCCmdIdleTimeCounter_n_21,
      \rSampledCount_reg[13]_0\ => DPLRCCmdIdleTimeCounter_n_18,
      \rSampledCount_reg[14]_0\ => DPLRCCmdIdleTimeCounter_n_17,
      \rSampledCount_reg[17]_0\ => DPLRCCmdIdleTimeCounter_n_14,
      \rSampledCount_reg[22]_0\ => DPLRCCmdIdleTimeCounter_n_9,
      \rSampledCount_reg[23]_0\ => DPLRCCmdIdleTimeCounter_n_8,
      \rSampledCount_reg[26]_0\ => DPLRCCmdIdleTimeCounter_n_5,
      \rSampledCount_reg[27]_0\ => DPLRCCmdIdleTimeCounter_n_4,
      \rSampledCount_reg[31]_0\ => DPLRCCmdIdleTimeCounter_n_0
    );
DPLRCDataIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter_8
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => DPLRCDataIdleTimeCounter_n_0,
      Q(30) => DPLRCDataIdleTimeCounter_n_1,
      Q(29) => DPLRCDataIdleTimeCounter_n_2,
      Q(28) => DPLRCDataIdleTimeCounter_n_3,
      Q(27) => DPLRCDataIdleTimeCounter_n_4,
      Q(26) => DPLRCDataIdleTimeCounter_n_5,
      Q(25) => DPLRCDataIdleTimeCounter_n_6,
      Q(24) => DPLRCDataIdleTimeCounter_n_7,
      Q(23) => DPLRCDataIdleTimeCounter_n_8,
      Q(22) => DPLRCDataIdleTimeCounter_n_9,
      Q(21) => DPLRCDataIdleTimeCounter_n_10,
      Q(20) => DPLRCDataIdleTimeCounter_n_11,
      Q(19) => DPLRCDataIdleTimeCounter_n_12,
      Q(18) => DPLRCDataIdleTimeCounter_n_13,
      Q(17) => DPLRCDataIdleTimeCounter_n_14,
      Q(16) => DPLRCDataIdleTimeCounter_n_15,
      Q(15) => DPLRCDataIdleTimeCounter_n_16,
      Q(14) => DPLRCDataIdleTimeCounter_n_17,
      Q(13) => DPLRCDataIdleTimeCounter_n_18,
      Q(12) => DPLRCDataIdleTimeCounter_n_19,
      Q(11) => DPLRCDataIdleTimeCounter_n_20,
      Q(10) => DPLRCDataIdleTimeCounter_n_21,
      Q(9) => DPLRCDataIdleTimeCounter_n_22,
      Q(8) => DPLRCDataIdleTimeCounter_n_23,
      Q(7) => DPLRCDataIdleTimeCounter_n_24,
      Q(6) => DPLRCDataIdleTimeCounter_n_25,
      Q(5) => DPLRCDataIdleTimeCounter_n_26,
      Q(4) => DPLRCDataIdleTimeCounter_n_27,
      Q(3) => DPLRCDataIdleTimeCounter_n_28,
      Q(2) => DPLRCDataIdleTimeCounter_n_29,
      Q(1) => DPLRCDataIdleTimeCounter_n_30,
      Q(0) => DPLRCDataIdleTimeCounter_n_31,
      iClock => iClock,
      iReset => iReset,
      \rCounter_reg[0]_0\ => \rCounter_reg[31]\,
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_5\(0),
      \rSampledCount_reg[31]_0\(31) => DPLRCDataIdleTimeCounter_n_32,
      \rSampledCount_reg[31]_0\(30) => DPLRCDataIdleTimeCounter_n_33,
      \rSampledCount_reg[31]_0\(29) => DPLRCDataIdleTimeCounter_n_34,
      \rSampledCount_reg[31]_0\(28) => DPLRCDataIdleTimeCounter_n_35,
      \rSampledCount_reg[31]_0\(27) => DPLRCDataIdleTimeCounter_n_36,
      \rSampledCount_reg[31]_0\(26) => DPLRCDataIdleTimeCounter_n_37,
      \rSampledCount_reg[31]_0\(25) => DPLRCDataIdleTimeCounter_n_38,
      \rSampledCount_reg[31]_0\(24) => DPLRCDataIdleTimeCounter_n_39,
      \rSampledCount_reg[31]_0\(23) => DPLRCDataIdleTimeCounter_n_40,
      \rSampledCount_reg[31]_0\(22) => DPLRCDataIdleTimeCounter_n_41,
      \rSampledCount_reg[31]_0\(21) => DPLRCDataIdleTimeCounter_n_42,
      \rSampledCount_reg[31]_0\(20) => DPLRCDataIdleTimeCounter_n_43,
      \rSampledCount_reg[31]_0\(19) => DPLRCDataIdleTimeCounter_n_44,
      \rSampledCount_reg[31]_0\(18) => DPLRCDataIdleTimeCounter_n_45,
      \rSampledCount_reg[31]_0\(17) => DPLRCDataIdleTimeCounter_n_46,
      \rSampledCount_reg[31]_0\(16) => DPLRCDataIdleTimeCounter_n_47,
      \rSampledCount_reg[31]_0\(15) => DPLRCDataIdleTimeCounter_n_48,
      \rSampledCount_reg[31]_0\(14) => DPLRCDataIdleTimeCounter_n_49,
      \rSampledCount_reg[31]_0\(13) => DPLRCDataIdleTimeCounter_n_50,
      \rSampledCount_reg[31]_0\(12) => DPLRCDataIdleTimeCounter_n_51,
      \rSampledCount_reg[31]_0\(11) => DPLRCDataIdleTimeCounter_n_52,
      \rSampledCount_reg[31]_0\(10) => DPLRCDataIdleTimeCounter_n_53,
      \rSampledCount_reg[31]_0\(9) => DPLRCDataIdleTimeCounter_n_54,
      \rSampledCount_reg[31]_0\(8) => DPLRCDataIdleTimeCounter_n_55,
      \rSampledCount_reg[31]_0\(7) => DPLRCDataIdleTimeCounter_n_56,
      \rSampledCount_reg[31]_0\(6) => DPLRCDataIdleTimeCounter_n_57,
      \rSampledCount_reg[31]_0\(5) => DPLRCDataIdleTimeCounter_n_58,
      \rSampledCount_reg[31]_0\(4) => DPLRCDataIdleTimeCounter_n_59,
      \rSampledCount_reg[31]_0\(3) => DPLRCDataIdleTimeCounter_n_60,
      \rSampledCount_reg[31]_0\(2) => DPLRCDataIdleTimeCounter_n_61,
      \rSampledCount_reg[31]_0\(1) => DPLRCDataIdleTimeCounter_n_62,
      \rSampledCount_reg[31]_0\(0) => DPLRCDataIdleTimeCounter_n_63
    );
DPLWCCmdIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      iClock => iClock,
      iReset => iReset,
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_2\(0),
      \rReadData_reg[30]\(1 downto 0) => \rReadData_reg[10]_0\(1 downto 0),
      \rReadData_reg[31]_i_2\(31) => LLNFCReadIdleTimeCounter_n_32,
      \rReadData_reg[31]_i_2\(30) => LLNFCReadIdleTimeCounter_n_33,
      \rReadData_reg[31]_i_2\(29) => LLNFCReadIdleTimeCounter_n_34,
      \rReadData_reg[31]_i_2\(28) => LLNFCReadIdleTimeCounter_n_35,
      \rReadData_reg[31]_i_2\(27) => LLNFCReadIdleTimeCounter_n_36,
      \rReadData_reg[31]_i_2\(26) => LLNFCReadIdleTimeCounter_n_37,
      \rReadData_reg[31]_i_2\(25) => LLNFCReadIdleTimeCounter_n_38,
      \rReadData_reg[31]_i_2\(24) => LLNFCReadIdleTimeCounter_n_39,
      \rReadData_reg[31]_i_2\(23) => LLNFCReadIdleTimeCounter_n_40,
      \rReadData_reg[31]_i_2\(22) => LLNFCReadIdleTimeCounter_n_41,
      \rReadData_reg[31]_i_2\(21) => LLNFCReadIdleTimeCounter_n_42,
      \rReadData_reg[31]_i_2\(20) => LLNFCReadIdleTimeCounter_n_43,
      \rReadData_reg[31]_i_2\(19) => LLNFCReadIdleTimeCounter_n_44,
      \rReadData_reg[31]_i_2\(18) => LLNFCReadIdleTimeCounter_n_45,
      \rReadData_reg[31]_i_2\(17) => LLNFCReadIdleTimeCounter_n_46,
      \rReadData_reg[31]_i_2\(16) => LLNFCReadIdleTimeCounter_n_47,
      \rReadData_reg[31]_i_2\(15) => LLNFCReadIdleTimeCounter_n_48,
      \rReadData_reg[31]_i_2\(14) => LLNFCReadIdleTimeCounter_n_49,
      \rReadData_reg[31]_i_2\(13) => LLNFCReadIdleTimeCounter_n_50,
      \rReadData_reg[31]_i_2\(12) => LLNFCReadIdleTimeCounter_n_51,
      \rReadData_reg[31]_i_2\(11) => LLNFCReadIdleTimeCounter_n_52,
      \rReadData_reg[31]_i_2\(10) => LLNFCReadIdleTimeCounter_n_53,
      \rReadData_reg[31]_i_2\(9) => LLNFCReadIdleTimeCounter_n_54,
      \rReadData_reg[31]_i_2\(8) => LLNFCReadIdleTimeCounter_n_55,
      \rReadData_reg[31]_i_2\(7) => LLNFCReadIdleTimeCounter_n_56,
      \rReadData_reg[31]_i_2\(6) => LLNFCReadIdleTimeCounter_n_57,
      \rReadData_reg[31]_i_2\(5) => LLNFCReadIdleTimeCounter_n_58,
      \rReadData_reg[31]_i_2\(4) => LLNFCReadIdleTimeCounter_n_59,
      \rReadData_reg[31]_i_2\(3) => LLNFCReadIdleTimeCounter_n_60,
      \rReadData_reg[31]_i_2\(2) => LLNFCReadIdleTimeCounter_n_61,
      \rReadData_reg[31]_i_2\(1) => LLNFCReadIdleTimeCounter_n_62,
      \rReadData_reg[31]_i_2\(0) => LLNFCReadIdleTimeCounter_n_63,
      \rReadData_reg[31]_i_2_0\(31) => LLNFCReadIdleTimeCounter_n_0,
      \rReadData_reg[31]_i_2_0\(30) => LLNFCReadIdleTimeCounter_n_1,
      \rReadData_reg[31]_i_2_0\(29) => LLNFCReadIdleTimeCounter_n_2,
      \rReadData_reg[31]_i_2_0\(28) => LLNFCReadIdleTimeCounter_n_3,
      \rReadData_reg[31]_i_2_0\(27) => LLNFCReadIdleTimeCounter_n_4,
      \rReadData_reg[31]_i_2_0\(26) => LLNFCReadIdleTimeCounter_n_5,
      \rReadData_reg[31]_i_2_0\(25) => LLNFCReadIdleTimeCounter_n_6,
      \rReadData_reg[31]_i_2_0\(24) => LLNFCReadIdleTimeCounter_n_7,
      \rReadData_reg[31]_i_2_0\(23) => LLNFCReadIdleTimeCounter_n_8,
      \rReadData_reg[31]_i_2_0\(22) => LLNFCReadIdleTimeCounter_n_9,
      \rReadData_reg[31]_i_2_0\(21) => LLNFCReadIdleTimeCounter_n_10,
      \rReadData_reg[31]_i_2_0\(20) => LLNFCReadIdleTimeCounter_n_11,
      \rReadData_reg[31]_i_2_0\(19) => LLNFCReadIdleTimeCounter_n_12,
      \rReadData_reg[31]_i_2_0\(18) => LLNFCReadIdleTimeCounter_n_13,
      \rReadData_reg[31]_i_2_0\(17) => LLNFCReadIdleTimeCounter_n_14,
      \rReadData_reg[31]_i_2_0\(16) => LLNFCReadIdleTimeCounter_n_15,
      \rReadData_reg[31]_i_2_0\(15) => LLNFCReadIdleTimeCounter_n_16,
      \rReadData_reg[31]_i_2_0\(14) => LLNFCReadIdleTimeCounter_n_17,
      \rReadData_reg[31]_i_2_0\(13) => LLNFCReadIdleTimeCounter_n_18,
      \rReadData_reg[31]_i_2_0\(12) => LLNFCReadIdleTimeCounter_n_19,
      \rReadData_reg[31]_i_2_0\(11) => LLNFCReadIdleTimeCounter_n_20,
      \rReadData_reg[31]_i_2_0\(10) => LLNFCReadIdleTimeCounter_n_21,
      \rReadData_reg[31]_i_2_0\(9) => LLNFCReadIdleTimeCounter_n_22,
      \rReadData_reg[31]_i_2_0\(8) => LLNFCReadIdleTimeCounter_n_23,
      \rReadData_reg[31]_i_2_0\(7) => LLNFCReadIdleTimeCounter_n_24,
      \rReadData_reg[31]_i_2_0\(6) => LLNFCReadIdleTimeCounter_n_25,
      \rReadData_reg[31]_i_2_0\(5) => LLNFCReadIdleTimeCounter_n_26,
      \rReadData_reg[31]_i_2_0\(4) => LLNFCReadIdleTimeCounter_n_27,
      \rReadData_reg[31]_i_2_0\(3) => LLNFCReadIdleTimeCounter_n_28,
      \rReadData_reg[31]_i_2_0\(2) => LLNFCReadIdleTimeCounter_n_29,
      \rReadData_reg[31]_i_2_0\(1) => LLNFCReadIdleTimeCounter_n_30,
      \rReadData_reg[31]_i_2_0\(0) => LLNFCReadIdleTimeCounter_n_31,
      \rSampledCount_reg[0]_0\ => \rSampledCount_reg[0]\,
      \rSampledCount_reg[10]_0\ => DPLWCCmdIdleTimeCounter_n_21,
      \rSampledCount_reg[11]_0\ => \rSampledCount_reg[11]\,
      \rSampledCount_reg[12]_0\ => \rSampledCount_reg[12]\,
      \rSampledCount_reg[13]_0\ => DPLWCCmdIdleTimeCounter_n_18,
      \rSampledCount_reg[14]_0\ => DPLWCCmdIdleTimeCounter_n_17,
      \rSampledCount_reg[15]_0\ => \rSampledCount_reg[15]\,
      \rSampledCount_reg[16]_0\ => \rSampledCount_reg[16]\,
      \rSampledCount_reg[17]_0\ => DPLWCCmdIdleTimeCounter_n_14,
      \rSampledCount_reg[18]_0\ => \rSampledCount_reg[18]\,
      \rSampledCount_reg[19]_0\ => \rSampledCount_reg[19]\,
      \rSampledCount_reg[1]_0\ => \rSampledCount_reg[1]\,
      \rSampledCount_reg[20]_0\ => \rSampledCount_reg[20]\,
      \rSampledCount_reg[21]_0\ => \rSampledCount_reg[21]\,
      \rSampledCount_reg[22]_0\ => DPLWCCmdIdleTimeCounter_n_9,
      \rSampledCount_reg[23]_0\ => DPLWCCmdIdleTimeCounter_n_8,
      \rSampledCount_reg[24]_0\ => \rSampledCount_reg[24]\,
      \rSampledCount_reg[25]_0\ => \rSampledCount_reg[25]\,
      \rSampledCount_reg[26]_0\ => DPLWCCmdIdleTimeCounter_n_5,
      \rSampledCount_reg[27]_0\ => DPLWCCmdIdleTimeCounter_n_4,
      \rSampledCount_reg[28]_0\ => \rSampledCount_reg[28]\,
      \rSampledCount_reg[29]_0\ => \rSampledCount_reg[29]\,
      \rSampledCount_reg[2]_0\ => \rSampledCount_reg[2]\,
      \rSampledCount_reg[30]_0\ => \rSampledCount_reg[30]\,
      \rSampledCount_reg[31]_0\ => DPLWCCmdIdleTimeCounter_n_0,
      \rSampledCount_reg[3]_0\ => \rSampledCount_reg[3]\,
      \rSampledCount_reg[4]_0\ => \rSampledCount_reg[4]\,
      \rSampledCount_reg[5]_0\ => \rSampledCount_reg[5]\,
      \rSampledCount_reg[6]_0\ => \rSampledCount_reg[6]\,
      \rSampledCount_reg[7]_0\ => \rSampledCount_reg[7]\,
      \rSampledCount_reg[8]_0\ => \rSampledCount_reg[8]\,
      \rSampledCount_reg[9]_0\ => \rSampledCount_reg[9]\
    );
DPLWCDataIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter_10
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => DPLWCDataIdleTimeCounter_n_0,
      Q(30) => DPLWCDataIdleTimeCounter_n_1,
      Q(29) => DPLWCDataIdleTimeCounter_n_2,
      Q(28) => DPLWCDataIdleTimeCounter_n_3,
      Q(27) => DPLWCDataIdleTimeCounter_n_4,
      Q(26) => DPLWCDataIdleTimeCounter_n_5,
      Q(25) => DPLWCDataIdleTimeCounter_n_6,
      Q(24) => DPLWCDataIdleTimeCounter_n_7,
      Q(23) => DPLWCDataIdleTimeCounter_n_8,
      Q(22) => DPLWCDataIdleTimeCounter_n_9,
      Q(21) => DPLWCDataIdleTimeCounter_n_10,
      Q(20) => DPLWCDataIdleTimeCounter_n_11,
      Q(19) => DPLWCDataIdleTimeCounter_n_12,
      Q(18) => DPLWCDataIdleTimeCounter_n_13,
      Q(17) => DPLWCDataIdleTimeCounter_n_14,
      Q(16) => DPLWCDataIdleTimeCounter_n_15,
      Q(15) => DPLWCDataIdleTimeCounter_n_16,
      Q(14) => DPLWCDataIdleTimeCounter_n_17,
      Q(13) => DPLWCDataIdleTimeCounter_n_18,
      Q(12) => DPLWCDataIdleTimeCounter_n_19,
      Q(11) => DPLWCDataIdleTimeCounter_n_20,
      Q(10) => DPLWCDataIdleTimeCounter_n_21,
      Q(9) => DPLWCDataIdleTimeCounter_n_22,
      Q(8) => DPLWCDataIdleTimeCounter_n_23,
      Q(7) => DPLWCDataIdleTimeCounter_n_24,
      Q(6) => DPLWCDataIdleTimeCounter_n_25,
      Q(5) => DPLWCDataIdleTimeCounter_n_26,
      Q(4) => DPLWCDataIdleTimeCounter_n_27,
      Q(3) => DPLWCDataIdleTimeCounter_n_28,
      Q(2) => DPLWCDataIdleTimeCounter_n_29,
      Q(1) => DPLWCDataIdleTimeCounter_n_30,
      Q(0) => DPLWCDataIdleTimeCounter_n_31,
      iClock => iClock,
      iReset => iReset,
      \rCounter_reg[0]_0\ => \rCounter_reg[31]_0\,
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_3\(0),
      \rSampledCount_reg[31]_0\(31) => DPLWCDataIdleTimeCounter_n_32,
      \rSampledCount_reg[31]_0\(30) => DPLWCDataIdleTimeCounter_n_33,
      \rSampledCount_reg[31]_0\(29) => DPLWCDataIdleTimeCounter_n_34,
      \rSampledCount_reg[31]_0\(28) => DPLWCDataIdleTimeCounter_n_35,
      \rSampledCount_reg[31]_0\(27) => DPLWCDataIdleTimeCounter_n_36,
      \rSampledCount_reg[31]_0\(26) => DPLWCDataIdleTimeCounter_n_37,
      \rSampledCount_reg[31]_0\(25) => DPLWCDataIdleTimeCounter_n_38,
      \rSampledCount_reg[31]_0\(24) => DPLWCDataIdleTimeCounter_n_39,
      \rSampledCount_reg[31]_0\(23) => DPLWCDataIdleTimeCounter_n_40,
      \rSampledCount_reg[31]_0\(22) => DPLWCDataIdleTimeCounter_n_41,
      \rSampledCount_reg[31]_0\(21) => DPLWCDataIdleTimeCounter_n_42,
      \rSampledCount_reg[31]_0\(20) => DPLWCDataIdleTimeCounter_n_43,
      \rSampledCount_reg[31]_0\(19) => DPLWCDataIdleTimeCounter_n_44,
      \rSampledCount_reg[31]_0\(18) => DPLWCDataIdleTimeCounter_n_45,
      \rSampledCount_reg[31]_0\(17) => DPLWCDataIdleTimeCounter_n_46,
      \rSampledCount_reg[31]_0\(16) => DPLWCDataIdleTimeCounter_n_47,
      \rSampledCount_reg[31]_0\(15) => DPLWCDataIdleTimeCounter_n_48,
      \rSampledCount_reg[31]_0\(14) => DPLWCDataIdleTimeCounter_n_49,
      \rSampledCount_reg[31]_0\(13) => DPLWCDataIdleTimeCounter_n_50,
      \rSampledCount_reg[31]_0\(12) => DPLWCDataIdleTimeCounter_n_51,
      \rSampledCount_reg[31]_0\(11) => DPLWCDataIdleTimeCounter_n_52,
      \rSampledCount_reg[31]_0\(10) => DPLWCDataIdleTimeCounter_n_53,
      \rSampledCount_reg[31]_0\(9) => DPLWCDataIdleTimeCounter_n_54,
      \rSampledCount_reg[31]_0\(8) => DPLWCDataIdleTimeCounter_n_55,
      \rSampledCount_reg[31]_0\(7) => DPLWCDataIdleTimeCounter_n_56,
      \rSampledCount_reg[31]_0\(6) => DPLWCDataIdleTimeCounter_n_57,
      \rSampledCount_reg[31]_0\(5) => DPLWCDataIdleTimeCounter_n_58,
      \rSampledCount_reg[31]_0\(4) => DPLWCDataIdleTimeCounter_n_59,
      \rSampledCount_reg[31]_0\(3) => DPLWCDataIdleTimeCounter_n_60,
      \rSampledCount_reg[31]_0\(2) => DPLWCDataIdleTimeCounter_n_61,
      \rSampledCount_reg[31]_0\(1) => DPLWCDataIdleTimeCounter_n_62,
      \rSampledCount_reg[31]_0\(0) => DPLWCDataIdleTimeCounter_n_63
    );
LLNFCCmdIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter_11
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => rPeriod(31 downto 0),
      iCMDReady => iCMDReady,
      iClock => iClock,
      iReset => iReset,
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]\(0),
      \rSampledCount_reg[31]_0\(31 downto 0) => rSampledCount(31 downto 0)
    );
LLNFCReadIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter_12
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => LLNFCReadIdleTimeCounter_n_0,
      Q(30) => LLNFCReadIdleTimeCounter_n_1,
      Q(29) => LLNFCReadIdleTimeCounter_n_2,
      Q(28) => LLNFCReadIdleTimeCounter_n_3,
      Q(27) => LLNFCReadIdleTimeCounter_n_4,
      Q(26) => LLNFCReadIdleTimeCounter_n_5,
      Q(25) => LLNFCReadIdleTimeCounter_n_6,
      Q(24) => LLNFCReadIdleTimeCounter_n_7,
      Q(23) => LLNFCReadIdleTimeCounter_n_8,
      Q(22) => LLNFCReadIdleTimeCounter_n_9,
      Q(21) => LLNFCReadIdleTimeCounter_n_10,
      Q(20) => LLNFCReadIdleTimeCounter_n_11,
      Q(19) => LLNFCReadIdleTimeCounter_n_12,
      Q(18) => LLNFCReadIdleTimeCounter_n_13,
      Q(17) => LLNFCReadIdleTimeCounter_n_14,
      Q(16) => LLNFCReadIdleTimeCounter_n_15,
      Q(15) => LLNFCReadIdleTimeCounter_n_16,
      Q(14) => LLNFCReadIdleTimeCounter_n_17,
      Q(13) => LLNFCReadIdleTimeCounter_n_18,
      Q(12) => LLNFCReadIdleTimeCounter_n_19,
      Q(11) => LLNFCReadIdleTimeCounter_n_20,
      Q(10) => LLNFCReadIdleTimeCounter_n_21,
      Q(9) => LLNFCReadIdleTimeCounter_n_22,
      Q(8) => LLNFCReadIdleTimeCounter_n_23,
      Q(7) => LLNFCReadIdleTimeCounter_n_24,
      Q(6) => LLNFCReadIdleTimeCounter_n_25,
      Q(5) => LLNFCReadIdleTimeCounter_n_26,
      Q(4) => LLNFCReadIdleTimeCounter_n_27,
      Q(3) => LLNFCReadIdleTimeCounter_n_28,
      Q(2) => LLNFCReadIdleTimeCounter_n_29,
      Q(1) => LLNFCReadIdleTimeCounter_n_30,
      Q(0) => LLNFCReadIdleTimeCounter_n_31,
      iClock => iClock,
      iReset => iReset,
      \rCounter_reg[31]_0\ => \rCounter_reg[31]_0\,
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_1\(0),
      \rSampledCount_reg[31]_0\(31) => LLNFCReadIdleTimeCounter_n_32,
      \rSampledCount_reg[31]_0\(30) => LLNFCReadIdleTimeCounter_n_33,
      \rSampledCount_reg[31]_0\(29) => LLNFCReadIdleTimeCounter_n_34,
      \rSampledCount_reg[31]_0\(28) => LLNFCReadIdleTimeCounter_n_35,
      \rSampledCount_reg[31]_0\(27) => LLNFCReadIdleTimeCounter_n_36,
      \rSampledCount_reg[31]_0\(26) => LLNFCReadIdleTimeCounter_n_37,
      \rSampledCount_reg[31]_0\(25) => LLNFCReadIdleTimeCounter_n_38,
      \rSampledCount_reg[31]_0\(24) => LLNFCReadIdleTimeCounter_n_39,
      \rSampledCount_reg[31]_0\(23) => LLNFCReadIdleTimeCounter_n_40,
      \rSampledCount_reg[31]_0\(22) => LLNFCReadIdleTimeCounter_n_41,
      \rSampledCount_reg[31]_0\(21) => LLNFCReadIdleTimeCounter_n_42,
      \rSampledCount_reg[31]_0\(20) => LLNFCReadIdleTimeCounter_n_43,
      \rSampledCount_reg[31]_0\(19) => LLNFCReadIdleTimeCounter_n_44,
      \rSampledCount_reg[31]_0\(18) => LLNFCReadIdleTimeCounter_n_45,
      \rSampledCount_reg[31]_0\(17) => LLNFCReadIdleTimeCounter_n_46,
      \rSampledCount_reg[31]_0\(16) => LLNFCReadIdleTimeCounter_n_47,
      \rSampledCount_reg[31]_0\(15) => LLNFCReadIdleTimeCounter_n_48,
      \rSampledCount_reg[31]_0\(14) => LLNFCReadIdleTimeCounter_n_49,
      \rSampledCount_reg[31]_0\(13) => LLNFCReadIdleTimeCounter_n_50,
      \rSampledCount_reg[31]_0\(12) => LLNFCReadIdleTimeCounter_n_51,
      \rSampledCount_reg[31]_0\(11) => LLNFCReadIdleTimeCounter_n_52,
      \rSampledCount_reg[31]_0\(10) => LLNFCReadIdleTimeCounter_n_53,
      \rSampledCount_reg[31]_0\(9) => LLNFCReadIdleTimeCounter_n_54,
      \rSampledCount_reg[31]_0\(8) => LLNFCReadIdleTimeCounter_n_55,
      \rSampledCount_reg[31]_0\(7) => LLNFCReadIdleTimeCounter_n_56,
      \rSampledCount_reg[31]_0\(6) => LLNFCReadIdleTimeCounter_n_57,
      \rSampledCount_reg[31]_0\(5) => LLNFCReadIdleTimeCounter_n_58,
      \rSampledCount_reg[31]_0\(4) => LLNFCReadIdleTimeCounter_n_59,
      \rSampledCount_reg[31]_0\(3) => LLNFCReadIdleTimeCounter_n_60,
      \rSampledCount_reg[31]_0\(2) => LLNFCReadIdleTimeCounter_n_61,
      \rSampledCount_reg[31]_0\(1) => LLNFCReadIdleTimeCounter_n_62,
      \rSampledCount_reg[31]_0\(0) => LLNFCReadIdleTimeCounter_n_63
    );
LLNFCWriteIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter_13
     port map (
      D(8) => p_0_in(31),
      D(7 downto 6) => p_0_in(27 downto 26),
      D(5 downto 4) => p_0_in(23 downto 22),
      D(3) => p_0_in(17),
      D(2 downto 1) => p_0_in(14 downto 13),
      D(0) => p_0_in(10),
      Q(31 downto 0) => rPeriod(31 downto 0),
      iClock => iClock,
      iReset => iReset,
      \rCounter_reg[31]_0\ => \rCounter_reg[31]\,
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_0\(0),
      \rPeriod_reg[31]_1\(31 downto 0) => D(31 downto 0),
      \rReadData_reg[10]\(3 downto 0) => \rReadData_reg[10]_0\(3 downto 0),
      \rReadData_reg[10]_0\ => DPLRCCmdIdleTimeCounter_n_21,
      \rReadData_reg[10]_1\ => NANDIdleTimeCounter_n_21,
      \rReadData_reg[10]_2\ => \rReadData_reg[10]_1\,
      \rReadData_reg[10]_3\ => DPLWCCmdIdleTimeCounter_n_21,
      \rReadData_reg[13]\ => DPLRCCmdIdleTimeCounter_n_18,
      \rReadData_reg[13]_0\ => NANDIdleTimeCounter_n_18,
      \rReadData_reg[13]_1\ => DPLWCCmdIdleTimeCounter_n_18,
      \rReadData_reg[14]\ => DPLRCCmdIdleTimeCounter_n_17,
      \rReadData_reg[14]_0\ => NANDIdleTimeCounter_n_17,
      \rReadData_reg[14]_1\ => DPLWCCmdIdleTimeCounter_n_17,
      \rReadData_reg[17]\ => DPLRCCmdIdleTimeCounter_n_14,
      \rReadData_reg[17]_0\ => NANDIdleTimeCounter_n_14,
      \rReadData_reg[17]_1\ => DPLWCCmdIdleTimeCounter_n_14,
      \rReadData_reg[22]\ => DPLRCCmdIdleTimeCounter_n_9,
      \rReadData_reg[22]_0\ => NANDIdleTimeCounter_n_9,
      \rReadData_reg[22]_1\ => DPLWCCmdIdleTimeCounter_n_9,
      \rReadData_reg[23]\ => DPLRCCmdIdleTimeCounter_n_8,
      \rReadData_reg[23]_0\ => NANDIdleTimeCounter_n_8,
      \rReadData_reg[23]_1\ => DPLWCCmdIdleTimeCounter_n_8,
      \rReadData_reg[26]\ => DPLRCCmdIdleTimeCounter_n_5,
      \rReadData_reg[26]_0\ => NANDIdleTimeCounter_n_5,
      \rReadData_reg[26]_1\ => DPLWCCmdIdleTimeCounter_n_5,
      \rReadData_reg[27]\ => DPLRCCmdIdleTimeCounter_n_4,
      \rReadData_reg[27]_0\ => NANDIdleTimeCounter_n_4,
      \rReadData_reg[27]_1\ => DPLWCCmdIdleTimeCounter_n_4,
      \rReadData_reg[31]\ => DPLRCCmdIdleTimeCounter_n_0,
      \rReadData_reg[31]_0\ => NANDIdleTimeCounter_n_0,
      \rReadData_reg[31]_1\ => DPLWCCmdIdleTimeCounter_n_0,
      \rReadData_reg[31]_i_2_0\(31 downto 0) => rSampledCount(31 downto 0),
      \rSampledCount_reg[0]_0\ => \rSampledCount_reg[0]_0\,
      \rSampledCount_reg[11]_0\ => \rSampledCount_reg[11]_0\,
      \rSampledCount_reg[12]_0\ => \rSampledCount_reg[12]_0\,
      \rSampledCount_reg[15]_0\ => \rSampledCount_reg[15]_0\,
      \rSampledCount_reg[16]_0\ => \rSampledCount_reg[16]_0\,
      \rSampledCount_reg[18]_0\ => \rSampledCount_reg[18]_0\,
      \rSampledCount_reg[19]_0\ => \rSampledCount_reg[19]_0\,
      \rSampledCount_reg[1]_0\ => \rSampledCount_reg[1]_0\,
      \rSampledCount_reg[20]_0\ => \rSampledCount_reg[20]_0\,
      \rSampledCount_reg[21]_0\ => \rSampledCount_reg[21]_0\,
      \rSampledCount_reg[24]_0\ => \rSampledCount_reg[24]_0\,
      \rSampledCount_reg[25]_0\ => \rSampledCount_reg[25]_0\,
      \rSampledCount_reg[28]_0\ => \rSampledCount_reg[28]_0\,
      \rSampledCount_reg[29]_0\ => \rSampledCount_reg[29]_0\,
      \rSampledCount_reg[2]_0\ => \rSampledCount_reg[2]_0\,
      \rSampledCount_reg[30]_0\ => \rSampledCount_reg[30]_0\,
      \rSampledCount_reg[3]_0\ => \rSampledCount_reg[3]_0\,
      \rSampledCount_reg[4]_0\ => \rSampledCount_reg[4]_0\,
      \rSampledCount_reg[5]_0\ => \rSampledCount_reg[5]_0\,
      \rSampledCount_reg[6]_0\ => \rSampledCount_reg[6]_0\,
      \rSampledCount_reg[7]_0\ => \rSampledCount_reg[7]_0\,
      \rSampledCount_reg[8]_0\ => \rSampledCount_reg[8]_0\,
      \rSampledCount_reg[9]_0\ => \rSampledCount_reg[9]_0\
    );
NANDIdleTimeCounter: entity work.sys_top_t4nfc_hlper_2_0_ExtTimeCounter_14
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => DPLRCDataIdleTimeCounter_n_0,
      Q(30) => DPLRCDataIdleTimeCounter_n_1,
      Q(29) => DPLRCDataIdleTimeCounter_n_2,
      Q(28) => DPLRCDataIdleTimeCounter_n_3,
      Q(27) => DPLRCDataIdleTimeCounter_n_4,
      Q(26) => DPLRCDataIdleTimeCounter_n_5,
      Q(25) => DPLRCDataIdleTimeCounter_n_6,
      Q(24) => DPLRCDataIdleTimeCounter_n_7,
      Q(23) => DPLRCDataIdleTimeCounter_n_8,
      Q(22) => DPLRCDataIdleTimeCounter_n_9,
      Q(21) => DPLRCDataIdleTimeCounter_n_10,
      Q(20) => DPLRCDataIdleTimeCounter_n_11,
      Q(19) => DPLRCDataIdleTimeCounter_n_12,
      Q(18) => DPLRCDataIdleTimeCounter_n_13,
      Q(17) => DPLRCDataIdleTimeCounter_n_14,
      Q(16) => DPLRCDataIdleTimeCounter_n_15,
      Q(15) => DPLRCDataIdleTimeCounter_n_16,
      Q(14) => DPLRCDataIdleTimeCounter_n_17,
      Q(13) => DPLRCDataIdleTimeCounter_n_18,
      Q(12) => DPLRCDataIdleTimeCounter_n_19,
      Q(11) => DPLRCDataIdleTimeCounter_n_20,
      Q(10) => DPLRCDataIdleTimeCounter_n_21,
      Q(9) => DPLRCDataIdleTimeCounter_n_22,
      Q(8) => DPLRCDataIdleTimeCounter_n_23,
      Q(7) => DPLRCDataIdleTimeCounter_n_24,
      Q(6) => DPLRCDataIdleTimeCounter_n_25,
      Q(5) => DPLRCDataIdleTimeCounter_n_26,
      Q(4) => DPLRCDataIdleTimeCounter_n_27,
      Q(3) => DPLRCDataIdleTimeCounter_n_28,
      Q(2) => DPLRCDataIdleTimeCounter_n_29,
      Q(1) => DPLRCDataIdleTimeCounter_n_30,
      Q(0) => DPLRCDataIdleTimeCounter_n_31,
      iClock => iClock,
      iReadyBusy(0) => iReadyBusy(0),
      iReset => iReset,
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_6\(0),
      \rReadData_reg[31]\(1 downto 0) => \rReadData_reg[10]_0\(1 downto 0),
      \rReadData_reg[31]_0\(31) => DPLRCDataIdleTimeCounter_n_32,
      \rReadData_reg[31]_0\(30) => DPLRCDataIdleTimeCounter_n_33,
      \rReadData_reg[31]_0\(29) => DPLRCDataIdleTimeCounter_n_34,
      \rReadData_reg[31]_0\(28) => DPLRCDataIdleTimeCounter_n_35,
      \rReadData_reg[31]_0\(27) => DPLRCDataIdleTimeCounter_n_36,
      \rReadData_reg[31]_0\(26) => DPLRCDataIdleTimeCounter_n_37,
      \rReadData_reg[31]_0\(25) => DPLRCDataIdleTimeCounter_n_38,
      \rReadData_reg[31]_0\(24) => DPLRCDataIdleTimeCounter_n_39,
      \rReadData_reg[31]_0\(23) => DPLRCDataIdleTimeCounter_n_40,
      \rReadData_reg[31]_0\(22) => DPLRCDataIdleTimeCounter_n_41,
      \rReadData_reg[31]_0\(21) => DPLRCDataIdleTimeCounter_n_42,
      \rReadData_reg[31]_0\(20) => DPLRCDataIdleTimeCounter_n_43,
      \rReadData_reg[31]_0\(19) => DPLRCDataIdleTimeCounter_n_44,
      \rReadData_reg[31]_0\(18) => DPLRCDataIdleTimeCounter_n_45,
      \rReadData_reg[31]_0\(17) => DPLRCDataIdleTimeCounter_n_46,
      \rReadData_reg[31]_0\(16) => DPLRCDataIdleTimeCounter_n_47,
      \rReadData_reg[31]_0\(15) => DPLRCDataIdleTimeCounter_n_48,
      \rReadData_reg[31]_0\(14) => DPLRCDataIdleTimeCounter_n_49,
      \rReadData_reg[31]_0\(13) => DPLRCDataIdleTimeCounter_n_50,
      \rReadData_reg[31]_0\(12) => DPLRCDataIdleTimeCounter_n_51,
      \rReadData_reg[31]_0\(11) => DPLRCDataIdleTimeCounter_n_52,
      \rReadData_reg[31]_0\(10) => DPLRCDataIdleTimeCounter_n_53,
      \rReadData_reg[31]_0\(9) => DPLRCDataIdleTimeCounter_n_54,
      \rReadData_reg[31]_0\(8) => DPLRCDataIdleTimeCounter_n_55,
      \rReadData_reg[31]_0\(7) => DPLRCDataIdleTimeCounter_n_56,
      \rReadData_reg[31]_0\(6) => DPLRCDataIdleTimeCounter_n_57,
      \rReadData_reg[31]_0\(5) => DPLRCDataIdleTimeCounter_n_58,
      \rReadData_reg[31]_0\(4) => DPLRCDataIdleTimeCounter_n_59,
      \rReadData_reg[31]_0\(3) => DPLRCDataIdleTimeCounter_n_60,
      \rReadData_reg[31]_0\(2) => DPLRCDataIdleTimeCounter_n_61,
      \rReadData_reg[31]_0\(1) => DPLRCDataIdleTimeCounter_n_62,
      \rReadData_reg[31]_0\(0) => DPLRCDataIdleTimeCounter_n_63,
      \rSampledCount_reg[0]_0\ => NANDIdleTimeCounter_n_31,
      \rSampledCount_reg[10]_0\ => NANDIdleTimeCounter_n_21,
      \rSampledCount_reg[11]_0\ => NANDIdleTimeCounter_n_20,
      \rSampledCount_reg[12]_0\ => NANDIdleTimeCounter_n_19,
      \rSampledCount_reg[13]_0\ => NANDIdleTimeCounter_n_18,
      \rSampledCount_reg[14]_0\ => NANDIdleTimeCounter_n_17,
      \rSampledCount_reg[15]_0\ => NANDIdleTimeCounter_n_16,
      \rSampledCount_reg[16]_0\ => NANDIdleTimeCounter_n_15,
      \rSampledCount_reg[17]_0\ => NANDIdleTimeCounter_n_14,
      \rSampledCount_reg[18]_0\ => NANDIdleTimeCounter_n_13,
      \rSampledCount_reg[19]_0\ => NANDIdleTimeCounter_n_12,
      \rSampledCount_reg[1]_0\ => NANDIdleTimeCounter_n_30,
      \rSampledCount_reg[20]_0\ => NANDIdleTimeCounter_n_11,
      \rSampledCount_reg[21]_0\ => NANDIdleTimeCounter_n_10,
      \rSampledCount_reg[22]_0\ => NANDIdleTimeCounter_n_9,
      \rSampledCount_reg[23]_0\ => NANDIdleTimeCounter_n_8,
      \rSampledCount_reg[24]_0\ => NANDIdleTimeCounter_n_7,
      \rSampledCount_reg[25]_0\ => NANDIdleTimeCounter_n_6,
      \rSampledCount_reg[26]_0\ => NANDIdleTimeCounter_n_5,
      \rSampledCount_reg[27]_0\ => NANDIdleTimeCounter_n_4,
      \rSampledCount_reg[28]_0\ => NANDIdleTimeCounter_n_3,
      \rSampledCount_reg[29]_0\ => NANDIdleTimeCounter_n_2,
      \rSampledCount_reg[2]_0\ => NANDIdleTimeCounter_n_29,
      \rSampledCount_reg[30]_0\ => NANDIdleTimeCounter_n_1,
      \rSampledCount_reg[31]_0\ => NANDIdleTimeCounter_n_0,
      \rSampledCount_reg[3]_0\ => NANDIdleTimeCounter_n_28,
      \rSampledCount_reg[4]_0\ => NANDIdleTimeCounter_n_27,
      \rSampledCount_reg[5]_0\ => NANDIdleTimeCounter_n_26,
      \rSampledCount_reg[6]_0\ => NANDIdleTimeCounter_n_25,
      \rSampledCount_reg[7]_0\ => NANDIdleTimeCounter_n_24,
      \rSampledCount_reg[8]_0\ => NANDIdleTimeCounter_n_23,
      \rSampledCount_reg[9]_0\ => NANDIdleTimeCounter_n_22
    );
rReadAck_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => E(0),
      Q => wExtReadAck,
      R => iReset
    );
\rReadData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(0),
      Q => \rReadData_reg[31]_0\(0),
      R => iReset
    );
\rReadData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(10),
      Q => \rReadData_reg[31]_0\(10),
      R => iReset
    );
\rReadData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(10),
      Q => \rReadData_reg[31]_0\(11),
      R => iReset
    );
\rReadData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(11),
      Q => \rReadData_reg[31]_0\(12),
      R => iReset
    );
\rReadData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(13),
      Q => \rReadData_reg[31]_0\(13),
      R => iReset
    );
\rReadData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(14),
      Q => \rReadData_reg[31]_0\(14),
      R => iReset
    );
\rReadData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(12),
      Q => \rReadData_reg[31]_0\(15),
      R => iReset
    );
\rReadData_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(13),
      Q => \rReadData_reg[31]_0\(16),
      R => iReset
    );
\rReadData_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(17),
      Q => \rReadData_reg[31]_0\(17),
      R => iReset
    );
\rReadData_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(14),
      Q => \rReadData_reg[31]_0\(18),
      R => iReset
    );
\rReadData_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(15),
      Q => \rReadData_reg[31]_0\(19),
      R => iReset
    );
\rReadData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(1),
      Q => \rReadData_reg[31]_0\(1),
      R => iReset
    );
\rReadData_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(16),
      Q => \rReadData_reg[31]_0\(20),
      R => iReset
    );
\rReadData_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(17),
      Q => \rReadData_reg[31]_0\(21),
      R => iReset
    );
\rReadData_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(22),
      Q => \rReadData_reg[31]_0\(22),
      R => iReset
    );
\rReadData_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(23),
      Q => \rReadData_reg[31]_0\(23),
      R => iReset
    );
\rReadData_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(18),
      Q => \rReadData_reg[31]_0\(24),
      R => iReset
    );
\rReadData_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(19),
      Q => \rReadData_reg[31]_0\(25),
      R => iReset
    );
\rReadData_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(26),
      Q => \rReadData_reg[31]_0\(26),
      R => iReset
    );
\rReadData_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(27),
      Q => \rReadData_reg[31]_0\(27),
      R => iReset
    );
\rReadData_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(20),
      Q => \rReadData_reg[31]_0\(28),
      R => iReset
    );
\rReadData_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(21),
      Q => \rReadData_reg[31]_0\(29),
      R => iReset
    );
\rReadData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(2),
      Q => \rReadData_reg[31]_0\(2),
      R => iReset
    );
\rReadData_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(22),
      Q => \rReadData_reg[31]_0\(30),
      R => iReset
    );
\rReadData_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => p_0_in(31),
      Q => \rReadData_reg[31]_0\(31),
      R => iReset
    );
\rReadData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(3),
      Q => \rReadData_reg[31]_0\(3),
      R => iReset
    );
\rReadData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(4),
      Q => \rReadData_reg[31]_0\(4),
      R => iReset
    );
\rReadData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(5),
      Q => \rReadData_reg[31]_0\(5),
      R => iReset
    );
\rReadData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(6),
      Q => \rReadData_reg[31]_0\(6),
      R => iReset
    );
\rReadData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(7),
      Q => \rReadData_reg[31]_0\(7),
      R => iReset
    );
\rReadData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(8),
      Q => \rReadData_reg[31]_0\(8),
      R => iReset
    );
\rReadData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => \rReadData_reg[30]_0\(9),
      Q => \rReadData_reg[31]_0\(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ScrambleDecoder is
  port (
    rScramblerGEn : out STD_LOGIC;
    iReadValid_0 : out STD_LOGIC;
    rCurState_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    iReadValid_1 : out STD_LOGIC;
    oReadReady : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oToECCWValid : out STD_LOGIC;
    oToECCWCmdValid : out STD_LOGIC;
    oToECCWLength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oToECCWData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oToECCWOpcode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    oToECCWTargetID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oToECCWSourceID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCWAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iReset : in STD_LOGIC;
    rScramblerGEn_reg_0 : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iReadValid : in STD_LOGIC;
    iToECCWReady : in STD_LOGIC;
    rCurState : in STD_LOGIC;
    iToECCWCmdReady : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_1\ : in STD_LOGIC;
    iReadData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \rLength_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sys_top_t4nfc_hlper_2_0_ScrambleDecoder;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ScrambleDecoder is
  signal \FSM_onehot_rCurState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_6_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \genblk1[3].Inst_LFSR_n_0\ : STD_LOGIC;
  signal iSeed : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^otoeccwlength\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_1\ : label is "soft_lutpair274";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute SOFT_HLUTNM of oReadReady_INST_0 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of oToECCWCmdValid_INST_0 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of oToECCWValid_INST_0 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rCount[15]_i_2__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rCounter[0]_i_2__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of rCurState_i_3 : label is "soft_lutpair272";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  oToECCWLength(15 downto 0) <= \^otoeccwlength\(15 downto 0);
\FSM_onehot_rCurState[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^q\(2),
      I1 => iToECCWCmdReady,
      I2 => \FSM_onehot_rCurState[3]_i_2_n_0\,
      I3 => \FSM_onehot_rCurState_reg[0]_0\,
      I4 => \FSM_onehot_rCurState[0]_i_2_n_0\,
      I5 => \FSM_onehot_rCurState_reg[0]_1\,
      O => \FSM_onehot_rCurState[0]_i_1__0_n_0\
    );
\FSM_onehot_rCurState[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in0_in,
      O => \FSM_onehot_rCurState[0]_i_2_n_0\
    );
\FSM_onehot_rCurState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => iToECCWCmdReady,
      I1 => \^q\(1),
      I2 => \FSM_onehot_rCurState_reg[0]_0\,
      I3 => p_0_in0_in,
      O => \FSM_onehot_rCurState[1]_i_1_n_0\
    );
\FSM_onehot_rCurState[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^q\(2),
      I1 => iToECCWCmdReady,
      I2 => \FSM_onehot_rCurState[3]_i_2_n_0\,
      I3 => \FSM_onehot_rCurState_reg[0]_0\,
      I4 => p_0_in,
      O => \FSM_onehot_rCurState[3]_i_1_n_0\
    );
\FSM_onehot_rCurState[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_rCurState[3]_i_4_n_0\,
      I1 => \^otoeccwlength\(8),
      I2 => \^otoeccwlength\(0),
      I3 => \^otoeccwlength\(14),
      I4 => \^otoeccwlength\(2),
      I5 => \FSM_onehot_rCurState[3]_i_5_n_0\,
      O => \FSM_onehot_rCurState[3]_i_2_n_0\
    );
\FSM_onehot_rCurState[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^otoeccwlength\(12),
      I1 => \^otoeccwlength\(10),
      I2 => \^otoeccwlength\(15),
      I3 => \^otoeccwlength\(6),
      O => \FSM_onehot_rCurState[3]_i_4_n_0\
    );
\FSM_onehot_rCurState[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^otoeccwlength\(5),
      I1 => \^otoeccwlength\(11),
      I2 => \^otoeccwlength\(1),
      I3 => \^otoeccwlength\(7),
      I4 => \FSM_onehot_rCurState[3]_i_6_n_0\,
      O => \FSM_onehot_rCurState[3]_i_5_n_0\
    );
\FSM_onehot_rCurState[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^otoeccwlength\(9),
      I1 => \^otoeccwlength\(4),
      I2 => \^otoeccwlength\(13),
      I3 => \^otoeccwlength\(3),
      O => \FSM_onehot_rCurState[3]_i_6_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1_n_0\,
      Q => p_0_in0_in,
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[3]_i_1_n_0\,
      Q => p_0_in,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => iReset
    );
\genblk1[0].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8_3
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(5) => \rRowAddress_reg_n_0_[5]\,
      Q(4 downto 0) => iSeed(6 downto 2),
      iClock => iClock,
      iReadData(7 downto 0) => iReadData(7 downto 0),
      iReset => iReset,
      oToECCWData(7 downto 0) => oToECCWData(7 downto 0),
      \rShiftReg_reg[0]_0\(1) => \^q\(1),
      \rShiftReg_reg[0]_0\(0) => p_0_in0_in
    );
\genblk1[1].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8_4
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(5) => \rRowAddress_reg_n_0_[5]\,
      Q(4 downto 0) => iSeed(6 downto 2),
      iClock => iClock,
      iReadData(7 downto 0) => iReadData(15 downto 8),
      iReset => iReset,
      oToECCWData(7 downto 0) => oToECCWData(15 downto 8),
      \rShiftReg_reg[1]_0\(1) => \^q\(1),
      \rShiftReg_reg[1]_0\(0) => p_0_in0_in
    );
\genblk1[2].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8_5
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(5) => \rRowAddress_reg_n_0_[5]\,
      Q(4 downto 0) => iSeed(6 downto 2),
      iClock => iClock,
      iReadData(7 downto 0) => iReadData(23 downto 16),
      iReset => iReset,
      oToECCWData(7 downto 0) => oToECCWData(23 downto 16),
      \rShiftReg_reg[1]_0\(1) => \^q\(1),
      \rShiftReg_reg[1]_0\(0) => p_0_in0_in
    );
\genblk1[3].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8_6
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(1) => \^q\(1),
      Q(0) => p_0_in0_in,
      iClock => iClock,
      iReadData(7 downto 0) => iReadData(31 downto 24),
      iReadValid => iReadValid,
      iReset => iReset,
      iToECCWReady => iToECCWReady,
      oToECCWData(7 downto 0) => oToECCWData(31 downto 24),
      rCurState => rCurState,
      \rShiftReg_reg[8]_0\(5) => \rRowAddress_reg_n_0_[5]\,
      \rShiftReg_reg[8]_0\(4 downto 0) => iSeed(6 downto 2)
    );
oReadReady_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in0_in,
      I2 => iToECCWReady,
      I3 => rCurState,
      O => oReadReady
    );
oToECCWCmdValid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => oToECCWCmdValid
    );
oToECCWValid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => rCurState,
      I1 => iReadValid,
      I2 => p_0_in0_in,
      I3 => p_0_in,
      O => oToECCWValid
    );
\rAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(16),
      Q => oToECCWAddress(0),
      R => iReset
    );
\rAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(26),
      Q => oToECCWAddress(10),
      R => iReset
    );
\rAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(27),
      Q => oToECCWAddress(11),
      R => iReset
    );
\rAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(28),
      Q => oToECCWAddress(12),
      R => iReset
    );
\rAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(29),
      Q => oToECCWAddress(13),
      R => iReset
    );
\rAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(30),
      Q => oToECCWAddress(14),
      R => iReset
    );
\rAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(31),
      Q => oToECCWAddress(15),
      R => iReset
    );
\rAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(32),
      Q => oToECCWAddress(16),
      R => iReset
    );
\rAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(33),
      Q => oToECCWAddress(17),
      R => iReset
    );
\rAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(34),
      Q => oToECCWAddress(18),
      R => iReset
    );
\rAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(35),
      Q => oToECCWAddress(19),
      R => iReset
    );
\rAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(17),
      Q => oToECCWAddress(1),
      R => iReset
    );
\rAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(36),
      Q => oToECCWAddress(20),
      R => iReset
    );
\rAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(37),
      Q => oToECCWAddress(21),
      R => iReset
    );
\rAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(38),
      Q => oToECCWAddress(22),
      R => iReset
    );
\rAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(39),
      Q => oToECCWAddress(23),
      R => iReset
    );
\rAddress_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(40),
      Q => oToECCWAddress(24),
      R => iReset
    );
\rAddress_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(41),
      Q => oToECCWAddress(25),
      R => iReset
    );
\rAddress_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(42),
      Q => oToECCWAddress(26),
      R => iReset
    );
\rAddress_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(43),
      Q => oToECCWAddress(27),
      R => iReset
    );
\rAddress_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(44),
      Q => oToECCWAddress(28),
      R => iReset
    );
\rAddress_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(45),
      Q => oToECCWAddress(29),
      R => iReset
    );
\rAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(18),
      Q => oToECCWAddress(2),
      R => iReset
    );
\rAddress_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(46),
      Q => oToECCWAddress(30),
      R => iReset
    );
\rAddress_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(47),
      Q => oToECCWAddress(31),
      R => iReset
    );
\rAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(19),
      Q => oToECCWAddress(3),
      R => iReset
    );
\rAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(20),
      Q => oToECCWAddress(4),
      R => iReset
    );
\rAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(21),
      Q => oToECCWAddress(5),
      R => iReset
    );
\rAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(22),
      Q => oToECCWAddress(6),
      R => iReset
    );
\rAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(23),
      Q => oToECCWAddress(7),
      R => iReset
    );
\rAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(24),
      Q => oToECCWAddress(8),
      R => iReset
    );
\rAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(25),
      Q => oToECCWAddress(9),
      R => iReset
    );
\rCount[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => rCurState,
      I1 => iToECCWReady,
      I2 => p_0_in0_in,
      I3 => p_0_in,
      I4 => iReadValid,
      O => rCurState_reg(0)
    );
\rCounter[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => iReadValid,
      I1 => p_0_in,
      I2 => p_0_in0_in,
      I3 => iToECCWReady,
      I4 => rCurState,
      O => iReadValid_0
    );
rCurState_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => iReadValid,
      I1 => p_0_in,
      I2 => p_0_in0_in,
      I3 => iToECCWReady,
      O => iReadValid_1
    );
\rLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(0),
      Q => \^otoeccwlength\(0),
      R => iReset
    );
\rLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(10),
      Q => \^otoeccwlength\(10),
      R => iReset
    );
\rLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(11),
      Q => \^otoeccwlength\(11),
      R => iReset
    );
\rLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(12),
      Q => \^otoeccwlength\(12),
      R => iReset
    );
\rLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(13),
      Q => \^otoeccwlength\(13),
      R => iReset
    );
\rLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(14),
      Q => \^otoeccwlength\(14),
      R => iReset
    );
\rLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(15),
      Q => \^otoeccwlength\(15),
      R => iReset
    );
\rLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(1),
      Q => \^otoeccwlength\(1),
      R => iReset
    );
\rLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(2),
      Q => \^otoeccwlength\(2),
      R => iReset
    );
\rLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(3),
      Q => \^otoeccwlength\(3),
      R => iReset
    );
\rLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(4),
      Q => \^otoeccwlength\(4),
      R => iReset
    );
\rLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(5),
      Q => \^otoeccwlength\(5),
      R => iReset
    );
\rLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(6),
      Q => \^otoeccwlength\(6),
      R => iReset
    );
\rLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(7),
      Q => \^otoeccwlength\(7),
      R => iReset
    );
\rLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(8),
      Q => \^otoeccwlength\(8),
      R => iReset
    );
\rLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(9),
      Q => \^otoeccwlength\(9),
      R => iReset
    );
\rOpcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(56),
      Q => oToECCWOpcode(0),
      R => iReset
    );
\rOpcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(57),
      Q => oToECCWOpcode(1),
      R => iReset
    );
\rOpcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(58),
      Q => oToECCWOpcode(2),
      R => iReset
    );
\rOpcode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(59),
      Q => oToECCWOpcode(3),
      R => iReset
    );
\rOpcode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(60),
      Q => oToECCWOpcode(4),
      R => iReset
    );
\rOpcode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(61),
      Q => oToECCWOpcode(5),
      R => iReset
    );
\rRowAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(16),
      Q => iSeed(2),
      R => iReset
    );
\rRowAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(17),
      Q => iSeed(3),
      R => iReset
    );
\rRowAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(18),
      Q => iSeed(4),
      R => iReset
    );
\rRowAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(19),
      Q => iSeed(5),
      R => iReset
    );
\rRowAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(20),
      Q => iSeed(6),
      R => iReset
    );
\rRowAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(21),
      Q => \rRowAddress_reg_n_0_[5]\,
      R => iReset
    );
rScramblerGEn_reg: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rScramblerGEn_reg_0,
      Q => rScramblerGEn,
      S => iReset
    );
\rSourceID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(48),
      Q => oToECCWSourceID(0),
      R => iReset
    );
\rSourceID_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(49),
      Q => oToECCWSourceID(1),
      R => iReset
    );
\rSourceID_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(50),
      Q => oToECCWSourceID(2),
      R => iReset
    );
\rSourceID_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(51),
      Q => oToECCWSourceID(3),
      R => iReset
    );
\rSourceID_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(52),
      Q => oToECCWSourceID(4),
      R => iReset
    );
\rTargetID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(53),
      Q => oToECCWTargetID(0),
      R => iReset
    );
\rTargetID_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(54),
      Q => oToECCWTargetID(1),
      R => iReset
    );
\rTargetID_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(55),
      Q => oToECCWTargetID(2),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_ScrambleEncoder is
  port (
    rScramblerGEn : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[3]_0\ : out STD_LOGIC;
    rCurState_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[3]_1\ : out STD_LOGIC;
    oWriteValid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oToECCRReady : out STD_LOGIC;
    oToECCRCmdValid : out STD_LOGIC;
    oToECCRLength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oWriteData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oToECCROpcode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    oToECCRTargetID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oToECCRSourceID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCRAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iReset : in STD_LOGIC;
    rScramblerGEn_reg_0 : in STD_LOGIC;
    iClock : in STD_LOGIC;
    iToECCRValid : in STD_LOGIC;
    iWriteReady : in STD_LOGIC;
    rCurState : in STD_LOGIC;
    iToECCRCmdReady : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_1\ : in STD_LOGIC;
    iToECCRData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \rLength_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sys_top_t4nfc_hlper_2_0_ScrambleEncoder;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_ScrambleEncoder is
  signal \FSM_onehot_rCurState[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \genblk1[3].Inst_LFSR_n_0\ : STD_LOGIC;
  signal \^otoeccrlength\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_2__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_1__0\ : label is "soft_lutpair309";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001";
  attribute SOFT_HLUTNM of oToECCRCmdValid_INST_0 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of oToECCRReady_INST_0 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of oWriteValid_INST_0 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \rCount[15]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rCounter[0]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of rCurState_i_2 : label is "soft_lutpair308";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  oToECCRLength(15 downto 0) <= \^otoeccrlength\(15 downto 0);
\FSM_onehot_rCurState[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^q\(2),
      I1 => iToECCRCmdReady,
      I2 => \FSM_onehot_rCurState[3]_i_2__0_n_0\,
      I3 => \FSM_onehot_rCurState_reg[0]_0\,
      I4 => \FSM_onehot_rCurState[0]_i_2__0_n_0\,
      I5 => \FSM_onehot_rCurState_reg[0]_1\,
      O => \FSM_onehot_rCurState[0]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in0_in,
      O => \FSM_onehot_rCurState[0]_i_2__0_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => iToECCRCmdReady,
      I1 => \^q\(1),
      I2 => \FSM_onehot_rCurState_reg[0]_0\,
      I3 => p_0_in0_in,
      O => \FSM_onehot_rCurState[1]_i_1__0_n_0\
    );
\FSM_onehot_rCurState[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^q\(2),
      I1 => iToECCRCmdReady,
      I2 => \FSM_onehot_rCurState[3]_i_2__0_n_0\,
      I3 => \FSM_onehot_rCurState_reg[0]_0\,
      I4 => p_0_in,
      O => \FSM_onehot_rCurState[3]_i_1__0_n_0\
    );
\FSM_onehot_rCurState[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_rCurState[3]_i_4__0_n_0\,
      I1 => \^otoeccrlength\(8),
      I2 => \^otoeccrlength\(0),
      I3 => \^otoeccrlength\(14),
      I4 => \^otoeccrlength\(2),
      I5 => \FSM_onehot_rCurState[3]_i_5__0_n_0\,
      O => \FSM_onehot_rCurState[3]_i_2__0_n_0\
    );
\FSM_onehot_rCurState[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^otoeccrlength\(12),
      I1 => \^otoeccrlength\(10),
      I2 => \^otoeccrlength\(15),
      I3 => \^otoeccrlength\(6),
      O => \FSM_onehot_rCurState[3]_i_4__0_n_0\
    );
\FSM_onehot_rCurState[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^otoeccrlength\(5),
      I1 => \^otoeccrlength\(11),
      I2 => \^otoeccrlength\(1),
      I3 => \^otoeccrlength\(7),
      I4 => \FSM_onehot_rCurState[3]_i_6__0_n_0\,
      O => \FSM_onehot_rCurState[3]_i_5__0_n_0\
    );
\FSM_onehot_rCurState[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^otoeccrlength\(9),
      I1 => \^otoeccrlength\(4),
      I2 => \^otoeccrlength\(13),
      I3 => \^otoeccrlength\(3),
      O => \FSM_onehot_rCurState[3]_i_6__0_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__0_n_0\,
      Q => p_0_in0_in,
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => \FSM_onehot_rCurState[3]_i_1__0_n_0\,
      Q => p_0_in,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iClock,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => iReset
    );
\genblk1[0].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(5) => \rRowAddress_reg_n_0_[5]\,
      Q(4) => \rRowAddress_reg_n_0_[4]\,
      Q(3) => \rRowAddress_reg_n_0_[3]\,
      Q(2) => \rRowAddress_reg_n_0_[2]\,
      Q(1) => \rRowAddress_reg_n_0_[1]\,
      Q(0) => \rRowAddress_reg_n_0_[0]\,
      iClock => iClock,
      iReset => iReset,
      iToECCRData(7 downto 0) => iToECCRData(7 downto 0),
      oWriteData(7 downto 0) => oWriteData(7 downto 0),
      \rShiftReg_reg[0]_0\(1) => \^q\(1),
      \rShiftReg_reg[0]_0\(0) => p_0_in0_in
    );
\genblk1[1].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8_0
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(5) => \rRowAddress_reg_n_0_[5]\,
      Q(4) => \rRowAddress_reg_n_0_[4]\,
      Q(3) => \rRowAddress_reg_n_0_[3]\,
      Q(2) => \rRowAddress_reg_n_0_[2]\,
      Q(1) => \rRowAddress_reg_n_0_[1]\,
      Q(0) => \rRowAddress_reg_n_0_[0]\,
      iClock => iClock,
      iReset => iReset,
      iToECCRData(7 downto 0) => iToECCRData(15 downto 8),
      oWriteData(7 downto 0) => oWriteData(15 downto 8),
      \rShiftReg_reg[1]_0\(1) => \^q\(1),
      \rShiftReg_reg[1]_0\(0) => p_0_in0_in
    );
\genblk1[2].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8_1
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(5) => \rRowAddress_reg_n_0_[5]\,
      Q(4) => \rRowAddress_reg_n_0_[4]\,
      Q(3) => \rRowAddress_reg_n_0_[3]\,
      Q(2) => \rRowAddress_reg_n_0_[2]\,
      Q(1) => \rRowAddress_reg_n_0_[1]\,
      Q(0) => \rRowAddress_reg_n_0_[0]\,
      iClock => iClock,
      iReset => iReset,
      iToECCRData(7 downto 0) => iToECCRData(23 downto 16),
      oWriteData(7 downto 0) => oWriteData(23 downto 16),
      \rShiftReg_reg[1]_0\(1) => \^q\(1),
      \rShiftReg_reg[1]_0\(0) => p_0_in0_in
    );
\genblk1[3].Inst_LFSR\: entity work.sys_top_t4nfc_hlper_2_0_LFSR8_2
     port map (
      E(0) => \genblk1[3].Inst_LFSR_n_0\,
      Q(1) => \^q\(1),
      Q(0) => p_0_in0_in,
      iClock => iClock,
      iReset => iReset,
      iToECCRData(7 downto 0) => iToECCRData(31 downto 24),
      iToECCRValid => iToECCRValid,
      iWriteReady => iWriteReady,
      oWriteData(7 downto 0) => oWriteData(31 downto 24),
      rCurState => rCurState,
      \rShiftReg_reg[8]_0\(5) => \rRowAddress_reg_n_0_[5]\,
      \rShiftReg_reg[8]_0\(4) => \rRowAddress_reg_n_0_[4]\,
      \rShiftReg_reg[8]_0\(3) => \rRowAddress_reg_n_0_[3]\,
      \rShiftReg_reg[8]_0\(2) => \rRowAddress_reg_n_0_[2]\,
      \rShiftReg_reg[8]_0\(1) => \rRowAddress_reg_n_0_[1]\,
      \rShiftReg_reg[8]_0\(0) => \rRowAddress_reg_n_0_[0]\
    );
oToECCRCmdValid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => oToECCRCmdValid
    );
oToECCRReady_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => rCurState,
      I1 => iWriteReady,
      I2 => p_0_in0_in,
      I3 => p_0_in,
      O => oToECCRReady
    );
oWriteValid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in0_in,
      I2 => iToECCRValid,
      I3 => rCurState,
      O => oWriteValid
    );
\rAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(16),
      Q => oToECCRAddress(0),
      R => iReset
    );
\rAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(26),
      Q => oToECCRAddress(10),
      R => iReset
    );
\rAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(27),
      Q => oToECCRAddress(11),
      R => iReset
    );
\rAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(28),
      Q => oToECCRAddress(12),
      R => iReset
    );
\rAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(29),
      Q => oToECCRAddress(13),
      R => iReset
    );
\rAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(30),
      Q => oToECCRAddress(14),
      R => iReset
    );
\rAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(31),
      Q => oToECCRAddress(15),
      R => iReset
    );
\rAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(32),
      Q => oToECCRAddress(16),
      R => iReset
    );
\rAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(33),
      Q => oToECCRAddress(17),
      R => iReset
    );
\rAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(34),
      Q => oToECCRAddress(18),
      R => iReset
    );
\rAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(35),
      Q => oToECCRAddress(19),
      R => iReset
    );
\rAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(17),
      Q => oToECCRAddress(1),
      R => iReset
    );
\rAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(36),
      Q => oToECCRAddress(20),
      R => iReset
    );
\rAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(37),
      Q => oToECCRAddress(21),
      R => iReset
    );
\rAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(38),
      Q => oToECCRAddress(22),
      R => iReset
    );
\rAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(39),
      Q => oToECCRAddress(23),
      R => iReset
    );
\rAddress_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(40),
      Q => oToECCRAddress(24),
      R => iReset
    );
\rAddress_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(41),
      Q => oToECCRAddress(25),
      R => iReset
    );
\rAddress_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(42),
      Q => oToECCRAddress(26),
      R => iReset
    );
\rAddress_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(43),
      Q => oToECCRAddress(27),
      R => iReset
    );
\rAddress_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(44),
      Q => oToECCRAddress(28),
      R => iReset
    );
\rAddress_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(45),
      Q => oToECCRAddress(29),
      R => iReset
    );
\rAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(18),
      Q => oToECCRAddress(2),
      R => iReset
    );
\rAddress_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(46),
      Q => oToECCRAddress(30),
      R => iReset
    );
\rAddress_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(47),
      Q => oToECCRAddress(31),
      R => iReset
    );
\rAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(19),
      Q => oToECCRAddress(3),
      R => iReset
    );
\rAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(20),
      Q => oToECCRAddress(4),
      R => iReset
    );
\rAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(21),
      Q => oToECCRAddress(5),
      R => iReset
    );
\rAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(22),
      Q => oToECCRAddress(6),
      R => iReset
    );
\rAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(23),
      Q => oToECCRAddress(7),
      R => iReset
    );
\rAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(24),
      Q => oToECCRAddress(8),
      R => iReset
    );
\rAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(25),
      Q => oToECCRAddress(9),
      R => iReset
    );
\rCount[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => rCurState,
      I1 => iWriteReady,
      I2 => iToECCRValid,
      I3 => p_0_in0_in,
      I4 => p_0_in,
      O => rCurState_reg(0)
    );
\rCounter[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFFFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in0_in,
      I2 => iToECCRValid,
      I3 => iWriteReady,
      I4 => rCurState,
      O => \FSM_onehot_rCurState_reg[3]_0\
    );
rCurState_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in0_in,
      I2 => iToECCRValid,
      I3 => iWriteReady,
      O => \FSM_onehot_rCurState_reg[3]_1\
    );
\rLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(0),
      Q => \^otoeccrlength\(0),
      R => iReset
    );
\rLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(10),
      Q => \^otoeccrlength\(10),
      R => iReset
    );
\rLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(11),
      Q => \^otoeccrlength\(11),
      R => iReset
    );
\rLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(12),
      Q => \^otoeccrlength\(12),
      R => iReset
    );
\rLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(13),
      Q => \^otoeccrlength\(13),
      R => iReset
    );
\rLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(14),
      Q => \^otoeccrlength\(14),
      R => iReset
    );
\rLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(15),
      Q => \^otoeccrlength\(15),
      R => iReset
    );
\rLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(1),
      Q => \^otoeccrlength\(1),
      R => iReset
    );
\rLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(2),
      Q => \^otoeccrlength\(2),
      R => iReset
    );
\rLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(3),
      Q => \^otoeccrlength\(3),
      R => iReset
    );
\rLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(4),
      Q => \^otoeccrlength\(4),
      R => iReset
    );
\rLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(5),
      Q => \^otoeccrlength\(5),
      R => iReset
    );
\rLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(6),
      Q => \^otoeccrlength\(6),
      R => iReset
    );
\rLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(7),
      Q => \^otoeccrlength\(7),
      R => iReset
    );
\rLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(8),
      Q => \^otoeccrlength\(8),
      R => iReset
    );
\rLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(9),
      Q => \^otoeccrlength\(9),
      R => iReset
    );
\rOpcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(56),
      Q => oToECCROpcode(0),
      R => iReset
    );
\rOpcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(57),
      Q => oToECCROpcode(1),
      R => iReset
    );
\rOpcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(58),
      Q => oToECCROpcode(2),
      R => iReset
    );
\rOpcode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(59),
      Q => oToECCROpcode(3),
      R => iReset
    );
\rOpcode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(60),
      Q => oToECCROpcode(4),
      R => iReset
    );
\rOpcode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(61),
      Q => oToECCROpcode(5),
      R => iReset
    );
\rRowAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(16),
      Q => \rRowAddress_reg_n_0_[0]\,
      R => iReset
    );
\rRowAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(17),
      Q => \rRowAddress_reg_n_0_[1]\,
      R => iReset
    );
\rRowAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(18),
      Q => \rRowAddress_reg_n_0_[2]\,
      R => iReset
    );
\rRowAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(19),
      Q => \rRowAddress_reg_n_0_[3]\,
      R => iReset
    );
\rRowAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(20),
      Q => \rRowAddress_reg_n_0_[4]\,
      R => iReset
    );
\rRowAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => E(0),
      D => dout(21),
      Q => \rRowAddress_reg_n_0_[5]\,
      R => iReset
    );
rScramblerGEn_reg: unisim.vcomponents.FDSE
     port map (
      C => iClock,
      CE => '1',
      D => rScramblerGEn_reg_0,
      Q => rScramblerGEn,
      S => iReset
    );
\rSourceID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(48),
      Q => oToECCRSourceID(0),
      R => iReset
    );
\rSourceID_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(49),
      Q => oToECCRSourceID(1),
      R => iReset
    );
\rSourceID_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(50),
      Q => oToECCRSourceID(2),
      R => iReset
    );
\rSourceID_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(51),
      Q => oToECCRSourceID(3),
      R => iReset
    );
\rSourceID_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(52),
      Q => oToECCRSourceID(4),
      R => iReset
    );
\rTargetID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(53),
      Q => oToECCRTargetID(0),
      R => iReset
    );
\rTargetID_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(54),
      Q => oToECCRTargetID(1),
      R => iReset
    );
\rTargetID_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rLength_reg[15]_0\(0),
      D => dout(55),
      Q => oToECCRTargetID(2),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "16'b0000010000000000";
  attribute EN_AE : string;
  attribute EN_AE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 64;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 4096;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 64;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 61;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 61;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 3;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 7;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 64;
  attribute READ_MODE : integer;
  attribute READ_MODE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "0400";
  attribute VERSION : integer;
  attribute VERSION of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 7;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 6;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 6;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of sys_top_t4nfc_hlper_2_0_xpm_fifo_base : entity is 1;
end sys_top_t4nfc_hlper_2_0_xpm_fifo_base;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal leaving_empty0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rdp_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrp_inst_n_13 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 4096;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.sys_top_t4nfc_hlper_2_0_xpm_memory_base
     port map (
      addra(5 downto 0) => wr_pntr_ext(5 downto 0),
      addrb(5 downto 0) => rd_pntr_ext(5 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(63 downto 0) => din(63 downto 0),
      dinb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      douta(63 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(63 downto 0),
      doutb(63 downto 0) => dout(63 downto 0),
      ena => '0',
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.sys_top_t4nfc_hlper_2_0_xpm_counter_updn
     port map (
      E(0) => ram_wr_en_i,
      Q(6) => rdp_inst_n_3,
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      \count_value_i_reg[6]_0\ => \^empty\,
      \count_value_i_reg[6]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(4 downto 2) => wr_pntr_ext(5 downto 3),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => wrp_inst_n_13,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(5 downto 0) => count_value_i(5 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => ram_rd_en_i,
      leaving_empty0 => leaving_empty0,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_rd_en_i,
      Q(5) => rdpp1_inst_n_0,
      Q(4) => rdpp1_inst_n_1,
      Q(3) => rdpp1_inst_n_2,
      Q(2) => rdpp1_inst_n_3,
      Q(1) => rdpp1_inst_n_4,
      Q(0) => rdpp1_inst_n_5,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^empty\,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit_18
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.sys_top_t4nfc_hlper_2_0_xpm_counter_updn_19
     port map (
      D(5 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(6 downto 1),
      E(0) => ram_wr_en_i,
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\ => wrp_inst_n_13,
      \count_value_i_reg[5]_0\ => \^full\,
      empty_i0 => empty_i0,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => \^empty\,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_5,
      \grdc.rd_data_count_i_reg[6]\(6) => rdp_inst_n_3,
      \grdc.rd_data_count_i_reg[6]\(5 downto 0) => rd_pntr_ext(5 downto 0),
      leaving_empty0 => leaving_empty0,
      rd_en => rd_en,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized0_20\
     port map (
      E(0) => ram_wr_en_i,
      Q(5 downto 0) => count_value_i(5 downto 0),
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.sys_top_t4nfc_hlper_2_0_xpm_fifo_rst_21
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]\ => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000010000000000";
  attribute EN_AE : string;
  attribute EN_AE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1024;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 13;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 13;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 64;
  attribute READ_MODE : integer;
  attribute READ_MODE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "0400";
  attribute VERSION : integer;
  attribute VERSION of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal leaving_empty0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(63 downto 0) => din(63 downto 0),
      dinb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      douta(63 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(63 downto 0),
      doutb(63 downto 0) => dout(63 downto 0),
      ena => ram_wr_en_i,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2\
     port map (
      D(2 downto 1) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      E(0) => ram_wr_en_i,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[3]_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_0\(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^empty\,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => ram_rd_en_i,
      \grdc.rd_data_count_i_reg[4]\(4) => count_value_i(4),
      \grdc.rd_data_count_i_reg[4]\(3 downto 0) => wr_pntr_ext(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3\
     port map (
      E(0) => ram_rd_en_i,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.sys_top_t4nfc_hlper_2_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized2_15\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      E(0) => ram_wr_en_i,
      Q(4) => count_value_i(4),
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      empty => \^empty\,
      empty_i0 => empty_i0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      \grdc.rd_data_count_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      leaving_empty0 => leaving_empty0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_counter_updn__parameterized3_16\
     port map (
      E(0) => ram_wr_en_i,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.sys_top_t4nfc_hlper_2_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 32768;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is 32;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "write_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "write_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram : entity is "TRUE";
end sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 10;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 10;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 0;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_memory_base__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispScratchpad is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wSPadReadAck : out STD_LOGIC;
    \rNumberOfItems_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wSPQueueCount : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \rNumberOfItems_reg[8]_0\ : out STD_LOGIC;
    \rNumberOfItems_reg[8]_1\ : out STD_LOGIC;
    iClock : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    iReset : in STD_LOGIC;
    rNextState : in STD_LOGIC;
    \rPushDataCursor_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumberOfItems_reg[31]_0\ : in STD_LOGIC;
    \rNumberOfItems_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rNumberOfItems_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rNumberOfItems_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_DispScratchpad;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispScratchpad is
  signal \^di\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \FSM_onehot_rCurState[6]_i_3_n_0\ : STD_LOGIC;
  signal \rNumberOfItems[0]_i_10_n_0\ : STD_LOGIC;
  signal \rNumberOfItems[24]_i_2_n_0\ : STD_LOGIC;
  signal \^rnumberofitems_reg[0]_0\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \rNumberOfItems_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \rNumberOfItems_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \rNumberOfItems_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \rNumberOfItems_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \rPopDataCursor[0]_i_3_n_0\ : STD_LOGIC;
  signal rPopDataCursor_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rPopDataCursor_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rPopDataCursor_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rPushDataCursor[0]_i_3_n_0\ : STD_LOGIC;
  signal rPushDataCursor_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rPushDataCursor_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rPushDataCursor_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rReadData[0]_i_10_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_11_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_12_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_6_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_7_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_8_n_0\ : STD_LOGIC;
  signal \rReadData[0]_i_9_n_0\ : STD_LOGIC;
  signal \^wspqueuecount\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Inst_SPBRAM_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_SPBRAM_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_SPBRAM_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_SPBRAM_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal \NLW_rNumberOfItems_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rPopDataCursor_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_rPopDataCursor_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_rPushDataCursor_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_rPushDataCursor_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[6]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[6]_i_3\ : label is "soft_lutpair237";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of Inst_SPBRAM : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of Inst_SPBRAM : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of Inst_SPBRAM : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of Inst_SPBRAM : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of Inst_SPBRAM : label is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of Inst_SPBRAM : label is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of Inst_SPBRAM : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of Inst_SPBRAM : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of Inst_SPBRAM : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of Inst_SPBRAM : label is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of Inst_SPBRAM : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of Inst_SPBRAM : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of Inst_SPBRAM : label is 32768;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of Inst_SPBRAM : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of Inst_SPBRAM : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of Inst_SPBRAM : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of Inst_SPBRAM : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of Inst_SPBRAM : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of Inst_SPBRAM : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of Inst_SPBRAM : label is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of Inst_SPBRAM : label is 0;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of Inst_SPBRAM : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of Inst_SPBRAM : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of Inst_SPBRAM : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of Inst_SPBRAM : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of Inst_SPBRAM : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of Inst_SPBRAM : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of Inst_SPBRAM : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of Inst_SPBRAM : label is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of Inst_SPBRAM : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of Inst_SPBRAM : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of Inst_SPBRAM : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of Inst_SPBRAM : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of Inst_SPBRAM : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of Inst_SPBRAM : label is 32;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of Inst_SPBRAM : label is "write_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of Inst_SPBRAM : label is "write_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of Inst_SPBRAM : label is "TRUE";
  attribute SOFT_HLUTNM of \rReadData[0]_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rReadData[0]_i_7\ : label is "soft_lutpair237";
begin
  DI(6 downto 0) <= \^di\(6 downto 0);
  \rNumberOfItems_reg[0]_0\ <= \^rnumberofitems_reg[0]_0\;
  wSPQueueCount(23 downto 0) <= \^wspqueuecount\(23 downto 0);
\FSM_onehot_rCurState[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rReadData[0]_i_5_n_0\,
      I1 => \FSM_onehot_rCurState[6]_i_3_n_0\,
      I2 => \rReadData[0]_i_6_n_0\,
      O => \rNumberOfItems_reg[8]_0\
    );
\FSM_onehot_rCurState[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^rnumberofitems_reg[0]_0\,
      I2 => \^di\(1),
      I3 => \^di\(0),
      I4 => \^di\(3),
      O => \FSM_onehot_rCurState[6]_i_3_n_0\
    );
Inst_PushSideScratchpadInterface: entity work.sys_top_t4nfc_hlper_2_0_ComSPBRAMDPControl
     port map (
      iClock => iClock,
      iReset => iReset,
      rNextState => rNextState,
      wSPadReadAck => wSPadReadAck
    );
Inst_SPBRAM: entity work.sys_top_t4nfc_hlper_2_0_xpm_memory_tdpram
     port map (
      addra(9 downto 5) => rPushDataCursor_reg(4 downto 0),
      addra(4 downto 0) => addra(4 downto 0),
      addrb(9 downto 5) => rPopDataCursor_reg(4 downto 0),
      addrb(4 downto 0) => addrb(4 downto 0),
      clka => iClock,
      clkb => iClock,
      dbiterra => NLW_Inst_SPBRAM_dbiterra_UNCONNECTED,
      dbiterrb => NLW_Inst_SPBRAM_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => D(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_Inst_SPBRAM_sbiterra_UNCONNECTED,
      sbiterrb => NLW_Inst_SPBRAM_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
\rNumberOfItems[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rnumberofitems_reg[0]_0\,
      O => \rNumberOfItems[0]_i_10_n_0\
    );
\rNumberOfItems[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wspqueuecount\(23),
      I1 => \rPushDataCursor_reg[0]_0\(0),
      O => \rNumberOfItems[24]_i_2_n_0\
    );
\rNumberOfItems_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_15\,
      Q => \^rnumberofitems_reg[0]_0\,
      R => iReset
    );
\rNumberOfItems_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rNumberOfItems_reg[0]_i_2_n_0\,
      CO(6) => \rNumberOfItems_reg[0]_i_2_n_1\,
      CO(5) => \rNumberOfItems_reg[0]_i_2_n_2\,
      CO(4) => \rNumberOfItems_reg[0]_i_2_n_3\,
      CO(3) => \rNumberOfItems_reg[0]_i_2_n_4\,
      CO(2) => \rNumberOfItems_reg[0]_i_2_n_5\,
      CO(1) => \rNumberOfItems_reg[0]_i_2_n_6\,
      CO(0) => \rNumberOfItems_reg[0]_i_2_n_7\,
      DI(7 downto 1) => \^di\(6 downto 0),
      DI(0) => '1',
      O(7) => \rNumberOfItems_reg[0]_i_2_n_8\,
      O(6) => \rNumberOfItems_reg[0]_i_2_n_9\,
      O(5) => \rNumberOfItems_reg[0]_i_2_n_10\,
      O(4) => \rNumberOfItems_reg[0]_i_2_n_11\,
      O(3) => \rNumberOfItems_reg[0]_i_2_n_12\,
      O(2) => \rNumberOfItems_reg[0]_i_2_n_13\,
      O(1) => \rNumberOfItems_reg[0]_i_2_n_14\,
      O(0) => \rNumberOfItems_reg[0]_i_2_n_15\,
      S(7 downto 1) => \rNumberOfItems_reg[7]_0\(6 downto 0),
      S(0) => \rNumberOfItems[0]_i_10_n_0\
    );
\rNumberOfItems_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_13\,
      Q => \^wspqueuecount\(2),
      R => iReset
    );
\rNumberOfItems_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_12\,
      Q => \^wspqueuecount\(3),
      R => iReset
    );
\rNumberOfItems_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_11\,
      Q => \^wspqueuecount\(4),
      R => iReset
    );
\rNumberOfItems_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_10\,
      Q => \^wspqueuecount\(5),
      R => iReset
    );
\rNumberOfItems_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_9\,
      Q => \^wspqueuecount\(6),
      R => iReset
    );
\rNumberOfItems_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_8\,
      Q => \^wspqueuecount\(7),
      R => iReset
    );
\rNumberOfItems_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_15\,
      Q => \^wspqueuecount\(8),
      R => iReset
    );
\rNumberOfItems_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rNumberOfItems_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \rNumberOfItems_reg[16]_i_1_n_0\,
      CO(6) => \rNumberOfItems_reg[16]_i_1_n_1\,
      CO(5) => \rNumberOfItems_reg[16]_i_1_n_2\,
      CO(4) => \rNumberOfItems_reg[16]_i_1_n_3\,
      CO(3) => \rNumberOfItems_reg[16]_i_1_n_4\,
      CO(2) => \rNumberOfItems_reg[16]_i_1_n_5\,
      CO(1) => \rNumberOfItems_reg[16]_i_1_n_6\,
      CO(0) => \rNumberOfItems_reg[16]_i_1_n_7\,
      DI(7 downto 0) => \^wspqueuecount\(15 downto 8),
      O(7) => \rNumberOfItems_reg[16]_i_1_n_8\,
      O(6) => \rNumberOfItems_reg[16]_i_1_n_9\,
      O(5) => \rNumberOfItems_reg[16]_i_1_n_10\,
      O(4) => \rNumberOfItems_reg[16]_i_1_n_11\,
      O(3) => \rNumberOfItems_reg[16]_i_1_n_12\,
      O(2) => \rNumberOfItems_reg[16]_i_1_n_13\,
      O(1) => \rNumberOfItems_reg[16]_i_1_n_14\,
      O(0) => \rNumberOfItems_reg[16]_i_1_n_15\,
      S(7 downto 0) => \rNumberOfItems_reg[23]_0\(7 downto 0)
    );
\rNumberOfItems_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_14\,
      Q => \^wspqueuecount\(9),
      R => iReset
    );
\rNumberOfItems_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_13\,
      Q => \^wspqueuecount\(10),
      R => iReset
    );
\rNumberOfItems_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_12\,
      Q => \^wspqueuecount\(11),
      R => iReset
    );
\rNumberOfItems_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_14\,
      Q => \^di\(0),
      R => iReset
    );
\rNumberOfItems_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_11\,
      Q => \^wspqueuecount\(12),
      R => iReset
    );
\rNumberOfItems_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_10\,
      Q => \^wspqueuecount\(13),
      R => iReset
    );
\rNumberOfItems_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_9\,
      Q => \^wspqueuecount\(14),
      R => iReset
    );
\rNumberOfItems_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[16]_i_1_n_8\,
      Q => \^wspqueuecount\(15),
      R => iReset
    );
\rNumberOfItems_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_15\,
      Q => \^wspqueuecount\(16),
      R => iReset
    );
\rNumberOfItems_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rNumberOfItems_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rNumberOfItems_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \rNumberOfItems_reg[24]_i_1_n_1\,
      CO(5) => \rNumberOfItems_reg[24]_i_1_n_2\,
      CO(4) => \rNumberOfItems_reg[24]_i_1_n_3\,
      CO(3) => \rNumberOfItems_reg[24]_i_1_n_4\,
      CO(2) => \rNumberOfItems_reg[24]_i_1_n_5\,
      CO(1) => \rNumberOfItems_reg[24]_i_1_n_6\,
      CO(0) => \rNumberOfItems_reg[24]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^wspqueuecount\(22 downto 16),
      O(7) => \rNumberOfItems_reg[24]_i_1_n_8\,
      O(6) => \rNumberOfItems_reg[24]_i_1_n_9\,
      O(5) => \rNumberOfItems_reg[24]_i_1_n_10\,
      O(4) => \rNumberOfItems_reg[24]_i_1_n_11\,
      O(3) => \rNumberOfItems_reg[24]_i_1_n_12\,
      O(2) => \rNumberOfItems_reg[24]_i_1_n_13\,
      O(1) => \rNumberOfItems_reg[24]_i_1_n_14\,
      O(0) => \rNumberOfItems_reg[24]_i_1_n_15\,
      S(7) => \rNumberOfItems[24]_i_2_n_0\,
      S(6 downto 0) => S(6 downto 0)
    );
\rNumberOfItems_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_14\,
      Q => \^wspqueuecount\(17),
      R => iReset
    );
\rNumberOfItems_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_13\,
      Q => \^wspqueuecount\(18),
      R => iReset
    );
\rNumberOfItems_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_12\,
      Q => \^wspqueuecount\(19),
      R => iReset
    );
\rNumberOfItems_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_11\,
      Q => \^wspqueuecount\(20),
      R => iReset
    );
\rNumberOfItems_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_10\,
      Q => \^wspqueuecount\(21),
      R => iReset
    );
\rNumberOfItems_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_13\,
      Q => \^di\(1),
      R => iReset
    );
\rNumberOfItems_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_9\,
      Q => \^wspqueuecount\(22),
      R => iReset
    );
\rNumberOfItems_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[24]_i_1_n_8\,
      Q => \^wspqueuecount\(23),
      R => iReset
    );
\rNumberOfItems_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_12\,
      Q => \^di\(2),
      R => iReset
    );
\rNumberOfItems_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_11\,
      Q => \^di\(3),
      R => iReset
    );
\rNumberOfItems_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_10\,
      Q => \^di\(4),
      R => iReset
    );
\rNumberOfItems_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_9\,
      Q => \^di\(5),
      R => iReset
    );
\rNumberOfItems_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[0]_i_2_n_8\,
      Q => \^di\(6),
      R => iReset
    );
\rNumberOfItems_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_15\,
      Q => \^wspqueuecount\(0),
      R => iReset
    );
\rNumberOfItems_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rNumberOfItems_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \rNumberOfItems_reg[8]_i_1_n_0\,
      CO(6) => \rNumberOfItems_reg[8]_i_1_n_1\,
      CO(5) => \rNumberOfItems_reg[8]_i_1_n_2\,
      CO(4) => \rNumberOfItems_reg[8]_i_1_n_3\,
      CO(3) => \rNumberOfItems_reg[8]_i_1_n_4\,
      CO(2) => \rNumberOfItems_reg[8]_i_1_n_5\,
      CO(1) => \rNumberOfItems_reg[8]_i_1_n_6\,
      CO(0) => \rNumberOfItems_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^wspqueuecount\(7 downto 0),
      O(7) => \rNumberOfItems_reg[8]_i_1_n_8\,
      O(6) => \rNumberOfItems_reg[8]_i_1_n_9\,
      O(5) => \rNumberOfItems_reg[8]_i_1_n_10\,
      O(4) => \rNumberOfItems_reg[8]_i_1_n_11\,
      O(3) => \rNumberOfItems_reg[8]_i_1_n_12\,
      O(2) => \rNumberOfItems_reg[8]_i_1_n_13\,
      O(1) => \rNumberOfItems_reg[8]_i_1_n_14\,
      O(0) => \rNumberOfItems_reg[8]_i_1_n_15\,
      S(7 downto 0) => \rNumberOfItems_reg[15]_0\(7 downto 0)
    );
\rNumberOfItems_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rNumberOfItems_reg[31]_0\,
      D => \rNumberOfItems_reg[8]_i_1_n_14\,
      Q => \^wspqueuecount\(1),
      R => iReset
    );
\rPopDataCursor[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rPopDataCursor_reg(0),
      O => \rPopDataCursor[0]_i_3_n_0\
    );
\rPopDataCursor_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => p_0_in(0),
      D => \rPopDataCursor_reg[0]_i_2_n_15\,
      Q => rPopDataCursor_reg(0),
      R => iReset
    );
\rPopDataCursor_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_rPopDataCursor_reg[0]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \rPopDataCursor_reg[0]_i_2_n_4\,
      CO(2) => \rPopDataCursor_reg[0]_i_2_n_5\,
      CO(1) => \rPopDataCursor_reg[0]_i_2_n_6\,
      CO(0) => \rPopDataCursor_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7 downto 5) => \NLW_rPopDataCursor_reg[0]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4) => \rPopDataCursor_reg[0]_i_2_n_11\,
      O(3) => \rPopDataCursor_reg[0]_i_2_n_12\,
      O(2) => \rPopDataCursor_reg[0]_i_2_n_13\,
      O(1) => \rPopDataCursor_reg[0]_i_2_n_14\,
      O(0) => \rPopDataCursor_reg[0]_i_2_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 1) => rPopDataCursor_reg(4 downto 1),
      S(0) => \rPopDataCursor[0]_i_3_n_0\
    );
\rPopDataCursor_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => p_0_in(0),
      D => \rPopDataCursor_reg[0]_i_2_n_14\,
      Q => rPopDataCursor_reg(1),
      R => iReset
    );
\rPopDataCursor_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => p_0_in(0),
      D => \rPopDataCursor_reg[0]_i_2_n_13\,
      Q => rPopDataCursor_reg(2),
      R => iReset
    );
\rPopDataCursor_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => p_0_in(0),
      D => \rPopDataCursor_reg[0]_i_2_n_12\,
      Q => rPopDataCursor_reg(3),
      R => iReset
    );
\rPopDataCursor_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => p_0_in(0),
      D => \rPopDataCursor_reg[0]_i_2_n_11\,
      Q => rPopDataCursor_reg(4),
      R => iReset
    );
\rPushDataCursor[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rPushDataCursor_reg(0),
      O => \rPushDataCursor[0]_i_3_n_0\
    );
\rPushDataCursor_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPushDataCursor_reg[0]_0\(0),
      D => \rPushDataCursor_reg[0]_i_2_n_15\,
      Q => rPushDataCursor_reg(0),
      R => iReset
    );
\rPushDataCursor_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_rPushDataCursor_reg[0]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \rPushDataCursor_reg[0]_i_2_n_4\,
      CO(2) => \rPushDataCursor_reg[0]_i_2_n_5\,
      CO(1) => \rPushDataCursor_reg[0]_i_2_n_6\,
      CO(0) => \rPushDataCursor_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7 downto 5) => \NLW_rPushDataCursor_reg[0]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4) => \rPushDataCursor_reg[0]_i_2_n_11\,
      O(3) => \rPushDataCursor_reg[0]_i_2_n_12\,
      O(2) => \rPushDataCursor_reg[0]_i_2_n_13\,
      O(1) => \rPushDataCursor_reg[0]_i_2_n_14\,
      O(0) => \rPushDataCursor_reg[0]_i_2_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 1) => rPushDataCursor_reg(4 downto 1),
      S(0) => \rPushDataCursor[0]_i_3_n_0\
    );
\rPushDataCursor_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPushDataCursor_reg[0]_0\(0),
      D => \rPushDataCursor_reg[0]_i_2_n_14\,
      Q => rPushDataCursor_reg(1),
      R => iReset
    );
\rPushDataCursor_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPushDataCursor_reg[0]_0\(0),
      D => \rPushDataCursor_reg[0]_i_2_n_13\,
      Q => rPushDataCursor_reg(2),
      R => iReset
    );
\rPushDataCursor_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPushDataCursor_reg[0]_0\(0),
      D => \rPushDataCursor_reg[0]_i_2_n_12\,
      Q => rPushDataCursor_reg(3),
      R => iReset
    );
\rPushDataCursor_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rPushDataCursor_reg[0]_0\(0),
      D => \rPushDataCursor_reg[0]_i_2_n_11\,
      Q => rPushDataCursor_reg(4),
      R => iReset
    );
\rReadData[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^wspqueuecount\(10),
      I1 => \^wspqueuecount\(16),
      I2 => \^wspqueuecount\(5),
      I3 => \^wspqueuecount\(23),
      O => \rReadData[0]_i_10_n_0\
    );
\rReadData[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^wspqueuecount\(6),
      I1 => \^wspqueuecount\(4),
      I2 => \^wspqueuecount\(22),
      I3 => \^wspqueuecount\(21),
      I4 => \rReadData[0]_i_12_n_0\,
      O => \rReadData[0]_i_11_n_0\
    );
\rReadData[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^wspqueuecount\(17),
      I1 => \^wspqueuecount\(20),
      I2 => \^wspqueuecount\(3),
      I3 => \^wspqueuecount\(9),
      O => \rReadData[0]_i_12_n_0\
    );
\rReadData[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rReadData[0]_i_5_n_0\,
      I1 => \rReadData[0]_i_6_n_0\,
      I2 => \rReadData[0]_i_7_n_0\,
      O => \rNumberOfItems_reg[8]_1\
    );
\rReadData[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^wspqueuecount\(0),
      I1 => \^wspqueuecount\(13),
      I2 => \^di\(5),
      I3 => \rReadData[0]_i_8_n_0\,
      I4 => \rReadData[0]_i_9_n_0\,
      O => \rReadData[0]_i_5_n_0\
    );
\rReadData[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rReadData[0]_i_10_n_0\,
      I1 => \^wspqueuecount\(18),
      I2 => \^wspqueuecount\(19),
      I3 => \^wspqueuecount\(7),
      I4 => \^wspqueuecount\(8),
      I5 => \rReadData[0]_i_11_n_0\,
      O => \rReadData[0]_i_6_n_0\
    );
\rReadData[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^rnumberofitems_reg[0]_0\,
      I3 => \^di\(3),
      I4 => \^di\(1),
      O => \rReadData[0]_i_7_n_0\
    );
\rReadData[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^wspqueuecount\(1),
      I1 => \^wspqueuecount\(14),
      I2 => \^wspqueuecount\(2),
      I3 => \^wspqueuecount\(11),
      O => \rReadData[0]_i_8_n_0\
    );
\rReadData[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^di\(4),
      I1 => \^di\(6),
      I2 => \^wspqueuecount\(12),
      I3 => \^wspqueuecount\(15),
      O => \rReadData[0]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is "16'b0000010000000000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 64;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is "std";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is "0400";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync : entity is "TRUE";
end sys_top_t4nfc_hlper_2_0_xpm_fifo_sync;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000010000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 64;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 4096;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 64;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 61;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 61;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 7;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 6;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 64;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0400";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 64;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 7;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 6;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.sys_top_t4nfc_hlper_2_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "16'b0000010000000000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "std";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "0400";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ : entity is "TRUE";
end \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\;

architecture STRUCTURE of \sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000010000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 13;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 13;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 64;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0400";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 64;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\sys_top_t4nfc_hlper_2_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_SCFIFO_64x16DR_withCount is
  port (
    dout : out STD_LOGIC_VECTOR ( 61 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rNextState : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rNextState_0 : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rNextState_1 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    iCMDReady_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    iReset_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oCMDValid : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    iToECCRCmdReady_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rd_b.doutb_reg_reg[58]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[58]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]_1\ : out STD_LOGIC;
    iToECCWCmdReady_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rd_b.doutb_reg_reg[59]\ : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[59]_0\ : out STD_LOGIC;
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rCurState_reg : in STD_LOGIC;
    oWriteLast : in STD_LOGIC;
    rCurState_reg_0 : in STD_LOGIC;
    rCurState_reg_1 : in STD_LOGIC;
    oToECCWLast : in STD_LOGIC;
    rCurState_reg_2 : in STD_LOGIC;
    rOutCmdValid : in STD_LOGIC;
    iROMRData : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCurState_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iCMDReady : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rCount_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iToECCRCmdReady : in STD_LOGIC;
    iToECCWCmdReady : in STD_LOGIC;
    rScramblerGEn : in STD_LOGIC;
    rScramblerGEn_1 : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_SCFIFO_64x16DR_withCount;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_SCFIFO_64x16DR_withCount is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_rCurState[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[4]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[0]_1\ : STD_LOGIC;
  signal Inst_DPBSCFIFO64x16DR_i_4_n_0 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x16DR_i_5_n_0 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x16DR_n_73 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x16DR_n_74 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x16DR_n_75 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x16DR_n_76 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^gen_rd_b.doutb_reg_reg[55]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmdready_0\ : STD_LOGIC;
  signal \rCurState_i_2__0_n_0\ : STD_LOGIC;
  signal rCurState_i_4_n_0 : STD_LOGIC;
  signal rCurState_i_5_n_0 : STD_LOGIC;
  signal rCurState_i_6_n_0 : STD_LOGIC;
  signal \rLength[15]_i_3_n_0\ : STD_LOGIC;
  signal \rLength[15]_i_4_n_0\ : STD_LOGIC;
  signal \rLength[15]_i_5_n_0\ : STD_LOGIC;
  signal \rLength[15]_i_6_n_0\ : STD_LOGIC;
  signal \rLength[15]_i_7_n_0\ : STD_LOGIC;
  signal \rLength[15]_i_8_n_0\ : STD_LOGIC;
  signal \rLength[15]_i_9_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_2_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_3_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_4_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_5_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_6_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_7_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_8_n_0\ : STD_LOGIC;
  signal \rLength[8]_i_9_n_0\ : STD_LOGIC;
  signal \rLength_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \rLength_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \rLength_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \rLength_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \rLength_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \rLength_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rLength_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \rRowAddress[5]_i_2_n_0\ : STD_LOGIC;
  signal wBufIssueCmdReady : STD_LOGIC;
  signal wOutTargetID : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal wWriteBufferFull : STD_LOGIC;
  signal wWriteBufferPopSignal : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x16DR_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rLength_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rLength_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_3__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[2]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[4]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[4]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[4]_i_3__0\ : label is "soft_lutpair229";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of Inst_DPBSCFIFO64x16DR : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of Inst_DPBSCFIFO64x16DR : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of Inst_DPBSCFIFO64x16DR : label is "16'b0000010000000000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of Inst_DPBSCFIFO64x16DR : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of Inst_DPBSCFIFO64x16DR : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of Inst_DPBSCFIFO64x16DR : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of Inst_DPBSCFIFO64x16DR : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of Inst_DPBSCFIFO64x16DR : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of Inst_DPBSCFIFO64x16DR : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of Inst_DPBSCFIFO64x16DR : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of Inst_DPBSCFIFO64x16DR : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of Inst_DPBSCFIFO64x16DR : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of Inst_DPBSCFIFO64x16DR : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of Inst_DPBSCFIFO64x16DR : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of Inst_DPBSCFIFO64x16DR : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of Inst_DPBSCFIFO64x16DR : label is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of Inst_DPBSCFIFO64x16DR : label is "std";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of Inst_DPBSCFIFO64x16DR : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of Inst_DPBSCFIFO64x16DR : label is "0400";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of Inst_DPBSCFIFO64x16DR : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of Inst_DPBSCFIFO64x16DR : label is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of Inst_DPBSCFIFO64x16DR : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of Inst_DPBSCFIFO64x16DR : label is "TRUE";
  attribute SOFT_HLUTNM of Inst_DPBSCFIFO64x16DR_i_1 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of Inst_DPBSCFIFO64x16DR_i_4 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of oCMDValid_INST_0 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rCurState_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rLength[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rLength[15]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rLength[1]_i_1\ : label is "soft_lutpair236";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \rLength_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rLength_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \rOpcode[5]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rOpcode[5]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rProgramCounter[31]_i_4\ : label is "soft_lutpair235";
begin
  E(0) <= \^e\(0);
  \FSM_onehot_rCurState_reg[0]_1\ <= \^fsm_onehot_rcurstate_reg[0]_1\;
  dout(61 downto 0) <= \^dout\(61 downto 0);
  empty <= \^empty\;
  \gen_rd_b.doutb_reg_reg[55]\(0) <= \^gen_rd_b.doutb_reg_reg[55]\(0);
  iCMDReady_0 <= \^icmdready_0\;
\FSM_onehot_rCurState[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[4]\(0),
      I1 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      I2 => wOutTargetID(4),
      I3 => \rCount_reg[15]\,
      I4 => wOutTargetID(3),
      O => \FSM_onehot_rCurState_reg[0]\
    );
\FSM_onehot_rCurState[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      I2 => wOutTargetID(4),
      I3 => wOutTargetID(3),
      I4 => \rCount_reg[15]\,
      O => \FSM_onehot_rCurState_reg[0]_0\
    );
\FSM_onehot_rCurState[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => iToECCRCmdReady,
      I1 => \FSM_onehot_rCurState_reg[4]\(1),
      I2 => \FSM_onehot_rCurState[4]_i_2_n_0\,
      I3 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      I4 => \FSM_onehot_rCurState[4]_i_3_n_0\,
      O => iToECCRCmdReady_0(0)
    );
\FSM_onehot_rCurState[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => iToECCWCmdReady,
      I1 => Q(1),
      I2 => \FSM_onehot_rCurState[4]_i_2__0_n_0\,
      I3 => \^fsm_onehot_rcurstate_reg[0]_1\,
      I4 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      O => iToECCWCmdReady_0(0)
    );
\FSM_onehot_rCurState[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => rCurState_reg_3(0),
      I1 => iROMRData(0),
      I2 => rOutCmdValid,
      I3 => wWriteBufferFull,
      O => \FSM_onehot_rCurState_reg[2]\
    );
\FSM_onehot_rCurState[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444F4"
    )
        port map (
      I0 => iToECCRCmdReady,
      I1 => \FSM_onehot_rCurState_reg[4]\(2),
      I2 => \FSM_onehot_rCurState[4]_i_2_n_0\,
      I3 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      I4 => \FSM_onehot_rCurState[4]_i_3_n_0\,
      O => iToECCRCmdReady_0(1)
    );
\FSM_onehot_rCurState[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => iToECCWCmdReady,
      I1 => Q(2),
      I2 => \FSM_onehot_rCurState[4]_i_2__0_n_0\,
      I3 => \^fsm_onehot_rcurstate_reg[0]_1\,
      I4 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      O => iToECCWCmdReady_0(1)
    );
\FSM_onehot_rCurState[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \FSM_onehot_rCurState[4]_i_4_n_0\,
      I1 => rScramblerGEn,
      I2 => \^dout\(55),
      I3 => \^dout\(54),
      I4 => \^dout\(53),
      O => \FSM_onehot_rCurState[4]_i_2_n_0\
    );
\FSM_onehot_rCurState[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \FSM_onehot_rCurState[4]_i_4_n_0\,
      I1 => rScramblerGEn_1,
      I2 => \^dout\(55),
      I3 => \^dout\(54),
      I4 => \^dout\(53),
      O => \FSM_onehot_rCurState[4]_i_2__0_n_0\
    );
\FSM_onehot_rCurState[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[4]\(0),
      I1 => wOutTargetID(3),
      I2 => \rCount_reg[15]\,
      I3 => wOutTargetID(4),
      O => \FSM_onehot_rCurState[4]_i_3_n_0\
    );
\FSM_onehot_rCurState[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^dout\(54),
      I1 => \^dout\(53),
      I2 => \^dout\(55),
      O => \FSM_onehot_rCurState[4]_i_3__0_n_0\
    );
\FSM_onehot_rCurState[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFF"
    )
        port map (
      I0 => \^dout\(61),
      I1 => \^dout\(60),
      I2 => \^dout\(58),
      I3 => \^dout\(59),
      I4 => \^dout\(56),
      I5 => \^dout\(57),
      O => \FSM_onehot_rCurState[4]_i_4_n_0\
    );
Inst_DPBSCFIFO64x16DR: entity work.\sys_top_t4nfc_hlper_2_0_xpm_fifo_sync__parameterized0\
     port map (
      almost_empty => NLW_Inst_DPBSCFIFO64x16DR_almost_empty_UNCONNECTED,
      almost_full => NLW_Inst_DPBSCFIFO64x16DR_almost_full_UNCONNECTED,
      data_valid => NLW_Inst_DPBSCFIFO64x16DR_data_valid_UNCONNECTED,
      dbiterr => NLW_Inst_DPBSCFIFO64x16DR_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 58) => \^dout\(61 downto 56),
      dout(57 downto 56) => wOutTargetID(4 downto 3),
      dout(55 downto 0) => \^dout\(55 downto 0),
      empty => \^empty\,
      full => wWriteBufferFull,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_Inst_DPBSCFIFO64x16DR_overflow_UNCONNECTED,
      prog_empty => NLW_Inst_DPBSCFIFO64x16DR_prog_empty_UNCONNECTED,
      prog_full => NLW_Inst_DPBSCFIFO64x16DR_prog_full_UNCONNECTED,
      rd_data_count(3) => Inst_DPBSCFIFO64x16DR_n_73,
      rd_data_count(2) => Inst_DPBSCFIFO64x16DR_n_74,
      rd_data_count(1) => Inst_DPBSCFIFO64x16DR_n_75,
      rd_data_count(0) => Inst_DPBSCFIFO64x16DR_n_76,
      rd_en => wWriteBufferPopSignal,
      rd_rst_busy => NLW_Inst_DPBSCFIFO64x16DR_rd_rst_busy_UNCONNECTED,
      rst => iReset,
      sbiterr => NLW_Inst_DPBSCFIFO64x16DR_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_Inst_DPBSCFIFO64x16DR_underflow_UNCONNECTED,
      wr_ack => NLW_Inst_DPBSCFIFO64x16DR_wr_ack_UNCONNECTED,
      wr_clk => iClock,
      wr_data_count(0) => NLW_Inst_DPBSCFIFO64x16DR_wr_data_count_UNCONNECTED(0),
      wr_en => wBufIssueCmdReady,
      wr_rst_busy => NLW_Inst_DPBSCFIFO64x16DR_wr_rst_busy_UNCONNECTED
    );
Inst_DPBSCFIFO64x16DR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rOutCmdValid,
      I1 => wWriteBufferFull,
      O => wBufIssueCmdReady
    );
Inst_DPBSCFIFO64x16DR_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => \^icmdready_0\,
      O => wWriteBufferPopSignal
    );
Inst_DPBSCFIFO64x16DR_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004F7F"
    )
        port map (
      I0 => iCMDReady,
      I1 => wOutTargetID(3),
      I2 => wOutTargetID(4),
      I3 => \FSM_onehot_rCurState_reg[4]\(0),
      I4 => Inst_DPBSCFIFO64x16DR_i_4_n_0,
      I5 => Inst_DPBSCFIFO64x16DR_i_5_n_0,
      O => \^icmdready_0\
    );
Inst_DPBSCFIFO64x16DR_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
        port map (
      I0 => \rCount_reg[15]\,
      I1 => wOutTargetID(3),
      I2 => Q(0),
      I3 => wOutTargetID(4),
      O => Inst_DPBSCFIFO64x16DR_i_4_n_0
    );
Inst_DPBSCFIFO64x16DR_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100111"
    )
        port map (
      I0 => wOutTargetID(4),
      I1 => wOutTargetID(3),
      I2 => \^dout\(55),
      I3 => rCurState_reg_0,
      I4 => rCurState_reg_2,
      O => Inst_DPBSCFIFO64x16DR_i_5_n_0
    );
oCMDValid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wOutTargetID(4),
      I1 => wOutTargetID(3),
      I2 => \rCount_reg[15]\,
      O => oCMDValid
    );
\rCount[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => iReset,
      I1 => wOutTargetID(4),
      I2 => \rCount_reg[15]\,
      I3 => wOutTargetID(3),
      I4 => \^dout\(55),
      I5 => rCurState_reg_0,
      O => SR(0)
    );
\rCount[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => iReset,
      I1 => wOutTargetID(4),
      I2 => \rCount_reg[15]\,
      I3 => wOutTargetID(3),
      I4 => rCurState_reg_2,
      I5 => \^dout\(55),
      O => iReset_0(0)
    );
rCurState_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => \^e\(0),
      I1 => \rCurState_i_2__0_n_0\,
      I2 => rCurState_reg,
      I3 => oWriteLast,
      I4 => rCurState_reg_0,
      O => rNextState
    );
\rCurState_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => \^gen_rd_b.doutb_reg_reg[55]\(0),
      I1 => \rCurState_i_2__0_n_0\,
      I2 => rCurState_reg_1,
      I3 => oToECCWLast,
      I4 => rCurState_reg_2,
      O => rNextState_0
    );
\rCurState_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => wWriteBufferFull,
      I1 => rOutCmdValid,
      I2 => iROMRData(0),
      I3 => rCurState_reg_3(0),
      O => rNextState_1
    );
\rCurState_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rCurState_i_4_n_0,
      I1 => \^dout\(1),
      I2 => \^dout\(2),
      I3 => \^dout\(3),
      I4 => \^dout\(0),
      I5 => rCurState_i_5_n_0,
      O => \rCurState_i_2__0_n_0\
    );
rCurState_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \^dout\(5),
      I2 => \^dout\(6),
      I3 => \^dout\(7),
      O => rCurState_i_4_n_0
    );
rCurState_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dout\(9),
      I1 => \^dout\(8),
      I2 => \^dout\(11),
      I3 => \^dout\(10),
      I4 => rCurState_i_6_n_0,
      O => rCurState_i_5_n_0
    );
rCurState_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(13),
      I1 => \^dout\(14),
      I2 => \^dout\(12),
      I3 => \^dout\(15),
      O => rCurState_i_6_n_0
    );
\rLength0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(15),
      O => \gen_rd_b.doutb_reg_reg[15]\(6)
    );
\rLength0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(14),
      O => \gen_rd_b.doutb_reg_reg[15]\(5)
    );
\rLength0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(13),
      O => \gen_rd_b.doutb_reg_reg[15]\(4)
    );
\rLength0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(12),
      O => \gen_rd_b.doutb_reg_reg[15]\(3)
    );
\rLength0_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(11),
      O => \gen_rd_b.doutb_reg_reg[15]\(2)
    );
\rLength0_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(10),
      O => \gen_rd_b.doutb_reg_reg[15]\(1)
    );
\rLength0_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(9),
      O => \gen_rd_b.doutb_reg_reg[15]\(0)
    );
rLength0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(8),
      O => S(7)
    );
rLength0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(7),
      O => S(6)
    );
rLength0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(6),
      O => S(5)
    );
rLength0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(5),
      O => S(4)
    );
rLength0_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(4),
      O => S(3)
    );
rLength0_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(3),
      O => S(2)
    );
rLength0_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(2),
      O => S(1)
    );
rLength0_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(1),
      O => S(0)
    );
\rLength[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(0),
      O => D(0)
    );
\rLength[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => rCurState_reg_0,
      I1 => \^dout\(55),
      I2 => wOutTargetID(3),
      I3 => \rCount_reg[15]\,
      I4 => wOutTargetID(4),
      O => \^e\(0)
    );
\rLength[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^dout\(55),
      I1 => rCurState_reg_2,
      I2 => wOutTargetID(3),
      I3 => \rCount_reg[15]\,
      I4 => wOutTargetID(4),
      O => \^gen_rd_b.doutb_reg_reg[55]\(0)
    );
\rLength[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(15),
      O => \rLength[15]_i_3_n_0\
    );
\rLength[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(14),
      O => \rLength[15]_i_4_n_0\
    );
\rLength[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(13),
      O => \rLength[15]_i_5_n_0\
    );
\rLength[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(12),
      O => \rLength[15]_i_6_n_0\
    );
\rLength[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(11),
      O => \rLength[15]_i_7_n_0\
    );
\rLength[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(10),
      O => \rLength[15]_i_8_n_0\
    );
\rLength[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(9),
      O => \rLength[15]_i_9_n_0\
    );
\rLength[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \^dout\(1),
      O => D(1)
    );
\rLength[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(8),
      O => \rLength[8]_i_2_n_0\
    );
\rLength[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(7),
      O => \rLength[8]_i_3_n_0\
    );
\rLength[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(6),
      O => \rLength[8]_i_4_n_0\
    );
\rLength[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(5),
      O => \rLength[8]_i_5_n_0\
    );
\rLength[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(4),
      O => \rLength[8]_i_6_n_0\
    );
\rLength[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(3),
      O => \rLength[8]_i_7_n_0\
    );
\rLength[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(2),
      O => \rLength[8]_i_8_n_0\
    );
\rLength[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(1),
      O => \rLength[8]_i_9_n_0\
    );
\rLength_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rLength_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rLength_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rLength_reg[15]_i_2_n_2\,
      CO(4) => \rLength_reg[15]_i_2_n_3\,
      CO(3) => \rLength_reg[15]_i_2_n_4\,
      CO(2) => \rLength_reg[15]_i_2_n_5\,
      CO(1) => \rLength_reg[15]_i_2_n_6\,
      CO(0) => \rLength_reg[15]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \^dout\(14 downto 9),
      O(7) => \NLW_rLength_reg[15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \gen_rd_b.doutb_reg_reg[14]\(14 downto 8),
      S(7) => '0',
      S(6) => \rLength[15]_i_3_n_0\,
      S(5) => \rLength[15]_i_4_n_0\,
      S(4) => \rLength[15]_i_5_n_0\,
      S(3) => \rLength[15]_i_6_n_0\,
      S(2) => \rLength[15]_i_7_n_0\,
      S(1) => \rLength[15]_i_8_n_0\,
      S(0) => \rLength[15]_i_9_n_0\
    );
\rLength_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^dout\(0),
      CI_TOP => '0',
      CO(7) => \rLength_reg[8]_i_1_n_0\,
      CO(6) => \rLength_reg[8]_i_1_n_1\,
      CO(5) => \rLength_reg[8]_i_1_n_2\,
      CO(4) => \rLength_reg[8]_i_1_n_3\,
      CO(3) => \rLength_reg[8]_i_1_n_4\,
      CO(2) => \rLength_reg[8]_i_1_n_5\,
      CO(1) => \rLength_reg[8]_i_1_n_6\,
      CO(0) => \rLength_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^dout\(8 downto 1),
      O(7 downto 0) => \gen_rd_b.doutb_reg_reg[14]\(7 downto 0),
      S(7) => \rLength[8]_i_2_n_0\,
      S(6) => \rLength[8]_i_3_n_0\,
      S(5) => \rLength[8]_i_4_n_0\,
      S(4) => \rLength[8]_i_5_n_0\,
      S(3) => \rLength[8]_i_6_n_0\,
      S(2) => \rLength[8]_i_7_n_0\,
      S(1) => \rLength[8]_i_8_n_0\,
      S(0) => \rLength[8]_i_9_n_0\
    );
\rOpcode[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => wOutTargetID(4),
      I1 => \rCount_reg[15]\,
      I2 => wOutTargetID(3),
      I3 => \FSM_onehot_rCurState_reg[4]\(0),
      O => \gen_rd_b.doutb_reg_reg[57]\(0)
    );
\rOpcode[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => \rCount_reg[15]\,
      I2 => wOutTargetID(3),
      I3 => wOutTargetID(4),
      O => \^fsm_onehot_rcurstate_reg[0]_1\
    );
\rProgramCounter[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => wWriteBufferFull,
      I1 => rOutCmdValid,
      I2 => iROMRData(0),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\
    );
\rRowAddress[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D000"
    )
        port map (
      I0 => \^dout\(56),
      I1 => \rRowAddress[5]_i_2_n_0\,
      I2 => \^dout\(54),
      I3 => \^dout\(53),
      I4 => \^dout\(55),
      I5 => \FSM_onehot_rCurState[4]_i_3_n_0\,
      O => \gen_rd_b.doutb_reg_reg[58]\(0)
    );
\rRowAddress[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2000000"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[0]_1\,
      I1 => \^dout\(56),
      I2 => \rRowAddress[5]_i_2_n_0\,
      I3 => \^dout\(54),
      I4 => \^dout\(53),
      I5 => \^dout\(55),
      O => \gen_rd_b.doutb_reg_reg[58]_0\(0)
    );
\rRowAddress[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(59),
      I1 => \^dout\(58),
      I2 => \^dout\(60),
      I3 => \^dout\(61),
      O => \rRowAddress[5]_i_2_n_0\
    );
rScramblerGEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^dout\(57),
      I1 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      I2 => \^dout\(56),
      I3 => \rRowAddress[5]_i_2_n_0\,
      I4 => \FSM_onehot_rCurState[4]_i_3_n_0\,
      I5 => rScramblerGEn,
      O => \gen_rd_b.doutb_reg_reg[59]\
    );
\rScramblerGEn_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^dout\(57),
      I1 => \^fsm_onehot_rcurstate_reg[0]_1\,
      I2 => \FSM_onehot_rCurState[4]_i_3__0_n_0\,
      I3 => \^dout\(56),
      I4 => \rRowAddress[5]_i_2_n_0\,
      I5 => rScramblerGEn_1,
      O => \gen_rd_b.doutb_reg_reg[59]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_SCFIFO_64x64_withCount is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[2]\ : out STD_LOGIC;
    ifromECCWCmdValid_0 : out STD_LOGIC;
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wFLenQDValid : in STD_LOGIC;
    \FSM_sequential_rDataChCurState_reg[1]\ : in STD_LOGIC;
    ifromECCWCmdValid : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_SCFIFO_64x64_withCount;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_SCFIFO_64x64_withCount is
  signal \FSM_sequential_rDataChCurState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rDataChCurState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rDataChCurState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rDataChCurState[1]_i_7_n_0\ : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_10 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_11 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_12 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_13 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_14 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_15 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_16 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_17 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_18 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_19 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_20 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_21 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_22 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_23 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_24 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_25 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_26 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_27 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_28 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_29 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_30 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_31 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_32 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_33 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_34 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_35 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_36 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_37 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_38 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_39 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_40 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_41 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_42 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_43 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_44 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_45 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_46 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_47 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_48 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_49 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_7 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_73 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_74 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_75 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_76 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_77 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_78 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_8 : STD_LOGIC;
  signal Inst_DPBSCFIFO64x64WC_n_9 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \^gen_rd_b.doutb_reg_reg[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wFLenLength : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wFLenQPopSig : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DPBSCFIFO64x64WC_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of Inst_DPBSCFIFO64x64WC : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of Inst_DPBSCFIFO64x64WC : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of Inst_DPBSCFIFO64x64WC : label is "16'b0000010000000000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of Inst_DPBSCFIFO64x64WC : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of Inst_DPBSCFIFO64x64WC : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of Inst_DPBSCFIFO64x64WC : label is 64;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of Inst_DPBSCFIFO64x64WC : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of Inst_DPBSCFIFO64x64WC : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of Inst_DPBSCFIFO64x64WC : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of Inst_DPBSCFIFO64x64WC : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of Inst_DPBSCFIFO64x64WC : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of Inst_DPBSCFIFO64x64WC : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of Inst_DPBSCFIFO64x64WC : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of Inst_DPBSCFIFO64x64WC : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of Inst_DPBSCFIFO64x64WC : label is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of Inst_DPBSCFIFO64x64WC : label is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of Inst_DPBSCFIFO64x64WC : label is "std";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of Inst_DPBSCFIFO64x64WC : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of Inst_DPBSCFIFO64x64WC : label is "0400";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of Inst_DPBSCFIFO64x64WC : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of Inst_DPBSCFIFO64x64WC : label is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of Inst_DPBSCFIFO64x64WC : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of Inst_DPBSCFIFO64x64WC : label is "TRUE";
begin
  empty <= \^empty\;
  full <= \^full\;
  \gen_rd_b.doutb_reg_reg[2]\ <= \^gen_rd_b.doutb_reg_reg[2]\;
\FSM_sequential_rCmdChCurState[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ifromECCWCmdValid,
      I1 => \^full\,
      O => ifromECCWCmdValid_0
    );
\FSM_sequential_rDataChCurState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^gen_rd_b.doutb_reg_reg[2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => wFLenQDValid,
      I4 => \FSM_sequential_rDataChCurState[1]_i_3_n_0\,
      I5 => \FSM_sequential_rDataChCurState_reg[1]\,
      O => D(0)
    );
\FSM_sequential_rDataChCurState[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => \^gen_rd_b.doutb_reg_reg[2]\
    );
\FSM_sequential_rDataChCurState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_rDataChCurState[1]_i_5_n_0\,
      I1 => wFLenLength(11),
      I2 => wFLenLength(5),
      I3 => wFLenLength(12),
      I4 => wFLenLength(10),
      I5 => \FSM_sequential_rDataChCurState[1]_i_6_n_0\,
      O => \FSM_sequential_rDataChCurState[1]_i_3_n_0\
    );
\FSM_sequential_rDataChCurState[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wFLenLength(13),
      I1 => wFLenLength(3),
      I2 => wFLenLength(7),
      I3 => wFLenLength(1),
      O => \FSM_sequential_rDataChCurState[1]_i_5_n_0\
    );
\FSM_sequential_rDataChCurState[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wFLenLength(0),
      I1 => wFLenLength(8),
      I2 => wFLenLength(4),
      I3 => wFLenLength(15),
      I4 => \FSM_sequential_rDataChCurState[1]_i_7_n_0\,
      O => \FSM_sequential_rDataChCurState[1]_i_6_n_0\
    );
\FSM_sequential_rDataChCurState[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wFLenLength(14),
      I1 => wFLenLength(6),
      I2 => wFLenLength(9),
      I3 => wFLenLength(2),
      O => \FSM_sequential_rDataChCurState[1]_i_7_n_0\
    );
Inst_DPBSCFIFO64x64WC: entity work.sys_top_t4nfc_hlper_2_0_xpm_fifo_sync
     port map (
      almost_empty => NLW_Inst_DPBSCFIFO64x64WC_almost_empty_UNCONNECTED,
      almost_full => NLW_Inst_DPBSCFIFO64x64WC_almost_full_UNCONNECTED,
      data_valid => NLW_Inst_DPBSCFIFO64x64WC_data_valid_UNCONNECTED,
      dbiterr => NLW_Inst_DPBSCFIFO64x64WC_dbiterr_UNCONNECTED,
      din(63 downto 21) => B"0000000000000000000000000000000000000000000",
      din(20 downto 0) => din(20 downto 0),
      dout(63) => Inst_DPBSCFIFO64x64WC_n_7,
      dout(62) => Inst_DPBSCFIFO64x64WC_n_8,
      dout(61) => Inst_DPBSCFIFO64x64WC_n_9,
      dout(60) => Inst_DPBSCFIFO64x64WC_n_10,
      dout(59) => Inst_DPBSCFIFO64x64WC_n_11,
      dout(58) => Inst_DPBSCFIFO64x64WC_n_12,
      dout(57) => Inst_DPBSCFIFO64x64WC_n_13,
      dout(56) => Inst_DPBSCFIFO64x64WC_n_14,
      dout(55) => Inst_DPBSCFIFO64x64WC_n_15,
      dout(54) => Inst_DPBSCFIFO64x64WC_n_16,
      dout(53) => Inst_DPBSCFIFO64x64WC_n_17,
      dout(52) => Inst_DPBSCFIFO64x64WC_n_18,
      dout(51) => Inst_DPBSCFIFO64x64WC_n_19,
      dout(50) => Inst_DPBSCFIFO64x64WC_n_20,
      dout(49) => Inst_DPBSCFIFO64x64WC_n_21,
      dout(48) => Inst_DPBSCFIFO64x64WC_n_22,
      dout(47) => Inst_DPBSCFIFO64x64WC_n_23,
      dout(46) => Inst_DPBSCFIFO64x64WC_n_24,
      dout(45) => Inst_DPBSCFIFO64x64WC_n_25,
      dout(44) => Inst_DPBSCFIFO64x64WC_n_26,
      dout(43) => Inst_DPBSCFIFO64x64WC_n_27,
      dout(42) => Inst_DPBSCFIFO64x64WC_n_28,
      dout(41) => Inst_DPBSCFIFO64x64WC_n_29,
      dout(40) => Inst_DPBSCFIFO64x64WC_n_30,
      dout(39) => Inst_DPBSCFIFO64x64WC_n_31,
      dout(38) => Inst_DPBSCFIFO64x64WC_n_32,
      dout(37) => Inst_DPBSCFIFO64x64WC_n_33,
      dout(36) => Inst_DPBSCFIFO64x64WC_n_34,
      dout(35) => Inst_DPBSCFIFO64x64WC_n_35,
      dout(34) => Inst_DPBSCFIFO64x64WC_n_36,
      dout(33) => Inst_DPBSCFIFO64x64WC_n_37,
      dout(32) => Inst_DPBSCFIFO64x64WC_n_38,
      dout(31) => Inst_DPBSCFIFO64x64WC_n_39,
      dout(30) => Inst_DPBSCFIFO64x64WC_n_40,
      dout(29) => Inst_DPBSCFIFO64x64WC_n_41,
      dout(28) => Inst_DPBSCFIFO64x64WC_n_42,
      dout(27) => Inst_DPBSCFIFO64x64WC_n_43,
      dout(26) => Inst_DPBSCFIFO64x64WC_n_44,
      dout(25) => Inst_DPBSCFIFO64x64WC_n_45,
      dout(24) => Inst_DPBSCFIFO64x64WC_n_46,
      dout(23) => Inst_DPBSCFIFO64x64WC_n_47,
      dout(22) => Inst_DPBSCFIFO64x64WC_n_48,
      dout(21) => Inst_DPBSCFIFO64x64WC_n_49,
      dout(20 downto 5) => wFLenLength(15 downto 0),
      dout(4 downto 0) => p_0_in(4 downto 0),
      empty => \^empty\,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_Inst_DPBSCFIFO64x64WC_overflow_UNCONNECTED,
      prog_empty => NLW_Inst_DPBSCFIFO64x64WC_prog_empty_UNCONNECTED,
      prog_full => NLW_Inst_DPBSCFIFO64x64WC_prog_full_UNCONNECTED,
      rd_data_count(5) => Inst_DPBSCFIFO64x64WC_n_73,
      rd_data_count(4) => Inst_DPBSCFIFO64x64WC_n_74,
      rd_data_count(3) => Inst_DPBSCFIFO64x64WC_n_75,
      rd_data_count(2) => Inst_DPBSCFIFO64x64WC_n_76,
      rd_data_count(1) => Inst_DPBSCFIFO64x64WC_n_77,
      rd_data_count(0) => Inst_DPBSCFIFO64x64WC_n_78,
      rd_en => wFLenQPopSig,
      rd_rst_busy => NLW_Inst_DPBSCFIFO64x64WC_rd_rst_busy_UNCONNECTED,
      rst => iReset,
      sbiterr => NLW_Inst_DPBSCFIFO64x64WC_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_Inst_DPBSCFIFO64x64WC_underflow_UNCONNECTED,
      wr_ack => NLW_Inst_DPBSCFIFO64x64WC_wr_ack_UNCONNECTED,
      wr_clk => iClock,
      wr_data_count(0) => NLW_Inst_DPBSCFIFO64x64WC_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => NLW_Inst_DPBSCFIFO64x64WC_wr_rst_busy_UNCONNECTED
    );
Inst_DPBSCFIFO64x64WC_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \^empty\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => wFLenQDValid,
      O => wFLenQPopSig
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_CompletionDataChannel is
  port (
    full : out STD_LOGIC;
    D_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_WVALID : out STD_LOGIC;
    ofromECCWReady : out STD_LOGIC;
    ifromECCWCmdValid_0 : out STD_LOGIC;
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ifromECCWData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iReadyBusy : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_rDataChCurState_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_WREADY : in STD_LOGIC;
    ifromECCWValid : in STD_LOGIC;
    ifromECCWLast : in STD_LOGIC;
    ifromECCWCmdValid : in STD_LOGIC
  );
end sys_top_t4nfc_hlper_2_0_CompletionDataChannel;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_CompletionDataChannel is
  signal \FSM_sequential_rDataChCurState[1]_i_4_n_0\ : STD_LOGIC;
  signal Inst_ForwardedDataQ_n_3 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rDataChNextState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wFLenQDValid : STD_LOGIC;
  signal wIsFLenQEmpty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \D_WDATA[0]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \D_WDATA[10]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \D_WDATA[11]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \D_WDATA[12]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \D_WDATA[13]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \D_WDATA[14]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \D_WDATA[15]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \D_WDATA[16]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \D_WDATA[17]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \D_WDATA[18]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \D_WDATA[19]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \D_WDATA[1]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \D_WDATA[20]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \D_WDATA[21]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \D_WDATA[22]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \D_WDATA[23]_INST_0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \D_WDATA[24]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \D_WDATA[25]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \D_WDATA[26]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \D_WDATA[27]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \D_WDATA[28]_INST_0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \D_WDATA[29]_INST_0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \D_WDATA[2]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \D_WDATA[30]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \D_WDATA[31]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \D_WDATA[3]_INST_0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \D_WDATA[4]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \D_WDATA[5]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \D_WDATA[6]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \D_WDATA[7]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \D_WDATA[8]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \D_WDATA[9]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of D_WVALID_INST_0 : label is "soft_lutpair102";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rDataChCurState_reg[0]\ : label is "State_ReportCmplt:01,State_Forward:10,State_Idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rDataChCurState_reg[1]\ : label is "State_ReportCmplt:01,State_Forward:10,State_Idle:00";
  attribute SOFT_HLUTNM of ofromECCWReady_INST_0 : label is "soft_lutpair102";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\D_WDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"64"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ifromECCWData(0),
      O => D_WDATA(0)
    );
\D_WDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"64"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ifromECCWData(10),
      O => D_WDATA(10)
    );
\D_WDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(11),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(11)
    );
\D_WDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(12),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(12)
    );
\D_WDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"64"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ifromECCWData(13),
      O => D_WDATA(13)
    );
\D_WDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(14),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(14)
    );
\D_WDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"64"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ifromECCWData(15),
      O => D_WDATA(15)
    );
\D_WDATA[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(16),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(0),
      O => D_WDATA(16)
    );
\D_WDATA[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(17),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(1),
      O => D_WDATA(17)
    );
\D_WDATA[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(18),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(2),
      O => D_WDATA(18)
    );
\D_WDATA[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(19),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(3),
      O => D_WDATA(19)
    );
\D_WDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(1)
    );
\D_WDATA[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(20),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(4),
      O => D_WDATA(20)
    );
\D_WDATA[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(21),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(5),
      O => D_WDATA(21)
    );
\D_WDATA[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(22),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(6),
      O => D_WDATA(22)
    );
\D_WDATA[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C20"
    )
        port map (
      I0 => ifromECCWData(23),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => iReadyBusy(7),
      O => D_WDATA(23)
    );
\D_WDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(24),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(24)
    );
\D_WDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(25),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(25)
    );
\D_WDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(26),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(26)
    );
\D_WDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(27),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(27)
    );
\D_WDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(28),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(28)
    );
\D_WDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(29),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(29)
    );
\D_WDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(2)
    );
\D_WDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(30),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(30)
    );
\D_WDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(31),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(31)
    );
\D_WDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(3)
    );
\D_WDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(4)
    );
\D_WDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(5)
    );
\D_WDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(6)
    );
\D_WDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(7)
    );
\D_WDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"64"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ifromECCWData(8),
      O => D_WDATA(8)
    );
\D_WDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ifromECCWData(9),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => D_WDATA(9)
    );
D_WVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2808"
    )
        port map (
      I0 => \FSM_sequential_rDataChCurState_reg[0]_0\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => ifromECCWValid,
      O => D_WVALID
    );
\FSM_sequential_rDataChCurState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444444444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => ifromECCWValid,
      I3 => ifromECCWLast,
      I4 => \FSM_sequential_rDataChCurState_reg[0]_0\(0),
      I5 => D_WREADY,
      O => \FSM_sequential_rDataChCurState[1]_i_4_n_0\
    );
\FSM_sequential_rDataChCurState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rDataChNextState(0),
      Q => \^q\(0),
      R => iReset
    );
\FSM_sequential_rDataChCurState_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rDataChNextState(1),
      Q => \^q\(1),
      R => iReset
    );
Inst_ForwardedDataQ: entity work.sys_top_t4nfc_hlper_2_0_SCFIFO_64x64_withCount
     port map (
      D(0) => rDataChNextState(1),
      \FSM_sequential_rDataChCurState_reg[1]\ => \FSM_sequential_rDataChCurState[1]_i_4_n_0\,
      Q(1 downto 0) => \^q\(1 downto 0),
      din(20 downto 0) => din(20 downto 0),
      empty => wIsFLenQEmpty,
      full => full,
      \gen_rd_b.doutb_reg_reg[2]\ => Inst_ForwardedDataQ_n_3,
      iClock => iClock,
      iReset => iReset,
      ifromECCWCmdValid => ifromECCWCmdValid,
      ifromECCWCmdValid_0 => ifromECCWCmdValid_0,
      wFLenQDValid => wFLenQDValid,
      wr_en => wr_en
    );
Inst_ForwardedDataQPopControl: entity work.sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl_17
     port map (
      D(0) => rDataChNextState(0),
      D_WREADY => D_WREADY,
      \FSM_sequential_rDataChCurState_reg[0]\(0) => \FSM_sequential_rDataChCurState_reg[0]_0\(0),
      \FSM_sequential_rDataChCurState_reg[0]_0\ => Inst_ForwardedDataQ_n_3,
      Q(1 downto 0) => \^q\(1 downto 0),
      empty => wIsFLenQEmpty,
      iClock => iClock,
      iReset => iReset,
      wFLenQDValid => wFLenQDValid
    );
ofromECCWReady_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => D_WREADY,
      I3 => \FSM_sequential_rDataChCurState_reg[0]_0\(0),
      O => ofromECCWReady
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispIOCmdBuffer is
  port (
    dout : out STD_LOGIC_VECTOR ( 61 downto 0 );
    empty : out STD_LOGIC;
    rValid_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rNextState : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rNextState_0 : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[2]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    iCMDReady_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    iReset_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oCMDValid : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    iToECCRCmdReady_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rd_b.doutb_reg_reg[58]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[58]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]_1\ : out STD_LOGIC;
    iToECCWCmdReady_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rd_b.doutb_reg_reg[59]\ : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[59]_0\ : out STD_LOGIC;
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    rValid_reg_0 : in STD_LOGIC;
    rCurState_reg_0 : in STD_LOGIC;
    oWriteLast : in STD_LOGIC;
    rCurState_reg_1 : in STD_LOGIC;
    rCurState_reg_2 : in STD_LOGIC;
    oToECCWLast : in STD_LOGIC;
    rCurState_reg_3 : in STD_LOGIC;
    iROMRData : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCurState_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iCMDReady : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iToECCRCmdReady : in STD_LOGIC;
    iToECCWCmdReady : in STD_LOGIC;
    rScramblerGEn : in STD_LOGIC;
    rScramblerGEn_1 : in STD_LOGIC;
    \rOutLength_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rOutLength_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rOutAddress_reg[16]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rOutAddress_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rOutTargetID_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rOutOpcode_reg[5]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_DispIOCmdBuffer;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispIOCmdBuffer is
  signal rNextState_1 : STD_LOGIC;
  signal rOutAddress : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rOutCmdValid : STD_LOGIC;
  signal \rOutLength_reg_n_0_[0]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[10]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[11]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[12]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[13]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[14]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[15]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[1]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[2]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[3]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[4]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[5]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[6]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[7]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[8]\ : STD_LOGIC;
  signal \rOutLength_reg_n_0_[9]\ : STD_LOGIC;
  signal \rOutOpcode_reg_n_0_[0]\ : STD_LOGIC;
  signal \rOutOpcode_reg_n_0_[1]\ : STD_LOGIC;
  signal \rOutOpcode_reg_n_0_[2]\ : STD_LOGIC;
  signal \rOutOpcode_reg_n_0_[3]\ : STD_LOGIC;
  signal \rOutOpcode_reg_n_0_[4]\ : STD_LOGIC;
  signal \rOutOpcode_reg_n_0_[5]\ : STD_LOGIC;
  signal \rOutSourceID_reg_n_0_[0]\ : STD_LOGIC;
  signal \rOutSourceID_reg_n_0_[1]\ : STD_LOGIC;
  signal \rOutSourceID_reg_n_0_[2]\ : STD_LOGIC;
  signal \rOutSourceID_reg_n_0_[3]\ : STD_LOGIC;
  signal \rOutSourceID_reg_n_0_[4]\ : STD_LOGIC;
  signal rOutTargetID : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rvalid_reg\ : STD_LOGIC;
begin
  rValid_reg <= \^rvalid_reg\;
Inst_WriteBufferAutoPopControl: entity work.sys_top_t4nfc_hlper_2_0_AutoFIFOPopControl
     port map (
      iClock => iClock,
      iReset => iReset,
      rValid_reg_0 => \^rvalid_reg\,
      rValid_reg_1 => rValid_reg_0
    );
Inst_WriteBufferFIFO: entity work.sys_top_t4nfc_hlper_2_0_SCFIFO_64x16DR_withCount
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \FSM_onehot_rCurState_reg[0]\ => \FSM_onehot_rCurState_reg[0]\,
      \FSM_onehot_rCurState_reg[0]_0\ => \FSM_onehot_rCurState_reg[0]_0\,
      \FSM_onehot_rCurState_reg[0]_1\ => \FSM_onehot_rCurState_reg[0]_1\,
      \FSM_onehot_rCurState_reg[2]\ => \FSM_onehot_rCurState_reg[2]\,
      \FSM_onehot_rCurState_reg[4]\(2 downto 0) => \FSM_onehot_rCurState_reg[4]\(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => SR(0),
      din(63) => \rOutOpcode_reg_n_0_[5]\,
      din(62) => \rOutOpcode_reg_n_0_[4]\,
      din(61) => \rOutOpcode_reg_n_0_[3]\,
      din(60) => \rOutOpcode_reg_n_0_[2]\,
      din(59) => \rOutOpcode_reg_n_0_[1]\,
      din(58) => \rOutOpcode_reg_n_0_[0]\,
      din(57 downto 53) => rOutTargetID(4 downto 0),
      din(52) => \rOutSourceID_reg_n_0_[4]\,
      din(51) => \rOutSourceID_reg_n_0_[3]\,
      din(50) => \rOutSourceID_reg_n_0_[2]\,
      din(49) => \rOutSourceID_reg_n_0_[1]\,
      din(48) => \rOutSourceID_reg_n_0_[0]\,
      din(47 downto 16) => rOutAddress(31 downto 0),
      din(15) => \rOutLength_reg_n_0_[15]\,
      din(14) => \rOutLength_reg_n_0_[14]\,
      din(13) => \rOutLength_reg_n_0_[13]\,
      din(12) => \rOutLength_reg_n_0_[12]\,
      din(11) => \rOutLength_reg_n_0_[11]\,
      din(10) => \rOutLength_reg_n_0_[10]\,
      din(9) => \rOutLength_reg_n_0_[9]\,
      din(8) => \rOutLength_reg_n_0_[8]\,
      din(7) => \rOutLength_reg_n_0_[7]\,
      din(6) => \rOutLength_reg_n_0_[6]\,
      din(5) => \rOutLength_reg_n_0_[5]\,
      din(4) => \rOutLength_reg_n_0_[4]\,
      din(3) => \rOutLength_reg_n_0_[3]\,
      din(2) => \rOutLength_reg_n_0_[2]\,
      din(1) => \rOutLength_reg_n_0_[1]\,
      din(0) => \rOutLength_reg_n_0_[0]\,
      dout(61 downto 0) => dout(61 downto 0),
      empty => empty,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.doutb_reg_reg[14]\(14 downto 0) => \gen_rd_b.doutb_reg_reg[14]\(14 downto 0),
      \gen_rd_b.doutb_reg_reg[15]\(6 downto 0) => \gen_rd_b.doutb_reg_reg[15]\(6 downto 0),
      \gen_rd_b.doutb_reg_reg[55]\(0) => \gen_rd_b.doutb_reg_reg[55]\(0),
      \gen_rd_b.doutb_reg_reg[57]\(0) => \gen_rd_b.doutb_reg_reg[57]\(0),
      \gen_rd_b.doutb_reg_reg[58]\(0) => \gen_rd_b.doutb_reg_reg[58]\(0),
      \gen_rd_b.doutb_reg_reg[58]_0\(0) => \gen_rd_b.doutb_reg_reg[58]_0\(0),
      \gen_rd_b.doutb_reg_reg[59]\ => \gen_rd_b.doutb_reg_reg[59]\,
      \gen_rd_b.doutb_reg_reg[59]_0\ => \gen_rd_b.doutb_reg_reg[59]_0\,
      iCMDReady => iCMDReady,
      iCMDReady_0 => iCMDReady_0,
      iClock => iClock,
      iROMRData(0) => iROMRData(0),
      iReset => iReset,
      iReset_0(0) => iReset_0(0),
      iToECCRCmdReady => iToECCRCmdReady,
      iToECCRCmdReady_0(1 downto 0) => iToECCRCmdReady_0(1 downto 0),
      iToECCWCmdReady => iToECCWCmdReady,
      iToECCWCmdReady_0(1 downto 0) => iToECCWCmdReady_0(1 downto 0),
      oCMDValid => oCMDValid,
      oToECCWLast => oToECCWLast,
      oWriteLast => oWriteLast,
      \rCount_reg[15]\ => \^rvalid_reg\,
      rCurState_reg => rCurState_reg_0,
      rCurState_reg_0 => rCurState_reg_1,
      rCurState_reg_1 => rCurState_reg_2,
      rCurState_reg_2 => rCurState_reg_3,
      rCurState_reg_3(0) => rCurState_reg_4(0),
      rNextState => rNextState,
      rNextState_0 => rNextState_0,
      rNextState_1 => rNextState_1,
      rOutCmdValid => rOutCmdValid,
      rScramblerGEn => rScramblerGEn,
      rScramblerGEn_1 => rScramblerGEn_1
    );
rCurState_reg: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => '1',
      D => rNextState_1,
      Q => rOutCmdValid,
      R => iReset
    );
\rOutAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(0),
      Q => rOutAddress(0),
      R => iReset
    );
\rOutAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(10),
      Q => rOutAddress(10),
      R => iReset
    );
\rOutAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(11),
      Q => rOutAddress(11),
      R => iReset
    );
\rOutAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(12),
      Q => rOutAddress(12),
      R => iReset
    );
\rOutAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(13),
      Q => rOutAddress(13),
      R => iReset
    );
\rOutAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(14),
      Q => rOutAddress(14),
      R => iReset
    );
\rOutAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(15),
      Q => rOutAddress(15),
      R => iReset
    );
\rOutAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(16),
      Q => rOutAddress(16),
      R => iReset
    );
\rOutAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(17),
      Q => rOutAddress(17),
      R => iReset
    );
\rOutAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(18),
      Q => rOutAddress(18),
      R => iReset
    );
\rOutAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(19),
      Q => rOutAddress(19),
      R => iReset
    );
\rOutAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(1),
      Q => rOutAddress(1),
      R => iReset
    );
\rOutAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(20),
      Q => rOutAddress(20),
      R => iReset
    );
\rOutAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(21),
      Q => rOutAddress(21),
      R => iReset
    );
\rOutAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(22),
      Q => rOutAddress(22),
      R => iReset
    );
\rOutAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(23),
      Q => rOutAddress(23),
      R => iReset
    );
\rOutAddress_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(24),
      Q => rOutAddress(24),
      R => iReset
    );
\rOutAddress_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(25),
      Q => rOutAddress(25),
      R => iReset
    );
\rOutAddress_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(26),
      Q => rOutAddress(26),
      R => iReset
    );
\rOutAddress_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(27),
      Q => rOutAddress(27),
      R => iReset
    );
\rOutAddress_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(28),
      Q => rOutAddress(28),
      R => iReset
    );
\rOutAddress_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(29),
      Q => rOutAddress(29),
      R => iReset
    );
\rOutAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(2),
      Q => rOutAddress(2),
      R => iReset
    );
\rOutAddress_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(30),
      Q => rOutAddress(30),
      R => iReset
    );
\rOutAddress_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(1),
      D => \rOutAddress_reg[31]_0\(31),
      Q => rOutAddress(31),
      R => iReset
    );
\rOutAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(3),
      Q => rOutAddress(3),
      R => iReset
    );
\rOutAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(4),
      Q => rOutAddress(4),
      R => iReset
    );
\rOutAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(5),
      Q => rOutAddress(5),
      R => iReset
    );
\rOutAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(6),
      Q => rOutAddress(6),
      R => iReset
    );
\rOutAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(7),
      Q => rOutAddress(7),
      R => iReset
    );
\rOutAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(8),
      Q => rOutAddress(8),
      R => iReset
    );
\rOutAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutAddress_reg[16]_0\(0),
      D => \rOutAddress_reg[31]_0\(9),
      Q => rOutAddress(9),
      R => iReset
    );
\rOutLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(0),
      Q => \rOutLength_reg_n_0_[0]\,
      R => iReset
    );
\rOutLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(10),
      Q => \rOutLength_reg_n_0_[10]\,
      R => iReset
    );
\rOutLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(11),
      Q => \rOutLength_reg_n_0_[11]\,
      R => iReset
    );
\rOutLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(12),
      Q => \rOutLength_reg_n_0_[12]\,
      R => iReset
    );
\rOutLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(13),
      Q => \rOutLength_reg_n_0_[13]\,
      R => iReset
    );
\rOutLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(14),
      Q => \rOutLength_reg_n_0_[14]\,
      R => iReset
    );
\rOutLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(15),
      Q => \rOutLength_reg_n_0_[15]\,
      R => iReset
    );
\rOutLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(1),
      Q => \rOutLength_reg_n_0_[1]\,
      R => iReset
    );
\rOutLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(2),
      Q => \rOutLength_reg_n_0_[2]\,
      R => iReset
    );
\rOutLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(3),
      Q => \rOutLength_reg_n_0_[3]\,
      R => iReset
    );
\rOutLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(4),
      Q => \rOutLength_reg_n_0_[4]\,
      R => iReset
    );
\rOutLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(5),
      Q => \rOutLength_reg_n_0_[5]\,
      R => iReset
    );
\rOutLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(6),
      Q => \rOutLength_reg_n_0_[6]\,
      R => iReset
    );
\rOutLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(7),
      Q => \rOutLength_reg_n_0_[7]\,
      R => iReset
    );
\rOutLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(8),
      Q => \rOutLength_reg_n_0_[8]\,
      R => iReset
    );
\rOutLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutLength_reg[15]_0\(0),
      D => \rOutLength_reg[15]_1\(9),
      Q => \rOutLength_reg_n_0_[9]\,
      R => iReset
    );
\rOutOpcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(10),
      Q => \rOutOpcode_reg_n_0_[0]\,
      R => iReset
    );
\rOutOpcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(11),
      Q => \rOutOpcode_reg_n_0_[1]\,
      R => iReset
    );
\rOutOpcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(12),
      Q => \rOutOpcode_reg_n_0_[2]\,
      R => iReset
    );
\rOutOpcode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(13),
      Q => \rOutOpcode_reg_n_0_[3]\,
      R => iReset
    );
\rOutOpcode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(14),
      Q => \rOutOpcode_reg_n_0_[4]\,
      R => iReset
    );
\rOutOpcode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(15),
      Q => \rOutOpcode_reg_n_0_[5]\,
      R => iReset
    );
\rOutSourceID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(0),
      Q => \rOutSourceID_reg_n_0_[0]\,
      R => iReset
    );
\rOutSourceID_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(1),
      Q => \rOutSourceID_reg_n_0_[1]\,
      R => iReset
    );
\rOutSourceID_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(2),
      Q => \rOutSourceID_reg_n_0_[2]\,
      R => iReset
    );
\rOutSourceID_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(3),
      Q => \rOutSourceID_reg_n_0_[3]\,
      R => iReset
    );
\rOutSourceID_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(4),
      Q => \rOutSourceID_reg_n_0_[4]\,
      R => iReset
    );
\rOutTargetID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(5),
      Q => rOutTargetID(0),
      R => iReset
    );
\rOutTargetID_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(6),
      Q => rOutTargetID(1),
      R => iReset
    );
\rOutTargetID_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(7),
      Q => rOutTargetID(2),
      R => iReset
    );
\rOutTargetID_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(8),
      Q => rOutTargetID(3),
      R => iReset
    );
\rOutTargetID_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iClock,
      CE => \rOutTargetID_reg[0]_0\(0),
      D => \rOutOpcode_reg[5]_0\(9),
      Q => rOutTargetID(4),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_Completion is
  port (
    D_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_WVALID : out STD_LOGIC;
    ofromECCWReady : out STD_LOGIC;
    ofromECCWCmdReady : out STD_LOGIC;
    \FSM_sequential_rCmdChCurState_reg[0]\ : out STD_LOGIC;
    wDWChCmpt2DMALength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \rAddress_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ifromECCWData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iReadyBusy : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_rDataChCurState_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D_WREADY : in STD_LOGIC;
    ifromECCWValid : in STD_LOGIC;
    ifromECCWLast : in STD_LOGIC;
    ifromECCWCmdValid : in STD_LOGIC;
    in10 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ifromECCWAddress : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_Completion;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_Completion is
  signal Inst_CompletionDataChannel_n_37 : STD_LOGIC;
  signal wFLenQPushSig : STD_LOGIC;
  signal wIsFLenQFull : STD_LOGIC;
begin
Inst_CompletionCommandChannel: entity work.sys_top_t4nfc_hlper_2_0_CompletionCommandChannel
     port map (
      D(30 downto 0) => D(30 downto 0),
      \FSM_sequential_rCmdChCurState_reg[0]_0\ => \FSM_sequential_rCmdChCurState_reg[0]\,
      \FSM_sequential_rCmdChCurState_reg[1]_0\ => Inst_CompletionDataChannel_n_37,
      din(20 downto 0) => din(20 downto 0),
      full => wIsFLenQFull,
      iClock => iClock,
      iReset => iReset,
      ifromECCWAddress(31 downto 0) => ifromECCWAddress(31 downto 0),
      ifromECCWCmdValid => ifromECCWCmdValid,
      in10(30 downto 0) => in10(30 downto 0),
      ofromECCWCmdReady => ofromECCWCmdReady,
      \rAddress_reg[0]_0\(0) => \rAddress_reg[0]\(0),
      \rCurWriteAddress_reg[1]\(0) => \FSM_sequential_rDataChCurState_reg[0]\(0),
      wDWChCmpt2DMALength(15 downto 0) => wDWChCmpt2DMALength(15 downto 0),
      wr_en => wFLenQPushSig
    );
Inst_CompletionDataChannel: entity work.sys_top_t4nfc_hlper_2_0_CompletionDataChannel
     port map (
      D_WDATA(31 downto 0) => D_WDATA(31 downto 0),
      D_WREADY => D_WREADY,
      D_WVALID => D_WVALID,
      \FSM_sequential_rDataChCurState_reg[0]_0\(0) => \FSM_sequential_rDataChCurState_reg[0]\(1),
      Q(1 downto 0) => Q(1 downto 0),
      din(20 downto 0) => din(20 downto 0),
      full => wIsFLenQFull,
      iClock => iClock,
      iReadyBusy(7 downto 0) => iReadyBusy(7 downto 0),
      iReset => iReset,
      ifromECCWCmdValid => ifromECCWCmdValid,
      ifromECCWCmdValid_0 => Inst_CompletionDataChannel_n_37,
      ifromECCWData(31 downto 0) => ifromECCWData(31 downto 0),
      ifromECCWLast => ifromECCWLast,
      ifromECCWValid => ifromECCWValid,
      ofromECCWReady => ofromECCWReady,
      wr_en => wFLenQPushSig
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_DispRequestDispatcher is
  port (
    wCWriteAck : out STD_LOGIC;
    wCReadAck : out STD_LOGIC;
    wExtReadAck : out STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wSPadReadAck : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 61 downto 0 );
    empty : out STD_LOGIC;
    rCurState : out STD_LOGIC;
    rCurState_0 : out STD_LOGIC;
    wSPQueueCount : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rProgramCounter_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wExtWriteValid : out STD_LOGIC;
    wExtReadValid : out STD_LOGIC;
    wCoreAccWriteValid : out STD_LOGIC;
    wSPadWriteValid : out STD_LOGIC;
    wSPadReadValid : out STD_LOGIC;
    rZero_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    wBufWordWriteValid : out STD_LOGIC;
    wBufHalfWordWriteValid : out STD_LOGIC;
    rOutCmdValid : out STD_LOGIC;
    iROMRData_0_sp_1 : out STD_LOGIC;
    oWriteLast : out STD_LOGIC;
    oToECCWLast : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[4]\ : out STD_LOGIC;
    \rNumberOfItems_reg[8]\ : out STD_LOGIC;
    \iROMRData[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iROMRData_18_sp_1 : out STD_LOGIC;
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ : out STD_LOGIC;
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\ : out STD_LOGIC;
    iCMDReady_0 : out STD_LOGIC;
    \rSampledCount_reg[30]\ : out STD_LOGIC;
    \rSampledCount_reg[30]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]\ : out STD_LOGIC;
    \rSampledCount_reg[29]\ : out STD_LOGIC;
    \rSampledCount_reg[29]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_0\ : out STD_LOGIC;
    \rSampledCount_reg[28]\ : out STD_LOGIC;
    \rSampledCount_reg[28]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_1\ : out STD_LOGIC;
    \rSampledCount_reg[25]\ : out STD_LOGIC;
    \rSampledCount_reg[25]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_2\ : out STD_LOGIC;
    \rSampledCount_reg[24]\ : out STD_LOGIC;
    \rSampledCount_reg[24]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_3\ : out STD_LOGIC;
    \rSampledCount_reg[21]\ : out STD_LOGIC;
    \rSampledCount_reg[21]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_4\ : out STD_LOGIC;
    \rSampledCount_reg[20]\ : out STD_LOGIC;
    \rSampledCount_reg[20]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_5\ : out STD_LOGIC;
    \rSampledCount_reg[19]\ : out STD_LOGIC;
    \rSampledCount_reg[19]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_6\ : out STD_LOGIC;
    \rSampledCount_reg[18]\ : out STD_LOGIC;
    \rSampledCount_reg[18]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_7\ : out STD_LOGIC;
    \rSampledCount_reg[16]\ : out STD_LOGIC;
    \rSampledCount_reg[16]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_8\ : out STD_LOGIC;
    \rSampledCount_reg[15]\ : out STD_LOGIC;
    \rSampledCount_reg[15]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_9\ : out STD_LOGIC;
    \rSampledCount_reg[12]\ : out STD_LOGIC;
    \rSampledCount_reg[12]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_10\ : out STD_LOGIC;
    \rSampledCount_reg[11]\ : out STD_LOGIC;
    \rSampledCount_reg[11]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_11\ : out STD_LOGIC;
    \rSampledCount_reg[9]\ : out STD_LOGIC;
    \rSampledCount_reg[9]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_12\ : out STD_LOGIC;
    \rSampledCount_reg[8]\ : out STD_LOGIC;
    \rSampledCount_reg[8]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_13\ : out STD_LOGIC;
    \rSampledCount_reg[7]\ : out STD_LOGIC;
    \rSampledCount_reg[7]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_14\ : out STD_LOGIC;
    \rSampledCount_reg[6]\ : out STD_LOGIC;
    \rSampledCount_reg[6]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_15\ : out STD_LOGIC;
    \rSampledCount_reg[5]\ : out STD_LOGIC;
    \rSampledCount_reg[5]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_16\ : out STD_LOGIC;
    \rSampledCount_reg[4]\ : out STD_LOGIC;
    \rSampledCount_reg[4]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_17\ : out STD_LOGIC;
    \rSampledCount_reg[3]\ : out STD_LOGIC;
    \rSampledCount_reg[3]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_18\ : out STD_LOGIC;
    \rSampledCount_reg[2]\ : out STD_LOGIC;
    \rSampledCount_reg[2]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_19\ : out STD_LOGIC;
    \rSampledCount_reg[1]\ : out STD_LOGIC;
    \rSampledCount_reg[1]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_20\ : out STD_LOGIC;
    \rSampledCount_reg[0]\ : out STD_LOGIC;
    \rSampledCount_reg[0]_0\ : out STD_LOGIC;
    \rReadAddress_reg[4]_21\ : out STD_LOGIC;
    oCMDValid : out STD_LOGIC;
    iToECCWReady_0 : out STD_LOGIC;
    iToECCRCmdReady_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rd_b.doutb_reg_reg[58]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[57]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]\ : out STD_LOGIC;
    iToECCRLast_0 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[58]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rOpcode0 : out STD_LOGIC;
    iToECCWCmdReady_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_rd_b.doutb_reg_reg[59]\ : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[59]_0\ : out STD_LOGIC;
    \rReadData_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iReset : in STD_LOGIC;
    rNextWState : in STD_LOGIC;
    iClock : in STD_LOGIC;
    rNextRState : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iCMDReady : in STD_LOGIC;
    \rCounter_reg[31]\ : in STD_LOGIC;
    \rCounter_reg[31]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iReadyBusy : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPushDataCursor_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iROMRData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rExtWriteValid_reg : in STD_LOGIC;
    rExtReadValid_reg : in STD_LOGIC;
    rCoreAccWriteValid_reg : in STD_LOGIC;
    rSPadWriteValid_reg : in STD_LOGIC;
    rSPadReadValid_reg : in STD_LOGIC;
    rZero_reg_0 : in STD_LOGIC;
    rBufWordWriteValid_reg : in STD_LOGIC;
    rBufHalfWordWriteValid_reg : in STD_LOGIC;
    rValid_reg : in STD_LOGIC;
    rCurState_reg : in STD_LOGIC;
    rCurState_reg_0 : in STD_LOGIC;
    \rReadData_reg[30]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \rReadData_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rReadData_reg[10]_0\ : in STD_LOGIC;
    \rNumberOfItems_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rNumberOfItems_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rNumberOfItems_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    iToECCWReady : in STD_LOGIC;
    iReadValid : in STD_LOGIC;
    iToECCRCmdReady : in STD_LOGIC;
    iToECCRLast : in STD_LOGIC;
    iWriteReady : in STD_LOGIC;
    iToECCRValid : in STD_LOGIC;
    iToECCWCmdReady : in STD_LOGIC;
    rScramblerGEn : in STD_LOGIC;
    rScramblerGEn_1 : in STD_LOGIC;
    \rPeriod_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPeriod_reg[31]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rCount_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rCount_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sys_top_t4nfc_hlper_2_0_DispRequestDispatcher;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_DispRequestDispatcher is
  signal Inst_Executor_n_100 : STD_LOGIC;
  signal Inst_Executor_n_101 : STD_LOGIC;
  signal Inst_Executor_n_102 : STD_LOGIC;
  signal Inst_Executor_n_103 : STD_LOGIC;
  signal Inst_Executor_n_104 : STD_LOGIC;
  signal Inst_Executor_n_105 : STD_LOGIC;
  signal Inst_Executor_n_106 : STD_LOGIC;
  signal Inst_Executor_n_107 : STD_LOGIC;
  signal Inst_Executor_n_108 : STD_LOGIC;
  signal Inst_Executor_n_109 : STD_LOGIC;
  signal Inst_Executor_n_110 : STD_LOGIC;
  signal Inst_Executor_n_111 : STD_LOGIC;
  signal Inst_Executor_n_112 : STD_LOGIC;
  signal Inst_Executor_n_113 : STD_LOGIC;
  signal Inst_Executor_n_114 : STD_LOGIC;
  signal Inst_Executor_n_115 : STD_LOGIC;
  signal Inst_Executor_n_116 : STD_LOGIC;
  signal Inst_Executor_n_35 : STD_LOGIC;
  signal Inst_Executor_n_40 : STD_LOGIC;
  signal Inst_Executor_n_42 : STD_LOGIC;
  signal Inst_Executor_n_43 : STD_LOGIC;
  signal Inst_Executor_n_44 : STD_LOGIC;
  signal Inst_Executor_n_85 : STD_LOGIC;
  signal Inst_Executor_n_86 : STD_LOGIC;
  signal Inst_Executor_n_87 : STD_LOGIC;
  signal Inst_Executor_n_88 : STD_LOGIC;
  signal Inst_Executor_n_89 : STD_LOGIC;
  signal Inst_Executor_n_90 : STD_LOGIC;
  signal Inst_Executor_n_91 : STD_LOGIC;
  signal Inst_Executor_n_92 : STD_LOGIC;
  signal Inst_Executor_n_93 : STD_LOGIC;
  signal Inst_Executor_n_94 : STD_LOGIC;
  signal Inst_Executor_n_95 : STD_LOGIC;
  signal Inst_Executor_n_96 : STD_LOGIC;
  signal Inst_Executor_n_97 : STD_LOGIC;
  signal Inst_Executor_n_98 : STD_LOGIC;
  signal Inst_Executor_n_99 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_64 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_70 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_71 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_73 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_74 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_75 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_76 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_77 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_78 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_79 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_80 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_81 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_82 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_83 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_84 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_85 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_86 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_87 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_88 : STD_LOGIC;
  signal Inst_IOCmdBuffer_n_89 : STD_LOGIC;
  signal \Inst_PushSideScratchpadInterface/rNextState\ : STD_LOGIC;
  signal Inst_RegSPD_n_97 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal iROMRData_0_sn_1 : STD_LOGIC;
  signal iROMRData_18_sn_1 : STD_LOGIC;
  signal \^otoeccwlast\ : STD_LOGIC;
  signal \^owritelast\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rcurstate\ : STD_LOGIC;
  signal \^rcurstate_0\ : STD_LOGIC;
  signal rLength : STD_LOGIC;
  signal rLength0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal rLength0_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rLength_0 : STD_LOGIC;
  signal rNextState : STD_LOGIC;
  signal rNextState_1 : STD_LOGIC;
  signal wBufHalfWordWriteData : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wPushSideWEnable : STD_LOGIC;
  signal wSPEXEReadAddress : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wSPEXEReadData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wspadreadack\ : STD_LOGIC;
begin
  dout(61 downto 0) <= \^dout\(61 downto 0);
  iROMRData_0_sp_1 <= iROMRData_0_sn_1;
  iROMRData_18_sp_1 <= iROMRData_18_sn_1;
  oToECCWLast <= \^otoeccwlast\;
  oWriteLast <= \^owritelast\;
  rCurState <= \^rcurstate\;
  rCurState_0 <= \^rcurstate_0\;
  wSPadReadAck <= \^wspadreadack\;
Inst_AddressDecoder: entity work.sys_top_t4nfc_hlper_2_0_DispAddressDecoder
     port map (
      iClock => iClock,
      iReset => iReset,
      rCoreAccWriteValid_reg_0 => rCoreAccWriteValid_reg,
      rExtReadValid_reg_0 => rExtReadValid_reg,
      rExtWriteValid_reg_0 => rExtWriteValid_reg,
      rNextRState => rNextRState,
      rNextState => \Inst_PushSideScratchpadInterface/rNextState\,
      rNextWState => rNextWState,
      rSPadReadValid_reg_0 => rSPadReadValid_reg,
      rSPadWriteValid_reg_0 => rSPadWriteValid_reg,
      wCReadAck => wCReadAck,
      wCWriteAck => wCWriteAck,
      wCoreAccWriteValid => wCoreAccWriteValid,
      wExtReadValid => wExtReadValid,
      wExtWriteValid => wExtWriteValid,
      wSPadReadAck => \^wspadreadack\,
      wSPadReadValid => wSPadReadValid,
      wSPadWriteValid => wSPadWriteValid,
      wea(0) => wPushSideWEnable
    );
Inst_DataDriver_FromDPLToLLNFC_DownDD: entity work.sys_top_t4nfc_hlper_2_0_DispDataDriver
     port map (
      D(1) => Inst_IOCmdBuffer_n_64,
      D(0) => rLength0_2(0),
      E(0) => rLength_0,
      S(7) => Inst_IOCmdBuffer_n_82,
      S(6) => Inst_IOCmdBuffer_n_83,
      S(5) => Inst_IOCmdBuffer_n_84,
      S(4) => Inst_IOCmdBuffer_n_85,
      S(3) => Inst_IOCmdBuffer_n_86,
      S(2) => Inst_IOCmdBuffer_n_87,
      S(1) => Inst_IOCmdBuffer_n_88,
      S(0) => Inst_IOCmdBuffer_n_89,
      SR(0) => Inst_IOCmdBuffer_n_73,
      dout(14 downto 0) => \^dout\(14 downto 0),
      iClock => iClock,
      iReset => iReset,
      iToECCRLast => iToECCRLast,
      iToECCRLast_0 => iToECCRLast_0,
      iToECCRValid => iToECCRValid,
      iWriteReady => iWriteReady,
      oWriteLast => \^owritelast\,
      \rCount_reg[0]_0\(0) => \rCount_reg[0]_0\(0),
      rCurState_reg_0 => \^rcurstate_0\,
      \rLength_reg[15]_0\(6) => Inst_IOCmdBuffer_n_75,
      \rLength_reg[15]_0\(5) => Inst_IOCmdBuffer_n_76,
      \rLength_reg[15]_0\(4) => Inst_IOCmdBuffer_n_77,
      \rLength_reg[15]_0\(3) => Inst_IOCmdBuffer_n_78,
      \rLength_reg[15]_0\(2) => Inst_IOCmdBuffer_n_79,
      \rLength_reg[15]_0\(1) => Inst_IOCmdBuffer_n_80,
      \rLength_reg[15]_0\(0) => Inst_IOCmdBuffer_n_81,
      rNextState => rNextState_1
    );
Inst_DataDriver_FromLLNFCToDPL_UpDD: entity work.sys_top_t4nfc_hlper_2_0_DispDataDriver_7
     port map (
      D(15 downto 1) => rLength0(15 downto 1),
      D(0) => rLength0_2(0),
      E(0) => rLength,
      SR(0) => Inst_IOCmdBuffer_n_74,
      iClock => iClock,
      iReadValid => iReadValid,
      iReset => iReset,
      iToECCWReady => iToECCWReady,
      iToECCWReady_0 => iToECCWReady_0,
      oToECCWLast => \^otoeccwlast\,
      \rCount_reg[0]_0\(0) => \rCount_reg[0]\(0),
      rCurState_reg_0 => \^rcurstate\,
      rNextState => rNextState
    );
Inst_Executor: entity work.sys_top_t4nfc_hlper_2_0_DispExecutor
     port map (
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => Inst_Executor_n_40,
      \FSM_onehot_rCurState_reg[0]_0\ => Inst_RegSPD_n_97,
      \FSM_onehot_rCurState_reg[1]_0\ => Inst_Executor_n_35,
      \FSM_onehot_rCurState_reg[2]_0\(0) => p_0_in6_in,
      \FSM_onehot_rCurState_reg[2]_1\ => Inst_IOCmdBuffer_n_70,
      \FSM_onehot_rCurState_reg[3]_0\ => Inst_IOCmdBuffer_n_71,
      \FSM_onehot_rCurState_reg[4]_0\ => \FSM_onehot_rCurState_reg[4]\,
      Q(31 downto 0) => \rProgramCounter_reg[31]\(31 downto 0),
      addrb(4 downto 0) => wSPEXEReadAddress(4 downto 0),
      doutb(31 downto 0) => wSPEXEReadData(31 downto 0),
      \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ => \gen_wr_b.gen_word_narrow.mem_reg_bram_0\,
      \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\ => \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\,
      iClock => iClock,
      iROMRData(31 downto 0) => iROMRData(31 downto 0),
      \iROMRData[22]\(1) => Inst_Executor_n_43,
      \iROMRData[22]\(0) => Inst_Executor_n_44,
      \iROMRData[23]\(0) => Inst_Executor_n_42,
      \iROMRData[28]\(0) => \iROMRData[28]\(0),
      iROMRData_0_sp_1 => iROMRData_0_sn_1,
      iROMRData_18_sp_1 => iROMRData_18_sn_1,
      iReset => iReset,
      p_0_in(0) => p_0_in(0),
      rBufHalfWordWriteValid_reg_0 => wBufHalfWordWriteValid,
      rBufHalfWordWriteValid_reg_1 => rBufHalfWordWriteValid_reg,
      rBufWordWriteValid_reg_0 => wBufWordWriteValid,
      rBufWordWriteValid_reg_1 => rBufWordWriteValid_reg,
      \rNumberOfItems_reg[31]\(0) => \rPushDataCursor_reg[0]\(0),
      \rResult_reg[15]\(15 downto 0) => wBufHalfWordWriteData(15 downto 0),
      \rResult_reg[15]_0\(31) => Inst_Executor_n_85,
      \rResult_reg[15]_0\(30) => Inst_Executor_n_86,
      \rResult_reg[15]_0\(29) => Inst_Executor_n_87,
      \rResult_reg[15]_0\(28) => Inst_Executor_n_88,
      \rResult_reg[15]_0\(27) => Inst_Executor_n_89,
      \rResult_reg[15]_0\(26) => Inst_Executor_n_90,
      \rResult_reg[15]_0\(25) => Inst_Executor_n_91,
      \rResult_reg[15]_0\(24) => Inst_Executor_n_92,
      \rResult_reg[15]_0\(23) => Inst_Executor_n_93,
      \rResult_reg[15]_0\(22) => Inst_Executor_n_94,
      \rResult_reg[15]_0\(21) => Inst_Executor_n_95,
      \rResult_reg[15]_0\(20) => Inst_Executor_n_96,
      \rResult_reg[15]_0\(19) => Inst_Executor_n_97,
      \rResult_reg[15]_0\(18) => Inst_Executor_n_98,
      \rResult_reg[15]_0\(17) => Inst_Executor_n_99,
      \rResult_reg[15]_0\(16) => Inst_Executor_n_100,
      \rResult_reg[15]_0\(15) => Inst_Executor_n_101,
      \rResult_reg[15]_0\(14) => Inst_Executor_n_102,
      \rResult_reg[15]_0\(13) => Inst_Executor_n_103,
      \rResult_reg[15]_0\(12) => Inst_Executor_n_104,
      \rResult_reg[15]_0\(11) => Inst_Executor_n_105,
      \rResult_reg[15]_0\(10) => Inst_Executor_n_106,
      \rResult_reg[15]_0\(9) => Inst_Executor_n_107,
      \rResult_reg[15]_0\(8) => Inst_Executor_n_108,
      \rResult_reg[15]_0\(7) => Inst_Executor_n_109,
      \rResult_reg[15]_0\(6) => Inst_Executor_n_110,
      \rResult_reg[15]_0\(5) => Inst_Executor_n_111,
      \rResult_reg[15]_0\(4) => Inst_Executor_n_112,
      \rResult_reg[15]_0\(3) => Inst_Executor_n_113,
      \rResult_reg[15]_0\(2) => Inst_Executor_n_114,
      \rResult_reg[15]_0\(1) => Inst_Executor_n_115,
      \rResult_reg[15]_0\(0) => Inst_Executor_n_116,
      rZero_reg(0) => rZero_reg(0),
      rZero_reg_0 => rZero_reg_0
    );
Inst_IOCmdBuffer: entity work.sys_top_t4nfc_hlper_2_0_DispIOCmdBuffer
     port map (
      D(1) => Inst_IOCmdBuffer_n_64,
      D(0) => rLength0_2(0),
      E(0) => rLength_0,
      \FSM_onehot_rCurState_reg[0]\ => \FSM_onehot_rCurState_reg[0]\,
      \FSM_onehot_rCurState_reg[0]_0\ => \FSM_onehot_rCurState_reg[0]_0\,
      \FSM_onehot_rCurState_reg[0]_1\ => rOpcode0,
      \FSM_onehot_rCurState_reg[2]\ => Inst_IOCmdBuffer_n_70,
      \FSM_onehot_rCurState_reg[4]\(2 downto 0) => \FSM_onehot_rCurState_reg[4]_0\(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(7) => Inst_IOCmdBuffer_n_82,
      S(6) => Inst_IOCmdBuffer_n_83,
      S(5) => Inst_IOCmdBuffer_n_84,
      S(4) => Inst_IOCmdBuffer_n_85,
      S(3) => Inst_IOCmdBuffer_n_86,
      S(2) => Inst_IOCmdBuffer_n_87,
      S(1) => Inst_IOCmdBuffer_n_88,
      S(0) => Inst_IOCmdBuffer_n_89,
      SR(0) => Inst_IOCmdBuffer_n_73,
      dout(61 downto 0) => \^dout\(61 downto 0),
      empty => empty,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => Inst_IOCmdBuffer_n_71,
      \gen_rd_b.doutb_reg_reg[14]\(14 downto 0) => rLength0(15 downto 1),
      \gen_rd_b.doutb_reg_reg[15]\(6) => Inst_IOCmdBuffer_n_75,
      \gen_rd_b.doutb_reg_reg[15]\(5) => Inst_IOCmdBuffer_n_76,
      \gen_rd_b.doutb_reg_reg[15]\(4) => Inst_IOCmdBuffer_n_77,
      \gen_rd_b.doutb_reg_reg[15]\(3) => Inst_IOCmdBuffer_n_78,
      \gen_rd_b.doutb_reg_reg[15]\(2) => Inst_IOCmdBuffer_n_79,
      \gen_rd_b.doutb_reg_reg[15]\(1) => Inst_IOCmdBuffer_n_80,
      \gen_rd_b.doutb_reg_reg[15]\(0) => Inst_IOCmdBuffer_n_81,
      \gen_rd_b.doutb_reg_reg[55]\(0) => rLength,
      \gen_rd_b.doutb_reg_reg[57]\(0) => \gen_rd_b.doutb_reg_reg[57]\(0),
      \gen_rd_b.doutb_reg_reg[58]\(0) => \gen_rd_b.doutb_reg_reg[58]\(0),
      \gen_rd_b.doutb_reg_reg[58]_0\(0) => \gen_rd_b.doutb_reg_reg[58]_0\(0),
      \gen_rd_b.doutb_reg_reg[59]\ => \gen_rd_b.doutb_reg_reg[59]\,
      \gen_rd_b.doutb_reg_reg[59]_0\ => \gen_rd_b.doutb_reg_reg[59]_0\,
      iCMDReady => iCMDReady,
      iCMDReady_0 => iCMDReady_0,
      iClock => iClock,
      iROMRData(0) => iROMRData(29),
      iReset => iReset,
      iReset_0(0) => Inst_IOCmdBuffer_n_74,
      iToECCRCmdReady => iToECCRCmdReady,
      iToECCRCmdReady_0(1 downto 0) => iToECCRCmdReady_0(1 downto 0),
      iToECCWCmdReady => iToECCWCmdReady,
      iToECCWCmdReady_0(1 downto 0) => iToECCWCmdReady_0(1 downto 0),
      oCMDValid => oCMDValid,
      oToECCWLast => \^otoeccwlast\,
      oWriteLast => \^owritelast\,
      rCurState_reg_0 => rCurState_reg,
      rCurState_reg_1 => \^rcurstate_0\,
      rCurState_reg_2 => rCurState_reg_0,
      rCurState_reg_3 => \^rcurstate\,
      rCurState_reg_4(0) => p_0_in6_in,
      rNextState => rNextState_1,
      rNextState_0 => rNextState,
      \rOutAddress_reg[16]_0\(1) => Inst_Executor_n_43,
      \rOutAddress_reg[16]_0\(0) => Inst_Executor_n_44,
      \rOutAddress_reg[31]_0\(31) => Inst_Executor_n_85,
      \rOutAddress_reg[31]_0\(30) => Inst_Executor_n_86,
      \rOutAddress_reg[31]_0\(29) => Inst_Executor_n_87,
      \rOutAddress_reg[31]_0\(28) => Inst_Executor_n_88,
      \rOutAddress_reg[31]_0\(27) => Inst_Executor_n_89,
      \rOutAddress_reg[31]_0\(26) => Inst_Executor_n_90,
      \rOutAddress_reg[31]_0\(25) => Inst_Executor_n_91,
      \rOutAddress_reg[31]_0\(24) => Inst_Executor_n_92,
      \rOutAddress_reg[31]_0\(23) => Inst_Executor_n_93,
      \rOutAddress_reg[31]_0\(22) => Inst_Executor_n_94,
      \rOutAddress_reg[31]_0\(21) => Inst_Executor_n_95,
      \rOutAddress_reg[31]_0\(20) => Inst_Executor_n_96,
      \rOutAddress_reg[31]_0\(19) => Inst_Executor_n_97,
      \rOutAddress_reg[31]_0\(18) => Inst_Executor_n_98,
      \rOutAddress_reg[31]_0\(17) => Inst_Executor_n_99,
      \rOutAddress_reg[31]_0\(16) => Inst_Executor_n_100,
      \rOutAddress_reg[31]_0\(15) => Inst_Executor_n_101,
      \rOutAddress_reg[31]_0\(14) => Inst_Executor_n_102,
      \rOutAddress_reg[31]_0\(13) => Inst_Executor_n_103,
      \rOutAddress_reg[31]_0\(12) => Inst_Executor_n_104,
      \rOutAddress_reg[31]_0\(11) => Inst_Executor_n_105,
      \rOutAddress_reg[31]_0\(10) => Inst_Executor_n_106,
      \rOutAddress_reg[31]_0\(9) => Inst_Executor_n_107,
      \rOutAddress_reg[31]_0\(8) => Inst_Executor_n_108,
      \rOutAddress_reg[31]_0\(7) => Inst_Executor_n_109,
      \rOutAddress_reg[31]_0\(6) => Inst_Executor_n_110,
      \rOutAddress_reg[31]_0\(5) => Inst_Executor_n_111,
      \rOutAddress_reg[31]_0\(4) => Inst_Executor_n_112,
      \rOutAddress_reg[31]_0\(3) => Inst_Executor_n_113,
      \rOutAddress_reg[31]_0\(2) => Inst_Executor_n_114,
      \rOutAddress_reg[31]_0\(1) => Inst_Executor_n_115,
      \rOutAddress_reg[31]_0\(0) => Inst_Executor_n_116,
      \rOutLength_reg[15]_0\(0) => Inst_Executor_n_40,
      \rOutLength_reg[15]_1\(15 downto 0) => p_1_in(15 downto 0),
      \rOutOpcode_reg[5]_0\(15 downto 0) => wBufHalfWordWriteData(15 downto 0),
      \rOutTargetID_reg[0]_0\(0) => Inst_Executor_n_42,
      rScramblerGEn => rScramblerGEn,
      rScramblerGEn_1 => rScramblerGEn_1,
      rValid_reg => rOutCmdValid,
      rValid_reg_0 => rValid_reg
    );
Inst_RegExt: entity work.sys_top_t4nfc_hlper_2_0_DispRegExt
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      iCMDReady => iCMDReady,
      iClock => iClock,
      iReadyBusy(0) => iReadyBusy(0),
      iReset => iReset,
      \rCounter_reg[31]\ => \rCounter_reg[31]\,
      \rCounter_reg[31]_0\ => \rCounter_reg[31]_0\,
      \rCounter_reg[31]_1\(0) => \FSM_onehot_rCurState_reg[4]_0\(0),
      \rPeriod_reg[31]\(0) => \rPeriod_reg[31]\(0),
      \rPeriod_reg[31]_0\(0) => \rPeriod_reg[31]_0\(0),
      \rPeriod_reg[31]_1\(0) => \rPeriod_reg[31]_1\(0),
      \rPeriod_reg[31]_2\(0) => \rPeriod_reg[31]_2\(0),
      \rPeriod_reg[31]_3\(0) => \rPeriod_reg[31]_3\(0),
      \rPeriod_reg[31]_4\(0) => \rPeriod_reg[31]_4\(0),
      \rPeriod_reg[31]_5\(0) => \rPeriod_reg[31]_5\(0),
      \rPeriod_reg[31]_6\(0) => \rPeriod_reg[31]_6\(0),
      \rReadAddress_reg[4]\ => \rReadAddress_reg[4]\,
      \rReadAddress_reg[4]_0\ => \rReadAddress_reg[4]_0\,
      \rReadAddress_reg[4]_1\ => \rReadAddress_reg[4]_1\,
      \rReadAddress_reg[4]_10\ => \rReadAddress_reg[4]_10\,
      \rReadAddress_reg[4]_11\ => \rReadAddress_reg[4]_11\,
      \rReadAddress_reg[4]_12\ => \rReadAddress_reg[4]_12\,
      \rReadAddress_reg[4]_13\ => \rReadAddress_reg[4]_13\,
      \rReadAddress_reg[4]_14\ => \rReadAddress_reg[4]_14\,
      \rReadAddress_reg[4]_15\ => \rReadAddress_reg[4]_15\,
      \rReadAddress_reg[4]_16\ => \rReadAddress_reg[4]_16\,
      \rReadAddress_reg[4]_17\ => \rReadAddress_reg[4]_17\,
      \rReadAddress_reg[4]_18\ => \rReadAddress_reg[4]_18\,
      \rReadAddress_reg[4]_19\ => \rReadAddress_reg[4]_19\,
      \rReadAddress_reg[4]_2\ => \rReadAddress_reg[4]_2\,
      \rReadAddress_reg[4]_20\ => \rReadAddress_reg[4]_20\,
      \rReadAddress_reg[4]_21\ => \rReadAddress_reg[4]_21\,
      \rReadAddress_reg[4]_3\ => \rReadAddress_reg[4]_3\,
      \rReadAddress_reg[4]_4\ => \rReadAddress_reg[4]_4\,
      \rReadAddress_reg[4]_5\ => \rReadAddress_reg[4]_5\,
      \rReadAddress_reg[4]_6\ => \rReadAddress_reg[4]_6\,
      \rReadAddress_reg[4]_7\ => \rReadAddress_reg[4]_7\,
      \rReadAddress_reg[4]_8\ => \rReadAddress_reg[4]_8\,
      \rReadAddress_reg[4]_9\ => \rReadAddress_reg[4]_9\,
      \rReadData_reg[10]_0\(3 downto 0) => \rReadData_reg[10]\(3 downto 0),
      \rReadData_reg[10]_1\ => \rReadData_reg[10]_0\,
      \rReadData_reg[30]_0\(22 downto 0) => \rReadData_reg[30]\(22 downto 0),
      \rReadData_reg[31]_0\(31 downto 0) => \rReadData_reg[31]\(31 downto 0),
      \rSampledCount_reg[0]\ => \rSampledCount_reg[0]\,
      \rSampledCount_reg[0]_0\ => \rSampledCount_reg[0]_0\,
      \rSampledCount_reg[11]\ => \rSampledCount_reg[11]\,
      \rSampledCount_reg[11]_0\ => \rSampledCount_reg[11]_0\,
      \rSampledCount_reg[12]\ => \rSampledCount_reg[12]\,
      \rSampledCount_reg[12]_0\ => \rSampledCount_reg[12]_0\,
      \rSampledCount_reg[15]\ => \rSampledCount_reg[15]\,
      \rSampledCount_reg[15]_0\ => \rSampledCount_reg[15]_0\,
      \rSampledCount_reg[16]\ => \rSampledCount_reg[16]\,
      \rSampledCount_reg[16]_0\ => \rSampledCount_reg[16]_0\,
      \rSampledCount_reg[18]\ => \rSampledCount_reg[18]\,
      \rSampledCount_reg[18]_0\ => \rSampledCount_reg[18]_0\,
      \rSampledCount_reg[19]\ => \rSampledCount_reg[19]\,
      \rSampledCount_reg[19]_0\ => \rSampledCount_reg[19]_0\,
      \rSampledCount_reg[1]\ => \rSampledCount_reg[1]\,
      \rSampledCount_reg[1]_0\ => \rSampledCount_reg[1]_0\,
      \rSampledCount_reg[20]\ => \rSampledCount_reg[20]\,
      \rSampledCount_reg[20]_0\ => \rSampledCount_reg[20]_0\,
      \rSampledCount_reg[21]\ => \rSampledCount_reg[21]\,
      \rSampledCount_reg[21]_0\ => \rSampledCount_reg[21]_0\,
      \rSampledCount_reg[24]\ => \rSampledCount_reg[24]\,
      \rSampledCount_reg[24]_0\ => \rSampledCount_reg[24]_0\,
      \rSampledCount_reg[25]\ => \rSampledCount_reg[25]\,
      \rSampledCount_reg[25]_0\ => \rSampledCount_reg[25]_0\,
      \rSampledCount_reg[28]\ => \rSampledCount_reg[28]\,
      \rSampledCount_reg[28]_0\ => \rSampledCount_reg[28]_0\,
      \rSampledCount_reg[29]\ => \rSampledCount_reg[29]\,
      \rSampledCount_reg[29]_0\ => \rSampledCount_reg[29]_0\,
      \rSampledCount_reg[2]\ => \rSampledCount_reg[2]\,
      \rSampledCount_reg[2]_0\ => \rSampledCount_reg[2]_0\,
      \rSampledCount_reg[30]\ => \rSampledCount_reg[30]\,
      \rSampledCount_reg[30]_0\ => \rSampledCount_reg[30]_0\,
      \rSampledCount_reg[3]\ => \rSampledCount_reg[3]\,
      \rSampledCount_reg[3]_0\ => \rSampledCount_reg[3]_0\,
      \rSampledCount_reg[4]\ => \rSampledCount_reg[4]\,
      \rSampledCount_reg[4]_0\ => \rSampledCount_reg[4]_0\,
      \rSampledCount_reg[5]\ => \rSampledCount_reg[5]\,
      \rSampledCount_reg[5]_0\ => \rSampledCount_reg[5]_0\,
      \rSampledCount_reg[6]\ => \rSampledCount_reg[6]\,
      \rSampledCount_reg[6]_0\ => \rSampledCount_reg[6]_0\,
      \rSampledCount_reg[7]\ => \rSampledCount_reg[7]\,
      \rSampledCount_reg[7]_0\ => \rSampledCount_reg[7]_0\,
      \rSampledCount_reg[8]\ => \rSampledCount_reg[8]\,
      \rSampledCount_reg[8]_0\ => \rSampledCount_reg[8]_0\,
      \rSampledCount_reg[9]\ => \rSampledCount_reg[9]\,
      \rSampledCount_reg[9]_0\ => \rSampledCount_reg[9]_0\,
      wExtReadAck => wExtReadAck
    );
Inst_RegSPD: entity work.sys_top_t4nfc_hlper_2_0_DispScratchpad
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(6 downto 0) => wSPQueueCount(7 downto 1),
      S(6 downto 0) => S(6 downto 0),
      addra(4 downto 0) => addra(4 downto 0),
      addrb(4 downto 0) => wSPEXEReadAddress(4 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => wSPEXEReadData(31 downto 0),
      iClock => iClock,
      iReset => iReset,
      p_0_in(0) => p_0_in(0),
      rNextState => \Inst_PushSideScratchpadInterface/rNextState\,
      \rNumberOfItems_reg[0]_0\ => wSPQueueCount(0),
      \rNumberOfItems_reg[15]_0\(7 downto 0) => \rNumberOfItems_reg[15]\(7 downto 0),
      \rNumberOfItems_reg[23]_0\(7 downto 0) => \rNumberOfItems_reg[23]\(7 downto 0),
      \rNumberOfItems_reg[31]_0\ => Inst_Executor_n_35,
      \rNumberOfItems_reg[7]_0\(6 downto 0) => \rNumberOfItems_reg[7]\(6 downto 0),
      \rNumberOfItems_reg[8]_0\ => Inst_RegSPD_n_97,
      \rNumberOfItems_reg[8]_1\ => \rNumberOfItems_reg[8]\,
      \rPushDataCursor_reg[0]_0\(0) => \rPushDataCursor_reg[0]\(0),
      wSPQueueCount(23 downto 0) => wSPQueueCount(31 downto 8),
      wSPadReadAck => \^wspadreadack\,
      wea(0) => wPushSideWEnable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0_FMCTop is
  port (
    oROMAddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 61 downto 0 );
    C_BVALID : out STD_LOGIC;
    C_RVALID : out STD_LOGIC;
    C_ARREADY : out STD_LOGIC;
    D_AWVALID : out STD_LOGIC;
    D_ARVALID : out STD_LOGIC;
    ofromECCRCmdReady : out STD_LOGIC;
    oWriteLast : out STD_LOGIC;
    oToECCWLast : out STD_LOGIC;
    oReadReady : out STD_LOGIC;
    oWriteValid : out STD_LOGIC;
    oCMDValid : out STD_LOGIC;
    C_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oToECCWLength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oToECCWOpcode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    oToECCWTargetID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oToECCWSourceID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCWAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oToECCRLength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oToECCROpcode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    oToECCRTargetID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oToECCRSourceID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCRAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_AWREADY : out STD_LOGIC;
    D_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_WLAST : out STD_LOGIC;
    D_WVALID : out STD_LOGIC;
    ofromECCWReady : out STD_LOGIC;
    ofromECCWCmdReady : out STD_LOGIC;
    D_RREADY : out STD_LOGIC;
    ofromECCRValid : out STD_LOGIC;
    ofromECCRLast : out STD_LOGIC;
    oToECCWValid : out STD_LOGIC;
    oToECCRReady : out STD_LOGIC;
    oToECCWCmdValid : out STD_LOGIC;
    oToECCRCmdValid : out STD_LOGIC;
    oToECCWData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oWriteData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iROMRData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iReset : in STD_LOGIC;
    iClock : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    iCMDReady : in STD_LOGIC;
    iReadyBusy : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iToECCRValid : in STD_LOGIC;
    iWriteReady : in STD_LOGIC;
    iReadValid : in STD_LOGIC;
    iToECCWReady : in STD_LOGIC;
    C_AWVALID : in STD_LOGIC;
    C_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C_WVALID : in STD_LOGIC;
    C_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_ARVALID : in STD_LOGIC;
    C_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ifromECCWAddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ifromECCWCmdValid : in STD_LOGIC;
    C_BREADY : in STD_LOGIC;
    C_RREADY : in STD_LOGIC;
    ifromECCWData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D_WREADY : in STD_LOGIC;
    D_AWREADY : in STD_LOGIC;
    ifromECCWValid : in STD_LOGIC;
    ifromECCWLast : in STD_LOGIC;
    D_BVALID : in STD_LOGIC;
    D_ARREADY : in STD_LOGIC;
    ifromECCRReady : in STD_LOGIC;
    D_RVALID : in STD_LOGIC;
    ifromECCRCmdValid : in STD_LOGIC;
    ifromECCRLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ifromECCRAddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iToECCWCmdReady : in STD_LOGIC;
    iToECCRCmdReady : in STD_LOGIC;
    iToECCRLast : in STD_LOGIC;
    iReadData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iToECCRData : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sys_top_t4nfc_hlper_2_0_FMCTop;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0_FMCTop is
  signal Inst_AXI4LiteSlaveInterface_n_0 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_1 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_10 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_11 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_12 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_13 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_14 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_15 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_16 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_17 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_18 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_19 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_2 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_20 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_21 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_22 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_23 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_24 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_25 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_26 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_27 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_28 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_29 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_3 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_30 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_4 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_5 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_55 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_56 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_6 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_8 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_80 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_81 : STD_LOGIC;
  signal Inst_AXI4LiteSlaveInterface_n_9 : STD_LOGIC;
  signal \Inst_AddressDecoder/rNextRState\ : STD_LOGIC;
  signal \Inst_AddressDecoder/rNextWState\ : STD_LOGIC;
  signal \Inst_CompletionDataChannel/rDataChCurState\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Inst_Completion_n_37 : STD_LOGIC;
  signal \Inst_DataDriver_FromDPLToLLNFC_DownDD/rCurState\ : STD_LOGIC;
  signal \Inst_DataDriver_FromLLNFCToDPL_UpDD/rCurState\ : STD_LOGIC;
  signal Inst_Dispatcher_n_174 : STD_LOGIC;
  signal Inst_Dispatcher_n_177 : STD_LOGIC;
  signal Inst_Dispatcher_n_178 : STD_LOGIC;
  signal Inst_Dispatcher_n_180 : STD_LOGIC;
  signal Inst_Dispatcher_n_181 : STD_LOGIC;
  signal Inst_Dispatcher_n_182 : STD_LOGIC;
  signal Inst_Dispatcher_n_183 : STD_LOGIC;
  signal Inst_Dispatcher_n_184 : STD_LOGIC;
  signal Inst_Dispatcher_n_185 : STD_LOGIC;
  signal Inst_Dispatcher_n_186 : STD_LOGIC;
  signal Inst_Dispatcher_n_187 : STD_LOGIC;
  signal Inst_Dispatcher_n_188 : STD_LOGIC;
  signal Inst_Dispatcher_n_189 : STD_LOGIC;
  signal Inst_Dispatcher_n_190 : STD_LOGIC;
  signal Inst_Dispatcher_n_191 : STD_LOGIC;
  signal Inst_Dispatcher_n_192 : STD_LOGIC;
  signal Inst_Dispatcher_n_193 : STD_LOGIC;
  signal Inst_Dispatcher_n_194 : STD_LOGIC;
  signal Inst_Dispatcher_n_195 : STD_LOGIC;
  signal Inst_Dispatcher_n_196 : STD_LOGIC;
  signal Inst_Dispatcher_n_197 : STD_LOGIC;
  signal Inst_Dispatcher_n_198 : STD_LOGIC;
  signal Inst_Dispatcher_n_199 : STD_LOGIC;
  signal Inst_Dispatcher_n_200 : STD_LOGIC;
  signal Inst_Dispatcher_n_201 : STD_LOGIC;
  signal Inst_Dispatcher_n_202 : STD_LOGIC;
  signal Inst_Dispatcher_n_203 : STD_LOGIC;
  signal Inst_Dispatcher_n_204 : STD_LOGIC;
  signal Inst_Dispatcher_n_205 : STD_LOGIC;
  signal Inst_Dispatcher_n_206 : STD_LOGIC;
  signal Inst_Dispatcher_n_207 : STD_LOGIC;
  signal Inst_Dispatcher_n_208 : STD_LOGIC;
  signal Inst_Dispatcher_n_209 : STD_LOGIC;
  signal Inst_Dispatcher_n_210 : STD_LOGIC;
  signal Inst_Dispatcher_n_211 : STD_LOGIC;
  signal Inst_Dispatcher_n_212 : STD_LOGIC;
  signal Inst_Dispatcher_n_213 : STD_LOGIC;
  signal Inst_Dispatcher_n_214 : STD_LOGIC;
  signal Inst_Dispatcher_n_215 : STD_LOGIC;
  signal Inst_Dispatcher_n_216 : STD_LOGIC;
  signal Inst_Dispatcher_n_217 : STD_LOGIC;
  signal Inst_Dispatcher_n_218 : STD_LOGIC;
  signal Inst_Dispatcher_n_219 : STD_LOGIC;
  signal Inst_Dispatcher_n_220 : STD_LOGIC;
  signal Inst_Dispatcher_n_221 : STD_LOGIC;
  signal Inst_Dispatcher_n_222 : STD_LOGIC;
  signal Inst_Dispatcher_n_223 : STD_LOGIC;
  signal Inst_Dispatcher_n_224 : STD_LOGIC;
  signal Inst_Dispatcher_n_225 : STD_LOGIC;
  signal Inst_Dispatcher_n_226 : STD_LOGIC;
  signal Inst_Dispatcher_n_227 : STD_LOGIC;
  signal Inst_Dispatcher_n_228 : STD_LOGIC;
  signal Inst_Dispatcher_n_229 : STD_LOGIC;
  signal Inst_Dispatcher_n_230 : STD_LOGIC;
  signal Inst_Dispatcher_n_231 : STD_LOGIC;
  signal Inst_Dispatcher_n_232 : STD_LOGIC;
  signal Inst_Dispatcher_n_233 : STD_LOGIC;
  signal Inst_Dispatcher_n_234 : STD_LOGIC;
  signal Inst_Dispatcher_n_235 : STD_LOGIC;
  signal Inst_Dispatcher_n_236 : STD_LOGIC;
  signal Inst_Dispatcher_n_237 : STD_LOGIC;
  signal Inst_Dispatcher_n_238 : STD_LOGIC;
  signal Inst_Dispatcher_n_239 : STD_LOGIC;
  signal Inst_Dispatcher_n_240 : STD_LOGIC;
  signal Inst_Dispatcher_n_241 : STD_LOGIC;
  signal Inst_Dispatcher_n_242 : STD_LOGIC;
  signal Inst_Dispatcher_n_243 : STD_LOGIC;
  signal Inst_Dispatcher_n_244 : STD_LOGIC;
  signal Inst_Dispatcher_n_245 : STD_LOGIC;
  signal Inst_Dispatcher_n_246 : STD_LOGIC;
  signal Inst_Dispatcher_n_247 : STD_LOGIC;
  signal Inst_Dispatcher_n_248 : STD_LOGIC;
  signal Inst_Dispatcher_n_249 : STD_LOGIC;
  signal Inst_Dispatcher_n_250 : STD_LOGIC;
  signal Inst_Dispatcher_n_251 : STD_LOGIC;
  signal Inst_Dispatcher_n_252 : STD_LOGIC;
  signal Inst_Dispatcher_n_254 : STD_LOGIC;
  signal Inst_Dispatcher_n_255 : STD_LOGIC;
  signal Inst_Dispatcher_n_256 : STD_LOGIC;
  signal Inst_Dispatcher_n_259 : STD_LOGIC;
  signal Inst_Dispatcher_n_260 : STD_LOGIC;
  signal Inst_Dispatcher_n_261 : STD_LOGIC;
  signal Inst_Dispatcher_n_264 : STD_LOGIC;
  signal Inst_Dispatcher_n_265 : STD_LOGIC;
  signal Inst_Dispatcher_n_266 : STD_LOGIC;
  signal Inst_Dispatcher_n_267 : STD_LOGIC;
  signal \Inst_Executor/Inst_ALU/rCmpResult\ : STD_LOGIC;
  signal \Inst_Executor/wALUFlags\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Inst_IOCmdBuffer/wWriteBufferEmpty\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid0\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid011_out\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid013_out\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid01_out\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid03_out\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid05_out\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid07_out\ : STD_LOGIC;
  signal \Inst_RegExt/iSettingValid09_out\ : STD_LOGIC;
  signal \Inst_RegExt/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \Inst_RegExt/rReadAck0\ : STD_LOGIC;
  signal \Inst_RegSPD/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \Inst_RegSPD/wPushSideAddress\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Inst_ScrambleDecoder_n_1 : STD_LOGIC;
  signal Inst_ScrambleDecoder_n_2 : STD_LOGIC;
  signal Inst_ScrambleDecoder_n_3 : STD_LOGIC;
  signal Inst_ScrambleDecoder_n_5 : STD_LOGIC;
  signal Inst_ScrambleDecoder_n_6 : STD_LOGIC;
  signal Inst_ScrambleEncoder_n_1 : STD_LOGIC;
  signal Inst_ScrambleEncoder_n_2 : STD_LOGIC;
  signal Inst_ScrambleEncoder_n_3 : STD_LOGIC;
  signal Inst_ScrambleEncoder_n_5 : STD_LOGIC;
  signal Inst_ScrambleEncoder_n_6 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal in10 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in9_in : STD_LOGIC;
  signal rAddress : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rBufHalfWordWriteValid_i_1_n_0 : STD_LOGIC;
  signal rBufWordWriteValid_i_1_n_0 : STD_LOGIC;
  signal rCoreAccWriteValid_i_1_n_0 : STD_LOGIC;
  signal rCurWriteAddress : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rExtReadValid_i_1_n_0 : STD_LOGIC;
  signal rExtWriteValid_i_1_n_0 : STD_LOGIC;
  signal rOpcode0 : STD_LOGIC;
  signal rOpcode0_0 : STD_LOGIC;
  signal rOutCmdValid : STD_LOGIC;
  signal rRowAddress : STD_LOGIC;
  signal rRowAddress_1 : STD_LOGIC;
  signal rSPadReadValid_i_1_n_0 : STD_LOGIC;
  signal rSPadWriteValid_i_1_n_0 : STD_LOGIC;
  signal rScramblerGEn : STD_LOGIC;
  signal rScramblerGEn_2 : STD_LOGIC;
  signal rValid_i_1_n_0 : STD_LOGIC;
  signal rZero_i_1_n_0 : STD_LOGIC;
  signal wBufHalfWordWriteValid : STD_LOGIC;
  signal wBufWordWriteValid : STD_LOGIC;
  signal wCReadAck : STD_LOGIC;
  signal wCReadAddress : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal wCReadValid : STD_LOGIC;
  signal wCWriteAck : STD_LOGIC;
  signal wCWriteAddress : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal wCWriteData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wCWriteValid : STD_LOGIC;
  signal wCoreAccWriteValid : STD_LOGIC;
  signal wDRChDisp2ScrambCmdReady : STD_LOGIC;
  signal wDWChCmpt2DMACmdReady : STD_LOGIC;
  signal wDWChCmpt2DMALength : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wDWChDisp2ScrambCmdReady : STD_LOGIC;
  signal wExtReadAck : STD_LOGIC;
  signal wExtReadData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wExtReadValid : STD_LOGIC;
  signal wExtWriteValid : STD_LOGIC;
  signal wSPQueueCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wSPadReadAck : STD_LOGIC;
  signal wSPadReadData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wSPadReadValid : STD_LOGIC;
  signal wSPadWriteValid : STD_LOGIC;
begin
  dout(61 downto 0) <= \^dout\(61 downto 0);
Inst_AXI4LiteSlaveInterface: entity work.sys_top_t4nfc_hlper_2_0_AXI4LiteSlaveInterface
     port map (
      C_ARADDR(15 downto 0) => C_ARADDR(15 downto 0),
      C_ARVALID => C_ARVALID,
      C_AWADDR(15 downto 0) => C_AWADDR(15 downto 0),
      C_AWREADY => C_AWREADY,
      C_AWVALID => C_AWVALID,
      C_BREADY => C_BREADY,
      C_RDATA(31 downto 0) => C_RDATA(31 downto 0),
      C_RREADY => C_RREADY,
      C_WDATA(31 downto 0) => C_WDATA(31 downto 0),
      C_WVALID => C_WVALID,
      D(22 downto 20) => \Inst_RegExt/p_0_in\(30 downto 28),
      D(19 downto 18) => \Inst_RegExt/p_0_in\(25 downto 24),
      D(17 downto 14) => \Inst_RegExt/p_0_in\(21 downto 18),
      D(13 downto 12) => \Inst_RegExt/p_0_in\(16 downto 15),
      D(11 downto 10) => \Inst_RegExt/p_0_in\(12 downto 11),
      D(9 downto 0) => \Inst_RegExt/p_0_in\(9 downto 0),
      E(0) => \Inst_RegExt/iSettingValid013_out\,
      \FSM_onehot_rCurState_reg[2]\(1) => wCWriteValid,
      \FSM_onehot_rCurState_reg[2]\(0) => C_BVALID,
      \FSM_onehot_rCurState_reg[2]_0\(2) => wCReadValid,
      \FSM_onehot_rCurState_reg[2]_0\(1) => C_RVALID,
      \FSM_onehot_rCurState_reg[2]_0\(0) => C_ARREADY,
      Q(4 downto 0) => wCWriteAddress(15 downto 11),
      S(6) => Inst_AXI4LiteSlaveInterface_n_0,
      S(5) => Inst_AXI4LiteSlaveInterface_n_1,
      S(4) => Inst_AXI4LiteSlaveInterface_n_2,
      S(3) => Inst_AXI4LiteSlaveInterface_n_3,
      S(2) => Inst_AXI4LiteSlaveInterface_n_4,
      S(1) => Inst_AXI4LiteSlaveInterface_n_5,
      S(0) => Inst_AXI4LiteSlaveInterface_n_6,
      addra(4 downto 0) => \Inst_RegSPD/wPushSideAddress\(4 downto 0),
      douta(31 downto 0) => wSPadReadData(31 downto 0),
      iClock => iClock,
      iReadyBusy(7 downto 0) => iReadyBusy(7 downto 0),
      iReset => iReset,
      p_0_in(0) => \Inst_RegSPD/p_0_in\(1),
      rExtWriteValid_reg(0) => \Inst_RegExt/iSettingValid01_out\,
      rNextRState => \Inst_AddressDecoder/rNextRState\,
      rNextWState => \Inst_AddressDecoder/rNextWState\,
      \rNumberOfItems_reg[15]\(7) => Inst_AXI4LiteSlaveInterface_n_16,
      \rNumberOfItems_reg[15]\(6) => Inst_AXI4LiteSlaveInterface_n_17,
      \rNumberOfItems_reg[15]\(5) => Inst_AXI4LiteSlaveInterface_n_18,
      \rNumberOfItems_reg[15]\(4) => Inst_AXI4LiteSlaveInterface_n_19,
      \rNumberOfItems_reg[15]\(3) => Inst_AXI4LiteSlaveInterface_n_20,
      \rNumberOfItems_reg[15]\(2) => Inst_AXI4LiteSlaveInterface_n_21,
      \rNumberOfItems_reg[15]\(1) => Inst_AXI4LiteSlaveInterface_n_22,
      \rNumberOfItems_reg[15]\(0) => Inst_AXI4LiteSlaveInterface_n_23,
      \rNumberOfItems_reg[23]\(7) => Inst_AXI4LiteSlaveInterface_n_8,
      \rNumberOfItems_reg[23]\(6) => Inst_AXI4LiteSlaveInterface_n_9,
      \rNumberOfItems_reg[23]\(5) => Inst_AXI4LiteSlaveInterface_n_10,
      \rNumberOfItems_reg[23]\(4) => Inst_AXI4LiteSlaveInterface_n_11,
      \rNumberOfItems_reg[23]\(3) => Inst_AXI4LiteSlaveInterface_n_12,
      \rNumberOfItems_reg[23]\(2) => Inst_AXI4LiteSlaveInterface_n_13,
      \rNumberOfItems_reg[23]\(1) => Inst_AXI4LiteSlaveInterface_n_14,
      \rNumberOfItems_reg[23]\(0) => Inst_AXI4LiteSlaveInterface_n_15,
      \rNumberOfItems_reg[7]\(6) => Inst_AXI4LiteSlaveInterface_n_24,
      \rNumberOfItems_reg[7]\(5) => Inst_AXI4LiteSlaveInterface_n_25,
      \rNumberOfItems_reg[7]\(4) => Inst_AXI4LiteSlaveInterface_n_26,
      \rNumberOfItems_reg[7]\(3) => Inst_AXI4LiteSlaveInterface_n_27,
      \rNumberOfItems_reg[7]\(2) => Inst_AXI4LiteSlaveInterface_n_28,
      \rNumberOfItems_reg[7]\(1) => Inst_AXI4LiteSlaveInterface_n_29,
      \rNumberOfItems_reg[7]\(0) => Inst_AXI4LiteSlaveInterface_n_30,
      \rPushDataCursor_reg[0]\ => Inst_Dispatcher_n_178,
      \rReadAddress_reg[12]\ => Inst_AXI4LiteSlaveInterface_n_56,
      \rReadAddress_reg[13]\(5 downto 4) => wCReadAddress(13 downto 12),
      \rReadAddress_reg[13]\(3 downto 0) => wCReadAddress(5 downto 2),
      \rReadAddress_reg[14]\ => Inst_AXI4LiteSlaveInterface_n_55,
      \rReadAddress_reg[1]\ => Inst_AXI4LiteSlaveInterface_n_80,
      \rReadData_reg[0]\ => Inst_Dispatcher_n_251,
      \rReadData_reg[0]_0\ => Inst_Dispatcher_n_250,
      \rReadData_reg[0]_1\ => Inst_Dispatcher_n_252,
      \rReadData_reg[11]\ => Inst_Dispatcher_n_221,
      \rReadData_reg[11]_0\ => Inst_Dispatcher_n_220,
      \rReadData_reg[11]_1\ => Inst_Dispatcher_n_222,
      \rReadData_reg[12]\ => Inst_Dispatcher_n_218,
      \rReadData_reg[12]_0\ => Inst_Dispatcher_n_217,
      \rReadData_reg[12]_1\ => Inst_Dispatcher_n_219,
      \rReadData_reg[15]\ => Inst_Dispatcher_n_215,
      \rReadData_reg[15]_0\ => Inst_Dispatcher_n_214,
      \rReadData_reg[15]_1\ => Inst_Dispatcher_n_216,
      \rReadData_reg[16]\ => Inst_Dispatcher_n_212,
      \rReadData_reg[16]_0\ => Inst_Dispatcher_n_211,
      \rReadData_reg[16]_1\ => Inst_Dispatcher_n_213,
      \rReadData_reg[18]\ => Inst_Dispatcher_n_209,
      \rReadData_reg[18]_0\ => Inst_Dispatcher_n_208,
      \rReadData_reg[18]_1\ => Inst_Dispatcher_n_210,
      \rReadData_reg[19]\ => Inst_Dispatcher_n_206,
      \rReadData_reg[19]_0\ => Inst_Dispatcher_n_205,
      \rReadData_reg[19]_1\ => Inst_Dispatcher_n_207,
      \rReadData_reg[1]\ => Inst_Dispatcher_n_248,
      \rReadData_reg[1]_0\ => Inst_Dispatcher_n_247,
      \rReadData_reg[1]_1\ => Inst_Dispatcher_n_249,
      \rReadData_reg[20]\ => Inst_Dispatcher_n_203,
      \rReadData_reg[20]_0\ => Inst_Dispatcher_n_202,
      \rReadData_reg[20]_1\ => Inst_Dispatcher_n_204,
      \rReadData_reg[21]\ => Inst_Dispatcher_n_200,
      \rReadData_reg[21]_0\ => Inst_Dispatcher_n_199,
      \rReadData_reg[21]_1\ => Inst_Dispatcher_n_201,
      \rReadData_reg[24]\ => Inst_Dispatcher_n_197,
      \rReadData_reg[24]_0\ => Inst_Dispatcher_n_196,
      \rReadData_reg[24]_1\ => Inst_Dispatcher_n_198,
      \rReadData_reg[25]\ => Inst_Dispatcher_n_194,
      \rReadData_reg[25]_0\ => Inst_Dispatcher_n_193,
      \rReadData_reg[25]_1\ => Inst_Dispatcher_n_195,
      \rReadData_reg[28]\ => Inst_Dispatcher_n_191,
      \rReadData_reg[28]_0\ => Inst_Dispatcher_n_190,
      \rReadData_reg[28]_1\ => Inst_Dispatcher_n_192,
      \rReadData_reg[29]\ => Inst_Dispatcher_n_188,
      \rReadData_reg[29]_0\ => Inst_Dispatcher_n_187,
      \rReadData_reg[29]_1\ => Inst_Dispatcher_n_189,
      \rReadData_reg[2]\ => Inst_Dispatcher_n_245,
      \rReadData_reg[2]_0\ => Inst_Dispatcher_n_244,
      \rReadData_reg[2]_1\ => Inst_Dispatcher_n_246,
      \rReadData_reg[30]\ => Inst_Dispatcher_n_185,
      \rReadData_reg[30]_0\ => Inst_Dispatcher_n_184,
      \rReadData_reg[30]_1\ => Inst_Dispatcher_n_186,
      \rReadData_reg[31]\(31 downto 0) => wExtReadData(31 downto 0),
      \rReadData_reg[3]\ => Inst_Dispatcher_n_242,
      \rReadData_reg[3]_0\ => Inst_Dispatcher_n_241,
      \rReadData_reg[3]_1\ => Inst_Dispatcher_n_243,
      \rReadData_reg[4]\ => Inst_Dispatcher_n_239,
      \rReadData_reg[4]_0\ => Inst_Dispatcher_n_238,
      \rReadData_reg[4]_1\ => Inst_Dispatcher_n_240,
      \rReadData_reg[5]\ => Inst_Dispatcher_n_236,
      \rReadData_reg[5]_0\ => Inst_Dispatcher_n_235,
      \rReadData_reg[5]_1\ => Inst_Dispatcher_n_237,
      \rReadData_reg[6]\ => Inst_Dispatcher_n_233,
      \rReadData_reg[6]_0\ => Inst_Dispatcher_n_232,
      \rReadData_reg[6]_1\ => Inst_Dispatcher_n_234,
      \rReadData_reg[7]\ => Inst_Dispatcher_n_230,
      \rReadData_reg[7]_0\ => Inst_Dispatcher_n_229,
      \rReadData_reg[7]_1\ => Inst_Dispatcher_n_231,
      \rReadData_reg[8]\ => Inst_Dispatcher_n_227,
      \rReadData_reg[8]_0\ => Inst_Dispatcher_n_226,
      \rReadData_reg[8]_1\ => Inst_Dispatcher_n_228,
      \rReadData_reg[9]\ => Inst_Dispatcher_n_224,
      \rReadData_reg[9]_0\ => Inst_Dispatcher_n_223,
      \rReadData_reg[9]_1\ => Inst_Dispatcher_n_225,
      \rWriteAddress_reg[14]\ => Inst_AXI4LiteSlaveInterface_n_81,
      \rWriteAddress_reg[2]\(0) => \Inst_RegExt/iSettingValid03_out\,
      \rWriteAddress_reg[3]\(0) => \Inst_RegExt/iSettingValid0\,
      \rWriteAddress_reg[3]_0\(0) => \Inst_RegExt/iSettingValid07_out\,
      \rWriteAddress_reg[3]_1\(0) => \Inst_RegExt/iSettingValid011_out\,
      \rWriteAddress_reg[5]\(0) => \Inst_RegExt/iSettingValid05_out\,
      \rWriteAddress_reg[5]_0\(0) => \Inst_RegExt/iSettingValid09_out\,
      \rWriteData_reg[31]\(31 downto 0) => wCWriteData(31 downto 0),
      wCReadAck => wCReadAck,
      wCWriteAck => wCWriteAck,
      wCoreAccWriteValid => wCoreAccWriteValid,
      wExtWriteValid => wExtWriteValid,
      wSPQueueCount(31 downto 0) => wSPQueueCount(31 downto 0),
      wSPadReadAck => wSPadReadAck,
      wSPadWriteValid => wSPadWriteValid
    );
Inst_AXI4MasterInterface: entity work.sys_top_t4nfc_hlper_2_0_AXI4MasterInterface
     port map (
      D(30 downto 0) => rCurWriteAddress(31 downto 1),
      D_ARADDR(31 downto 0) => D_ARADDR(31 downto 0),
      D_ARLEN(7 downto 0) => D_ARLEN(7 downto 0),
      D_ARREADY => D_ARREADY,
      D_AWREADY => D_AWREADY,
      D_BVALID => D_BVALID,
      D_RREADY => D_RREADY,
      D_RVALID => D_RVALID,
      D_WLAST => D_WLAST,
      D_WREADY => D_WREADY,
      \FSM_onehot_rRCurState_reg[3]_0\(1) => D_ARVALID,
      \FSM_onehot_rRCurState_reg[3]_0\(0) => ofromECCRCmdReady,
      \FSM_onehot_rWCurState_reg[3]_0\ => Inst_Completion_n_37,
      Q(2) => D_AWVALID,
      Q(1) => p_0_in9_in,
      Q(0) => wDWChCmpt2DMACmdReady,
      iClock => iClock,
      iReset => iReset,
      ifromECCRAddress(31 downto 0) => ifromECCRAddress(31 downto 0),
      ifromECCRCmdValid => ifromECCRCmdValid,
      ifromECCRLength(15 downto 0) => ifromECCRLength(15 downto 0),
      ifromECCRReady => ifromECCRReady,
      ifromECCWValid => ifromECCWValid,
      in10(30 downto 0) => in10(31 downto 1),
      ofromECCRLast => ofromECCRLast,
      ofromECCRValid => ofromECCRValid,
      \rCurWLengthZeroBase_reg[0]_0\(1 downto 0) => \Inst_CompletionDataChannel/rDataChCurState\(1 downto 0),
      \rCurWLengthZeroBase_reg[7]_0\(7 downto 0) => D_AWLEN(7 downto 0),
      \rCurWriteAddress_reg[0]_0\(0) => rAddress(0),
      \rCurWriteAddress_reg[31]_0\(31 downto 0) => D_AWADDR(31 downto 0),
      wDWChCmpt2DMALength(15 downto 0) => wDWChCmpt2DMALength(15 downto 0)
    );
Inst_Completion: entity work.sys_top_t4nfc_hlper_2_0_Completion
     port map (
      D(30 downto 0) => rCurWriteAddress(31 downto 1),
      D_WDATA(31 downto 0) => D_WDATA(31 downto 0),
      D_WREADY => D_WREADY,
      D_WVALID => D_WVALID,
      \FSM_sequential_rCmdChCurState_reg[0]\ => Inst_Completion_n_37,
      \FSM_sequential_rDataChCurState_reg[0]\(1) => p_0_in9_in,
      \FSM_sequential_rDataChCurState_reg[0]\(0) => wDWChCmpt2DMACmdReady,
      Q(1 downto 0) => \Inst_CompletionDataChannel/rDataChCurState\(1 downto 0),
      din(20 downto 0) => din(20 downto 0),
      iClock => iClock,
      iReadyBusy(7 downto 0) => iReadyBusy(7 downto 0),
      iReset => iReset,
      ifromECCWAddress(31 downto 0) => ifromECCWAddress(31 downto 0),
      ifromECCWCmdValid => ifromECCWCmdValid,
      ifromECCWData(31 downto 0) => ifromECCWData(31 downto 0),
      ifromECCWLast => ifromECCWLast,
      ifromECCWValid => ifromECCWValid,
      in10(30 downto 0) => in10(31 downto 1),
      ofromECCWCmdReady => ofromECCWCmdReady,
      ofromECCWReady => ofromECCWReady,
      \rAddress_reg[0]\(0) => rAddress(0),
      wDWChCmpt2DMALength(15 downto 0) => wDWChCmpt2DMALength(15 downto 0)
    );
Inst_Dispatcher: entity work.sys_top_t4nfc_hlper_2_0_DispRequestDispatcher
     port map (
      D(31 downto 0) => wCWriteData(31 downto 0),
      E(0) => \Inst_RegExt/rReadAck0\,
      \FSM_onehot_rCurState_reg[0]\ => Inst_Dispatcher_n_259,
      \FSM_onehot_rCurState_reg[0]_0\ => Inst_Dispatcher_n_261,
      \FSM_onehot_rCurState_reg[4]\ => Inst_Dispatcher_n_177,
      \FSM_onehot_rCurState_reg[4]_0\(2) => Inst_ScrambleEncoder_n_5,
      \FSM_onehot_rCurState_reg[4]_0\(1) => Inst_ScrambleEncoder_n_6,
      \FSM_onehot_rCurState_reg[4]_0\(0) => wDRChDisp2ScrambCmdReady,
      Q(2) => Inst_ScrambleDecoder_n_5,
      Q(1) => Inst_ScrambleDecoder_n_6,
      Q(0) => wDWChDisp2ScrambCmdReady,
      S(6) => Inst_AXI4LiteSlaveInterface_n_0,
      S(5) => Inst_AXI4LiteSlaveInterface_n_1,
      S(4) => Inst_AXI4LiteSlaveInterface_n_2,
      S(3) => Inst_AXI4LiteSlaveInterface_n_3,
      S(2) => Inst_AXI4LiteSlaveInterface_n_4,
      S(1) => Inst_AXI4LiteSlaveInterface_n_5,
      S(0) => Inst_AXI4LiteSlaveInterface_n_6,
      addra(4 downto 0) => \Inst_RegSPD/wPushSideAddress\(4 downto 0),
      dout(61 downto 0) => \^dout\(61 downto 0),
      douta(31 downto 0) => wSPadReadData(31 downto 0),
      empty => \Inst_IOCmdBuffer/wWriteBufferEmpty\,
      \gen_rd_b.doutb_reg_reg[57]\(0) => rOpcode0_0,
      \gen_rd_b.doutb_reg_reg[58]\(0) => rRowAddress_1,
      \gen_rd_b.doutb_reg_reg[58]_0\(0) => rRowAddress,
      \gen_rd_b.doutb_reg_reg[59]\ => Inst_Dispatcher_n_266,
      \gen_rd_b.doutb_reg_reg[59]_0\ => Inst_Dispatcher_n_267,
      \gen_wr_b.gen_word_narrow.mem_reg_bram_0\ => Inst_Dispatcher_n_181,
      \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0\ => Inst_Dispatcher_n_182,
      iCMDReady => iCMDReady,
      iCMDReady_0 => Inst_Dispatcher_n_183,
      iClock => iClock,
      iROMRData(31 downto 0) => iROMRData(31 downto 0),
      \iROMRData[28]\(0) => \Inst_Executor/Inst_ALU/rCmpResult\,
      iROMRData_0_sp_1 => Inst_Dispatcher_n_174,
      iROMRData_18_sp_1 => Inst_Dispatcher_n_180,
      iReadValid => iReadValid,
      iReadyBusy(0) => iReadyBusy(0),
      iReset => iReset,
      iToECCRCmdReady => iToECCRCmdReady,
      iToECCRCmdReady_0(1) => Inst_Dispatcher_n_255,
      iToECCRCmdReady_0(0) => Inst_Dispatcher_n_256,
      iToECCRLast => iToECCRLast,
      iToECCRLast_0 => Inst_Dispatcher_n_260,
      iToECCRValid => iToECCRValid,
      iToECCWCmdReady => iToECCWCmdReady,
      iToECCWCmdReady_0(1) => Inst_Dispatcher_n_264,
      iToECCWCmdReady_0(0) => Inst_Dispatcher_n_265,
      iToECCWReady => iToECCWReady,
      iToECCWReady_0 => Inst_Dispatcher_n_254,
      iWriteReady => iWriteReady,
      oCMDValid => oCMDValid,
      oToECCWLast => oToECCWLast,
      oWriteLast => oWriteLast,
      rBufHalfWordWriteValid_reg => rBufHalfWordWriteValid_i_1_n_0,
      rBufWordWriteValid_reg => rBufWordWriteValid_i_1_n_0,
      rCoreAccWriteValid_reg => rCoreAccWriteValid_i_1_n_0,
      \rCount_reg[0]\(0) => Inst_ScrambleDecoder_n_2,
      \rCount_reg[0]_0\(0) => Inst_ScrambleEncoder_n_2,
      \rCounter_reg[31]\ => Inst_ScrambleEncoder_n_1,
      \rCounter_reg[31]_0\ => Inst_ScrambleDecoder_n_1,
      rCurState => \Inst_DataDriver_FromLLNFCToDPL_UpDD/rCurState\,
      rCurState_0 => \Inst_DataDriver_FromDPLToLLNFC_DownDD/rCurState\,
      rCurState_reg => Inst_ScrambleEncoder_n_3,
      rCurState_reg_0 => Inst_ScrambleDecoder_n_3,
      rExtReadValid_reg => rExtReadValid_i_1_n_0,
      rExtWriteValid_reg => rExtWriteValid_i_1_n_0,
      rNextRState => \Inst_AddressDecoder/rNextRState\,
      rNextWState => \Inst_AddressDecoder/rNextWState\,
      \rNumberOfItems_reg[15]\(7) => Inst_AXI4LiteSlaveInterface_n_16,
      \rNumberOfItems_reg[15]\(6) => Inst_AXI4LiteSlaveInterface_n_17,
      \rNumberOfItems_reg[15]\(5) => Inst_AXI4LiteSlaveInterface_n_18,
      \rNumberOfItems_reg[15]\(4) => Inst_AXI4LiteSlaveInterface_n_19,
      \rNumberOfItems_reg[15]\(3) => Inst_AXI4LiteSlaveInterface_n_20,
      \rNumberOfItems_reg[15]\(2) => Inst_AXI4LiteSlaveInterface_n_21,
      \rNumberOfItems_reg[15]\(1) => Inst_AXI4LiteSlaveInterface_n_22,
      \rNumberOfItems_reg[15]\(0) => Inst_AXI4LiteSlaveInterface_n_23,
      \rNumberOfItems_reg[23]\(7) => Inst_AXI4LiteSlaveInterface_n_8,
      \rNumberOfItems_reg[23]\(6) => Inst_AXI4LiteSlaveInterface_n_9,
      \rNumberOfItems_reg[23]\(5) => Inst_AXI4LiteSlaveInterface_n_10,
      \rNumberOfItems_reg[23]\(4) => Inst_AXI4LiteSlaveInterface_n_11,
      \rNumberOfItems_reg[23]\(3) => Inst_AXI4LiteSlaveInterface_n_12,
      \rNumberOfItems_reg[23]\(2) => Inst_AXI4LiteSlaveInterface_n_13,
      \rNumberOfItems_reg[23]\(1) => Inst_AXI4LiteSlaveInterface_n_14,
      \rNumberOfItems_reg[23]\(0) => Inst_AXI4LiteSlaveInterface_n_15,
      \rNumberOfItems_reg[7]\(6) => Inst_AXI4LiteSlaveInterface_n_24,
      \rNumberOfItems_reg[7]\(5) => Inst_AXI4LiteSlaveInterface_n_25,
      \rNumberOfItems_reg[7]\(4) => Inst_AXI4LiteSlaveInterface_n_26,
      \rNumberOfItems_reg[7]\(3) => Inst_AXI4LiteSlaveInterface_n_27,
      \rNumberOfItems_reg[7]\(2) => Inst_AXI4LiteSlaveInterface_n_28,
      \rNumberOfItems_reg[7]\(1) => Inst_AXI4LiteSlaveInterface_n_29,
      \rNumberOfItems_reg[7]\(0) => Inst_AXI4LiteSlaveInterface_n_30,
      \rNumberOfItems_reg[8]\ => Inst_Dispatcher_n_178,
      rOpcode0 => rOpcode0,
      rOutCmdValid => rOutCmdValid,
      \rPeriod_reg[31]\(0) => \Inst_RegExt/iSettingValid013_out\,
      \rPeriod_reg[31]_0\(0) => \Inst_RegExt/iSettingValid011_out\,
      \rPeriod_reg[31]_1\(0) => \Inst_RegExt/iSettingValid09_out\,
      \rPeriod_reg[31]_2\(0) => \Inst_RegExt/iSettingValid07_out\,
      \rPeriod_reg[31]_3\(0) => \Inst_RegExt/iSettingValid05_out\,
      \rPeriod_reg[31]_4\(0) => \Inst_RegExt/iSettingValid03_out\,
      \rPeriod_reg[31]_5\(0) => \Inst_RegExt/iSettingValid01_out\,
      \rPeriod_reg[31]_6\(0) => \Inst_RegExt/iSettingValid0\,
      \rProgramCounter_reg[31]\(31 downto 0) => oROMAddr(31 downto 0),
      \rPushDataCursor_reg[0]\(0) => \Inst_RegSPD/p_0_in\(1),
      \rReadAddress_reg[4]\ => Inst_Dispatcher_n_186,
      \rReadAddress_reg[4]_0\ => Inst_Dispatcher_n_189,
      \rReadAddress_reg[4]_1\ => Inst_Dispatcher_n_192,
      \rReadAddress_reg[4]_10\ => Inst_Dispatcher_n_219,
      \rReadAddress_reg[4]_11\ => Inst_Dispatcher_n_222,
      \rReadAddress_reg[4]_12\ => Inst_Dispatcher_n_225,
      \rReadAddress_reg[4]_13\ => Inst_Dispatcher_n_228,
      \rReadAddress_reg[4]_14\ => Inst_Dispatcher_n_231,
      \rReadAddress_reg[4]_15\ => Inst_Dispatcher_n_234,
      \rReadAddress_reg[4]_16\ => Inst_Dispatcher_n_237,
      \rReadAddress_reg[4]_17\ => Inst_Dispatcher_n_240,
      \rReadAddress_reg[4]_18\ => Inst_Dispatcher_n_243,
      \rReadAddress_reg[4]_19\ => Inst_Dispatcher_n_246,
      \rReadAddress_reg[4]_2\ => Inst_Dispatcher_n_195,
      \rReadAddress_reg[4]_20\ => Inst_Dispatcher_n_249,
      \rReadAddress_reg[4]_21\ => Inst_Dispatcher_n_252,
      \rReadAddress_reg[4]_3\ => Inst_Dispatcher_n_198,
      \rReadAddress_reg[4]_4\ => Inst_Dispatcher_n_201,
      \rReadAddress_reg[4]_5\ => Inst_Dispatcher_n_204,
      \rReadAddress_reg[4]_6\ => Inst_Dispatcher_n_207,
      \rReadAddress_reg[4]_7\ => Inst_Dispatcher_n_210,
      \rReadAddress_reg[4]_8\ => Inst_Dispatcher_n_213,
      \rReadAddress_reg[4]_9\ => Inst_Dispatcher_n_216,
      \rReadData_reg[10]\(3 downto 0) => wCReadAddress(5 downto 2),
      \rReadData_reg[10]_0\ => Inst_AXI4LiteSlaveInterface_n_80,
      \rReadData_reg[30]\(22 downto 20) => \Inst_RegExt/p_0_in\(30 downto 28),
      \rReadData_reg[30]\(19 downto 18) => \Inst_RegExt/p_0_in\(25 downto 24),
      \rReadData_reg[30]\(17 downto 14) => \Inst_RegExt/p_0_in\(21 downto 18),
      \rReadData_reg[30]\(13 downto 12) => \Inst_RegExt/p_0_in\(16 downto 15),
      \rReadData_reg[30]\(11 downto 10) => \Inst_RegExt/p_0_in\(12 downto 11),
      \rReadData_reg[30]\(9 downto 0) => \Inst_RegExt/p_0_in\(9 downto 0),
      \rReadData_reg[31]\(31 downto 0) => wExtReadData(31 downto 0),
      rSPadReadValid_reg => rSPadReadValid_i_1_n_0,
      rSPadWriteValid_reg => rSPadWriteValid_i_1_n_0,
      \rSampledCount_reg[0]\ => Inst_Dispatcher_n_250,
      \rSampledCount_reg[0]_0\ => Inst_Dispatcher_n_251,
      \rSampledCount_reg[11]\ => Inst_Dispatcher_n_220,
      \rSampledCount_reg[11]_0\ => Inst_Dispatcher_n_221,
      \rSampledCount_reg[12]\ => Inst_Dispatcher_n_217,
      \rSampledCount_reg[12]_0\ => Inst_Dispatcher_n_218,
      \rSampledCount_reg[15]\ => Inst_Dispatcher_n_214,
      \rSampledCount_reg[15]_0\ => Inst_Dispatcher_n_215,
      \rSampledCount_reg[16]\ => Inst_Dispatcher_n_211,
      \rSampledCount_reg[16]_0\ => Inst_Dispatcher_n_212,
      \rSampledCount_reg[18]\ => Inst_Dispatcher_n_208,
      \rSampledCount_reg[18]_0\ => Inst_Dispatcher_n_209,
      \rSampledCount_reg[19]\ => Inst_Dispatcher_n_205,
      \rSampledCount_reg[19]_0\ => Inst_Dispatcher_n_206,
      \rSampledCount_reg[1]\ => Inst_Dispatcher_n_247,
      \rSampledCount_reg[1]_0\ => Inst_Dispatcher_n_248,
      \rSampledCount_reg[20]\ => Inst_Dispatcher_n_202,
      \rSampledCount_reg[20]_0\ => Inst_Dispatcher_n_203,
      \rSampledCount_reg[21]\ => Inst_Dispatcher_n_199,
      \rSampledCount_reg[21]_0\ => Inst_Dispatcher_n_200,
      \rSampledCount_reg[24]\ => Inst_Dispatcher_n_196,
      \rSampledCount_reg[24]_0\ => Inst_Dispatcher_n_197,
      \rSampledCount_reg[25]\ => Inst_Dispatcher_n_193,
      \rSampledCount_reg[25]_0\ => Inst_Dispatcher_n_194,
      \rSampledCount_reg[28]\ => Inst_Dispatcher_n_190,
      \rSampledCount_reg[28]_0\ => Inst_Dispatcher_n_191,
      \rSampledCount_reg[29]\ => Inst_Dispatcher_n_187,
      \rSampledCount_reg[29]_0\ => Inst_Dispatcher_n_188,
      \rSampledCount_reg[2]\ => Inst_Dispatcher_n_244,
      \rSampledCount_reg[2]_0\ => Inst_Dispatcher_n_245,
      \rSampledCount_reg[30]\ => Inst_Dispatcher_n_184,
      \rSampledCount_reg[30]_0\ => Inst_Dispatcher_n_185,
      \rSampledCount_reg[3]\ => Inst_Dispatcher_n_241,
      \rSampledCount_reg[3]_0\ => Inst_Dispatcher_n_242,
      \rSampledCount_reg[4]\ => Inst_Dispatcher_n_238,
      \rSampledCount_reg[4]_0\ => Inst_Dispatcher_n_239,
      \rSampledCount_reg[5]\ => Inst_Dispatcher_n_235,
      \rSampledCount_reg[5]_0\ => Inst_Dispatcher_n_236,
      \rSampledCount_reg[6]\ => Inst_Dispatcher_n_232,
      \rSampledCount_reg[6]_0\ => Inst_Dispatcher_n_233,
      \rSampledCount_reg[7]\ => Inst_Dispatcher_n_229,
      \rSampledCount_reg[7]_0\ => Inst_Dispatcher_n_230,
      \rSampledCount_reg[8]\ => Inst_Dispatcher_n_226,
      \rSampledCount_reg[8]_0\ => Inst_Dispatcher_n_227,
      \rSampledCount_reg[9]\ => Inst_Dispatcher_n_223,
      \rSampledCount_reg[9]_0\ => Inst_Dispatcher_n_224,
      rScramblerGEn => rScramblerGEn_2,
      rScramblerGEn_1 => rScramblerGEn,
      rValid_reg => rValid_i_1_n_0,
      rZero_reg(0) => \Inst_Executor/wALUFlags\(0),
      rZero_reg_0 => rZero_i_1_n_0,
      wBufHalfWordWriteValid => wBufHalfWordWriteValid,
      wBufWordWriteValid => wBufWordWriteValid,
      wCReadAck => wCReadAck,
      wCWriteAck => wCWriteAck,
      wCoreAccWriteValid => wCoreAccWriteValid,
      wExtReadAck => wExtReadAck,
      wExtReadValid => wExtReadValid,
      wExtWriteValid => wExtWriteValid,
      wSPQueueCount(31 downto 0) => wSPQueueCount(31 downto 0),
      wSPadReadAck => wSPadReadAck,
      wSPadReadValid => wSPadReadValid,
      wSPadWriteValid => wSPadWriteValid
    );
Inst_ScrambleDecoder: entity work.sys_top_t4nfc_hlper_2_0_ScrambleDecoder
     port map (
      D(1) => Inst_Dispatcher_n_264,
      D(0) => Inst_Dispatcher_n_265,
      E(0) => rRowAddress,
      \FSM_onehot_rCurState_reg[0]_0\ => Inst_Dispatcher_n_254,
      \FSM_onehot_rCurState_reg[0]_1\ => Inst_Dispatcher_n_261,
      Q(2) => Inst_ScrambleDecoder_n_5,
      Q(1) => Inst_ScrambleDecoder_n_6,
      Q(0) => wDWChDisp2ScrambCmdReady,
      dout(61 downto 0) => \^dout\(61 downto 0),
      iClock => iClock,
      iReadData(31 downto 0) => iReadData(31 downto 0),
      iReadValid => iReadValid,
      iReadValid_0 => Inst_ScrambleDecoder_n_1,
      iReadValid_1 => Inst_ScrambleDecoder_n_3,
      iReset => iReset,
      iToECCWCmdReady => iToECCWCmdReady,
      iToECCWReady => iToECCWReady,
      oReadReady => oReadReady,
      oToECCWAddress(31 downto 0) => oToECCWAddress(31 downto 0),
      oToECCWCmdValid => oToECCWCmdValid,
      oToECCWData(31 downto 0) => oToECCWData(31 downto 0),
      oToECCWLength(15 downto 0) => oToECCWLength(15 downto 0),
      oToECCWOpcode(5 downto 0) => oToECCWOpcode(5 downto 0),
      oToECCWSourceID(4 downto 0) => oToECCWSourceID(4 downto 0),
      oToECCWTargetID(2 downto 0) => oToECCWTargetID(2 downto 0),
      oToECCWValid => oToECCWValid,
      rCurState => \Inst_DataDriver_FromLLNFCToDPL_UpDD/rCurState\,
      rCurState_reg(0) => Inst_ScrambleDecoder_n_2,
      \rLength_reg[15]_0\(0) => rOpcode0,
      rScramblerGEn => rScramblerGEn,
      rScramblerGEn_reg_0 => Inst_Dispatcher_n_267
    );
Inst_ScrambleEncoder: entity work.sys_top_t4nfc_hlper_2_0_ScrambleEncoder
     port map (
      D(1) => Inst_Dispatcher_n_255,
      D(0) => Inst_Dispatcher_n_256,
      E(0) => rRowAddress_1,
      \FSM_onehot_rCurState_reg[0]_0\ => Inst_Dispatcher_n_260,
      \FSM_onehot_rCurState_reg[0]_1\ => Inst_Dispatcher_n_259,
      \FSM_onehot_rCurState_reg[3]_0\ => Inst_ScrambleEncoder_n_1,
      \FSM_onehot_rCurState_reg[3]_1\ => Inst_ScrambleEncoder_n_3,
      Q(2) => Inst_ScrambleEncoder_n_5,
      Q(1) => Inst_ScrambleEncoder_n_6,
      Q(0) => wDRChDisp2ScrambCmdReady,
      dout(61 downto 0) => \^dout\(61 downto 0),
      iClock => iClock,
      iReset => iReset,
      iToECCRCmdReady => iToECCRCmdReady,
      iToECCRData(31 downto 0) => iToECCRData(31 downto 0),
      iToECCRValid => iToECCRValid,
      iWriteReady => iWriteReady,
      oToECCRAddress(31 downto 0) => oToECCRAddress(31 downto 0),
      oToECCRCmdValid => oToECCRCmdValid,
      oToECCRLength(15 downto 0) => oToECCRLength(15 downto 0),
      oToECCROpcode(5 downto 0) => oToECCROpcode(5 downto 0),
      oToECCRReady => oToECCRReady,
      oToECCRSourceID(4 downto 0) => oToECCRSourceID(4 downto 0),
      oToECCRTargetID(2 downto 0) => oToECCRTargetID(2 downto 0),
      oWriteData(31 downto 0) => oWriteData(31 downto 0),
      oWriteValid => oWriteValid,
      rCurState => \Inst_DataDriver_FromDPLToLLNFC_DownDD/rCurState\,
      rCurState_reg(0) => Inst_ScrambleEncoder_n_2,
      \rLength_reg[15]_0\(0) => rOpcode0_0,
      rScramblerGEn => rScramblerGEn_2,
      rScramblerGEn_reg_0 => Inst_Dispatcher_n_266
    );
rBufHalfWordWriteValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550010"
    )
        port map (
      I0 => Inst_Dispatcher_n_177,
      I1 => iROMRData(24),
      I2 => iROMRData(25),
      I3 => iROMRData(31),
      I4 => wBufHalfWordWriteValid,
      O => rBufHalfWordWriteValid_i_1_n_0
    );
rBufWordWriteValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0020"
    )
        port map (
      I0 => iROMRData(25),
      I1 => iROMRData(31),
      I2 => iROMRData(24),
      I3 => Inst_Dispatcher_n_177,
      I4 => wBufWordWriteValid,
      O => rBufWordWriteValid_i_1_n_0
    );
rCoreAccWriteValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000400000"
    )
        port map (
      I0 => wCWriteAddress(11),
      I1 => wCWriteAddress(12),
      I2 => Inst_AXI4LiteSlaveInterface_n_81,
      I3 => wCWriteAck,
      I4 => wCWriteValid,
      I5 => wCoreAccWriteValid,
      O => rCoreAccWriteValid_i_1_n_0
    );
rExtReadValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000400000"
    )
        port map (
      I0 => wCReadAddress(12),
      I1 => wCReadAddress(13),
      I2 => Inst_AXI4LiteSlaveInterface_n_55,
      I3 => wCReadAck,
      I4 => wCReadValid,
      I5 => wExtReadValid,
      O => rExtReadValid_i_1_n_0
    );
rExtWriteValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000100000"
    )
        port map (
      I0 => wCWriteAddress(12),
      I1 => wCWriteAddress(14),
      I2 => wCWriteAddress(13),
      I3 => wCWriteAddress(15),
      I4 => \Inst_AddressDecoder/rNextWState\,
      I5 => wExtWriteValid,
      O => rExtWriteValid_i_1_n_0
    );
rReadAck_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wExtReadValid,
      I1 => wExtReadAck,
      O => \Inst_RegExt/rReadAck0\
    );
rSPadReadValid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => wCReadAck,
      I1 => wCReadValid,
      I2 => Inst_AXI4LiteSlaveInterface_n_56,
      I3 => wSPadReadValid,
      O => rSPadReadValid_i_1_n_0
    );
rSPadWriteValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000040000"
    )
        port map (
      I0 => wCWriteAddress(13),
      I1 => wCWriteAddress(14),
      I2 => wCWriteAddress(15),
      I3 => wCWriteAddress(12),
      I4 => \Inst_AddressDecoder/rNextWState\,
      I5 => wSPadWriteValid,
      O => rSPadWriteValid_i_1_n_0
    );
rValid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => rOutCmdValid,
      I1 => Inst_Dispatcher_n_183,
      I2 => \Inst_IOCmdBuffer/wWriteBufferEmpty\,
      O => rValid_i_1_n_0
    );
rZero_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Inst_Dispatcher_n_182,
      I1 => Inst_Dispatcher_n_174,
      I2 => Inst_Dispatcher_n_180,
      I3 => Inst_Dispatcher_n_181,
      I4 => \Inst_Executor/Inst_ALU/rCmpResult\,
      I5 => \Inst_Executor/wALUFlags\(0),
      O => rZero_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_t4nfc_hlper_2_0 is
  port (
    iClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    C_AWVALID : in STD_LOGIC;
    C_AWREADY : out STD_LOGIC;
    C_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C_WVALID : in STD_LOGIC;
    C_WREADY : out STD_LOGIC;
    C_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_BVALID : out STD_LOGIC;
    C_BREADY : in STD_LOGIC;
    C_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C_ARVALID : in STD_LOGIC;
    C_ARREADY : out STD_LOGIC;
    C_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C_RVALID : out STD_LOGIC;
    C_RREADY : in STD_LOGIC;
    C_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D_AWVALID : out STD_LOGIC;
    D_AWREADY : in STD_LOGIC;
    D_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_WLAST : out STD_LOGIC;
    D_WVALID : out STD_LOGIC;
    D_WREADY : in STD_LOGIC;
    D_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D_BVALID : in STD_LOGIC;
    D_BREADY : out STD_LOGIC;
    D_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D_ARVALID : out STD_LOGIC;
    D_ARREADY : in STD_LOGIC;
    D_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D_RLAST : in STD_LOGIC;
    D_RVALID : in STD_LOGIC;
    D_RREADY : out STD_LOGIC;
    oOpcode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    oTargetID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oSourceID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oLength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oCMDValid : out STD_LOGIC;
    iCMDReady : in STD_LOGIC;
    oWriteData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oWriteLast : out STD_LOGIC;
    oWriteValid : out STD_LOGIC;
    iWriteReady : in STD_LOGIC;
    iReadData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iReadLast : in STD_LOGIC;
    iReadValid : in STD_LOGIC;
    oReadReady : out STD_LOGIC;
    iReadyBusy : in STD_LOGIC_VECTOR ( 7 downto 0 );
    oROMClock : out STD_LOGIC;
    oROMReset : out STD_LOGIC;
    oROMAddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oROMRW : out STD_LOGIC;
    oROMEnable : out STD_LOGIC;
    oROMWData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iROMRData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    oToECCWOpcode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    oToECCWTargetID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCWSourceID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCWAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oToECCWLength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oToECCWCmdValid : out STD_LOGIC;
    iToECCWCmdReady : in STD_LOGIC;
    oToECCWData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oToECCWValid : out STD_LOGIC;
    oToECCWLast : out STD_LOGIC;
    iToECCWReady : in STD_LOGIC;
    oToECCROpcode : out STD_LOGIC_VECTOR ( 5 downto 0 );
    oToECCRTargetID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCRSourceID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    oToECCRAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oToECCRLength : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oToECCRCmdValid : out STD_LOGIC;
    iToECCRCmdReady : in STD_LOGIC;
    iToECCRData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iToECCRValid : in STD_LOGIC;
    iToECCRLast : in STD_LOGIC;
    oToECCRReady : out STD_LOGIC;
    ifromECCWOpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ifromECCWTargetID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ifromECCWSourceID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ifromECCWAddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ifromECCWLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ifromECCWCmdValid : in STD_LOGIC;
    ofromECCWCmdReady : out STD_LOGIC;
    ifromECCWData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ifromECCWValid : in STD_LOGIC;
    ifromECCWLast : in STD_LOGIC;
    ofromECCWReady : out STD_LOGIC;
    ifromECCROpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ifromECCRTargetID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ifromECCRSourceID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ifromECCRAddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ifromECCRLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ifromECCRCmdValid : in STD_LOGIC;
    ofromECCRCmdReady : out STD_LOGIC;
    ofromECCRData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ofromECCRValid : out STD_LOGIC;
    ofromECCRLast : out STD_LOGIC;
    ifromECCRReady : in STD_LOGIC;
    O_DEBUG : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sys_top_t4nfc_hlper_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sys_top_t4nfc_hlper_2_0 : entity is "sys_top_t4nfc_hlper_0_0,FMCTop,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sys_top_t4nfc_hlper_2_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of sys_top_t4nfc_hlper_2_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sys_top_t4nfc_hlper_2_0 : entity is "FMCTop,Vivado 2019.1";
end sys_top_t4nfc_hlper_2_0;

architecture STRUCTURE of sys_top_t4nfc_hlper_2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^c_awready\ : STD_LOGIC;
  signal \^d_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^iclock\ : STD_LOGIC;
  signal \^ireset\ : STD_LOGIC;
  signal \^otargetid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^otoeccrtargetid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^otoeccwtargetid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of C_ARREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARREADY";
  attribute X_INTERFACE_INFO of C_ARVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARVALID";
  attribute X_INTERFACE_INFO of C_AWREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWREADY";
  attribute X_INTERFACE_INFO of C_AWVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWVALID";
  attribute X_INTERFACE_INFO of C_BREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if BREADY";
  attribute X_INTERFACE_INFO of C_BVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if BVALID";
  attribute X_INTERFACE_INFO of C_RREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if RREADY";
  attribute X_INTERFACE_INFO of C_RVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if RVALID";
  attribute X_INTERFACE_INFO of C_WREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if WREADY";
  attribute X_INTERFACE_INFO of C_WVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if WVALID";
  attribute X_INTERFACE_INFO of D_ARREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARREADY";
  attribute X_INTERFACE_INFO of D_ARVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARVALID";
  attribute X_INTERFACE_INFO of D_AWREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWREADY";
  attribute X_INTERFACE_INFO of D_AWVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWVALID";
  attribute X_INTERFACE_INFO of D_BREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if BREADY";
  attribute X_INTERFACE_INFO of D_BVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if BVALID";
  attribute X_INTERFACE_INFO of D_RLAST : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if RLAST";
  attribute X_INTERFACE_INFO of D_RREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if RREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of D_RREADY : signal is "XIL_INTERFACENAME nfch_data_if, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 49999000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /pll_bank10_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of D_RVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if RVALID";
  attribute X_INTERFACE_INFO of D_WLAST : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if WLAST";
  attribute X_INTERFACE_INFO of D_WREADY : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if WREADY";
  attribute X_INTERFACE_INFO of D_WVALID : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if WVALID";
  attribute X_INTERFACE_INFO of iCMDReady : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if CMDReady";
  attribute X_INTERFACE_INFO of iClock : signal is "xilinx.com:signal:clock:1.0 iClock CLK";
  attribute X_INTERFACE_PARAMETER of iClock : signal is "XIL_INTERFACENAME iClock, ASSOCIATED_BUSIF nfch_cmd_if:nfch_data_if:v2nfc_if:to_ecc_if:from_ecc_if, ASSOCIATED_RESET iReset, FREQ_HZ 49999000, PHASE 0.0, CLK_DOMAIN /pll_bank10_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iReadLast : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadLast";
  attribute X_INTERFACE_INFO of iReadValid : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadValid";
  attribute X_INTERFACE_INFO of iReset : signal is "xilinx.com:signal:reset:1.0 iReset RST";
  attribute X_INTERFACE_PARAMETER of iReset : signal is "XIL_INTERFACENAME iReset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iToECCRCmdReady : signal is "enclab:user:ecc_if:1.0 to_ecc_if RCmdReady";
  attribute X_INTERFACE_INFO of iToECCRLast : signal is "enclab:user:ecc_if:1.0 to_ecc_if RLast";
  attribute X_INTERFACE_INFO of iToECCRValid : signal is "enclab:user:ecc_if:1.0 to_ecc_if RValid";
  attribute X_INTERFACE_INFO of iToECCWCmdReady : signal is "enclab:user:ecc_if:1.0 to_ecc_if WCmdReady";
  attribute X_INTERFACE_INFO of iToECCWReady : signal is "enclab:user:ecc_if:1.0 to_ecc_if WReady";
  attribute X_INTERFACE_INFO of iWriteReady : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteReady";
  attribute X_INTERFACE_INFO of ifromECCRCmdValid : signal is "enclab:user:ecc_if:1.0 from_ecc_if RCmdValid";
  attribute X_INTERFACE_INFO of ifromECCRReady : signal is "enclab:user:ecc_if:1.0 from_ecc_if RReady";
  attribute X_INTERFACE_INFO of ifromECCWCmdValid : signal is "enclab:user:ecc_if:1.0 from_ecc_if WCmdValid";
  attribute X_INTERFACE_INFO of ifromECCWLast : signal is "enclab:user:ecc_if:1.0 from_ecc_if WLast";
  attribute X_INTERFACE_INFO of ifromECCWValid : signal is "enclab:user:ecc_if:1.0 from_ecc_if WValid";
  attribute X_INTERFACE_INFO of oCMDValid : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if CMDValid";
  attribute X_INTERFACE_INFO of oROMClock : signal is "xilinx.com:interface:bram:1.0 ucode_if CLK";
  attribute X_INTERFACE_INFO of oROMEnable : signal is "xilinx.com:interface:bram:1.0 ucode_if EN";
  attribute X_INTERFACE_INFO of oROMRW : signal is "xilinx.com:interface:bram:1.0 ucode_if WE";
  attribute X_INTERFACE_INFO of oROMReset : signal is "xilinx.com:interface:bram:1.0 ucode_if RST";
  attribute X_INTERFACE_INFO of oReadReady : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadReady";
  attribute X_INTERFACE_INFO of oToECCRCmdValid : signal is "enclab:user:ecc_if:1.0 to_ecc_if RCmdValid";
  attribute X_INTERFACE_INFO of oToECCRReady : signal is "enclab:user:ecc_if:1.0 to_ecc_if RReady";
  attribute X_INTERFACE_INFO of oToECCWCmdValid : signal is "enclab:user:ecc_if:1.0 to_ecc_if WCmdValid";
  attribute X_INTERFACE_INFO of oToECCWLast : signal is "enclab:user:ecc_if:1.0 to_ecc_if WLast";
  attribute X_INTERFACE_INFO of oToECCWValid : signal is "enclab:user:ecc_if:1.0 to_ecc_if WValid";
  attribute X_INTERFACE_INFO of oWriteLast : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteLast";
  attribute X_INTERFACE_INFO of oWriteValid : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteValid";
  attribute X_INTERFACE_INFO of ofromECCRCmdReady : signal is "enclab:user:ecc_if:1.0 from_ecc_if RCmdReady";
  attribute X_INTERFACE_INFO of ofromECCRLast : signal is "enclab:user:ecc_if:1.0 from_ecc_if RLast";
  attribute X_INTERFACE_INFO of ofromECCRValid : signal is "enclab:user:ecc_if:1.0 from_ecc_if RValid";
  attribute X_INTERFACE_INFO of ofromECCWCmdReady : signal is "enclab:user:ecc_if:1.0 from_ecc_if WCmdReady";
  attribute X_INTERFACE_INFO of ofromECCWReady : signal is "enclab:user:ecc_if:1.0 from_ecc_if WReady";
  attribute X_INTERFACE_INFO of C_ARADDR : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARADDR";
  attribute X_INTERFACE_INFO of C_ARPROT : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARPROT";
  attribute X_INTERFACE_INFO of C_AWADDR : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWADDR";
  attribute X_INTERFACE_INFO of C_AWPROT : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWPROT";
  attribute X_INTERFACE_INFO of C_BRESP : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if BRESP";
  attribute X_INTERFACE_INFO of C_RDATA : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if RDATA";
  attribute X_INTERFACE_INFO of C_RRESP : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if RRESP";
  attribute X_INTERFACE_PARAMETER of C_RRESP : signal is "XIL_INTERFACENAME nfch_cmd_if, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 49999000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /pll_bank10_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of C_WDATA : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if WDATA";
  attribute X_INTERFACE_INFO of C_WSTRB : signal is "xilinx.com:interface:aximm:1.0 nfch_cmd_if WSTRB";
  attribute X_INTERFACE_INFO of D_ARADDR : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARADDR";
  attribute X_INTERFACE_INFO of D_ARBURST : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARBURST";
  attribute X_INTERFACE_INFO of D_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARCACHE";
  attribute X_INTERFACE_INFO of D_ARLEN : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARLEN";
  attribute X_INTERFACE_INFO of D_ARPROT : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARPROT";
  attribute X_INTERFACE_INFO of D_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if ARSIZE";
  attribute X_INTERFACE_INFO of D_AWADDR : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWADDR";
  attribute X_INTERFACE_INFO of D_AWBURST : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWBURST";
  attribute X_INTERFACE_INFO of D_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWCACHE";
  attribute X_INTERFACE_INFO of D_AWLEN : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWLEN";
  attribute X_INTERFACE_INFO of D_AWPROT : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWPROT";
  attribute X_INTERFACE_INFO of D_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if AWSIZE";
  attribute X_INTERFACE_INFO of D_BRESP : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if BRESP";
  attribute X_INTERFACE_INFO of D_RDATA : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if RDATA";
  attribute X_INTERFACE_INFO of D_RRESP : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if RRESP";
  attribute X_INTERFACE_INFO of D_WDATA : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if WDATA";
  attribute X_INTERFACE_INFO of D_WSTRB : signal is "xilinx.com:interface:aximm:1.0 nfch_data_if WSTRB";
  attribute X_INTERFACE_INFO of iROMRData : signal is "xilinx.com:interface:bram:1.0 ucode_if DOUT";
  attribute X_INTERFACE_PARAMETER of iROMRData : signal is "XIL_INTERFACENAME ucode_if, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of iReadData : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadData";
  attribute X_INTERFACE_INFO of iToECCRData : signal is "enclab:user:ecc_if:1.0 to_ecc_if RData";
  attribute X_INTERFACE_INFO of ifromECCRAddress : signal is "enclab:user:ecc_if:1.0 from_ecc_if RAddress";
  attribute X_INTERFACE_INFO of ifromECCRLength : signal is "enclab:user:ecc_if:1.0 from_ecc_if RLength";
  attribute X_INTERFACE_INFO of ifromECCROpcode : signal is "enclab:user:ecc_if:1.0 from_ecc_if ROpcode";
  attribute X_INTERFACE_INFO of ifromECCRSourceID : signal is "enclab:user:ecc_if:1.0 from_ecc_if RSourceID";
  attribute X_INTERFACE_INFO of ifromECCRTargetID : signal is "enclab:user:ecc_if:1.0 from_ecc_if RTargetID";
  attribute X_INTERFACE_INFO of ifromECCWAddress : signal is "enclab:user:ecc_if:1.0 from_ecc_if WAddress";
  attribute X_INTERFACE_INFO of ifromECCWData : signal is "enclab:user:ecc_if:1.0 from_ecc_if WData";
  attribute X_INTERFACE_INFO of ifromECCWLength : signal is "enclab:user:ecc_if:1.0 from_ecc_if WLength";
  attribute X_INTERFACE_INFO of ifromECCWOpcode : signal is "enclab:user:ecc_if:1.0 from_ecc_if WOpcode";
  attribute X_INTERFACE_INFO of ifromECCWSourceID : signal is "enclab:user:ecc_if:1.0 from_ecc_if WSourceID";
  attribute X_INTERFACE_INFO of ifromECCWTargetID : signal is "enclab:user:ecc_if:1.0 from_ecc_if WTargetID";
  attribute X_INTERFACE_INFO of oAddress : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if Address";
  attribute X_INTERFACE_INFO of oLength : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if Length";
  attribute X_INTERFACE_INFO of oOpcode : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if Opcode";
  attribute X_INTERFACE_INFO of oROMAddr : signal is "xilinx.com:interface:bram:1.0 ucode_if ADDR";
  attribute X_INTERFACE_INFO of oROMWData : signal is "xilinx.com:interface:bram:1.0 ucode_if DIN";
  attribute X_INTERFACE_INFO of oSourceID : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if SourceID";
  attribute X_INTERFACE_INFO of oTargetID : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if TargetID";
  attribute X_INTERFACE_INFO of oToECCRAddress : signal is "enclab:user:ecc_if:1.0 to_ecc_if RAddress";
  attribute X_INTERFACE_INFO of oToECCRLength : signal is "enclab:user:ecc_if:1.0 to_ecc_if RLength";
  attribute X_INTERFACE_INFO of oToECCROpcode : signal is "enclab:user:ecc_if:1.0 to_ecc_if ROpcode";
  attribute X_INTERFACE_INFO of oToECCRSourceID : signal is "enclab:user:ecc_if:1.0 to_ecc_if RSourceID";
  attribute X_INTERFACE_INFO of oToECCRTargetID : signal is "enclab:user:ecc_if:1.0 to_ecc_if RTargetID";
  attribute X_INTERFACE_INFO of oToECCWAddress : signal is "enclab:user:ecc_if:1.0 to_ecc_if WAddress";
  attribute X_INTERFACE_INFO of oToECCWData : signal is "enclab:user:ecc_if:1.0 to_ecc_if WData";
  attribute X_INTERFACE_INFO of oToECCWLength : signal is "enclab:user:ecc_if:1.0 to_ecc_if WLength";
  attribute X_INTERFACE_INFO of oToECCWOpcode : signal is "enclab:user:ecc_if:1.0 to_ecc_if WOpcode";
  attribute X_INTERFACE_INFO of oToECCWSourceID : signal is "enclab:user:ecc_if:1.0 to_ecc_if WSourceID";
  attribute X_INTERFACE_INFO of oToECCWTargetID : signal is "enclab:user:ecc_if:1.0 to_ecc_if WTargetID";
  attribute X_INTERFACE_INFO of oWriteData : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteData";
  attribute X_INTERFACE_INFO of ofromECCRData : signal is "enclab:user:ecc_if:1.0 from_ecc_if RData";
begin
  C_AWREADY <= \^c_awready\;
  C_BRESP(1) <= \<const0>\;
  C_BRESP(0) <= \<const0>\;
  C_RRESP(1) <= \<const0>\;
  C_RRESP(0) <= \<const0>\;
  C_WREADY <= \^c_awready\;
  D_ARBURST(1) <= \<const0>\;
  D_ARBURST(0) <= \<const1>\;
  D_ARCACHE(3) <= \<const0>\;
  D_ARCACHE(2) <= \<const0>\;
  D_ARCACHE(1) <= \<const1>\;
  D_ARCACHE(0) <= \<const0>\;
  D_ARPROT(2) <= \<const0>\;
  D_ARPROT(1) <= \<const0>\;
  D_ARPROT(0) <= \<const0>\;
  D_ARSIZE(2) <= \<const0>\;
  D_ARSIZE(1) <= \<const1>\;
  D_ARSIZE(0) <= \<const0>\;
  D_AWBURST(1) <= \<const0>\;
  D_AWBURST(0) <= \<const1>\;
  D_AWCACHE(3) <= \<const0>\;
  D_AWCACHE(2) <= \<const0>\;
  D_AWCACHE(1) <= \<const1>\;
  D_AWCACHE(0) <= \<const0>\;
  D_AWPROT(2) <= \<const0>\;
  D_AWPROT(1) <= \<const0>\;
  D_AWPROT(0) <= \<const0>\;
  D_AWSIZE(2) <= \<const0>\;
  D_AWSIZE(1) <= \<const1>\;
  D_AWSIZE(0) <= \<const0>\;
  D_BREADY <= \<const1>\;
  D_WSTRB(3) <= \<const1>\;
  D_WSTRB(2) <= \<const1>\;
  D_WSTRB(1) <= \<const1>\;
  D_WSTRB(0) <= \<const1>\;
  O_DEBUG(31) <= \<const0>\;
  O_DEBUG(30) <= \<const0>\;
  O_DEBUG(29) <= \<const0>\;
  O_DEBUG(28) <= \<const0>\;
  O_DEBUG(27) <= \<const0>\;
  O_DEBUG(26) <= \<const0>\;
  O_DEBUG(25) <= \<const0>\;
  O_DEBUG(24) <= \<const0>\;
  O_DEBUG(23) <= \<const0>\;
  O_DEBUG(22) <= \<const0>\;
  O_DEBUG(21) <= \<const0>\;
  O_DEBUG(20) <= \<const0>\;
  O_DEBUG(19) <= \<const0>\;
  O_DEBUG(18) <= \<const0>\;
  O_DEBUG(17) <= \<const0>\;
  O_DEBUG(16) <= \<const0>\;
  O_DEBUG(15) <= \<const0>\;
  O_DEBUG(14) <= \<const0>\;
  O_DEBUG(13) <= \<const0>\;
  O_DEBUG(12) <= \<const0>\;
  O_DEBUG(11) <= \<const0>\;
  O_DEBUG(10) <= \<const0>\;
  O_DEBUG(9) <= \<const0>\;
  O_DEBUG(8) <= \<const0>\;
  O_DEBUG(7) <= \<const0>\;
  O_DEBUG(6) <= \<const0>\;
  O_DEBUG(5) <= \<const0>\;
  O_DEBUG(4) <= \<const0>\;
  O_DEBUG(3) <= \<const0>\;
  O_DEBUG(2) <= \<const0>\;
  O_DEBUG(1) <= \<const0>\;
  O_DEBUG(0) <= \<const0>\;
  \^d_rdata\(31 downto 0) <= D_RDATA(31 downto 0);
  \^iclock\ <= iClock;
  \^ireset\ <= iReset;
  oROMClock <= \^iclock\;
  oROMEnable <= \<const1>\;
  oROMRW <= \<const0>\;
  oROMReset <= \^ireset\;
  oROMWData(31) <= \<const0>\;
  oROMWData(30) <= \<const0>\;
  oROMWData(29) <= \<const0>\;
  oROMWData(28) <= \<const0>\;
  oROMWData(27) <= \<const0>\;
  oROMWData(26) <= \<const0>\;
  oROMWData(25) <= \<const0>\;
  oROMWData(24) <= \<const0>\;
  oROMWData(23) <= \<const0>\;
  oROMWData(22) <= \<const0>\;
  oROMWData(21) <= \<const0>\;
  oROMWData(20) <= \<const0>\;
  oROMWData(19) <= \<const0>\;
  oROMWData(18) <= \<const0>\;
  oROMWData(17) <= \<const0>\;
  oROMWData(16) <= \<const0>\;
  oROMWData(15) <= \<const0>\;
  oROMWData(14) <= \<const0>\;
  oROMWData(13) <= \<const0>\;
  oROMWData(12) <= \<const0>\;
  oROMWData(11) <= \<const0>\;
  oROMWData(10) <= \<const0>\;
  oROMWData(9) <= \<const0>\;
  oROMWData(8) <= \<const0>\;
  oROMWData(7) <= \<const0>\;
  oROMWData(6) <= \<const0>\;
  oROMWData(5) <= \<const0>\;
  oROMWData(4) <= \<const0>\;
  oROMWData(3) <= \<const0>\;
  oROMWData(2) <= \<const0>\;
  oROMWData(1) <= \<const0>\;
  oROMWData(0) <= \<const0>\;
  oTargetID(4) <= \<const0>\;
  oTargetID(3) <= \<const0>\;
  oTargetID(2 downto 0) <= \^otargetid\(2 downto 0);
  oToECCRTargetID(4) <= \<const0>\;
  oToECCRTargetID(3) <= \<const0>\;
  oToECCRTargetID(2 downto 0) <= \^otoeccrtargetid\(2 downto 0);
  oToECCWTargetID(4) <= \<const0>\;
  oToECCWTargetID(3) <= \<const0>\;
  oToECCWTargetID(2 downto 0) <= \^otoeccwtargetid\(2 downto 0);
  ofromECCRData(31 downto 0) <= \^d_rdata\(31 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.sys_top_t4nfc_hlper_2_0_FMCTop
     port map (
      C_ARADDR(15 downto 0) => C_ARADDR(15 downto 0),
      C_ARREADY => C_ARREADY,
      C_ARVALID => C_ARVALID,
      C_AWADDR(15 downto 0) => C_AWADDR(15 downto 0),
      C_AWREADY => \^c_awready\,
      C_AWVALID => C_AWVALID,
      C_BREADY => C_BREADY,
      C_BVALID => C_BVALID,
      C_RDATA(31 downto 0) => C_RDATA(31 downto 0),
      C_RREADY => C_RREADY,
      C_RVALID => C_RVALID,
      C_WDATA(31 downto 0) => C_WDATA(31 downto 0),
      C_WVALID => C_WVALID,
      D_ARADDR(31 downto 0) => D_ARADDR(31 downto 0),
      D_ARLEN(7 downto 0) => D_ARLEN(7 downto 0),
      D_ARREADY => D_ARREADY,
      D_ARVALID => D_ARVALID,
      D_AWADDR(31 downto 0) => D_AWADDR(31 downto 0),
      D_AWLEN(7 downto 0) => D_AWLEN(7 downto 0),
      D_AWREADY => D_AWREADY,
      D_AWVALID => D_AWVALID,
      D_BVALID => D_BVALID,
      D_RREADY => D_RREADY,
      D_RVALID => D_RVALID,
      D_WDATA(31 downto 0) => D_WDATA(31 downto 0),
      D_WLAST => D_WLAST,
      D_WREADY => D_WREADY,
      D_WVALID => D_WVALID,
      din(20 downto 5) => ifromECCWLength(15 downto 0),
      din(4 downto 0) => ifromECCWTargetID(4 downto 0),
      dout(61 downto 56) => oOpcode(5 downto 0),
      dout(55 downto 53) => \^otargetid\(2 downto 0),
      dout(52 downto 48) => oSourceID(4 downto 0),
      dout(47 downto 16) => oAddress(31 downto 0),
      dout(15 downto 0) => oLength(15 downto 0),
      iCMDReady => iCMDReady,
      iClock => \^iclock\,
      iROMRData(31 downto 0) => iROMRData(31 downto 0),
      iReadData(31 downto 0) => iReadData(31 downto 0),
      iReadValid => iReadValid,
      iReadyBusy(7 downto 0) => iReadyBusy(7 downto 0),
      iReset => \^ireset\,
      iToECCRCmdReady => iToECCRCmdReady,
      iToECCRData(31 downto 0) => iToECCRData(31 downto 0),
      iToECCRLast => iToECCRLast,
      iToECCRValid => iToECCRValid,
      iToECCWCmdReady => iToECCWCmdReady,
      iToECCWReady => iToECCWReady,
      iWriteReady => iWriteReady,
      ifromECCRAddress(31 downto 0) => ifromECCRAddress(31 downto 0),
      ifromECCRCmdValid => ifromECCRCmdValid,
      ifromECCRLength(15 downto 0) => ifromECCRLength(15 downto 0),
      ifromECCRReady => ifromECCRReady,
      ifromECCWAddress(31 downto 0) => ifromECCWAddress(31 downto 0),
      ifromECCWCmdValid => ifromECCWCmdValid,
      ifromECCWData(31 downto 0) => ifromECCWData(31 downto 0),
      ifromECCWLast => ifromECCWLast,
      ifromECCWValid => ifromECCWValid,
      oCMDValid => oCMDValid,
      oROMAddr(31 downto 0) => oROMAddr(31 downto 0),
      oReadReady => oReadReady,
      oToECCRAddress(31 downto 0) => oToECCRAddress(31 downto 0),
      oToECCRCmdValid => oToECCRCmdValid,
      oToECCRLength(15 downto 0) => oToECCRLength(15 downto 0),
      oToECCROpcode(5 downto 0) => oToECCROpcode(5 downto 0),
      oToECCRReady => oToECCRReady,
      oToECCRSourceID(4 downto 0) => oToECCRSourceID(4 downto 0),
      oToECCRTargetID(2 downto 0) => \^otoeccrtargetid\(2 downto 0),
      oToECCWAddress(31 downto 0) => oToECCWAddress(31 downto 0),
      oToECCWCmdValid => oToECCWCmdValid,
      oToECCWData(31 downto 0) => oToECCWData(31 downto 0),
      oToECCWLast => oToECCWLast,
      oToECCWLength(15 downto 0) => oToECCWLength(15 downto 0),
      oToECCWOpcode(5 downto 0) => oToECCWOpcode(5 downto 0),
      oToECCWSourceID(4 downto 0) => oToECCWSourceID(4 downto 0),
      oToECCWTargetID(2 downto 0) => \^otoeccwtargetid\(2 downto 0),
      oToECCWValid => oToECCWValid,
      oWriteData(31 downto 0) => oWriteData(31 downto 0),
      oWriteLast => oWriteLast,
      oWriteValid => oWriteValid,
      ofromECCRCmdReady => ofromECCRCmdReady,
      ofromECCRLast => ofromECCRLast,
      ofromECCRValid => ofromECCRValid,
      ofromECCWCmdReady => ofromECCWCmdReady,
      ofromECCWReady => ofromECCWReady
    );
end STRUCTURE;
