// control
`define     ExtOP           2:0
`define     RegWr           3
`define     Branch          6:4
`define     MemtoReg        7
`define     MemWr           8
`define     MemOP           11:9
`define     ALUAsrc         12
`define     ALUBsrc         14:13
`define     ALUctr          18:15


/*    output reg [2:0]ExtOP,
    output reg RegWr,
    output reg [2:0]Branch,
    output reg MemtoReg,
    output reg MemWr,
    output reg [2:0]MemOP,
    output reg ALUAsrc,
    output reg[1:0]ALUBsrc,
    output reg[3:0]ALUctr*/