// Seed: 1161655722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output tri id_3,
    output supply1 id_4
);
  wor id_6;
  assign id_0 = id_2 - {1'd0, 1};
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
  assign id_4 = id_6 + 1 + id_2 - id_2;
  tri id_7 = 1;
endmodule
