// Seed: 3741047563
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output wor id_2,
    output wand id_3,
    output tri0 id_4
    , id_26,
    input wor id_5,
    output wire id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor module_0,
    output tri id_12,
    input supply0 id_13,
    input supply0 id_14,
    output uwire id_15,
    input wand id_16,
    input supply1 id_17,
    output supply0 id_18,
    input wand id_19,
    input wire id_20,
    output tri id_21,
    output wor id_22,
    input tri id_23,
    input wor id_24
);
  logic id_27;
  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd87,
    parameter id_18 = 32'd17,
    parameter id_4  = 32'd34,
    parameter id_8  = 32'd99
) (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    input uwire _id_4,
    output tri0 id_5,
    output wand id_6,
    input tri0 id_7,
    input tri _id_8,
    output supply0 id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    output wire id_13,
    output supply1 id_14,
    input supply0 id_15,
    input tri0 _id_16,
    input wor id_17,
    input tri1 _id_18,
    output uwire id_19,
    input wand id_20
);
  wire [id_4 : id_8  !=  id_16  #  (  .  id_18  (  1  )  )] id_22;
  module_0 modCall_1 (
      id_6,
      id_17,
      id_19,
      id_14,
      id_13,
      id_20,
      id_5,
      id_10,
      id_2,
      id_10,
      id_2,
      id_15,
      id_14,
      id_12,
      id_10,
      id_11,
      id_20,
      id_10,
      id_11,
      id_12,
      id_10,
      id_1,
      id_11,
      id_12,
      id_17
  );
  assign modCall_1.id_9 = 0;
endmodule
