# single RAM can be devied to synchronous and asynchronous
synchronous means write and read follow clock posedge.
We can use reg to make read_data(wire) follow clk
