$date
	Sat Jan  2 18:28:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module iob_knn $end
$var wire 3 ! address [2:0] $end
$var wire 1 " clk $end
$var wire 32 # rdata [31:0] $end
$var wire 1 $ ready $end
$var wire 1 % rst $end
$var wire 1 & valid $end
$var wire 32 ' wdata [31:0] $end
$var wire 4 ( wstrb [3:0] $end
$var wire 32 ) KNN_zsw [31:0] $end
$var reg 1 * KNN_ENABLE $end
$var reg 1 + KNN_RESET $end
$var reg 16 , KNN_x1sw [15:0] $end
$var reg 16 - KNN_x2sw [15:0] $end
$var reg 16 . KNN_y1sw [15:0] $end
$var reg 16 / KNN_y2sw [15:0] $end
$var reg 32 0 rdata_int [31:0] $end
$var reg 1 1 ready_int $end
$var reg 1 2 rst_int $end
$var reg 1 3 write $end
$scope module knn0 $end
$var wire 1 * KNN_ENABLE $end
$var wire 1 " clk $end
$var wire 1 2 rst $end
$var wire 16 4 x1 [15:0] $end
$var wire 16 5 x2 [15:0] $end
$var wire 16 6 y1 [15:0] $end
$var wire 16 7 y2 [15:0] $end
$var wire 32 8 z [31:0] $end
$var reg 32 9 dist_int [31:0] $end
$var reg 16 : distx [15:0] $end
$var reg 16 ; disty [15:0] $end
$upscope $end
$upscope $end
$scope module knn_tb $end
$var wire 32 < z [31:0] $end
$var reg 1 = KNN_ENABLE $end
$var reg 1 > KNN_SAMPLE $end
$var reg 1 ? clk $end
$var reg 1 @ rst $end
$var reg 16 A x1 [15:0] $end
$var reg 16 B x2 [15:0] $end
$var reg 16 C y1 [15:0] $end
$var reg 16 D y2 [15:0] $end
$scope module knn0 $end
$var wire 1 = KNN_ENABLE $end
$var wire 1 ? clk $end
$var wire 1 @ rst $end
$var wire 16 E x1 [15:0] $end
$var wire 16 F x2 [15:0] $end
$var wire 16 G y1 [15:0] $end
$var wire 16 H y2 [15:0] $end
$var wire 32 I z [31:0] $end
$var reg 32 J dist_int [31:0] $end
$var reg 16 K distx [15:0] $end
$var reg 16 L disty [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
0@
1?
0>
0=
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
x3
x2
x1
b0 0
bx /
bx .
bx -
bx ,
x+
x*
bx )
bz (
bz '
z&
z%
x$
b0 #
z"
bz !
$end
#5000
0?
#7000
1@
#10000
1?
#15000
0?
#17000
0@
#20000
1?
#21000
1=
#25000
0?
#30000
1?
#31000
1>
#35000
0?
#40000
1?
#41000
0>
#45000
0?
#50000
1?
#51000
b100010 <
b100010 I
b100010 J
b101 L
b1111111111111101 K
b11 D
b11 H
b1000 C
b1000 G
b100 B
b100 F
b1 A
b1 E
#55000
0?
#60000
1?
#61000
b10000010100 <
b10000010100 I
b10000010100 J
b1111111111100010 L
b1111111111110100 K
b110010 D
b110010 H
b10100 C
b10100 G
b1111 B
b1111 F
b11 A
b11 E
#65000
0?
#70000
1?
#71000
b1100010101011011001 <
b1100010101011011001 I
b1100010101011011001 J
b1001110100 L
b1100011 K
b1100 D
b1100 H
b1010000000 C
b1010000000 G
b100001 B
b100001 F
b10000100 A
b10000100 E
#72000
