<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="SDI2" device="LFE3-70E-8FN672C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="DivFreq" top="TOP_LEVEL"/>
        <Source name="TOP_LEVEL/TOP_LEVEL.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="TOP_LEVEL"/>
        </Source>
        <Source name="PCS_IP.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="sdi_eval/SDI_IP/src/rtl/top/ecp3/SDI_IP_top.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="PLL_IP.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="TOP_LEVEL/divFreq.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="SDI2.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="SDI21.sty"/>
</BaliProject>
