

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Sat Sep  1 23:44:35 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.20|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  20006|    2|  20006|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  20004|         7|          2|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (!tmp_3)
	3  / (tmp_3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 

* FSM state operations: 

 <State 1> : 3.78ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data) nounwind, !map !131"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %eventsArraySize) nounwind, !map !135"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %eventSlice) nounwind, !map !141"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @parseEvents_str) nounwind"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%eventsArraySize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventsArraySize) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([240 x i180]* @glPLSlice2_V_0, [240 x i180]* @glPLSlice2_V_1, [240 x i180]* @glPLSlice2_V_2, [240 x i180]* @glPLSlice2_V_3, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:207]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([240 x i180]* @glPLSlice1_V_0, [240 x i180]* @glPLSlice1_V_1, [240 x i180]* @glPLSlice1_V_2, [240 x i180]* @glPLSlice1_V_3, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:207]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([240 x i180]* @glPLSlice0_V_0, [240 x i180]* @glPLSlice0_V_1, [240 x i180]* @glPLSlice0_V_2, [240 x i180]* @glPLSlice0_V_3, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:207]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:207]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %eventSlice, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:207]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%glPLActiveSliceIdx_V_1 = load i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:208]
ST_1 : Operation 21 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %glPLActiveSliceIdx_V_1, 0" [abmofParseEvents/src/abmof_hw_accel.cpp:208]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [abmofParseEvents/src/abmof_hw_accel.cpp:208]
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %glPLActiveSliceIdx_V_1, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:215]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %4" [abmofParseEvents/src/abmof_hw_accel.cpp:215]
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%tmp_2 = icmp eq i2 %glPLActiveSliceIdx_V_1, -2" [abmofParseEvents/src/abmof_hw_accel.cpp:222]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.86ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:222]
ST_1 : Operation 27 [1/1] (1.81ns)   --->   "store i2 0, i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:224]
ST_1 : Operation 28 [1/1] (1.86ns)   --->   "br label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:228]
ST_1 : Operation 29 [1/1] (1.81ns)   --->   "store i2 -2, i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:217]
ST_1 : Operation 30 [1/1] (1.86ns)   --->   "br label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:221]
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "store i2 1, i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:210]
ST_1 : Operation 32 [1/1] (1.86ns)   --->   "br label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:214]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%glPLActiveSliceIdx_V_2 = phi i2 [ 1, %1 ], [ -2, %3 ], [ 0, %5 ], [ %glPLActiveSliceIdx_V_1, %4 ]" [abmofParseEvents/src/abmof_hw_accel.cpp:208]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_op_assign = alloca i16"
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%tmp_s = icmp eq i2 %glPLActiveSliceIdx_V_2, 0" [abmofParseEvents/src/abmof_hw_accel.cpp:41->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.95ns)   --->   "%tmp_7 = icmp eq i2 %glPLActiveSliceIdx_V_2, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:61->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.95ns)   --->   "%tmp_9 = icmp eq i2 %glPLActiveSliceIdx_V_2, -2" [abmofParseEvents/src/abmof_hw_accel.cpp:81->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %6" [abmofParseEvents/src/abmof_hw_accel.cpp:246]

 <State 2> : 3.45ns
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_019_rec = phi i31 [ 0, %._crit_edge ], [ %i, %accumulateHW.exit_ifconv ]"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %p_019_rec to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:393]
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%tmp_3 = icmp slt i32 %i_cast, %eventsArraySize_read" [abmofParseEvents/src/abmof_hw_accel.cpp:246]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.52ns)   --->   "%i = add i31 %p_019_rec, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:393]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %7, label %19" [abmofParseEvents/src/abmof_hw_accel.cpp:246]
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%tmp_26 = icmp eq i31 %p_019_rec, 0" [abmofParseEvents/src/abmof_hw_accel.cpp:376]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 5.46ns
ST_3 : Operation 45 [1/1] (3.63ns)   --->   "%tmp_5 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %data) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%x = call i9 @_ssdm_op_PartSelect.i9.i64.i32.i32(i64 %tmp_5, i32 17, i32 25)" [abmofParseEvents/src/abmof_hw_accel.cpp:251]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%y = call i9 @_ssdm_op_PartSelect.i9.i64.i32.i32(i64 %tmp_5, i32 2, i32 10)" [abmofParseEvents/src/abmof_hw_accel.cpp:250]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_5, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:253]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_5, i32 17, i32 24)" [abmofParseEvents/src/abmof_hw_accel.cpp:250]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %tmp_5, i32 4, i32 10)" [abmofParseEvents/src/abmof_hw_accel.cpp:250]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %tmp_5, i32 2, i32 3)" [abmofParseEvents/src/abmof_hw_accel.cpp:250]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %8, label %accumulateHW.exit_ifconv" [abmofParseEvents/src/abmof_hw_accel.cpp:25->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %9, label %11" [abmofParseEvents/src/abmof_hw_accel.cpp:41->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %12, label %14" [abmofParseEvents/src/abmof_hw_accel.cpp:61->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %15, label %._crit_edge1.i" [abmofParseEvents/src/abmof_hw_accel.cpp:81->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [abmofParseEvents/src/abmof_hw_accel.cpp:100->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %17"
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %17" [abmofParseEvents/src/abmof_hw_accel.cpp:80->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %18"
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %18" [abmofParseEvents/src/abmof_hw_accel.cpp:60->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %accumulateHW.exit_ifconv" [abmofParseEvents/src/abmof_hw_accel.cpp:101->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i9 %x to i10" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_3 : Operation 63 [1/1] (1.82ns)   --->   "%tmp_27 = add i10 1, %tmp_34_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%arrayNo3 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %tmp_5, i32 17, i32 18)" [abmofParseEvents/src/abmof_hw_accel.cpp:250]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%newIndex6 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %tmp_27, i32 2, i32 9)" [abmofParseEvents/src/abmof_hw_accel.cpp:379]

 <State 4> : 6.98ns
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:247]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:247]
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:248]
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10000, i32 5000, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:249]
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:257]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecOccurrence(i32 5000, [1 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:258]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_6) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:262]
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_8, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i9 %y to i10" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_11, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i9 %tmp_12 to i10" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_0505_0_i = sub i10 %tmp_10, %tmp_14_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%xNewIdx_V = add i10 %tmp_12_cast, %p_0505_0_i" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%newIndex = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xNewIdx_V, i32 2, i32 9)" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%newIndex5 = zext i8 %newIndex to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%glPLSlice2_V_0_addr = getelementptr [240 x i180]* @glPLSlice2_V_0, i64 0, i64 %newIndex5" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%glPLSlice2_V_1_addr = getelementptr [240 x i180]* @glPLSlice2_V_1, i64 0, i64 %newIndex5" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%glPLSlice2_V_2_addr = getelementptr [240 x i180]* @glPLSlice2_V_2, i64 0, i64 %newIndex5" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%glPLSlice2_V_3_addr = getelementptr [240 x i180]* @glPLSlice2_V_3, i64 0, i64 %newIndex5" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%glPLSlice2_V_0_load = load i180* %glPLSlice2_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%glPLSlice2_V_1_load = load i180* %glPLSlice2_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%glPLSlice2_V_2_load = load i180* %glPLSlice2_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%glPLSlice2_V_3_load = load i180* %glPLSlice2_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%newIndex3 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xNewIdx_V, i32 2, i32 9)" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%newIndex4 = zext i8 %newIndex3 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%glPLSlice1_V_0_addr = getelementptr [240 x i180]* @glPLSlice1_V_0, i64 0, i64 %newIndex4" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%glPLSlice1_V_1_addr = getelementptr [240 x i180]* @glPLSlice1_V_1, i64 0, i64 %newIndex4" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%glPLSlice1_V_2_addr = getelementptr [240 x i180]* @glPLSlice1_V_2, i64 0, i64 %newIndex4" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%glPLSlice1_V_3_addr = getelementptr [240 x i180]* @glPLSlice1_V_3, i64 0, i64 %newIndex4" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 95 [2/2] (3.25ns)   --->   "%glPLSlice1_V_0_load = load i180* %glPLSlice1_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 96 [2/2] (3.25ns)   --->   "%glPLSlice1_V_1_load = load i180* %glPLSlice1_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%glPLSlice1_V_2_load = load i180* %glPLSlice1_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 98 [2/2] (3.25ns)   --->   "%glPLSlice1_V_3_load = load i180* %glPLSlice1_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%newIndex1 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xNewIdx_V, i32 2, i32 9)" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%newIndex2 = zext i8 %newIndex1 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%glPLSlice0_V_0_addr = getelementptr [240 x i180]* @glPLSlice0_V_0, i64 0, i64 %newIndex2" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%glPLSlice0_V_1_addr = getelementptr [240 x i180]* @glPLSlice0_V_1, i64 0, i64 %newIndex2" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%glPLSlice0_V_2_addr = getelementptr [240 x i180]* @glPLSlice0_V_2, i64 0, i64 %newIndex2" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%glPLSlice0_V_3_addr = getelementptr [240 x i180]* @glPLSlice0_V_3, i64 0, i64 %newIndex2" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%glPLSlice0_V_0_load = load i180* %glPLSlice0_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%glPLSlice0_V_1_load = load i180* %glPLSlice0_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%glPLSlice0_V_2_load = load i180* %glPLSlice0_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%glPLSlice0_V_3_load = load i180* %glPLSlice0_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>

 <State 5> : 10.20ns
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%glPLSlice2_V_0_load = load i180* %glPLSlice2_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%glPLSlice2_V_1_load = load i180* %glPLSlice2_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%glPLSlice2_V_2_load = load i180* %glPLSlice2_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 112 [1/2] (3.25ns)   --->   "%glPLSlice2_V_3_load = load i180* %glPLSlice2_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 113 [1/1] (1.95ns)   --->   "%tmpData_V_2 = call i180 @_ssdm_op_Mux.ap_auto.4i180.i2(i180 %glPLSlice2_V_0_load, i180 %glPLSlice2_V_1_load, i180 %glPLSlice2_V_2_load, i180 %glPLSlice2_V_3_load, i2 %tmp_13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i9 %tmp_12 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %tmp_27_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%index_assign_9_s = or i32 %tmp_27_cast, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %index_assign_9_s)" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%index_assign_9_1 = or i9 %tmp_12, 2" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%index_assign_9_1_cas = sext i9 %index_assign_9_1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %index_assign_9_1_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%index_assign_9_2 = or i9 %tmp_12, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%index_assign_9_2_cas = sext i9 %index_assign_9_2 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_2, i32 %index_assign_9_2_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_16_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_48, i1 %tmp_47, i1 %tmp_46, i1 %tmp_45)" [abmofParseEvents/src/abmof_hw_accel.cpp:90->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 125 [1/1] (1.73ns)   --->   "%tmpTmpData_V_2 = add i4 1, %p_Result_16_3" [abmofParseEvents/src/abmof_hw_accel.cpp:92->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i4 %tmpTmpData_V_2 to i1" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%p_Repl2_5 = zext i1 %tmp_49 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_50 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmpData_V_2, i32 %tmp_27_cast, i64 %p_Repl2_5)" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_2, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%p_Repl2_5_1 = zext i1 %tmp_51 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_52 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_50, i32 %index_assign_9_s, i64 %p_Repl2_5_1)" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_2, i32 2)" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_Repl2_5_2 = zext i1 %tmp_53 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_54 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_52, i32 %index_assign_9_1_cas, i64 %p_Repl2_5_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_2, i32 3)" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%p_Repl2_5_3 = zext i1 %tmp_55 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_56 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_54, i32 %index_assign_9_2_cas, i64 %p_Repl2_5_3)" [abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "switch i2 %tmp_13, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 139 [1/1] (3.25ns)   --->   "store i180 %tmp_56, i180* %glPLSlice2_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %16" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 141 [1/1] (3.25ns)   --->   "store i180 %tmp_56, i180* %glPLSlice2_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %16" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 143 [1/1] (3.25ns)   --->   "store i180 %tmp_56, i180* %glPLSlice2_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br label %16" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 145 [1/1] (3.25ns)   --->   "store i180 %tmp_56, i180* %glPLSlice2_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "br label %16" [abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%glPLSlice1_V_0_load = load i180* %glPLSlice1_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 148 [1/2] (3.25ns)   --->   "%glPLSlice1_V_1_load = load i180* %glPLSlice1_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 149 [1/2] (3.25ns)   --->   "%glPLSlice1_V_2_load = load i180* %glPLSlice1_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%glPLSlice1_V_3_load = load i180* %glPLSlice1_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 151 [1/1] (1.95ns)   --->   "%tmpData_V_1 = call i180 @_ssdm_op_Mux.ap_auto.4i180.i2(i180 %glPLSlice1_V_0_load, i180 %glPLSlice1_V_1_load, i180 %glPLSlice1_V_2_load, i180 %glPLSlice1_V_3_load, i2 %tmp_13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:66->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i9 %tmp_12 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %tmp_22_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%index_assign_5_s = or i32 %tmp_22_cast, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %index_assign_5_s)" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%index_assign_5_1 = or i9 %tmp_12, 2" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%index_assign_5_1_cas = sext i9 %index_assign_5_1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %index_assign_5_1_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%index_assign_5_2 = or i9 %tmp_12, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%index_assign_5_2_cas = sext i9 %index_assign_5_2 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V_1, i32 %index_assign_5_2_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_14_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_36, i1 %tmp_34, i1 %tmp_33, i1 %tmp_31)" [abmofParseEvents/src/abmof_hw_accel.cpp:70->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 163 [1/1] (1.73ns)   --->   "%tmpTmpData_V_1 = add i4 1, %p_Result_14_3" [abmofParseEvents/src/abmof_hw_accel.cpp:72->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i4 %tmpTmpData_V_1 to i1" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_Repl2_4 = zext i1 %tmp_37 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_38 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmpData_V_1, i32 %tmp_22_cast, i64 %p_Repl2_4)" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_1, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_Repl2_4_1 = zext i1 %tmp_39 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_40 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_38, i32 %index_assign_5_s, i64 %p_Repl2_4_1)" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_1, i32 2)" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_Repl2_4_2 = zext i1 %tmp_41 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_42 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_40, i32 %index_assign_5_1_cas, i64 %p_Repl2_4_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V_1, i32 3)" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%p_Repl2_4_3 = zext i1 %tmp_43 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_44 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_42, i32 %index_assign_5_2_cas, i64 %p_Repl2_4_3)" [abmofParseEvents/src/abmof_hw_accel.cpp:76->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 176 [1/1] (1.30ns)   --->   "switch i2 %tmp_13, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 177 [1/1] (3.25ns)   --->   "store i180 %tmp_44, i180* %glPLSlice1_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br label %13" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 179 [1/1] (3.25ns)   --->   "store i180 %tmp_44, i180* %glPLSlice1_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %13" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 181 [1/1] (3.25ns)   --->   "store i180 %tmp_44, i180* %glPLSlice1_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "br label %13" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 183 [1/1] (3.25ns)   --->   "store i180 %tmp_44, i180* %glPLSlice1_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "br label %13" [abmofParseEvents/src/abmof_hw_accel.cpp:79->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 185 [1/2] (3.25ns)   --->   "%glPLSlice0_V_0_load = load i180* %glPLSlice0_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 186 [1/2] (3.25ns)   --->   "%glPLSlice0_V_1_load = load i180* %glPLSlice0_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 187 [1/2] (3.25ns)   --->   "%glPLSlice0_V_2_load = load i180* %glPLSlice0_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 188 [1/2] (3.25ns)   --->   "%glPLSlice0_V_3_load = load i180* %glPLSlice0_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 189 [1/1] (1.95ns)   --->   "%tmpData_V = call i180 @_ssdm_op_Mux.ap_auto.4i180.i2(i180 %glPLSlice0_V_0_load, i180 %glPLSlice0_V_1_load, i180 %glPLSlice0_V_2_load, i180 %glPLSlice0_V_3_load, i2 %tmp_13) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:46->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i9 %tmp_12 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %tmp_18_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%index_assign_1_s = or i32 %tmp_18_cast, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %index_assign_1_s)" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%index_assign_1_1 = or i9 %tmp_12, 2" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = sext i9 %index_assign_1_1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %index_assign_1_1_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%index_assign_1_2 = or i9 %tmp_12, 3" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = sext i9 %index_assign_1_2 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i180.i32(i180 %tmpData_V, i32 %index_assign_1_2_cas)" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_12_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_18, i1 %tmp_17, i1 %tmp_16, i1 %tmp_15)" [abmofParseEvents/src/abmof_hw_accel.cpp:50->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 201 [1/1] (1.73ns)   --->   "%tmpTmpData_V = add i4 1, %p_Result_12_3" [abmofParseEvents/src/abmof_hw_accel.cpp:52->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i4 %tmpTmpData_V to i1" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%p_Repl2_2 = zext i1 %tmp_19 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_20 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmpData_V, i32 %tmp_18_cast, i64 %p_Repl2_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 1)" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%p_Repl2_2_1 = zext i1 %tmp_21 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_22 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_20, i32 %index_assign_1_s, i64 %p_Repl2_2_1)" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 2)" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%p_Repl2_2_2 = zext i1 %tmp_23 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_24 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_22, i32 %index_assign_1_1_cas, i64 %p_Repl2_2_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 3)" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%p_Repl2_2_3 = zext i1 %tmp_25 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_29 = call i180 @_ssdm_op_BitSet.i180.i180.i32.i64(i180 %tmp_24, i32 %index_assign_1_2_cas, i64 %p_Repl2_2_3)" [abmofParseEvents/src/abmof_hw_accel.cpp:56->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 214 [1/1] (1.30ns)   --->   "switch i2 %tmp_13, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 215 [1/1] (3.25ns)   --->   "store i180 %tmp_29, i180* %glPLSlice0_V_2_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "br label %10" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 217 [1/1] (3.25ns)   --->   "store i180 %tmp_29, i180* %glPLSlice0_V_1_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "br label %10" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 219 [1/1] (3.25ns)   --->   "store i180 %tmp_29, i180* %glPLSlice0_V_0_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "br label %10" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]
ST_5 : Operation 221 [1/1] (3.25ns)   --->   "store i180 %tmp_29, i180* %glPLSlice0_V_3_addr, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "br label %10" [abmofParseEvents/src/abmof_hw_accel.cpp:59->abmofParseEvents/src/abmof_hw_accel.cpp:265]

 <State 6> : 3.25ns
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%newIndex7 = zext i8 %newIndex6 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%glPLSlice0_V_1_addr_1 = getelementptr [240 x i180]* @glPLSlice0_V_1, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 225 [2/2] (3.25ns)   --->   "%glPLSlice0_V_1_load_1 = load i180* %glPLSlice0_V_1_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%glPLSlice0_V_2_addr_1 = getelementptr [240 x i180]* @glPLSlice0_V_2, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 227 [2/2] (3.25ns)   --->   "%glPLSlice0_V_2_load_1 = load i180* %glPLSlice0_V_2_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%glPLSlice0_V_3_addr_1 = getelementptr [240 x i180]* @glPLSlice0_V_3, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 229 [2/2] (3.25ns)   --->   "%glPLSlice0_V_3_load_1 = load i180* %glPLSlice0_V_3_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%glPLSlice0_V_0_addr_1 = getelementptr [240 x i180]* @glPLSlice0_V_0, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 231 [2/2] (3.25ns)   --->   "%glPLSlice0_V_0_load_1 = load i180* %glPLSlice0_V_0_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%glPLSlice1_V_1_addr_1 = getelementptr [240 x i180]* @glPLSlice1_V_1, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 233 [2/2] (3.25ns)   --->   "%glPLSlice1_V_1_load_1 = load i180* %glPLSlice1_V_1_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%glPLSlice1_V_2_addr_1 = getelementptr [240 x i180]* @glPLSlice1_V_2, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 235 [2/2] (3.25ns)   --->   "%glPLSlice1_V_2_load_1 = load i180* %glPLSlice1_V_2_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%glPLSlice1_V_3_addr_1 = getelementptr [240 x i180]* @glPLSlice1_V_3, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 237 [2/2] (3.25ns)   --->   "%glPLSlice1_V_3_load_1 = load i180* %glPLSlice1_V_3_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%glPLSlice1_V_0_addr_1 = getelementptr [240 x i180]* @glPLSlice1_V_0, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 239 [2/2] (3.25ns)   --->   "%glPLSlice1_V_0_load_1 = load i180* %glPLSlice1_V_0_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%glPLSlice2_V_1_addr_1 = getelementptr [240 x i180]* @glPLSlice2_V_1, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 241 [2/2] (3.25ns)   --->   "%glPLSlice2_V_1_load_1 = load i180* %glPLSlice2_V_1_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%glPLSlice2_V_2_addr_1 = getelementptr [240 x i180]* @glPLSlice2_V_2, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 243 [2/2] (3.25ns)   --->   "%glPLSlice2_V_2_load_1 = load i180* %glPLSlice2_V_2_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%glPLSlice2_V_3_addr_1 = getelementptr [240 x i180]* @glPLSlice2_V_3, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 245 [2/2] (3.25ns)   --->   "%glPLSlice2_V_3_load_1 = load i180* %glPLSlice2_V_3_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%glPLSlice2_V_0_addr_1 = getelementptr [240 x i180]* @glPLSlice2_V_0, i64 0, i64 %newIndex7" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_6 : Operation 247 [2/2] (3.25ns)   --->   "%glPLSlice2_V_0_load_1 = load i180* %glPLSlice2_V_0_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>

 <State 7> : 7.76ns
ST_7 : Operation 248 [1/2] (3.25ns)   --->   "%glPLSlice0_V_1_load_1 = load i180* %glPLSlice0_V_1_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 249 [1/2] (3.25ns)   --->   "%glPLSlice0_V_2_load_1 = load i180* %glPLSlice0_V_2_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 250 [1/2] (3.25ns)   --->   "%glPLSlice0_V_3_load_1 = load i180* %glPLSlice0_V_3_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 251 [1/2] (3.25ns)   --->   "%glPLSlice0_V_0_load_1 = load i180* %glPLSlice0_V_0_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 252 [1/1] (1.95ns)   --->   "%tmp_28 = call i180 @_ssdm_op_Mux.ap_auto.4i180.i2(i180 %glPLSlice0_V_1_load_1, i180 %glPLSlice0_V_2_load_1, i180 %glPLSlice0_V_3_load_1, i180 %glPLSlice0_V_0_load_1, i2 %arrayNo3) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i180 %tmp_28 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_7 : Operation 254 [1/2] (3.25ns)   --->   "%glPLSlice1_V_1_load_1 = load i180* %glPLSlice1_V_1_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 255 [1/2] (3.25ns)   --->   "%glPLSlice1_V_2_load_1 = load i180* %glPLSlice1_V_2_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 256 [1/2] (3.25ns)   --->   "%glPLSlice1_V_3_load_1 = load i180* %glPLSlice1_V_3_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 257 [1/2] (3.25ns)   --->   "%glPLSlice1_V_0_load_1 = load i180* %glPLSlice1_V_0_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 258 [1/1] (1.95ns)   --->   "%tmp_30 = call i180 @_ssdm_op_Mux.ap_auto.4i180.i2(i180 %glPLSlice1_V_1_load_1, i180 %glPLSlice1_V_2_load_1, i180 %glPLSlice1_V_3_load_1, i180 %glPLSlice1_V_0_load_1, i2 %arrayNo3) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i180 %tmp_30 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_7 : Operation 260 [1/2] (3.25ns)   --->   "%glPLSlice2_V_1_load_1 = load i180* %glPLSlice2_V_1_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 261 [1/2] (3.25ns)   --->   "%glPLSlice2_V_2_load_1 = load i180* %glPLSlice2_V_2_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 262 [1/2] (3.25ns)   --->   "%glPLSlice2_V_3_load_1 = load i180* %glPLSlice2_V_3_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 263 [1/2] (3.25ns)   --->   "%glPLSlice2_V_0_load_1 = load i180* %glPLSlice2_V_0_addr_1, align 8" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 180> <Depth = 240> <RAM>
ST_7 : Operation 264 [1/1] (1.95ns)   --->   "%tmp_32 = call i180 @_ssdm_op_Mux.ap_auto.4i180.i2(i180 %glPLSlice2_V_1_load_1, i180 %glPLSlice2_V_2_load_1, i180 %glPLSlice2_V_3_load_1, i180 %glPLSlice2_V_0_load_1, i2 %arrayNo3) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i180 %tmp_32 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:379]
ST_7 : Operation 266 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_58, %tmp_59" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 8.79ns
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%i_op_assign_load = load i16* %i_op_assign" [abmofParseEvents/src/abmof_hw_accel.cpp:395]
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i16 %i_op_assign_load to i17" [abmofParseEvents/src/abmof_hw_accel.cpp:386]
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%i_op_assign_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %y, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:386]
ST_8 : Operation 270 [1/1] (0.78ns)   --->   "%i_op_assign_7_pn = select i1 %tmp_26, i17 %tmp_40_cast, i17 %i_op_assign_1" [abmofParseEvents/src/abmof_hw_accel.cpp:376]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%i_op_assign_7_pn_cas = zext i17 %i_op_assign_7_pn to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:376]
ST_8 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_57, %i_op_assign_7_pn_cas" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%storemerge = add i32 %tmp2, %tmp1" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %eventSlice, i32 %storemerge) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:379]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 275 [1/1] (2.07ns)   --->   "%localCnt = add i16 1, %i_op_assign_load" [abmofParseEvents/src/abmof_hw_accel.cpp:395]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%glCnt_load = load i16* @glCnt, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:396]
ST_8 : Operation 277 [1/1] (2.07ns)   --->   "%tmp_35 = add i16 1, %glCnt_load" [abmofParseEvents/src/abmof_hw_accel.cpp:396]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "store i16 %tmp_35, i16* @glCnt, align 2" [abmofParseEvents/src/abmof_hw_accel.cpp:396]
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_4) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:397]
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "store i16 %localCnt, i16* %i_op_assign" [abmofParseEvents/src/abmof_hw_accel.cpp:395]
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "br label %6" [abmofParseEvents/src/abmof_hw_accel.cpp:246]

 <State 9> : 0.00ns
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents/src/abmof_hw_accel.cpp:399]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 3.78ns
The critical path consists of the following:
	'load' operation ('glPLActiveSliceIdx_V_1', abmofParseEvents/src/abmof_hw_accel.cpp:208) on static variable 'glPLActiveSliceIdx_V' [28]  (0 ns)
	'icmp' operation ('tmp_2', abmofParseEvents/src/abmof_hw_accel.cpp:222) [35]  (0.959 ns)
	multiplexor before 'phi' operation ('glPLActiveSliceIdx_V_2', abmofParseEvents/src/abmof_hw_accel.cpp:208) with incoming values : ('glPLActiveSliceIdx_V_1', abmofParseEvents/src/abmof_hw_accel.cpp:208) [47]  (1.86 ns)
	'phi' operation ('glPLActiveSliceIdx_V_2', abmofParseEvents/src/abmof_hw_accel.cpp:208) with incoming values : ('glPLActiveSliceIdx_V_1', abmofParseEvents/src/abmof_hw_accel.cpp:208) [47]  (0 ns)
	'icmp' operation ('tmp_9', abmofParseEvents/src/abmof_hw_accel.cpp:81->abmofParseEvents/src/abmof_hw_accel.cpp:265) [51]  (0.959 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_3', abmofParseEvents/src/abmof_hw_accel.cpp:246) [56]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 5.46ns
The critical path consists of the following:
	fifo read on port 'data' (abmofParseEvents/src/abmof_hw_accel.cpp:250) [64]  (3.63 ns)
	'add' operation ('tmp_27', abmofParseEvents/src/abmof_hw_accel.cpp:379) [250]  (1.82 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'sub' operation ('p_0505_0_i', abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265) [77]  (0 ns)
	'add' operation ('xNewIdx.V', abmofParseEvents/src/abmof_hw_accel.cpp:23->abmofParseEvents/src/abmof_hw_accel.cpp:265) [79]  (3.73 ns)
	'getelementptr' operation ('glPLSlice2_V_3_addr', abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265) [93]  (0 ns)
	'load' operation ('glPLSlice2_V_3_load', abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265) on array 'glPLSlice2_V_3' [97]  (3.25 ns)

 <State 5>: 10.2ns
The critical path consists of the following:
	'load' operation ('glPLSlice2_V_0_load', abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265) on array 'glPLSlice2_V_0' [94]  (3.25 ns)
	'mux' operation ('tmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:86->abmofParseEvents/src/abmof_hw_accel.cpp:265) [98]  (1.96 ns)
	'add' operation ('tmpTmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:92->abmofParseEvents/src/abmof_hw_accel.cpp:265) [110]  (1.74 ns)
	'store' operation (abmofParseEvents/src/abmof_hw_accel.cpp:99->abmofParseEvents/src/abmof_hw_accel.cpp:265) of variable 'tmp_56', abmofParseEvents/src/abmof_hw_accel.cpp:96->abmofParseEvents/src/abmof_hw_accel.cpp:265 on array 'glPLSlice2_V_3' [134]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('glPLSlice1_V_2_addr_1', abmofParseEvents/src/abmof_hw_accel.cpp:379) [266]  (0 ns)
	'load' operation ('glPLSlice1_V_2_load_1', abmofParseEvents/src/abmof_hw_accel.cpp:379) on array 'glPLSlice1_V_2' [267]  (3.25 ns)

 <State 7>: 7.76ns
The critical path consists of the following:
	'load' operation ('glPLSlice1_V_1_load_1', abmofParseEvents/src/abmof_hw_accel.cpp:379) on array 'glPLSlice1_V_1' [265]  (3.25 ns)
	'mux' operation ('tmp_30', abmofParseEvents/src/abmof_hw_accel.cpp:379) [272]  (1.96 ns)
	'add' operation ('tmp2', abmofParseEvents/src/abmof_hw_accel.cpp:379) [289]  (2.55 ns)

 <State 8>: 8.79ns
The critical path consists of the following:
	'load' operation ('i_op_assign_load', abmofParseEvents/src/abmof_hw_accel.cpp:395) on local variable 'op' [247]  (0 ns)
	'select' operation ('i_op_assign_7_pn', abmofParseEvents/src/abmof_hw_accel.cpp:376) [286]  (0.781 ns)
	'add' operation ('tmp1', abmofParseEvents/src/abmof_hw_accel.cpp:379) [288]  (0 ns)
	'add' operation ('storemerge', abmofParseEvents/src/abmof_hw_accel.cpp:379) [290]  (4.37 ns)
	fifo write on port 'eventSlice' (abmofParseEvents/src/abmof_hw_accel.cpp:379) [291]  (3.63 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
