
Zadanie2.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bbc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08004d94  08004d94  00005d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dc0  08004dc0  00006080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004dc0  08004dc0  00006080  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004dc0  08004dc0  00006080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dc0  08004dc0  00005dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004dc4  08004dc4  00005dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08004dc8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  20000080  08004e48  00006080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08004e48  000062a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d46  00000000  00000000  000060b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002215  00000000  00000000  00016df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  00019010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d1f  00000000  00000000  0001a118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027648  00000000  00000000  0001ae37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011838  00000000  00000000  0004247f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c110  00000000  00000000  00053cb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fdc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c70  00000000  00000000  0015fe0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00164a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000080 	.word	0x20000080
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004d7c 	.word	0x08004d7c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000084 	.word	0x20000084
 8000214:	08004d7c 	.word	0x08004d7c

08000218 <StartSoilMeasurement>:
} soilMeasurementsSettings = {0,MAX_ADC_VAL,0,0,7,MAX_ADC_VAL/2,273,0,0.25f/MAX_ADC_VAL};

uint8_t soilMeasurementInProgress = 0, measureSoilInLoop = 0;

void StartSoilMeasurement(enum SoilMeasurementType type)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
	if (soilMeasurementInProgress) return;
 8000222:	4b1f      	ldr	r3, [pc, #124]	@ (80002a0 <StartSoilMeasurement+0x88>)
 8000224:	781b      	ldrb	r3, [r3, #0]
 8000226:	2b00      	cmp	r3, #0
 8000228:	d133      	bne.n	8000292 <StartSoilMeasurement+0x7a>
	uint8_t ctrl0, ctrl1;
	switch(type)
 800022a:	79fb      	ldrb	r3, [r7, #7]
 800022c:	2b02      	cmp	r3, #2
 800022e:	d010      	beq.n	8000252 <StartSoilMeasurement+0x3a>
 8000230:	2b02      	cmp	r3, #2
 8000232:	dc30      	bgt.n	8000296 <StartSoilMeasurement+0x7e>
 8000234:	2b00      	cmp	r3, #0
 8000236:	d002      	beq.n	800023e <StartSoilMeasurement+0x26>
 8000238:	2b01      	cmp	r3, #1
 800023a:	d005      	beq.n	8000248 <StartSoilMeasurement+0x30>
		break;
	case pH: ctrl0 = 0; ctrl1 = 1;
		break;
	case Temperature: ctrl0 = 1; ctrl1 = 0;
		break;
	default: return;
 800023c:	e02b      	b.n	8000296 <StartSoilMeasurement+0x7e>
	case Moisture: ctrl0 = 0; ctrl1 = 0;
 800023e:	2300      	movs	r3, #0
 8000240:	73fb      	strb	r3, [r7, #15]
 8000242:	2300      	movs	r3, #0
 8000244:	73bb      	strb	r3, [r7, #14]
		break;
 8000246:	e009      	b.n	800025c <StartSoilMeasurement+0x44>
	case pH: ctrl0 = 0; ctrl1 = 1;
 8000248:	2300      	movs	r3, #0
 800024a:	73fb      	strb	r3, [r7, #15]
 800024c:	2301      	movs	r3, #1
 800024e:	73bb      	strb	r3, [r7, #14]
		break;
 8000250:	e004      	b.n	800025c <StartSoilMeasurement+0x44>
	case Temperature: ctrl0 = 1; ctrl1 = 0;
 8000252:	2301      	movs	r3, #1
 8000254:	73fb      	strb	r3, [r7, #15]
 8000256:	2300      	movs	r3, #0
 8000258:	73bb      	strb	r3, [r7, #14]
		break;
 800025a:	bf00      	nop
	}

	currentSoilMeasurementType = type;
 800025c:	4a11      	ldr	r2, [pc, #68]	@ (80002a4 <StartSoilMeasurement+0x8c>)
 800025e:	79fb      	ldrb	r3, [r7, #7]
 8000260:	7013      	strb	r3, [r2, #0]
	soilMeasurementInProgress = 1;
 8000262:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <StartSoilMeasurement+0x88>)
 8000264:	2201      	movs	r2, #1
 8000266:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(PIN_CTRL0_GPIO_Port, PIN_CTRL0_Pin, ctrl0);
 8000268:	7bfb      	ldrb	r3, [r7, #15]
 800026a:	461a      	mov	r2, r3
 800026c:	2101      	movs	r1, #1
 800026e:	480e      	ldr	r0, [pc, #56]	@ (80002a8 <StartSoilMeasurement+0x90>)
 8000270:	f002 fcc0 	bl	8002bf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PIN_CTRL1_GPIO_Port, PIN_CTRL1_Pin, ctrl1);
 8000274:	7bbb      	ldrb	r3, [r7, #14]
 8000276:	461a      	mov	r2, r3
 8000278:	2102      	movs	r1, #2
 800027a:	480b      	ldr	r0, [pc, #44]	@ (80002a8 <StartSoilMeasurement+0x90>)
 800027c:	f002 fcba 	bl	8002bf4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PIN_TRG_GPIO_Port, PIN_TRG_Pin, 1);
 8000280:	2201      	movs	r2, #1
 8000282:	2108      	movs	r1, #8
 8000284:	4808      	ldr	r0, [pc, #32]	@ (80002a8 <StartSoilMeasurement+0x90>)
 8000286:	f002 fcb5 	bl	8002bf4 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start_IT(&htim2);
 800028a:	4808      	ldr	r0, [pc, #32]	@ (80002ac <StartSoilMeasurement+0x94>)
 800028c:	f003 fd32 	bl	8003cf4 <HAL_TIM_Base_Start_IT>
 8000290:	e002      	b.n	8000298 <StartSoilMeasurement+0x80>
	if (soilMeasurementInProgress) return;
 8000292:	bf00      	nop
 8000294:	e000      	b.n	8000298 <StartSoilMeasurement+0x80>
	default: return;
 8000296:	bf00      	nop
}
 8000298:	3710      	adds	r7, #16
 800029a:	46bd      	mov	sp, r7
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	20000164 	.word	0x20000164
 80002a4:	20000154 	.word	0x20000154
 80002a8:	48000800 	.word	0x48000800
 80002ac:	20000108 	.word	0x20000108

080002b0 <StartSoilMeasurementsInLoop>:

void StartSoilMeasurementsInLoop()
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
	  measureSoilInLoop = 1;
 80002b4:	4b03      	ldr	r3, [pc, #12]	@ (80002c4 <StartSoilMeasurementsInLoop+0x14>)
 80002b6:	2201      	movs	r2, #1
 80002b8:	701a      	strb	r2, [r3, #0]
	  StartSoilMeasurement(Moisture);
 80002ba:	2000      	movs	r0, #0
 80002bc:	f7ff ffac 	bl	8000218 <StartSoilMeasurement>
}
 80002c0:	bf00      	nop
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	20000165 	.word	0x20000165

080002c8 <ProcessSoilMeasurement>:
{
	soilMeasurementInProgress = 0;
}

void ProcessSoilMeasurement()
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	ed2d 8b02 	vpush	{d8}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
	if (!soilMeasurementInProgress) return;
 80002d2:	4b47      	ldr	r3, [pc, #284]	@ (80003f0 <ProcessSoilMeasurement+0x128>)
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	f000 8081 	beq.w	80003de <ProcessSoilMeasurement+0x116>
		const float soilMeasurement = HAL_ADC_GetValue(&hadc1);
 80002dc:	4845      	ldr	r0, [pc, #276]	@ (80003f4 <ProcessSoilMeasurement+0x12c>)
 80002de:	f001 f93f 	bl	8001560 <HAL_ADC_GetValue>
 80002e2:	ee07 0a90 	vmov	s15, r0
 80002e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80002ea:	edc7 7a01 	vstr	s15, [r7, #4]

		switch(currentSoilMeasurementType)
 80002ee:	4b42      	ldr	r3, [pc, #264]	@ (80003f8 <ProcessSoilMeasurement+0x130>)
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	2b02      	cmp	r3, #2
 80002f4:	d040      	beq.n	8000378 <ProcessSoilMeasurement+0xb0>
 80002f6:	2b02      	cmp	r3, #2
 80002f8:	dc73      	bgt.n	80003e2 <ProcessSoilMeasurement+0x11a>
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d002      	beq.n	8000304 <ProcessSoilMeasurement+0x3c>
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d024      	beq.n	800034c <ProcessSoilMeasurement+0x84>
			break;
		case Temperature:
			soilValues.temperature = soilMeasurementsSettings.refT0AtV0 *
									 expf(soilMeasurementsSettings.kFactor * (soilMeasurement - soilMeasurementsSettings.refV0AtT0));
			break;
		default: return;
 8000302:	e06e      	b.n	80003e2 <ProcessSoilMeasurement+0x11a>
			soilValues.moisture = (soilMeasurement - soilMeasurementsSettings.minSoilMoistureV) /
 8000304:	4b3d      	ldr	r3, [pc, #244]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 8000306:	edd3 7a00 	vldr	s15, [r3]
 800030a:	ed97 7a01 	vldr	s14, [r7, #4]
 800030e:	ee77 6a67 	vsub.f32	s13, s14, s15
								  (soilMeasurementsSettings.maxSoilMoistureV - soilMeasurementsSettings.minSoilMoistureV) *
 8000312:	4b3a      	ldr	r3, [pc, #232]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 8000314:	ed93 7a01 	vldr	s14, [r3, #4]
 8000318:	4b38      	ldr	r3, [pc, #224]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 800031a:	edd3 7a00 	vldr	s15, [r3]
 800031e:	ee77 7a67 	vsub.f32	s15, s14, s15
			soilValues.moisture = (soilMeasurement - soilMeasurementsSettings.minSoilMoistureV) /
 8000322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
								  (soilMeasurementsSettings.maxSoilMoisture - soilMeasurementsSettings.minSoilMoisture) +
 8000326:	4b35      	ldr	r3, [pc, #212]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 8000328:	edd3 6a03 	vldr	s13, [r3, #12]
 800032c:	4b33      	ldr	r3, [pc, #204]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 800032e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000332:	ee76 7ae7 	vsub.f32	s15, s13, s15
								  (soilMeasurementsSettings.maxSoilMoistureV - soilMeasurementsSettings.minSoilMoistureV) *
 8000336:	ee27 7a27 	vmul.f32	s14, s14, s15
								  soilMeasurementsSettings.minSoilMoisture;
 800033a:	4b30      	ldr	r3, [pc, #192]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 800033c:	edd3 7a02 	vldr	s15, [r3, #8]
								  (soilMeasurementsSettings.maxSoilMoisture - soilMeasurementsSettings.minSoilMoisture) +
 8000340:	ee77 7a27 	vadd.f32	s15, s14, s15
			soilValues.moisture = (soilMeasurement - soilMeasurementsSettings.minSoilMoistureV) /
 8000344:	4b2e      	ldr	r3, [pc, #184]	@ (8000400 <ProcessSoilMeasurement+0x138>)
 8000346:	edc3 7a00 	vstr	s15, [r3]
			break;
 800034a:	e030      	b.n	80003ae <ProcessSoilMeasurement+0xe6>
			soilValues.pH = soilMeasurementsSettings.refPH + log10f(soilMeasurement / soilMeasurementsSettings.refPHV);
 800034c:	4b2b      	ldr	r3, [pc, #172]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 800034e:	ed93 8a04 	vldr	s16, [r3, #16]
 8000352:	4b2a      	ldr	r3, [pc, #168]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 8000354:	edd3 7a05 	vldr	s15, [r3, #20]
 8000358:	ed97 7a01 	vldr	s14, [r7, #4]
 800035c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000360:	eeb0 0a66 	vmov.f32	s0, s13
 8000364:	f004 fa8e 	bl	8004884 <log10f>
 8000368:	eef0 7a40 	vmov.f32	s15, s0
 800036c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000370:	4b23      	ldr	r3, [pc, #140]	@ (8000400 <ProcessSoilMeasurement+0x138>)
 8000372:	edc3 7a01 	vstr	s15, [r3, #4]
			break;
 8000376:	e01a      	b.n	80003ae <ProcessSoilMeasurement+0xe6>
			soilValues.temperature = soilMeasurementsSettings.refT0AtV0 *
 8000378:	4b20      	ldr	r3, [pc, #128]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 800037a:	ed93 8a06 	vldr	s16, [r3, #24]
									 expf(soilMeasurementsSettings.kFactor * (soilMeasurement - soilMeasurementsSettings.refV0AtT0));
 800037e:	4b1f      	ldr	r3, [pc, #124]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 8000380:	ed93 7a08 	vldr	s14, [r3, #32]
 8000384:	4b1d      	ldr	r3, [pc, #116]	@ (80003fc <ProcessSoilMeasurement+0x134>)
 8000386:	edd3 7a07 	vldr	s15, [r3, #28]
 800038a:	edd7 6a01 	vldr	s13, [r7, #4]
 800038e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000396:	eeb0 0a67 	vmov.f32	s0, s15
 800039a:	f004 fa3d 	bl	8004818 <expf>
 800039e:	eef0 7a40 	vmov.f32	s15, s0
			soilValues.temperature = soilMeasurementsSettings.refT0AtV0 *
 80003a2:	ee68 7a27 	vmul.f32	s15, s16, s15
 80003a6:	4b16      	ldr	r3, [pc, #88]	@ (8000400 <ProcessSoilMeasurement+0x138>)
 80003a8:	edc3 7a02 	vstr	s15, [r3, #8]
			break;
 80003ac:	bf00      	nop
		}

		soilMeasurementInProgress = 0;
 80003ae:	4b10      	ldr	r3, [pc, #64]	@ (80003f0 <ProcessSoilMeasurement+0x128>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	701a      	strb	r2, [r3, #0]
		if (measureSoilInLoop)
 80003b4:	4b13      	ldr	r3, [pc, #76]	@ (8000404 <ProcessSoilMeasurement+0x13c>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d013      	beq.n	80003e4 <ProcessSoilMeasurement+0x11c>
			StartSoilMeasurement((currentSoilMeasurementType + 1) % (uint8_t)Max);
 80003bc:	4b0e      	ldr	r3, [pc, #56]	@ (80003f8 <ProcessSoilMeasurement+0x130>)
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	1c5a      	adds	r2, r3, #1
 80003c2:	4b11      	ldr	r3, [pc, #68]	@ (8000408 <ProcessSoilMeasurement+0x140>)
 80003c4:	fb83 3102 	smull	r3, r1, r3, r2
 80003c8:	17d3      	asrs	r3, r2, #31
 80003ca:	1ac9      	subs	r1, r1, r3
 80003cc:	460b      	mov	r3, r1
 80003ce:	005b      	lsls	r3, r3, #1
 80003d0:	440b      	add	r3, r1
 80003d2:	1ad1      	subs	r1, r2, r3
 80003d4:	b2cb      	uxtb	r3, r1
 80003d6:	4618      	mov	r0, r3
 80003d8:	f7ff ff1e 	bl	8000218 <StartSoilMeasurement>
 80003dc:	e002      	b.n	80003e4 <ProcessSoilMeasurement+0x11c>
	if (!soilMeasurementInProgress) return;
 80003de:	bf00      	nop
 80003e0:	e000      	b.n	80003e4 <ProcessSoilMeasurement+0x11c>
		default: return;
 80003e2:	bf00      	nop
}
 80003e4:	3708      	adds	r7, #8
 80003e6:	46bd      	mov	sp, r7
 80003e8:	ecbd 8b02 	vpop	{d8}
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	20000164 	.word	0x20000164
 80003f4:	2000009c 	.word	0x2000009c
 80003f8:	20000154 	.word	0x20000154
 80003fc:	20000000 	.word	0x20000000
 8000400:	20000158 	.word	0x20000158
 8000404:	20000165 	.word	0x20000165
 8000408:	55555556 	.word	0x55555556

0800040c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	ProcessSoilMeasurement();
 8000414:	f7ff ff58 	bl	80002c8 <ProcessSoilMeasurement>
}
 8000418:	bf00      	nop
 800041a:	3708      	adds	r7, #8
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}

08000420 <SoilDataReady>:

void SoilDataReady()
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	if (!soilMeasurementInProgress) return;
 8000424:	4b04      	ldr	r3, [pc, #16]	@ (8000438 <SoilDataReady+0x18>)
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d003      	beq.n	8000434 <SoilDataReady+0x14>
	HAL_ADC_Start_IT(&hadc1);
 800042c:	4803      	ldr	r0, [pc, #12]	@ (800043c <SoilDataReady+0x1c>)
 800042e:	f000 ff3f 	bl	80012b0 <HAL_ADC_Start_IT>
 8000432:	e000      	b.n	8000436 <SoilDataReady+0x16>
	if (!soilMeasurementInProgress) return;
 8000434:	bf00      	nop
}
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000164 	.word	0x20000164
 800043c:	2000009c 	.word	0x2000009c

08000440 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	4603      	mov	r3, r0
 8000448:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == PIN_DR_Pin) SoilDataReady();
 800044a:	88fb      	ldrh	r3, [r7, #6]
 800044c:	2b04      	cmp	r3, #4
 800044e:	d101      	bne.n	8000454 <HAL_GPIO_EXTI_Callback+0x14>
 8000450:	f7ff ffe6 	bl	8000420 <SoilDataReady>
}
 8000454:	bf00      	nop
 8000456:	3708      	adds	r7, #8
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}

0800045c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a07      	ldr	r2, [pc, #28]	@ (8000484 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d107      	bne.n	800047c <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 800046c:	4805      	ldr	r0, [pc, #20]	@ (8000484 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800046e:	f003 fcb9 	bl	8003de4 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(PIN_TRG_GPIO_Port, PIN_TRG_Pin, 0);
 8000472:	2200      	movs	r2, #0
 8000474:	2108      	movs	r1, #8
 8000476:	4804      	ldr	r0, [pc, #16]	@ (8000488 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000478:	f002 fbbc 	bl	8002bf4 <HAL_GPIO_WritePin>
	}
}
 800047c:	bf00      	nop
 800047e:	3708      	adds	r7, #8
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	20000108 	.word	0x20000108
 8000488:	48000800 	.word	0x48000800

0800048c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000490:	f000 faa1 	bl	80009d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000494:	f000 f80a 	bl	80004ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000498:	f000 f91a 	bl	80006d0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800049c:	f000 f852 	bl	8000544 <MX_ADC1_Init>
  MX_TIM2_Init();
 80004a0:	f000 f8c8 	bl	8000634 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Start measuring soil in loop
  StartSoilMeasurementsInLoop();
 80004a4:	f7ff ff04 	bl	80002b0 <StartSoilMeasurementsInLoop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004a8:	bf00      	nop
 80004aa:	e7fd      	b.n	80004a8 <main+0x1c>

080004ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b094      	sub	sp, #80	@ 0x50
 80004b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004b2:	f107 0318 	add.w	r3, r7, #24
 80004b6:	2238      	movs	r2, #56	@ 0x38
 80004b8:	2100      	movs	r1, #0
 80004ba:	4618      	mov	r0, r3
 80004bc:	f004 f97a 	bl	80047b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004c0:	1d3b      	adds	r3, r7, #4
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
 80004ca:	60da      	str	r2, [r3, #12]
 80004cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80004ce:	2000      	movs	r0, #0
 80004d0:	f002 fbc0 	bl	8002c54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004d4:	2302      	movs	r3, #2
 80004d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80004dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004de:	2340      	movs	r3, #64	@ 0x40
 80004e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004e2:	2302      	movs	r3, #2
 80004e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004e6:	2302      	movs	r3, #2
 80004e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80004ea:	2304      	movs	r3, #4
 80004ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80004ee:	2355      	movs	r3, #85	@ 0x55
 80004f0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004f2:	2302      	movs	r3, #2
 80004f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80004f6:	2302      	movs	r3, #2
 80004f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004fa:	2302      	movs	r3, #2
 80004fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004fe:	f107 0318 	add.w	r3, r7, #24
 8000502:	4618      	mov	r0, r3
 8000504:	f002 fc5a 	bl	8002dbc <HAL_RCC_OscConfig>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800050e:	f000 f933 	bl	8000778 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000512:	230f      	movs	r3, #15
 8000514:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000516:	2303      	movs	r3, #3
 8000518:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800051a:	2300      	movs	r3, #0
 800051c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800051e:	2300      	movs	r3, #0
 8000520:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000522:	2300      	movs	r3, #0
 8000524:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	2104      	movs	r1, #4
 800052a:	4618      	mov	r0, r3
 800052c:	f002 ff58 	bl	80033e0 <HAL_RCC_ClockConfig>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000536:	f000 f91f 	bl	8000778 <Error_Handler>
  }
}
 800053a:	bf00      	nop
 800053c:	3750      	adds	r7, #80	@ 0x50
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
	...

08000544 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08c      	sub	sp, #48	@ 0x30
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800054a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	2220      	movs	r2, #32
 800055a:	2100      	movs	r1, #0
 800055c:	4618      	mov	r0, r3
 800055e:	f004 f929 	bl	80047b4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000562:	4b32      	ldr	r3, [pc, #200]	@ (800062c <MX_ADC1_Init+0xe8>)
 8000564:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000568:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800056a:	4b30      	ldr	r3, [pc, #192]	@ (800062c <MX_ADC1_Init+0xe8>)
 800056c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000570:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000572:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <MX_ADC1_Init+0xe8>)
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000578:	4b2c      	ldr	r3, [pc, #176]	@ (800062c <MX_ADC1_Init+0xe8>)
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800057e:	4b2b      	ldr	r3, [pc, #172]	@ (800062c <MX_ADC1_Init+0xe8>)
 8000580:	2200      	movs	r2, #0
 8000582:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000584:	4b29      	ldr	r3, [pc, #164]	@ (800062c <MX_ADC1_Init+0xe8>)
 8000586:	2200      	movs	r2, #0
 8000588:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800058a:	4b28      	ldr	r3, [pc, #160]	@ (800062c <MX_ADC1_Init+0xe8>)
 800058c:	2204      	movs	r2, #4
 800058e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000590:	4b26      	ldr	r3, [pc, #152]	@ (800062c <MX_ADC1_Init+0xe8>)
 8000592:	2200      	movs	r2, #0
 8000594:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000596:	4b25      	ldr	r3, [pc, #148]	@ (800062c <MX_ADC1_Init+0xe8>)
 8000598:	2200      	movs	r2, #0
 800059a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800059c:	4b23      	ldr	r3, [pc, #140]	@ (800062c <MX_ADC1_Init+0xe8>)
 800059e:	2201      	movs	r2, #1
 80005a0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a2:	4b22      	ldr	r3, [pc, #136]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005aa:	4b20      	ldr	r3, [pc, #128]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b0:	4b1e      	ldr	r3, [pc, #120]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005b6:	4b1d      	ldr	r3, [pc, #116]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005be:	4b1b      	ldr	r3, [pc, #108]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80005c4:	4b19      	ldr	r3, [pc, #100]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005cc:	4817      	ldr	r0, [pc, #92]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005ce:	f000 fcb3 	bl	8000f38 <HAL_ADC_Init>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80005d8:	f000 f8ce 	bl	8000778 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005dc:	2300      	movs	r3, #0
 80005de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005e4:	4619      	mov	r1, r3
 80005e6:	4811      	ldr	r0, [pc, #68]	@ (800062c <MX_ADC1_Init+0xe8>)
 80005e8:	f001 ff6a 	bl	80024c0 <HAL_ADCEx_MultiModeConfigChannel>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80005f2:	f000 f8c1 	bl	8000778 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <MX_ADC1_Init+0xec>)
 80005f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005fa:	2306      	movs	r3, #6
 80005fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000602:	237f      	movs	r3, #127	@ 0x7f
 8000604:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000606:	2304      	movs	r3, #4
 8000608:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	4619      	mov	r1, r3
 8000612:	4806      	ldr	r0, [pc, #24]	@ (800062c <MX_ADC1_Init+0xe8>)
 8000614:	f001 fa26 	bl	8001a64 <HAL_ADC_ConfigChannel>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800061e:	f000 f8ab 	bl	8000778 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	3730      	adds	r7, #48	@ 0x30
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	2000009c 	.word	0x2000009c
 8000630:	04300002 	.word	0x04300002

08000634 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800063a:	f107 0310 	add.w	r3, r7, #16
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]
 8000650:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000652:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <MX_TIM2_Init+0x98>)
 8000654:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000658:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 17000;
 800065a:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <MX_TIM2_Init+0x98>)
 800065c:	f244 2268 	movw	r2, #17000	@ 0x4268
 8000660:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <MX_TIM2_Init+0x98>)
 8000664:	2200      	movs	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <MX_TIM2_Init+0x98>)
 800066a:	2264      	movs	r2, #100	@ 0x64
 800066c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_TIM2_Init+0x98>)
 8000670:	2200      	movs	r2, #0
 8000672:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <MX_TIM2_Init+0x98>)
 8000676:	2200      	movs	r2, #0
 8000678:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800067a:	4814      	ldr	r0, [pc, #80]	@ (80006cc <MX_TIM2_Init+0x98>)
 800067c:	f003 fae2 	bl	8003c44 <HAL_TIM_Base_Init>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000686:	f000 f877 	bl	8000778 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800068a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800068e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000690:	f107 0310 	add.w	r3, r7, #16
 8000694:	4619      	mov	r1, r3
 8000696:	480d      	ldr	r0, [pc, #52]	@ (80006cc <MX_TIM2_Init+0x98>)
 8000698:	f003 fd22 	bl	80040e0 <HAL_TIM_ConfigClockSource>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80006a2:	f000 f869 	bl	8000778 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006a6:	2300      	movs	r3, #0
 80006a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006aa:	2300      	movs	r3, #0
 80006ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4619      	mov	r1, r3
 80006b2:	4806      	ldr	r0, [pc, #24]	@ (80006cc <MX_TIM2_Init+0x98>)
 80006b4:	f003 ffa2 	bl	80045fc <HAL_TIMEx_MasterConfigSynchronization>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80006be:	f000 f85b 	bl	8000778 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006c2:	bf00      	nop
 80006c4:	3720      	adds	r7, #32
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000108 	.word	0x20000108

080006d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	4b22      	ldr	r3, [pc, #136]	@ (8000770 <MX_GPIO_Init+0xa0>)
 80006e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ea:	4a21      	ldr	r2, [pc, #132]	@ (8000770 <MX_GPIO_Init+0xa0>)
 80006ec:	f043 0304 	orr.w	r3, r3, #4
 80006f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000770 <MX_GPIO_Init+0xa0>)
 80006f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f6:	f003 0304 	and.w	r3, r3, #4
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000770 <MX_GPIO_Init+0xa0>)
 8000700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000702:	4a1b      	ldr	r2, [pc, #108]	@ (8000770 <MX_GPIO_Init+0xa0>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070a:	4b19      	ldr	r3, [pc, #100]	@ (8000770 <MX_GPIO_Init+0xa0>)
 800070c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PIN_CTRL0_Pin|PIN_CTRL1_Pin|PIN_TRG_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	210b      	movs	r1, #11
 800071a:	4816      	ldr	r0, [pc, #88]	@ (8000774 <MX_GPIO_Init+0xa4>)
 800071c:	f002 fa6a 	bl	8002bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PIN_CTRL0_Pin PIN_CTRL1_Pin PIN_TRG_Pin */
  GPIO_InitStruct.Pin = PIN_CTRL0_Pin|PIN_CTRL1_Pin|PIN_TRG_Pin;
 8000720:	230b      	movs	r3, #11
 8000722:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000724:	2301      	movs	r3, #1
 8000726:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	2300      	movs	r3, #0
 800072e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	4619      	mov	r1, r3
 8000736:	480f      	ldr	r0, [pc, #60]	@ (8000774 <MX_GPIO_Init+0xa4>)
 8000738:	f002 f8da 	bl	80028f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_DR_Pin */
  GPIO_InitStruct.Pin = PIN_DR_Pin;
 800073c:	2304      	movs	r3, #4
 800073e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000740:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000746:	2302      	movs	r3, #2
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PIN_DR_GPIO_Port, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	4808      	ldr	r0, [pc, #32]	@ (8000774 <MX_GPIO_Init+0xa4>)
 8000752:	f002 f8cd 	bl	80028f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000756:	2200      	movs	r2, #0
 8000758:	2100      	movs	r1, #0
 800075a:	2008      	movs	r0, #8
 800075c:	f002 f893 	bl	8002886 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000760:	2008      	movs	r0, #8
 8000762:	f002 f8aa 	bl	80028ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000766:	bf00      	nop
 8000768:	3720      	adds	r7, #32
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40021000 	.word	0x40021000
 8000774:	48000800 	.word	0x48000800

08000778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800077c:	b672      	cpsid	i
}
 800077e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000780:	bf00      	nop
 8000782:	e7fd      	b.n	8000780 <Error_Handler+0x8>

08000784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078a:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <HAL_MspInit+0x44>)
 800078c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800078e:	4a0e      	ldr	r2, [pc, #56]	@ (80007c8 <HAL_MspInit+0x44>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6613      	str	r3, [r2, #96]	@ 0x60
 8000796:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <HAL_MspInit+0x44>)
 8000798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a2:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <HAL_MspInit+0x44>)
 80007a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007a6:	4a08      	ldr	r2, [pc, #32]	@ (80007c8 <HAL_MspInit+0x44>)
 80007a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ae:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <HAL_MspInit+0x44>)
 80007b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007ba:	f002 faef 	bl	8002d9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000

080007cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b09e      	sub	sp, #120	@ 0x78
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007e4:	f107 0310 	add.w	r3, r7, #16
 80007e8:	2254      	movs	r2, #84	@ 0x54
 80007ea:	2100      	movs	r1, #0
 80007ec:	4618      	mov	r0, r3
 80007ee:	f003 ffe1 	bl	80047b4 <memset>
  if(hadc->Instance==ADC1)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007fa:	d13c      	bne.n	8000876 <HAL_ADC_MspInit+0xaa>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000800:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000802:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000806:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000808:	f107 0310 	add.w	r3, r7, #16
 800080c:	4618      	mov	r0, r3
 800080e:	f002 ffcb 	bl	80037a8 <HAL_RCCEx_PeriphCLKConfig>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000818:	f7ff ffae 	bl	8000778 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800081c:	4b18      	ldr	r3, [pc, #96]	@ (8000880 <HAL_ADC_MspInit+0xb4>)
 800081e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000820:	4a17      	ldr	r2, [pc, #92]	@ (8000880 <HAL_ADC_MspInit+0xb4>)
 8000822:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000826:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000828:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <HAL_ADC_MspInit+0xb4>)
 800082a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000830:	60fb      	str	r3, [r7, #12]
 8000832:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000834:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <HAL_ADC_MspInit+0xb4>)
 8000836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000838:	4a11      	ldr	r2, [pc, #68]	@ (8000880 <HAL_ADC_MspInit+0xb4>)
 800083a:	f043 0301 	orr.w	r3, r3, #1
 800083e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000840:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <HAL_ADC_MspInit+0xb4>)
 8000842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000844:	f003 0301 	and.w	r3, r3, #1
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = PIN_AD_Pin;
 800084c:	2301      	movs	r3, #1
 800084e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000850:	2303      	movs	r3, #3
 8000852:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(PIN_AD_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800085c:	4619      	mov	r1, r3
 800085e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000862:	f002 f845 	bl	80028f0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000866:	2200      	movs	r2, #0
 8000868:	2100      	movs	r1, #0
 800086a:	2012      	movs	r0, #18
 800086c:	f002 f80b 	bl	8002886 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000870:	2012      	movs	r0, #18
 8000872:	f002 f822 	bl	80028ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000876:	bf00      	nop
 8000878:	3778      	adds	r7, #120	@ 0x78
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40021000 	.word	0x40021000

08000884 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000894:	d113      	bne.n	80008be <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000896:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <HAL_TIM_Base_MspInit+0x44>)
 8000898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800089a:	4a0b      	ldr	r2, [pc, #44]	@ (80008c8 <HAL_TIM_Base_MspInit+0x44>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008a2:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <HAL_TIM_Base_MspInit+0x44>)
 80008a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2100      	movs	r1, #0
 80008b2:	201c      	movs	r0, #28
 80008b4:	f001 ffe7 	bl	8002886 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008b8:	201c      	movs	r0, #28
 80008ba:	f001 fffe 	bl	80028ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80008be:	bf00      	nop
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40021000 	.word	0x40021000

080008cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <NMI_Handler+0x4>

080008d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <HardFault_Handler+0x4>

080008dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <MemManage_Handler+0x4>

080008e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <BusFault_Handler+0x4>

080008ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <UsageFault_Handler+0x4>

080008f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr

0800091e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000922:	f000 f8ab 	bl	8000a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}

0800092a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PIN_DR_Pin);
 800092e:	2004      	movs	r0, #4
 8000930:	f002 f978 	bl	8002c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}

08000938 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800093c:	4802      	ldr	r0, [pc, #8]	@ (8000948 <ADC1_2_IRQHandler+0x10>)
 800093e:	f000 fe1d 	bl	800157c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	2000009c 	.word	0x2000009c

0800094c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000950:	4802      	ldr	r0, [pc, #8]	@ (800095c <TIM2_IRQHandler+0x10>)
 8000952:	f003 fa76 	bl	8003e42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000108 	.word	0x20000108

08000960 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <SystemInit+0x20>)
 8000966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800096a:	4a05      	ldr	r2, [pc, #20]	@ (8000980 <SystemInit+0x20>)
 800096c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000970:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	e000ed00 	.word	0xe000ed00

08000984 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000984:	480d      	ldr	r0, [pc, #52]	@ (80009bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000986:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000988:	f7ff ffea 	bl	8000960 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800098e:	490d      	ldr	r1, [pc, #52]	@ (80009c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000990:	4a0d      	ldr	r2, [pc, #52]	@ (80009c8 <LoopForever+0xe>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000994:	e002      	b.n	800099c <LoopCopyDataInit>

08000996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099a:	3304      	adds	r3, #4

0800099c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800099c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a0:	d3f9      	bcc.n	8000996 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a2:	4a0a      	ldr	r2, [pc, #40]	@ (80009cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a4:	4c0a      	ldr	r4, [pc, #40]	@ (80009d0 <LoopForever+0x16>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a8:	e001      	b.n	80009ae <LoopFillZerobss>

080009aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ac:	3204      	adds	r2, #4

080009ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b0:	d3fb      	bcc.n	80009aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009b2:	f003 ff0d 	bl	80047d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009b6:	f7ff fd69 	bl	800048c <main>

080009ba <LoopForever>:

LoopForever:
    b LoopForever
 80009ba:	e7fe      	b.n	80009ba <LoopForever>
  ldr   r0, =_estack
 80009bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80009c8:	08004dc8 	.word	0x08004dc8
  ldr r2, =_sbss
 80009cc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80009d0:	200002a4 	.word	0x200002a4

080009d4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <ADC3_IRQHandler>

080009d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009dc:	2300      	movs	r3, #0
 80009de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009e0:	2003      	movs	r0, #3
 80009e2:	f001 ff45 	bl	8002870 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009e6:	200f      	movs	r0, #15
 80009e8:	f000 f80e 	bl	8000a08 <HAL_InitTick>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d002      	beq.n	80009f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80009f2:	2301      	movs	r3, #1
 80009f4:	71fb      	strb	r3, [r7, #7]
 80009f6:	e001      	b.n	80009fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009f8:	f7ff fec4 	bl	8000784 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009fc:	79fb      	ldrb	r3, [r7, #7]

}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
	...

08000a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a10:	2300      	movs	r3, #0
 8000a12:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a14:	4b16      	ldr	r3, [pc, #88]	@ (8000a70 <HAL_InitTick+0x68>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d022      	beq.n	8000a62 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a1c:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <HAL_InitTick+0x6c>)
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	4b13      	ldr	r3, [pc, #76]	@ (8000a70 <HAL_InitTick+0x68>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a28:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	4618      	mov	r0, r3
 8000a32:	f001 ff50 	bl	80028d6 <HAL_SYSTICK_Config>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d10f      	bne.n	8000a5c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b0f      	cmp	r3, #15
 8000a40:	d809      	bhi.n	8000a56 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a42:	2200      	movs	r2, #0
 8000a44:	6879      	ldr	r1, [r7, #4]
 8000a46:	f04f 30ff 	mov.w	r0, #4294967295
 8000a4a:	f001 ff1c 	bl	8002886 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a78 <HAL_InitTick+0x70>)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	e007      	b.n	8000a66 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	73fb      	strb	r3, [r7, #15]
 8000a5a:	e004      	b.n	8000a66 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	73fb      	strb	r3, [r7, #15]
 8000a60:	e001      	b.n	8000a66 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	2000002c 	.word	0x2000002c
 8000a74:	20000024 	.word	0x20000024
 8000a78:	20000028 	.word	0x20000028

08000a7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a80:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <HAL_IncTick+0x1c>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b05      	ldr	r3, [pc, #20]	@ (8000a9c <HAL_IncTick+0x20>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4413      	add	r3, r2
 8000a8a:	4a03      	ldr	r2, [pc, #12]	@ (8000a98 <HAL_IncTick+0x1c>)
 8000a8c:	6013      	str	r3, [r2, #0]
}
 8000a8e:	bf00      	nop
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	20000168 	.word	0x20000168
 8000a9c:	2000002c 	.word	0x2000002c

08000aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa4:	4b03      	ldr	r3, [pc, #12]	@ (8000ab4 <HAL_GetTick+0x14>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	20000168 	.word	0x20000168

08000ab8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	431a      	orrs	r2, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
}
 8000ad2:	bf00      	nop
 8000ad4:	370c      	adds	r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	b083      	sub	sp, #12
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
 8000ae6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	431a      	orrs	r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	609a      	str	r2, [r3, #8]
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60f8      	str	r0, [r7, #12]
 8000b28:	60b9      	str	r1, [r7, #8]
 8000b2a:	607a      	str	r2, [r7, #4]
 8000b2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	3360      	adds	r3, #96	@ 0x60
 8000b32:	461a      	mov	r2, r3
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	4413      	add	r3, r2
 8000b3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	4b08      	ldr	r3, [pc, #32]	@ (8000b64 <LL_ADC_SetOffset+0x44>)
 8000b42:	4013      	ands	r3, r2
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000b4a:	683a      	ldr	r2, [r7, #0]
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000b58:	bf00      	nop
 8000b5a:	371c      	adds	r7, #28
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	03fff000 	.word	0x03fff000

08000b68 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3360      	adds	r3, #96	@ 0x60
 8000b76:	461a      	mov	r2, r3
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	4413      	add	r3, r2
 8000b7e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b087      	sub	sp, #28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	3360      	adds	r3, #96	@ 0x60
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	4413      	add	r3, r2
 8000bac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	431a      	orrs	r2, r3
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000bbe:	bf00      	nop
 8000bc0:	371c      	adds	r7, #28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b087      	sub	sp, #28
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	60f8      	str	r0, [r7, #12]
 8000bd2:	60b9      	str	r1, [r7, #8]
 8000bd4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	3360      	adds	r3, #96	@ 0x60
 8000bda:	461a      	mov	r2, r3
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	4413      	add	r3, r2
 8000be2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	431a      	orrs	r2, r3
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000bf4:	bf00      	nop
 8000bf6:	371c      	adds	r7, #28
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b087      	sub	sp, #28
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	3360      	adds	r3, #96	@ 0x60
 8000c10:	461a      	mov	r2, r3
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4413      	add	r3, r2
 8000c18:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	431a      	orrs	r2, r3
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000c2a:	bf00      	nop
 8000c2c:	371c      	adds	r7, #28
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	695b      	ldr	r3, [r3, #20]
 8000c44:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	431a      	orrs	r2, r3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	615a      	str	r2, [r3, #20]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d101      	bne.n	8000c74 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000c70:	2301      	movs	r3, #1
 8000c72:	e000      	b.n	8000c76 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000c82:	b480      	push	{r7}
 8000c84:	b087      	sub	sp, #28
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	60f8      	str	r0, [r7, #12]
 8000c8a:	60b9      	str	r1, [r7, #8]
 8000c8c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	3330      	adds	r3, #48	@ 0x30
 8000c92:	461a      	mov	r2, r3
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	0a1b      	lsrs	r3, r3, #8
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	f003 030c 	and.w	r3, r3, #12
 8000c9e:	4413      	add	r3, r2
 8000ca0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	f003 031f 	and.w	r3, r3, #31
 8000cac:	211f      	movs	r1, #31
 8000cae:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	401a      	ands	r2, r3
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	0e9b      	lsrs	r3, r3, #26
 8000cba:	f003 011f 	and.w	r1, r3, #31
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	f003 031f 	and.w	r3, r3, #31
 8000cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc8:	431a      	orrs	r2, r3
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000cce:	bf00      	nop
 8000cd0:	371c      	adds	r7, #28
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d101      	bne.n	8000cf2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e000      	b.n	8000cf4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b087      	sub	sp, #28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	3314      	adds	r3, #20
 8000d10:	461a      	mov	r2, r3
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	0e5b      	lsrs	r3, r3, #25
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	f003 0304 	and.w	r3, r3, #4
 8000d1c:	4413      	add	r3, r2
 8000d1e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	0d1b      	lsrs	r3, r3, #20
 8000d28:	f003 031f 	and.w	r3, r3, #31
 8000d2c:	2107      	movs	r1, #7
 8000d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d32:	43db      	mvns	r3, r3
 8000d34:	401a      	ands	r2, r3
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	0d1b      	lsrs	r3, r3, #20
 8000d3a:	f003 031f 	and.w	r3, r3, #31
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	fa01 f303 	lsl.w	r3, r1, r3
 8000d44:	431a      	orrs	r2, r3
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000d4a:	bf00      	nop
 8000d4c:	371c      	adds	r7, #28
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
	...

08000d58 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000d70:	43db      	mvns	r3, r3
 8000d72:	401a      	ands	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f003 0318 	and.w	r3, r3, #24
 8000d7a:	4908      	ldr	r1, [pc, #32]	@ (8000d9c <LL_ADC_SetChannelSingleDiff+0x44>)
 8000d7c:	40d9      	lsrs	r1, r3
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	400b      	ands	r3, r1
 8000d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000d86:	431a      	orrs	r2, r3
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000d8e:	bf00      	nop
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	0007ffff 	.word	0x0007ffff

08000da0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	f003 031f 	and.w	r3, r3, #31
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000de8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	6093      	str	r3, [r2, #8]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000e0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e10:	d101      	bne.n	8000e16 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000e12:	2301      	movs	r3, #1
 8000e14:	e000      	b.n	8000e18 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000e16:	2300      	movs	r3, #0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000e34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e38:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000e60:	d101      	bne.n	8000e66 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000e62:	2301      	movs	r3, #1
 8000e64:	e000      	b.n	8000e68 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000e66:	2300      	movs	r3, #0
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000e84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e88:	f043 0201 	orr.w	r2, r3, #1
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d101      	bne.n	8000eb4 <LL_ADC_IsEnabled+0x18>
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e000      	b.n	8000eb6 <LL_ADC_IsEnabled+0x1a>
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000ed2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000ed6:	f043 0204 	orr.w	r2, r3, #4
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000eea:	b480      	push	{r7}
 8000eec:	b083      	sub	sp, #12
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	f003 0304 	and.w	r3, r3, #4
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	d101      	bne.n	8000f02 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000efe:	2301      	movs	r3, #1
 8000f00:	e000      	b.n	8000f04 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000f02:	2300      	movs	r3, #0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f003 0308 	and.w	r3, r3, #8
 8000f20:	2b08      	cmp	r3, #8
 8000f22:	d101      	bne.n	8000f28 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000f24:	2301      	movs	r3, #1
 8000f26:	e000      	b.n	8000f2a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
	...

08000f38 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b089      	sub	sp, #36	@ 0x24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f40:	2300      	movs	r3, #0
 8000f42:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e1a9      	b.n	80012a6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d109      	bne.n	8000f74 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff fc33 	bl	80007cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff3f 	bl	8000dfc <LL_ADC_IsDeepPowerDownEnabled>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d004      	beq.n	8000f8e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff ff25 	bl	8000dd8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ff5a 	bl	8000e4c <LL_ADC_IsInternalRegulatorEnabled>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d115      	bne.n	8000fca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff ff3e 	bl	8000e24 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000fa8:	4b9c      	ldr	r3, [pc, #624]	@ (800121c <HAL_ADC_Init+0x2e4>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	099b      	lsrs	r3, r3, #6
 8000fae:	4a9c      	ldr	r2, [pc, #624]	@ (8001220 <HAL_ADC_Init+0x2e8>)
 8000fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb4:	099b      	lsrs	r3, r3, #6
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000fbc:	e002      	b.n	8000fc4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1f9      	bne.n	8000fbe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ff3c 	bl	8000e4c <LL_ADC_IsInternalRegulatorEnabled>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d10d      	bne.n	8000ff6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fde:	f043 0210 	orr.w	r2, r3, #16
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fea:	f043 0201 	orr.w	r2, r3, #1
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff75 	bl	8000eea <LL_ADC_REG_IsConversionOngoing>
 8001000:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001006:	f003 0310 	and.w	r3, r3, #16
 800100a:	2b00      	cmp	r3, #0
 800100c:	f040 8142 	bne.w	8001294 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	2b00      	cmp	r3, #0
 8001014:	f040 813e 	bne.w	8001294 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800101c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001020:	f043 0202 	orr.w	r2, r3, #2
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff35 	bl	8000e9c <LL_ADC_IsEnabled>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d141      	bne.n	80010bc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001040:	d004      	beq.n	800104c <HAL_ADC_Init+0x114>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a77      	ldr	r2, [pc, #476]	@ (8001224 <HAL_ADC_Init+0x2ec>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d10f      	bne.n	800106c <HAL_ADC_Init+0x134>
 800104c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001050:	f7ff ff24 	bl	8000e9c <LL_ADC_IsEnabled>
 8001054:	4604      	mov	r4, r0
 8001056:	4873      	ldr	r0, [pc, #460]	@ (8001224 <HAL_ADC_Init+0x2ec>)
 8001058:	f7ff ff20 	bl	8000e9c <LL_ADC_IsEnabled>
 800105c:	4603      	mov	r3, r0
 800105e:	4323      	orrs	r3, r4
 8001060:	2b00      	cmp	r3, #0
 8001062:	bf0c      	ite	eq
 8001064:	2301      	moveq	r3, #1
 8001066:	2300      	movne	r3, #0
 8001068:	b2db      	uxtb	r3, r3
 800106a:	e012      	b.n	8001092 <HAL_ADC_Init+0x15a>
 800106c:	486e      	ldr	r0, [pc, #440]	@ (8001228 <HAL_ADC_Init+0x2f0>)
 800106e:	f7ff ff15 	bl	8000e9c <LL_ADC_IsEnabled>
 8001072:	4604      	mov	r4, r0
 8001074:	486d      	ldr	r0, [pc, #436]	@ (800122c <HAL_ADC_Init+0x2f4>)
 8001076:	f7ff ff11 	bl	8000e9c <LL_ADC_IsEnabled>
 800107a:	4603      	mov	r3, r0
 800107c:	431c      	orrs	r4, r3
 800107e:	486c      	ldr	r0, [pc, #432]	@ (8001230 <HAL_ADC_Init+0x2f8>)
 8001080:	f7ff ff0c 	bl	8000e9c <LL_ADC_IsEnabled>
 8001084:	4603      	mov	r3, r0
 8001086:	4323      	orrs	r3, r4
 8001088:	2b00      	cmp	r3, #0
 800108a:	bf0c      	ite	eq
 800108c:	2301      	moveq	r3, #1
 800108e:	2300      	movne	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b00      	cmp	r3, #0
 8001094:	d012      	beq.n	80010bc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800109e:	d004      	beq.n	80010aa <HAL_ADC_Init+0x172>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a5f      	ldr	r2, [pc, #380]	@ (8001224 <HAL_ADC_Init+0x2ec>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d101      	bne.n	80010ae <HAL_ADC_Init+0x176>
 80010aa:	4a62      	ldr	r2, [pc, #392]	@ (8001234 <HAL_ADC_Init+0x2fc>)
 80010ac:	e000      	b.n	80010b0 <HAL_ADC_Init+0x178>
 80010ae:	4a62      	ldr	r2, [pc, #392]	@ (8001238 <HAL_ADC_Init+0x300>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	4619      	mov	r1, r3
 80010b6:	4610      	mov	r0, r2
 80010b8:	f7ff fcfe 	bl	8000ab8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7f5b      	ldrb	r3, [r3, #29]
 80010c0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80010c6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80010cc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80010d2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80010da:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80010dc:	4313      	orrs	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d106      	bne.n	80010f8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ee:	3b01      	subs	r3, #1
 80010f0:	045b      	lsls	r3, r3, #17
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d009      	beq.n	8001114 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001104:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4313      	orrs	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68da      	ldr	r2, [r3, #12]
 800111a:	4b48      	ldr	r3, [pc, #288]	@ (800123c <HAL_ADC_Init+0x304>)
 800111c:	4013      	ands	r3, r2
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	6812      	ldr	r2, [r2, #0]
 8001122:	69b9      	ldr	r1, [r7, #24]
 8001124:	430b      	orrs	r3, r1
 8001126:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	430a      	orrs	r2, r1
 800113c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fee4 	bl	8000f10 <LL_ADC_INJ_IsConversionOngoing>
 8001148:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d17f      	bne.n	8001250 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d17c      	bne.n	8001250 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800115a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001162:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001164:	4313      	orrs	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001172:	f023 0302 	bic.w	r3, r3, #2
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	6812      	ldr	r2, [r2, #0]
 800117a:	69b9      	ldr	r1, [r7, #24]
 800117c:	430b      	orrs	r3, r1
 800117e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	691b      	ldr	r3, [r3, #16]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d017      	beq.n	80011b8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	691a      	ldr	r2, [r3, #16]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001196:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80011a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80011a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	6911      	ldr	r1, [r2, #16]
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	6812      	ldr	r2, [r2, #0]
 80011b0:	430b      	orrs	r3, r1
 80011b2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80011b6:	e013      	b.n	80011e0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	691a      	ldr	r2, [r3, #16]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80011c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80011d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011dc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d12a      	bne.n	8001240 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80011f4:	f023 0304 	bic.w	r3, r3, #4
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001200:	4311      	orrs	r1, r2
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001206:	4311      	orrs	r1, r2
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800120c:	430a      	orrs	r2, r1
 800120e:	431a      	orrs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f042 0201 	orr.w	r2, r2, #1
 8001218:	611a      	str	r2, [r3, #16]
 800121a:	e019      	b.n	8001250 <HAL_ADC_Init+0x318>
 800121c:	20000024 	.word	0x20000024
 8001220:	053e2d63 	.word	0x053e2d63
 8001224:	50000100 	.word	0x50000100
 8001228:	50000400 	.word	0x50000400
 800122c:	50000500 	.word	0x50000500
 8001230:	50000600 	.word	0x50000600
 8001234:	50000300 	.word	0x50000300
 8001238:	50000700 	.word	0x50000700
 800123c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	691a      	ldr	r2, [r3, #16]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f022 0201 	bic.w	r2, r2, #1
 800124e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d10c      	bne.n	8001272 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f023 010f 	bic.w	r1, r3, #15
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6a1b      	ldr	r3, [r3, #32]
 8001266:	1e5a      	subs	r2, r3, #1
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	430a      	orrs	r2, r1
 800126e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001270:	e007      	b.n	8001282 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f022 020f 	bic.w	r2, r2, #15
 8001280:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001286:	f023 0303 	bic.w	r3, r3, #3
 800128a:	f043 0201 	orr.w	r2, r3, #1
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001292:	e007      	b.n	80012a4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001298:	f043 0210 	orr.w	r2, r3, #16
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80012a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3724      	adds	r7, #36	@ 0x24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd90      	pop	{r4, r7, pc}
 80012ae:	bf00      	nop

080012b0 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012c0:	d004      	beq.n	80012cc <HAL_ADC_Start_IT+0x1c>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a92      	ldr	r2, [pc, #584]	@ (8001510 <HAL_ADC_Start_IT+0x260>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d101      	bne.n	80012d0 <HAL_ADC_Start_IT+0x20>
 80012cc:	4b91      	ldr	r3, [pc, #580]	@ (8001514 <HAL_ADC_Start_IT+0x264>)
 80012ce:	e000      	b.n	80012d2 <HAL_ADC_Start_IT+0x22>
 80012d0:	4b91      	ldr	r3, [pc, #580]	@ (8001518 <HAL_ADC_Start_IT+0x268>)
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fd64 	bl	8000da0 <LL_ADC_GetMultimode>
 80012d8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fe03 	bl	8000eea <LL_ADC_REG_IsConversionOngoing>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f040 8132 	bne.w	8001550 <HAL_ADC_Start_IT+0x2a0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d101      	bne.n	80012fa <HAL_ADC_Start_IT+0x4a>
 80012f6:	2302      	movs	r3, #2
 80012f8:	e12d      	b.n	8001556 <HAL_ADC_Start_IT+0x2a6>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2201      	movs	r2, #1
 80012fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f000 ffee 	bl	80022e4 <ADC_Enable>
 8001308:	4603      	mov	r3, r0
 800130a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	2b00      	cmp	r3, #0
 8001310:	f040 8119 	bne.w	8001546 <HAL_ADC_Start_IT+0x296>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001318:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800131c:	f023 0301 	bic.w	r3, r3, #1
 8001320:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a78      	ldr	r2, [pc, #480]	@ (8001510 <HAL_ADC_Start_IT+0x260>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d009      	beq.n	8001346 <HAL_ADC_Start_IT+0x96>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a79      	ldr	r2, [pc, #484]	@ (800151c <HAL_ADC_Start_IT+0x26c>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d002      	beq.n	8001342 <HAL_ADC_Start_IT+0x92>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	e003      	b.n	800134a <HAL_ADC_Start_IT+0x9a>
 8001342:	4b77      	ldr	r3, [pc, #476]	@ (8001520 <HAL_ADC_Start_IT+0x270>)
 8001344:	e001      	b.n	800134a <HAL_ADC_Start_IT+0x9a>
 8001346:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	6812      	ldr	r2, [r2, #0]
 800134e:	4293      	cmp	r3, r2
 8001350:	d002      	beq.n	8001358 <HAL_ADC_Start_IT+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d105      	bne.n	8001364 <HAL_ADC_Start_IT+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800135c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001368:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d006      	beq.n	800137e <HAL_ADC_Start_IT+0xce>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001374:	f023 0206 	bic.w	r2, r3, #6
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	661a      	str	r2, [r3, #96]	@ 0x60
 800137c:	e002      	b.n	8001384 <HAL_ADC_Start_IT+0xd4>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	221c      	movs	r2, #28
 800138a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f022 021c 	bic.w	r2, r2, #28
 80013a2:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	2b08      	cmp	r3, #8
 80013aa:	d108      	bne.n	80013be <HAL_ADC_Start_IT+0x10e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f042 0208 	orr.w	r2, r2, #8
 80013ba:	605a      	str	r2, [r3, #4]
          break;
 80013bc:	e008      	b.n	80013d0 <HAL_ADC_Start_IT+0x120>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	685a      	ldr	r2, [r3, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f042 0204 	orr.w	r2, r2, #4
 80013cc:	605a      	str	r2, [r3, #4]
          break;
 80013ce:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d107      	bne.n	80013e8 <HAL_ADC_Start_IT+0x138>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f042 0210 	orr.w	r2, r2, #16
 80013e6:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a48      	ldr	r2, [pc, #288]	@ (8001510 <HAL_ADC_Start_IT+0x260>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d009      	beq.n	8001406 <HAL_ADC_Start_IT+0x156>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a49      	ldr	r2, [pc, #292]	@ (800151c <HAL_ADC_Start_IT+0x26c>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d002      	beq.n	8001402 <HAL_ADC_Start_IT+0x152>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	e003      	b.n	800140a <HAL_ADC_Start_IT+0x15a>
 8001402:	4b47      	ldr	r3, [pc, #284]	@ (8001520 <HAL_ADC_Start_IT+0x270>)
 8001404:	e001      	b.n	800140a <HAL_ADC_Start_IT+0x15a>
 8001406:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	6812      	ldr	r2, [r2, #0]
 800140e:	4293      	cmp	r3, r2
 8001410:	d008      	beq.n	8001424 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d005      	beq.n	8001424 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	2b05      	cmp	r3, #5
 800141c:	d002      	beq.n	8001424 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	2b09      	cmp	r3, #9
 8001422:	d13a      	bne.n	800149a <HAL_ADC_Start_IT+0x1ea>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d02d      	beq.n	800148e <HAL_ADC_Start_IT+0x1de>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001436:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800143a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	2b08      	cmp	r3, #8
 8001448:	d110      	bne.n	800146c <HAL_ADC_Start_IT+0x1bc>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	685a      	ldr	r2, [r3, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f022 0220 	bic.w	r2, r2, #32
 8001458:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001468:	605a      	str	r2, [r3, #4]
              break;
 800146a:	e010      	b.n	800148e <HAL_ADC_Start_IT+0x1de>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800147a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	685a      	ldr	r2, [r3, #4]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f042 0220 	orr.w	r2, r2, #32
 800148a:	605a      	str	r2, [r3, #4]
              break;
 800148c:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fd15 	bl	8000ec2 <LL_ADC_REG_StartConversion>
 8001498:	e05c      	b.n	8001554 <HAL_ADC_Start_IT+0x2a4>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800149e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a19      	ldr	r2, [pc, #100]	@ (8001510 <HAL_ADC_Start_IT+0x260>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d009      	beq.n	80014c4 <HAL_ADC_Start_IT+0x214>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a19      	ldr	r2, [pc, #100]	@ (800151c <HAL_ADC_Start_IT+0x26c>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d002      	beq.n	80014c0 <HAL_ADC_Start_IT+0x210>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	e003      	b.n	80014c8 <HAL_ADC_Start_IT+0x218>
 80014c0:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <HAL_ADC_Start_IT+0x270>)
 80014c2:	e001      	b.n	80014c8 <HAL_ADC_Start_IT+0x218>
 80014c4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014c8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	68db      	ldr	r3, [r3, #12]
 80014ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d03e      	beq.n	8001554 <HAL_ADC_Start_IT+0x2a4>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014de:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	65da      	str	r2, [r3, #92]	@ 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	2b08      	cmp	r3, #8
 80014ec:	d11a      	bne.n	8001524 <HAL_ADC_Start_IT+0x274>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	685a      	ldr	r2, [r3, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f022 0220 	bic.w	r2, r2, #32
 80014fc:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800150c:	605a      	str	r2, [r3, #4]
              break;
 800150e:	e021      	b.n	8001554 <HAL_ADC_Start_IT+0x2a4>
 8001510:	50000100 	.word	0x50000100
 8001514:	50000300 	.word	0x50000300
 8001518:	50000700 	.word	0x50000700
 800151c:	50000500 	.word	0x50000500
 8001520:	50000400 	.word	0x50000400
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001532:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f042 0220 	orr.w	r2, r2, #32
 8001542:	605a      	str	r2, [r3, #4]
              break;
 8001544:	e006      	b.n	8001554 <HAL_ADC_Start_IT+0x2a4>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800154e:	e001      	b.n	8001554 <HAL_ADC_Start_IT+0x2a4>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001550:	2302      	movs	r3, #2
 8001552:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001554:	7dfb      	ldrb	r3, [r7, #23]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop

08001560 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800156e:	4618      	mov	r0, r3
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
	...

0800157c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	@ 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015a0:	d004      	beq.n	80015ac <HAL_ADC_IRQHandler+0x30>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a8e      	ldr	r2, [pc, #568]	@ (80017e0 <HAL_ADC_IRQHandler+0x264>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d101      	bne.n	80015b0 <HAL_ADC_IRQHandler+0x34>
 80015ac:	4b8d      	ldr	r3, [pc, #564]	@ (80017e4 <HAL_ADC_IRQHandler+0x268>)
 80015ae:	e000      	b.n	80015b2 <HAL_ADC_IRQHandler+0x36>
 80015b0:	4b8d      	ldr	r3, [pc, #564]	@ (80017e8 <HAL_ADC_IRQHandler+0x26c>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fbf4 	bl	8000da0 <LL_ADC_GetMultimode>
 80015b8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d017      	beq.n	80015f4 <HAL_ADC_IRQHandler+0x78>
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d012      	beq.n	80015f4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d105      	bne.n	80015e6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015de:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f000 ff60 	bl	80024ac <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2202      	movs	r2, #2
 80015f2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f003 0304 	and.w	r3, r3, #4
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d004      	beq.n	8001608 <HAL_ADC_IRQHandler+0x8c>
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	d10b      	bne.n	8001620 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800160e:	2b00      	cmp	r3, #0
 8001610:	f000 8094 	beq.w	800173c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	f003 0308 	and.w	r3, r3, #8
 800161a:	2b00      	cmp	r3, #0
 800161c:	f000 808e 	beq.w	800173c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	2b00      	cmp	r3, #0
 800162a:	d105      	bne.n	8001638 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001630:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fb0d 	bl	8000c5c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d072      	beq.n	800172e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a64      	ldr	r2, [pc, #400]	@ (80017e0 <HAL_ADC_IRQHandler+0x264>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d009      	beq.n	8001666 <HAL_ADC_IRQHandler+0xea>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a65      	ldr	r2, [pc, #404]	@ (80017ec <HAL_ADC_IRQHandler+0x270>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d002      	beq.n	8001662 <HAL_ADC_IRQHandler+0xe6>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	e003      	b.n	800166a <HAL_ADC_IRQHandler+0xee>
 8001662:	4b63      	ldr	r3, [pc, #396]	@ (80017f0 <HAL_ADC_IRQHandler+0x274>)
 8001664:	e001      	b.n	800166a <HAL_ADC_IRQHandler+0xee>
 8001666:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	4293      	cmp	r3, r2
 8001670:	d008      	beq.n	8001684 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d005      	beq.n	8001684 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	2b05      	cmp	r3, #5
 800167c:	d002      	beq.n	8001684 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	2b09      	cmp	r3, #9
 8001682:	d104      	bne.n	800168e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	623b      	str	r3, [r7, #32]
 800168c:	e014      	b.n	80016b8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a53      	ldr	r2, [pc, #332]	@ (80017e0 <HAL_ADC_IRQHandler+0x264>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d009      	beq.n	80016ac <HAL_ADC_IRQHandler+0x130>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a53      	ldr	r2, [pc, #332]	@ (80017ec <HAL_ADC_IRQHandler+0x270>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d002      	beq.n	80016a8 <HAL_ADC_IRQHandler+0x12c>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	e003      	b.n	80016b0 <HAL_ADC_IRQHandler+0x134>
 80016a8:	4b51      	ldr	r3, [pc, #324]	@ (80017f0 <HAL_ADC_IRQHandler+0x274>)
 80016aa:	e001      	b.n	80016b0 <HAL_ADC_IRQHandler+0x134>
 80016ac:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80016b0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80016b8:	6a3b      	ldr	r3, [r7, #32]
 80016ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d135      	bne.n	800172e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0308 	and.w	r3, r3, #8
 80016cc:	2b08      	cmp	r3, #8
 80016ce:	d12e      	bne.n	800172e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fc08 	bl	8000eea <LL_ADC_REG_IsConversionOngoing>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d11a      	bne.n	8001716 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 020c 	bic.w	r2, r2, #12
 80016ee:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001700:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d112      	bne.n	800172e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800170c:	f043 0201 	orr.w	r2, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001714:	e00b      	b.n	800172e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800171a:	f043 0210 	orr.w	r2, r3, #16
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001726:	f043 0201 	orr.w	r2, r3, #1
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7fe fe6c 	bl	800040c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	220c      	movs	r2, #12
 800173a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	f003 0320 	and.w	r3, r3, #32
 8001742:	2b00      	cmp	r3, #0
 8001744:	d004      	beq.n	8001750 <HAL_ADC_IRQHandler+0x1d4>
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	f003 0320 	and.w	r3, r3, #32
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10b      	bne.n	8001768 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001756:	2b00      	cmp	r3, #0
 8001758:	f000 80b3 	beq.w	80018c2 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001762:	2b00      	cmp	r3, #0
 8001764:	f000 80ad 	beq.w	80018c2 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176c:	f003 0310 	and.w	r3, r3, #16
 8001770:	2b00      	cmp	r3, #0
 8001772:	d105      	bne.n	8001780 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001778:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff faa8 	bl	8000cda <LL_ADC_INJ_IsTriggerSourceSWStart>
 800178a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fa63 	bl	8000c5c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001796:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a10      	ldr	r2, [pc, #64]	@ (80017e0 <HAL_ADC_IRQHandler+0x264>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d009      	beq.n	80017b6 <HAL_ADC_IRQHandler+0x23a>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a11      	ldr	r2, [pc, #68]	@ (80017ec <HAL_ADC_IRQHandler+0x270>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d002      	beq.n	80017b2 <HAL_ADC_IRQHandler+0x236>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	e003      	b.n	80017ba <HAL_ADC_IRQHandler+0x23e>
 80017b2:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <HAL_ADC_IRQHandler+0x274>)
 80017b4:	e001      	b.n	80017ba <HAL_ADC_IRQHandler+0x23e>
 80017b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	4293      	cmp	r3, r2
 80017c0:	d008      	beq.n	80017d4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	2b06      	cmp	r3, #6
 80017cc:	d002      	beq.n	80017d4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	2b07      	cmp	r3, #7
 80017d2:	d10f      	bne.n	80017f4 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	623b      	str	r3, [r7, #32]
 80017dc:	e01f      	b.n	800181e <HAL_ADC_IRQHandler+0x2a2>
 80017de:	bf00      	nop
 80017e0:	50000100 	.word	0x50000100
 80017e4:	50000300 	.word	0x50000300
 80017e8:	50000700 	.word	0x50000700
 80017ec:	50000500 	.word	0x50000500
 80017f0:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a8b      	ldr	r2, [pc, #556]	@ (8001a28 <HAL_ADC_IRQHandler+0x4ac>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d009      	beq.n	8001812 <HAL_ADC_IRQHandler+0x296>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a8a      	ldr	r2, [pc, #552]	@ (8001a2c <HAL_ADC_IRQHandler+0x4b0>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d002      	beq.n	800180e <HAL_ADC_IRQHandler+0x292>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	e003      	b.n	8001816 <HAL_ADC_IRQHandler+0x29a>
 800180e:	4b88      	ldr	r3, [pc, #544]	@ (8001a30 <HAL_ADC_IRQHandler+0x4b4>)
 8001810:	e001      	b.n	8001816 <HAL_ADC_IRQHandler+0x29a>
 8001812:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001816:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d047      	beq.n	80018b4 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001824:	6a3b      	ldr	r3, [r7, #32]
 8001826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d007      	beq.n	800183e <HAL_ADC_IRQHandler+0x2c2>
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d03f      	beq.n	80018b4 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001834:	6a3b      	ldr	r3, [r7, #32]
 8001836:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800183a:	2b00      	cmp	r3, #0
 800183c:	d13a      	bne.n	80018b4 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001848:	2b40      	cmp	r3, #64	@ 0x40
 800184a:	d133      	bne.n	80018b4 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800184c:	6a3b      	ldr	r3, [r7, #32]
 800184e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d12e      	bne.n	80018b4 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fb58 	bl	8000f10 <LL_ADC_INJ_IsConversionOngoing>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d11a      	bne.n	800189c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001874:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800187a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800188a:	2b00      	cmp	r3, #0
 800188c:	d112      	bne.n	80018b4 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001892:	f043 0201 	orr.w	r2, r3, #1
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	65da      	str	r2, [r3, #92]	@ 0x5c
 800189a:	e00b      	b.n	80018b4 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a0:	f043 0210 	orr.w	r2, r3, #16
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ac:	f043 0201 	orr.w	r2, r3, #1
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f000 fdd1 	bl	800245c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2260      	movs	r2, #96	@ 0x60
 80018c0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d011      	beq.n	80018f0 <HAL_ADC_IRQHandler+0x374>
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d00c      	beq.n	80018f0 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018da:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 f8aa 	bl	8001a3c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2280      	movs	r2, #128	@ 0x80
 80018ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d012      	beq.n	8001920 <HAL_ADC_IRQHandler+0x3a4>
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001900:	2b00      	cmp	r3, #0
 8001902:	d00d      	beq.n	8001920 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001908:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f000 fdb7 	bl	8002484 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800191e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001926:	2b00      	cmp	r3, #0
 8001928:	d012      	beq.n	8001950 <HAL_ADC_IRQHandler+0x3d4>
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001930:	2b00      	cmp	r3, #0
 8001932:	d00d      	beq.n	8001950 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001938:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f000 fda9 	bl	8002498 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800194e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f003 0310 	and.w	r3, r3, #16
 8001956:	2b00      	cmp	r3, #0
 8001958:	d043      	beq.n	80019e2 <HAL_ADC_IRQHandler+0x466>
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	f003 0310 	and.w	r3, r3, #16
 8001960:	2b00      	cmp	r3, #0
 8001962:	d03e      	beq.n	80019e2 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001968:	2b00      	cmp	r3, #0
 800196a:	d102      	bne.n	8001972 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 800196c:	2301      	movs	r3, #1
 800196e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001970:	e021      	b.n	80019b6 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d015      	beq.n	80019a4 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001980:	d004      	beq.n	800198c <HAL_ADC_IRQHandler+0x410>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a28      	ldr	r2, [pc, #160]	@ (8001a28 <HAL_ADC_IRQHandler+0x4ac>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d101      	bne.n	8001990 <HAL_ADC_IRQHandler+0x414>
 800198c:	4b29      	ldr	r3, [pc, #164]	@ (8001a34 <HAL_ADC_IRQHandler+0x4b8>)
 800198e:	e000      	b.n	8001992 <HAL_ADC_IRQHandler+0x416>
 8001990:	4b29      	ldr	r3, [pc, #164]	@ (8001a38 <HAL_ADC_IRQHandler+0x4bc>)
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fa12 	bl	8000dbc <LL_ADC_GetMultiDMATransfer>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d00b      	beq.n	80019b6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800199e:	2301      	movs	r3, #1
 80019a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80019a2:	e008      	b.n	80019b6 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80019b2:	2301      	movs	r3, #1
 80019b4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80019b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d10e      	bne.n	80019da <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019c0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019cc:	f043 0202 	orr.w	r2, r3, #2
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f83b 	bl	8001a50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2210      	movs	r2, #16
 80019e0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d018      	beq.n	8001a1e <HAL_ADC_IRQHandler+0x4a2>
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d013      	beq.n	8001a1e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019fa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a06:	f043 0208 	orr.w	r2, r3, #8
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a16:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 fd29 	bl	8002470 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001a1e:	bf00      	nop
 8001a20:	3728      	adds	r7, #40	@ 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	50000100 	.word	0x50000100
 8001a2c:	50000500 	.word	0x50000500
 8001a30:	50000400 	.word	0x50000400
 8001a34:	50000300 	.word	0x50000300
 8001a38:	50000700 	.word	0x50000700

08001a3c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b0b6      	sub	sp, #216	@ 0xd8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d102      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0x24>
 8001a82:	2302      	movs	r3, #2
 8001a84:	f000 bc13 	b.w	80022ae <HAL_ADC_ConfigChannel+0x84a>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fa28 	bl	8000eea <LL_ADC_REG_IsConversionOngoing>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f040 83f3 	bne.w	8002288 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6818      	ldr	r0, [r3, #0]
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	6859      	ldr	r1, [r3, #4]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	f7ff f8e7 	bl	8000c82 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fa16 	bl	8000eea <LL_ADC_REG_IsConversionOngoing>
 8001abe:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff fa22 	bl	8000f10 <LL_ADC_INJ_IsConversionOngoing>
 8001acc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ad0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f040 81d9 	bne.w	8001e8c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ada:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f040 81d4 	bne.w	8001e8c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001aec:	d10f      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6818      	ldr	r0, [r3, #0]
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2200      	movs	r2, #0
 8001af8:	4619      	mov	r1, r3
 8001afa:	f7ff f901 	bl	8000d00 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff f895 	bl	8000c36 <LL_ADC_SetSamplingTimeCommonConfig>
 8001b0c:	e00e      	b.n	8001b2c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6818      	ldr	r0, [r3, #0]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	6819      	ldr	r1, [r3, #0]
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f7ff f8f0 	bl	8000d00 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2100      	movs	r1, #0
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f885 	bl	8000c36 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	695a      	ldr	r2, [r3, #20]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	08db      	lsrs	r3, r3, #3
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d022      	beq.n	8001b94 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6818      	ldr	r0, [r3, #0]
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	6919      	ldr	r1, [r3, #16]
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001b5e:	f7fe ffdf 	bl	8000b20 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6818      	ldr	r0, [r3, #0]
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	6919      	ldr	r1, [r3, #16]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	f7ff f82b 	bl	8000bca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d102      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x126>
 8001b84:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b88:	e000      	b.n	8001b8c <HAL_ADC_ConfigChannel+0x128>
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	f7ff f837 	bl	8000c00 <LL_ADC_SetOffsetSaturation>
 8001b92:	e17b      	b.n	8001e8c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe ffe4 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10a      	bne.n	8001bc0 <HAL_ADC_ConfigChannel+0x15c>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7fe ffd9 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	0e9b      	lsrs	r3, r3, #26
 8001bba:	f003 021f 	and.w	r2, r3, #31
 8001bbe:	e01e      	b.n	8001bfe <HAL_ADC_ConfigChannel+0x19a>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe ffce 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001bd6:	fa93 f3a3 	rbit	r3, r3
 8001bda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001bde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001be2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001be6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001bee:	2320      	movs	r3, #32
 8001bf0:	e004      	b.n	8001bfc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001bf2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001bf6:	fab3 f383 	clz	r3, r3
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d105      	bne.n	8001c16 <HAL_ADC_ConfigChannel+0x1b2>
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	0e9b      	lsrs	r3, r3, #26
 8001c10:	f003 031f 	and.w	r3, r3, #31
 8001c14:	e018      	b.n	8001c48 <HAL_ADC_ConfigChannel+0x1e4>
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001c22:	fa93 f3a3 	rbit	r3, r3
 8001c26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001c2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001c32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001c3a:	2320      	movs	r3, #32
 8001c3c:	e004      	b.n	8001c48 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001c3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c42:	fab3 f383 	clz	r3, r3
 8001c46:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d106      	bne.n	8001c5a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2200      	movs	r2, #0
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe ff9d 	bl	8000b94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2101      	movs	r1, #1
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe ff81 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d10a      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x222>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2101      	movs	r1, #1
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe ff76 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	0e9b      	lsrs	r3, r3, #26
 8001c80:	f003 021f 	and.w	r2, r3, #31
 8001c84:	e01e      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x260>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe ff6b 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c98:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c9c:	fa93 f3a3 	rbit	r3, r3
 8001ca0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001ca4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001cac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d101      	bne.n	8001cb8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001cb4:	2320      	movs	r3, #32
 8001cb6:	e004      	b.n	8001cc2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001cb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001cbc:	fab3 f383 	clz	r3, r3
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d105      	bne.n	8001cdc <HAL_ADC_ConfigChannel+0x278>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	0e9b      	lsrs	r3, r3, #26
 8001cd6:	f003 031f 	and.w	r3, r3, #31
 8001cda:	e018      	b.n	8001d0e <HAL_ADC_ConfigChannel+0x2aa>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001cf0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001cf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001cf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001d00:	2320      	movs	r3, #32
 8001d02:	e004      	b.n	8001d0e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001d04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d08:	fab3 f383 	clz	r3, r3
 8001d0c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d106      	bne.n	8001d20 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2200      	movs	r2, #0
 8001d18:	2101      	movs	r1, #1
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe ff3a 	bl	8000b94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2102      	movs	r1, #2
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe ff1e 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10a      	bne.n	8001d4c <HAL_ADC_ConfigChannel+0x2e8>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2102      	movs	r1, #2
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe ff13 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001d42:	4603      	mov	r3, r0
 8001d44:	0e9b      	lsrs	r3, r3, #26
 8001d46:	f003 021f 	and.w	r2, r3, #31
 8001d4a:	e01e      	b.n	8001d8a <HAL_ADC_ConfigChannel+0x326>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2102      	movs	r1, #2
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7fe ff08 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d62:	fa93 f3a3 	rbit	r3, r3
 8001d66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001d6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001d72:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d101      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001d7a:	2320      	movs	r3, #32
 8001d7c:	e004      	b.n	8001d88 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001d7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d82:	fab3 f383 	clz	r3, r3
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d105      	bne.n	8001da2 <HAL_ADC_ConfigChannel+0x33e>
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	0e9b      	lsrs	r3, r3, #26
 8001d9c:	f003 031f 	and.w	r3, r3, #31
 8001da0:	e016      	b.n	8001dd0 <HAL_ADC_ConfigChannel+0x36c>
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001daa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001dae:	fa93 f3a3 	rbit	r3, r3
 8001db2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001db4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001db6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001dba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001dc2:	2320      	movs	r3, #32
 8001dc4:	e004      	b.n	8001dd0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001dc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001dca:	fab3 f383 	clz	r3, r3
 8001dce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d106      	bne.n	8001de2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	2102      	movs	r1, #2
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fed9 	bl	8000b94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2103      	movs	r1, #3
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe febd 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10a      	bne.n	8001e0e <HAL_ADC_ConfigChannel+0x3aa>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2103      	movs	r1, #3
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe feb2 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001e04:	4603      	mov	r3, r0
 8001e06:	0e9b      	lsrs	r3, r3, #26
 8001e08:	f003 021f 	and.w	r2, r3, #31
 8001e0c:	e017      	b.n	8001e3e <HAL_ADC_ConfigChannel+0x3da>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2103      	movs	r1, #3
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe fea7 	bl	8000b68 <LL_ADC_GetOffsetChannel>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e20:	fa93 f3a3 	rbit	r3, r3
 8001e24:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001e26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001e28:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001e2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001e30:	2320      	movs	r3, #32
 8001e32:	e003      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001e34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e36:	fab3 f383 	clz	r3, r3
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d105      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x3f2>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	0e9b      	lsrs	r3, r3, #26
 8001e50:	f003 031f 	and.w	r3, r3, #31
 8001e54:	e011      	b.n	8001e7a <HAL_ADC_ConfigChannel+0x416>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e5e:	fa93 f3a3 	rbit	r3, r3
 8001e62:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001e64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001e66:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001e6e:	2320      	movs	r3, #32
 8001e70:	e003      	b.n	8001e7a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001e72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e74:	fab3 f383 	clz	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d106      	bne.n	8001e8c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2200      	movs	r2, #0
 8001e84:	2103      	movs	r1, #3
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fe84 	bl	8000b94 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff f803 	bl	8000e9c <LL_ADC_IsEnabled>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f040 813d 	bne.w	8002118 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	6819      	ldr	r1, [r3, #0]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	f7fe ff54 	bl	8000d58 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	4aa2      	ldr	r2, [pc, #648]	@ (8002140 <HAL_ADC_ConfigChannel+0x6dc>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	f040 812e 	bne.w	8002118 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10b      	bne.n	8001ee4 <HAL_ADC_ConfigChannel+0x480>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	0e9b      	lsrs	r3, r3, #26
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	f003 031f 	and.w	r3, r3, #31
 8001ed8:	2b09      	cmp	r3, #9
 8001eda:	bf94      	ite	ls
 8001edc:	2301      	movls	r3, #1
 8001ede:	2300      	movhi	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	e019      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x4b4>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001eec:	fa93 f3a3 	rbit	r3, r3
 8001ef0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001ef2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ef4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001ef6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001efc:	2320      	movs	r3, #32
 8001efe:	e003      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001f00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f02:	fab3 f383 	clz	r3, r3
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	3301      	adds	r3, #1
 8001f0a:	f003 031f 	and.w	r3, r3, #31
 8001f0e:	2b09      	cmp	r3, #9
 8001f10:	bf94      	ite	ls
 8001f12:	2301      	movls	r3, #1
 8001f14:	2300      	movhi	r3, #0
 8001f16:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d079      	beq.n	8002010 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d107      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x4d4>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	0e9b      	lsrs	r3, r3, #26
 8001f2e:	3301      	adds	r3, #1
 8001f30:	069b      	lsls	r3, r3, #26
 8001f32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f36:	e015      	b.n	8001f64 <HAL_ADC_ConfigChannel+0x500>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f40:	fa93 f3a3 	rbit	r3, r3
 8001f44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f48:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001f4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8001f50:	2320      	movs	r3, #32
 8001f52:	e003      	b.n	8001f5c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8001f54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f56:	fab3 f383 	clz	r3, r3
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	069b      	lsls	r3, r3, #26
 8001f60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d109      	bne.n	8001f84 <HAL_ADC_ConfigChannel+0x520>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	0e9b      	lsrs	r3, r3, #26
 8001f76:	3301      	adds	r3, #1
 8001f78:	f003 031f 	and.w	r3, r3, #31
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f82:	e017      	b.n	8001fb4 <HAL_ADC_ConfigChannel+0x550>
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f8c:	fa93 f3a3 	rbit	r3, r3
 8001f90:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f94:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001f96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001f9c:	2320      	movs	r3, #32
 8001f9e:	e003      	b.n	8001fa8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8001fa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fa2:	fab3 f383 	clz	r3, r3
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	3301      	adds	r3, #1
 8001faa:	f003 031f 	and.w	r3, r3, #31
 8001fae:	2101      	movs	r1, #1
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	ea42 0103 	orr.w	r1, r2, r3
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10a      	bne.n	8001fda <HAL_ADC_ConfigChannel+0x576>
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	0e9b      	lsrs	r3, r3, #26
 8001fca:	3301      	adds	r3, #1
 8001fcc:	f003 021f 	and.w	r2, r3, #31
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	4413      	add	r3, r2
 8001fd6:	051b      	lsls	r3, r3, #20
 8001fd8:	e018      	b.n	800200c <HAL_ADC_ConfigChannel+0x5a8>
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fe2:	fa93 f3a3 	rbit	r3, r3
 8001fe6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8001ff2:	2320      	movs	r3, #32
 8001ff4:	e003      	b.n	8001ffe <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8001ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ff8:	fab3 f383 	clz	r3, r3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	3301      	adds	r3, #1
 8002000:	f003 021f 	and.w	r2, r3, #31
 8002004:	4613      	mov	r3, r2
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	4413      	add	r3, r2
 800200a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800200c:	430b      	orrs	r3, r1
 800200e:	e07e      	b.n	800210e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002018:	2b00      	cmp	r3, #0
 800201a:	d107      	bne.n	800202c <HAL_ADC_ConfigChannel+0x5c8>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	0e9b      	lsrs	r3, r3, #26
 8002022:	3301      	adds	r3, #1
 8002024:	069b      	lsls	r3, r3, #26
 8002026:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800202a:	e015      	b.n	8002058 <HAL_ADC_ConfigChannel+0x5f4>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002034:	fa93 f3a3 	rbit	r3, r3
 8002038:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800203a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800203c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800203e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002044:	2320      	movs	r3, #32
 8002046:	e003      	b.n	8002050 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800204a:	fab3 f383 	clz	r3, r3
 800204e:	b2db      	uxtb	r3, r3
 8002050:	3301      	adds	r3, #1
 8002052:	069b      	lsls	r3, r3, #26
 8002054:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002060:	2b00      	cmp	r3, #0
 8002062:	d109      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x614>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	0e9b      	lsrs	r3, r3, #26
 800206a:	3301      	adds	r3, #1
 800206c:	f003 031f 	and.w	r3, r3, #31
 8002070:	2101      	movs	r1, #1
 8002072:	fa01 f303 	lsl.w	r3, r1, r3
 8002076:	e017      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x644>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207e:	6a3b      	ldr	r3, [r7, #32]
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	61fb      	str	r3, [r7, #28]
  return result;
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002090:	2320      	movs	r3, #32
 8002092:	e003      	b.n	800209c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002096:	fab3 f383 	clz	r3, r3
 800209a:	b2db      	uxtb	r3, r3
 800209c:	3301      	adds	r3, #1
 800209e:	f003 031f 	and.w	r3, r3, #31
 80020a2:	2101      	movs	r1, #1
 80020a4:	fa01 f303 	lsl.w	r3, r1, r3
 80020a8:	ea42 0103 	orr.w	r1, r2, r3
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d10d      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x670>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	0e9b      	lsrs	r3, r3, #26
 80020be:	3301      	adds	r3, #1
 80020c0:	f003 021f 	and.w	r2, r3, #31
 80020c4:	4613      	mov	r3, r2
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	4413      	add	r3, r2
 80020ca:	3b1e      	subs	r3, #30
 80020cc:	051b      	lsls	r3, r3, #20
 80020ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020d2:	e01b      	b.n	800210c <HAL_ADC_ConfigChannel+0x6a8>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	fa93 f3a3 	rbit	r3, r3
 80020e0:	613b      	str	r3, [r7, #16]
  return result;
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80020ec:	2320      	movs	r3, #32
 80020ee:	e003      	b.n	80020f8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	fab3 f383 	clz	r3, r3
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	3301      	adds	r3, #1
 80020fa:	f003 021f 	and.w	r2, r3, #31
 80020fe:	4613      	mov	r3, r2
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	4413      	add	r3, r2
 8002104:	3b1e      	subs	r3, #30
 8002106:	051b      	lsls	r3, r3, #20
 8002108:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800210c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002112:	4619      	mov	r1, r3
 8002114:	f7fe fdf4 	bl	8000d00 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <HAL_ADC_ConfigChannel+0x6e0>)
 800211e:	4013      	ands	r3, r2
 8002120:	2b00      	cmp	r3, #0
 8002122:	f000 80be 	beq.w	80022a2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800212e:	d004      	beq.n	800213a <HAL_ADC_ConfigChannel+0x6d6>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a04      	ldr	r2, [pc, #16]	@ (8002148 <HAL_ADC_ConfigChannel+0x6e4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10a      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x6ec>
 800213a:	4b04      	ldr	r3, [pc, #16]	@ (800214c <HAL_ADC_ConfigChannel+0x6e8>)
 800213c:	e009      	b.n	8002152 <HAL_ADC_ConfigChannel+0x6ee>
 800213e:	bf00      	nop
 8002140:	407f0000 	.word	0x407f0000
 8002144:	80080000 	.word	0x80080000
 8002148:	50000100 	.word	0x50000100
 800214c:	50000300 	.word	0x50000300
 8002150:	4b59      	ldr	r3, [pc, #356]	@ (80022b8 <HAL_ADC_ConfigChannel+0x854>)
 8002152:	4618      	mov	r0, r3
 8002154:	f7fe fcd6 	bl	8000b04 <LL_ADC_GetCommonPathInternalCh>
 8002158:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a56      	ldr	r2, [pc, #344]	@ (80022bc <HAL_ADC_ConfigChannel+0x858>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d004      	beq.n	8002170 <HAL_ADC_ConfigChannel+0x70c>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a55      	ldr	r2, [pc, #340]	@ (80022c0 <HAL_ADC_ConfigChannel+0x85c>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d13a      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002170:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002174:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d134      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002184:	d005      	beq.n	8002192 <HAL_ADC_ConfigChannel+0x72e>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a4e      	ldr	r2, [pc, #312]	@ (80022c4 <HAL_ADC_ConfigChannel+0x860>)
 800218c:	4293      	cmp	r3, r2
 800218e:	f040 8085 	bne.w	800229c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800219a:	d004      	beq.n	80021a6 <HAL_ADC_ConfigChannel+0x742>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a49      	ldr	r2, [pc, #292]	@ (80022c8 <HAL_ADC_ConfigChannel+0x864>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d101      	bne.n	80021aa <HAL_ADC_ConfigChannel+0x746>
 80021a6:	4a49      	ldr	r2, [pc, #292]	@ (80022cc <HAL_ADC_ConfigChannel+0x868>)
 80021a8:	e000      	b.n	80021ac <HAL_ADC_ConfigChannel+0x748>
 80021aa:	4a43      	ldr	r2, [pc, #268]	@ (80022b8 <HAL_ADC_ConfigChannel+0x854>)
 80021ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80021b0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021b4:	4619      	mov	r1, r3
 80021b6:	4610      	mov	r0, r2
 80021b8:	f7fe fc91 	bl	8000ade <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021bc:	4b44      	ldr	r3, [pc, #272]	@ (80022d0 <HAL_ADC_ConfigChannel+0x86c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	099b      	lsrs	r3, r3, #6
 80021c2:	4a44      	ldr	r2, [pc, #272]	@ (80022d4 <HAL_ADC_ConfigChannel+0x870>)
 80021c4:	fba2 2303 	umull	r2, r3, r2, r3
 80021c8:	099b      	lsrs	r3, r3, #6
 80021ca:	1c5a      	adds	r2, r3, #1
 80021cc:	4613      	mov	r3, r2
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	4413      	add	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021d6:	e002      	b.n	80021de <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3b01      	subs	r3, #1
 80021dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1f9      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021e4:	e05a      	b.n	800229c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a3b      	ldr	r2, [pc, #236]	@ (80022d8 <HAL_ADC_ConfigChannel+0x874>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d125      	bne.n	800223c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80021f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80021f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d11f      	bne.n	800223c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a31      	ldr	r2, [pc, #196]	@ (80022c8 <HAL_ADC_ConfigChannel+0x864>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d104      	bne.n	8002210 <HAL_ADC_ConfigChannel+0x7ac>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a34      	ldr	r2, [pc, #208]	@ (80022dc <HAL_ADC_ConfigChannel+0x878>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d047      	beq.n	80022a0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002218:	d004      	beq.n	8002224 <HAL_ADC_ConfigChannel+0x7c0>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a2a      	ldr	r2, [pc, #168]	@ (80022c8 <HAL_ADC_ConfigChannel+0x864>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d101      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x7c4>
 8002224:	4a29      	ldr	r2, [pc, #164]	@ (80022cc <HAL_ADC_ConfigChannel+0x868>)
 8002226:	e000      	b.n	800222a <HAL_ADC_ConfigChannel+0x7c6>
 8002228:	4a23      	ldr	r2, [pc, #140]	@ (80022b8 <HAL_ADC_ConfigChannel+0x854>)
 800222a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800222e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002232:	4619      	mov	r1, r3
 8002234:	4610      	mov	r0, r2
 8002236:	f7fe fc52 	bl	8000ade <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800223a:	e031      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a27      	ldr	r2, [pc, #156]	@ (80022e0 <HAL_ADC_ConfigChannel+0x87c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d12d      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002246:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800224a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d127      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a1c      	ldr	r2, [pc, #112]	@ (80022c8 <HAL_ADC_ConfigChannel+0x864>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d022      	beq.n	80022a2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002264:	d004      	beq.n	8002270 <HAL_ADC_ConfigChannel+0x80c>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a17      	ldr	r2, [pc, #92]	@ (80022c8 <HAL_ADC_ConfigChannel+0x864>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d101      	bne.n	8002274 <HAL_ADC_ConfigChannel+0x810>
 8002270:	4a16      	ldr	r2, [pc, #88]	@ (80022cc <HAL_ADC_ConfigChannel+0x868>)
 8002272:	e000      	b.n	8002276 <HAL_ADC_ConfigChannel+0x812>
 8002274:	4a10      	ldr	r2, [pc, #64]	@ (80022b8 <HAL_ADC_ConfigChannel+0x854>)
 8002276:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800227a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800227e:	4619      	mov	r1, r3
 8002280:	4610      	mov	r0, r2
 8002282:	f7fe fc2c 	bl	8000ade <LL_ADC_SetCommonPathInternalCh>
 8002286:	e00c      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228c:	f043 0220 	orr.w	r2, r3, #32
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800229a:	e002      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800229c:	bf00      	nop
 800229e:	e000      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80022a0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80022aa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	37d8      	adds	r7, #216	@ 0xd8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	50000700 	.word	0x50000700
 80022bc:	c3210000 	.word	0xc3210000
 80022c0:	90c00010 	.word	0x90c00010
 80022c4:	50000600 	.word	0x50000600
 80022c8:	50000100 	.word	0x50000100
 80022cc:	50000300 	.word	0x50000300
 80022d0:	20000024 	.word	0x20000024
 80022d4:	053e2d63 	.word	0x053e2d63
 80022d8:	c7520000 	.word	0xc7520000
 80022dc:	50000500 	.word	0x50000500
 80022e0:	cb840000 	.word	0xcb840000

080022e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe fdd1 	bl	8000e9c <LL_ADC_IsEnabled>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d176      	bne.n	80023ee <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	4b3c      	ldr	r3, [pc, #240]	@ (80023f8 <ADC_Enable+0x114>)
 8002308:	4013      	ands	r3, r2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00d      	beq.n	800232a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002312:	f043 0210 	orr.w	r2, r3, #16
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800231e:	f043 0201 	orr.w	r2, r3, #1
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e062      	b.n	80023f0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fda0 	bl	8000e74 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800233c:	d004      	beq.n	8002348 <ADC_Enable+0x64>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a2e      	ldr	r2, [pc, #184]	@ (80023fc <ADC_Enable+0x118>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d101      	bne.n	800234c <ADC_Enable+0x68>
 8002348:	4b2d      	ldr	r3, [pc, #180]	@ (8002400 <ADC_Enable+0x11c>)
 800234a:	e000      	b.n	800234e <ADC_Enable+0x6a>
 800234c:	4b2d      	ldr	r3, [pc, #180]	@ (8002404 <ADC_Enable+0x120>)
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe fbd8 	bl	8000b04 <LL_ADC_GetCommonPathInternalCh>
 8002354:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002356:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800235a:	2b00      	cmp	r3, #0
 800235c:	d013      	beq.n	8002386 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800235e:	4b2a      	ldr	r3, [pc, #168]	@ (8002408 <ADC_Enable+0x124>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	099b      	lsrs	r3, r3, #6
 8002364:	4a29      	ldr	r2, [pc, #164]	@ (800240c <ADC_Enable+0x128>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	099b      	lsrs	r3, r3, #6
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	4613      	mov	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	4413      	add	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002378:	e002      	b.n	8002380 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	3b01      	subs	r3, #1
 800237e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1f9      	bne.n	800237a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002386:	f7fe fb8b 	bl	8000aa0 <HAL_GetTick>
 800238a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800238c:	e028      	b.n	80023e0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f7fe fd82 	bl	8000e9c <LL_ADC_IsEnabled>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d104      	bne.n	80023a8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe fd66 	bl	8000e74 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023a8:	f7fe fb7a 	bl	8000aa0 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d914      	bls.n	80023e0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d00d      	beq.n	80023e0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	f043 0210 	orr.w	r2, r3, #16
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e007      	b.n	80023f0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d1cf      	bne.n	800238e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	8000003f 	.word	0x8000003f
 80023fc:	50000100 	.word	0x50000100
 8002400:	50000300 	.word	0x50000300
 8002404:	50000700 	.word	0x50000700
 8002408:	20000024 	.word	0x20000024
 800240c:	053e2d63 	.word	0x053e2d63

08002410 <LL_ADC_IsEnabled>:
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b01      	cmp	r3, #1
 8002422:	d101      	bne.n	8002428 <LL_ADC_IsEnabled+0x18>
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <LL_ADC_IsEnabled+0x1a>
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr

08002436 <LL_ADC_REG_IsConversionOngoing>:
{
 8002436:	b480      	push	{r7}
 8002438:	b083      	sub	sp, #12
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	2b04      	cmp	r3, #4
 8002448:	d101      	bne.n	800244e <LL_ADC_REG_IsConversionOngoing+0x18>
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b0a1      	sub	sp, #132	@ 0x84
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d101      	bne.n	80024de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80024da:	2302      	movs	r3, #2
 80024dc:	e0e7      	b.n	80026ae <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80024e6:	2300      	movs	r3, #0
 80024e8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80024ea:	2300      	movs	r3, #0
 80024ec:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024f6:	d102      	bne.n	80024fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80024f8:	4b6f      	ldr	r3, [pc, #444]	@ (80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	e009      	b.n	8002512 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a6e      	ldr	r2, [pc, #440]	@ (80026bc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d102      	bne.n	800250e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002508:	4b6d      	ldr	r3, [pc, #436]	@ (80026c0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800250a:	60bb      	str	r3, [r7, #8]
 800250c:	e001      	b.n	8002512 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800250e:	2300      	movs	r3, #0
 8002510:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d10b      	bne.n	8002530 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251c:	f043 0220 	orr.w	r2, r3, #32
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0be      	b.n	80026ae <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff ff7f 	bl	8002436 <LL_ADC_REG_IsConversionOngoing>
 8002538:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff79 	bl	8002436 <LL_ADC_REG_IsConversionOngoing>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	f040 80a0 	bne.w	800268c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800254c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800254e:	2b00      	cmp	r3, #0
 8002550:	f040 809c 	bne.w	800268c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800255c:	d004      	beq.n	8002568 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a55      	ldr	r2, [pc, #340]	@ (80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d101      	bne.n	800256c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002568:	4b56      	ldr	r3, [pc, #344]	@ (80026c4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800256a:	e000      	b.n	800256e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800256c:	4b56      	ldr	r3, [pc, #344]	@ (80026c8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800256e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d04b      	beq.n	8002610 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002578:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	6859      	ldr	r1, [r3, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800258a:	035b      	lsls	r3, r3, #13
 800258c:	430b      	orrs	r3, r1
 800258e:	431a      	orrs	r2, r3
 8002590:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002592:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800259c:	d004      	beq.n	80025a8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a45      	ldr	r2, [pc, #276]	@ (80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d10f      	bne.n	80025c8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80025a8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025ac:	f7ff ff30 	bl	8002410 <LL_ADC_IsEnabled>
 80025b0:	4604      	mov	r4, r0
 80025b2:	4841      	ldr	r0, [pc, #260]	@ (80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80025b4:	f7ff ff2c 	bl	8002410 <LL_ADC_IsEnabled>
 80025b8:	4603      	mov	r3, r0
 80025ba:	4323      	orrs	r3, r4
 80025bc:	2b00      	cmp	r3, #0
 80025be:	bf0c      	ite	eq
 80025c0:	2301      	moveq	r3, #1
 80025c2:	2300      	movne	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	e012      	b.n	80025ee <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80025c8:	483c      	ldr	r0, [pc, #240]	@ (80026bc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80025ca:	f7ff ff21 	bl	8002410 <LL_ADC_IsEnabled>
 80025ce:	4604      	mov	r4, r0
 80025d0:	483b      	ldr	r0, [pc, #236]	@ (80026c0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80025d2:	f7ff ff1d 	bl	8002410 <LL_ADC_IsEnabled>
 80025d6:	4603      	mov	r3, r0
 80025d8:	431c      	orrs	r4, r3
 80025da:	483c      	ldr	r0, [pc, #240]	@ (80026cc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80025dc:	f7ff ff18 	bl	8002410 <LL_ADC_IsEnabled>
 80025e0:	4603      	mov	r3, r0
 80025e2:	4323      	orrs	r3, r4
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	bf0c      	ite	eq
 80025e8:	2301      	moveq	r3, #1
 80025ea:	2300      	movne	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d056      	beq.n	80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80025f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80025fa:	f023 030f 	bic.w	r3, r3, #15
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	6811      	ldr	r1, [r2, #0]
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	6892      	ldr	r2, [r2, #8]
 8002606:	430a      	orrs	r2, r1
 8002608:	431a      	orrs	r2, r3
 800260a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800260c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800260e:	e047      	b.n	80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002610:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002618:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800261a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002624:	d004      	beq.n	8002630 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a23      	ldr	r2, [pc, #140]	@ (80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d10f      	bne.n	8002650 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002630:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002634:	f7ff feec 	bl	8002410 <LL_ADC_IsEnabled>
 8002638:	4604      	mov	r4, r0
 800263a:	481f      	ldr	r0, [pc, #124]	@ (80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800263c:	f7ff fee8 	bl	8002410 <LL_ADC_IsEnabled>
 8002640:	4603      	mov	r3, r0
 8002642:	4323      	orrs	r3, r4
 8002644:	2b00      	cmp	r3, #0
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	e012      	b.n	8002676 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002650:	481a      	ldr	r0, [pc, #104]	@ (80026bc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002652:	f7ff fedd 	bl	8002410 <LL_ADC_IsEnabled>
 8002656:	4604      	mov	r4, r0
 8002658:	4819      	ldr	r0, [pc, #100]	@ (80026c0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800265a:	f7ff fed9 	bl	8002410 <LL_ADC_IsEnabled>
 800265e:	4603      	mov	r3, r0
 8002660:	431c      	orrs	r4, r3
 8002662:	481a      	ldr	r0, [pc, #104]	@ (80026cc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002664:	f7ff fed4 	bl	8002410 <LL_ADC_IsEnabled>
 8002668:	4603      	mov	r3, r0
 800266a:	4323      	orrs	r3, r4
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d012      	beq.n	80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800267a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002682:	f023 030f 	bic.w	r3, r3, #15
 8002686:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002688:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800268a:	e009      	b.n	80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002690:	f043 0220 	orr.w	r2, r3, #32
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800269e:	e000      	b.n	80026a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80026a0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80026aa:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3784      	adds	r7, #132	@ 0x84
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd90      	pop	{r4, r7, pc}
 80026b6:	bf00      	nop
 80026b8:	50000100 	.word	0x50000100
 80026bc:	50000400 	.word	0x50000400
 80026c0:	50000500 	.word	0x50000500
 80026c4:	50000300 	.word	0x50000300
 80026c8:	50000700 	.word	0x50000700
 80026cc:	50000600 	.word	0x50000600

080026d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <__NVIC_SetPriorityGrouping+0x44>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026ec:	4013      	ands	r3, r2
 80026ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002702:	4a04      	ldr	r2, [pc, #16]	@ (8002714 <__NVIC_SetPriorityGrouping+0x44>)
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	60d3      	str	r3, [r2, #12]
}
 8002708:	bf00      	nop
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800271c:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <__NVIC_GetPriorityGrouping+0x18>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	0a1b      	lsrs	r3, r3, #8
 8002722:	f003 0307 	and.w	r3, r3, #7
}
 8002726:	4618      	mov	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	e000ed00 	.word	0xe000ed00

08002734 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800273e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002742:	2b00      	cmp	r3, #0
 8002744:	db0b      	blt.n	800275e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	f003 021f 	and.w	r2, r3, #31
 800274c:	4907      	ldr	r1, [pc, #28]	@ (800276c <__NVIC_EnableIRQ+0x38>)
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	2001      	movs	r0, #1
 8002756:	fa00 f202 	lsl.w	r2, r0, r2
 800275a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	e000e100 	.word	0xe000e100

08002770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800277c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002780:	2b00      	cmp	r3, #0
 8002782:	db0a      	blt.n	800279a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	b2da      	uxtb	r2, r3
 8002788:	490c      	ldr	r1, [pc, #48]	@ (80027bc <__NVIC_SetPriority+0x4c>)
 800278a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278e:	0112      	lsls	r2, r2, #4
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	440b      	add	r3, r1
 8002794:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002798:	e00a      	b.n	80027b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	b2da      	uxtb	r2, r3
 800279e:	4908      	ldr	r1, [pc, #32]	@ (80027c0 <__NVIC_SetPriority+0x50>)
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	3b04      	subs	r3, #4
 80027a8:	0112      	lsls	r2, r2, #4
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	440b      	add	r3, r1
 80027ae:	761a      	strb	r2, [r3, #24]
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	e000e100 	.word	0xe000e100
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b089      	sub	sp, #36	@ 0x24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	f1c3 0307 	rsb	r3, r3, #7
 80027de:	2b04      	cmp	r3, #4
 80027e0:	bf28      	it	cs
 80027e2:	2304      	movcs	r3, #4
 80027e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	3304      	adds	r3, #4
 80027ea:	2b06      	cmp	r3, #6
 80027ec:	d902      	bls.n	80027f4 <NVIC_EncodePriority+0x30>
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	3b03      	subs	r3, #3
 80027f2:	e000      	b.n	80027f6 <NVIC_EncodePriority+0x32>
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f8:	f04f 32ff 	mov.w	r2, #4294967295
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43da      	mvns	r2, r3
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	401a      	ands	r2, r3
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800280c:	f04f 31ff 	mov.w	r1, #4294967295
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	fa01 f303 	lsl.w	r3, r1, r3
 8002816:	43d9      	mvns	r1, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800281c:	4313      	orrs	r3, r2
         );
}
 800281e:	4618      	mov	r0, r3
 8002820:	3724      	adds	r7, #36	@ 0x24
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800283c:	d301      	bcc.n	8002842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800283e:	2301      	movs	r3, #1
 8002840:	e00f      	b.n	8002862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002842:	4a0a      	ldr	r2, [pc, #40]	@ (800286c <SysTick_Config+0x40>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3b01      	subs	r3, #1
 8002848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800284a:	210f      	movs	r1, #15
 800284c:	f04f 30ff 	mov.w	r0, #4294967295
 8002850:	f7ff ff8e 	bl	8002770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002854:	4b05      	ldr	r3, [pc, #20]	@ (800286c <SysTick_Config+0x40>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800285a:	4b04      	ldr	r3, [pc, #16]	@ (800286c <SysTick_Config+0x40>)
 800285c:	2207      	movs	r2, #7
 800285e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	e000e010 	.word	0xe000e010

08002870 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7ff ff29 	bl	80026d0 <__NVIC_SetPriorityGrouping>
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b086      	sub	sp, #24
 800288a:	af00      	add	r7, sp, #0
 800288c:	4603      	mov	r3, r0
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002894:	f7ff ff40 	bl	8002718 <__NVIC_GetPriorityGrouping>
 8002898:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	68b9      	ldr	r1, [r7, #8]
 800289e:	6978      	ldr	r0, [r7, #20]
 80028a0:	f7ff ff90 	bl	80027c4 <NVIC_EncodePriority>
 80028a4:	4602      	mov	r2, r0
 80028a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028aa:	4611      	mov	r1, r2
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff ff5f 	bl	8002770 <__NVIC_SetPriority>
}
 80028b2:	bf00      	nop
 80028b4:	3718      	adds	r7, #24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b082      	sub	sp, #8
 80028be:	af00      	add	r7, sp, #0
 80028c0:	4603      	mov	r3, r0
 80028c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff33 	bl	8002734 <__NVIC_EnableIRQ>
}
 80028ce:	bf00      	nop
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b082      	sub	sp, #8
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff ffa4 	bl	800282c <SysTick_Config>
 80028e4:	4603      	mov	r3, r0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028fe:	e15a      	b.n	8002bb6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	2101      	movs	r1, #1
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	4013      	ands	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 814c 	beq.w	8002bb0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b01      	cmp	r3, #1
 8002922:	d005      	beq.n	8002930 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800292c:	2b02      	cmp	r3, #2
 800292e:	d130      	bne.n	8002992 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	2203      	movs	r2, #3
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	4013      	ands	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4313      	orrs	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002966:	2201      	movs	r2, #1
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	091b      	lsrs	r3, r3, #4
 800297c:	f003 0201 	and.w	r2, r3, #1
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f003 0303 	and.w	r3, r3, #3
 800299a:	2b03      	cmp	r3, #3
 800299c:	d017      	beq.n	80029ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	2203      	movs	r2, #3
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	43db      	mvns	r3, r3
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	4013      	ands	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 0303 	and.w	r3, r3, #3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d123      	bne.n	8002a22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	08da      	lsrs	r2, r3, #3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3208      	adds	r2, #8
 80029e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	220f      	movs	r2, #15
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	4013      	ands	r3, r2
 80029fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	691a      	ldr	r2, [r3, #16]
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	08da      	lsrs	r2, r3, #3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3208      	adds	r2, #8
 8002a1c:	6939      	ldr	r1, [r7, #16]
 8002a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	2203      	movs	r2, #3
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	43db      	mvns	r3, r3
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4013      	ands	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 0203 	and.w	r2, r3, #3
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 80a6 	beq.w	8002bb0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a64:	4b5b      	ldr	r3, [pc, #364]	@ (8002bd4 <HAL_GPIO_Init+0x2e4>)
 8002a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a68:	4a5a      	ldr	r2, [pc, #360]	@ (8002bd4 <HAL_GPIO_Init+0x2e4>)
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a70:	4b58      	ldr	r3, [pc, #352]	@ (8002bd4 <HAL_GPIO_Init+0x2e4>)
 8002a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7c:	4a56      	ldr	r2, [pc, #344]	@ (8002bd8 <HAL_GPIO_Init+0x2e8>)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	3302      	adds	r3, #2
 8002a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	220f      	movs	r2, #15
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002aa6:	d01f      	beq.n	8002ae8 <HAL_GPIO_Init+0x1f8>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a4c      	ldr	r2, [pc, #304]	@ (8002bdc <HAL_GPIO_Init+0x2ec>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d019      	beq.n	8002ae4 <HAL_GPIO_Init+0x1f4>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a4b      	ldr	r2, [pc, #300]	@ (8002be0 <HAL_GPIO_Init+0x2f0>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d013      	beq.n	8002ae0 <HAL_GPIO_Init+0x1f0>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a4a      	ldr	r2, [pc, #296]	@ (8002be4 <HAL_GPIO_Init+0x2f4>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d00d      	beq.n	8002adc <HAL_GPIO_Init+0x1ec>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a49      	ldr	r2, [pc, #292]	@ (8002be8 <HAL_GPIO_Init+0x2f8>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d007      	beq.n	8002ad8 <HAL_GPIO_Init+0x1e8>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a48      	ldr	r2, [pc, #288]	@ (8002bec <HAL_GPIO_Init+0x2fc>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d101      	bne.n	8002ad4 <HAL_GPIO_Init+0x1e4>
 8002ad0:	2305      	movs	r3, #5
 8002ad2:	e00a      	b.n	8002aea <HAL_GPIO_Init+0x1fa>
 8002ad4:	2306      	movs	r3, #6
 8002ad6:	e008      	b.n	8002aea <HAL_GPIO_Init+0x1fa>
 8002ad8:	2304      	movs	r3, #4
 8002ada:	e006      	b.n	8002aea <HAL_GPIO_Init+0x1fa>
 8002adc:	2303      	movs	r3, #3
 8002ade:	e004      	b.n	8002aea <HAL_GPIO_Init+0x1fa>
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	e002      	b.n	8002aea <HAL_GPIO_Init+0x1fa>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <HAL_GPIO_Init+0x1fa>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	f002 0203 	and.w	r2, r2, #3
 8002af0:	0092      	lsls	r2, r2, #2
 8002af2:	4093      	lsls	r3, r2
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002afa:	4937      	ldr	r1, [pc, #220]	@ (8002bd8 <HAL_GPIO_Init+0x2e8>)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	089b      	lsrs	r3, r3, #2
 8002b00:	3302      	adds	r3, #2
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b08:	4b39      	ldr	r3, [pc, #228]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4013      	ands	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b2c:	4a30      	ldr	r2, [pc, #192]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b32:	4b2f      	ldr	r3, [pc, #188]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b56:	4a26      	ldr	r2, [pc, #152]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002b5c:	4b24      	ldr	r3, [pc, #144]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b80:	4a1b      	ldr	r2, [pc, #108]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b86:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4013      	ands	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002baa:	4a11      	ldr	r2, [pc, #68]	@ (8002bf0 <HAL_GPIO_Init+0x300>)
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f47f ae9d 	bne.w	8002900 <HAL_GPIO_Init+0x10>
  }
}
 8002bc6:	bf00      	nop
 8002bc8:	bf00      	nop
 8002bca:	371c      	adds	r7, #28
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40010000 	.word	0x40010000
 8002bdc:	48000400 	.word	0x48000400
 8002be0:	48000800 	.word	0x48000800
 8002be4:	48000c00 	.word	0x48000c00
 8002be8:	48001000 	.word	0x48001000
 8002bec:	48001400 	.word	0x48001400
 8002bf0:	40010400 	.word	0x40010400

08002bf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	807b      	strh	r3, [r7, #2]
 8002c00:	4613      	mov	r3, r2
 8002c02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c04:	787b      	ldrb	r3, [r7, #1]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c0a:	887a      	ldrh	r2, [r7, #2]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c10:	e002      	b.n	8002c18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c12:	887a      	ldrh	r2, [r7, #2]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c2e:	4b08      	ldr	r3, [pc, #32]	@ (8002c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c30:	695a      	ldr	r2, [r3, #20]
 8002c32:	88fb      	ldrh	r3, [r7, #6]
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d006      	beq.n	8002c48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c3a:	4a05      	ldr	r2, [pc, #20]	@ (8002c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c3c:	88fb      	ldrh	r3, [r7, #6]
 8002c3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c40:	88fb      	ldrh	r3, [r7, #6]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fd fbfc 	bl	8000440 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c48:	bf00      	nop
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40010400 	.word	0x40010400

08002c54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d141      	bne.n	8002ce6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c62:	4b4b      	ldr	r3, [pc, #300]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c6e:	d131      	bne.n	8002cd4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c70:	4b47      	ldr	r3, [pc, #284]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c76:	4a46      	ldr	r2, [pc, #280]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c80:	4b43      	ldr	r3, [pc, #268]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c88:	4a41      	ldr	r2, [pc, #260]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c90:	4b40      	ldr	r3, [pc, #256]	@ (8002d94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2232      	movs	r2, #50	@ 0x32
 8002c96:	fb02 f303 	mul.w	r3, r2, r3
 8002c9a:	4a3f      	ldr	r2, [pc, #252]	@ (8002d98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca0:	0c9b      	lsrs	r3, r3, #18
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ca6:	e002      	b.n	8002cae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cae:	4b38      	ldr	r3, [pc, #224]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cba:	d102      	bne.n	8002cc2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f2      	bne.n	8002ca8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002cc2:	4b33      	ldr	r3, [pc, #204]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cce:	d158      	bne.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e057      	b.n	8002d84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002cd4:	4b2e      	ldr	r3, [pc, #184]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cda:	4a2d      	ldr	r2, [pc, #180]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ce0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ce4:	e04d      	b.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cec:	d141      	bne.n	8002d72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cee:	4b28      	ldr	r3, [pc, #160]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002cf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cfa:	d131      	bne.n	8002d60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002cfc:	4b24      	ldr	r3, [pc, #144]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d02:	4a23      	ldr	r2, [pc, #140]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d0c:	4b20      	ldr	r3, [pc, #128]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d14:	4a1e      	ldr	r2, [pc, #120]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2232      	movs	r2, #50	@ 0x32
 8002d22:	fb02 f303 	mul.w	r3, r2, r3
 8002d26:	4a1c      	ldr	r2, [pc, #112]	@ (8002d98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d28:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2c:	0c9b      	lsrs	r3, r3, #18
 8002d2e:	3301      	adds	r3, #1
 8002d30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d32:	e002      	b.n	8002d3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d3a:	4b15      	ldr	r3, [pc, #84]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d46:	d102      	bne.n	8002d4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f2      	bne.n	8002d34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d4e:	4b10      	ldr	r3, [pc, #64]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d5a:	d112      	bne.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e011      	b.n	8002d84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d66:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002d70:	e007      	b.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d72:	4b07      	ldr	r3, [pc, #28]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d7a:	4a05      	ldr	r2, [pc, #20]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d7c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	40007000 	.word	0x40007000
 8002d94:	20000024 	.word	0x20000024
 8002d98:	431bde83 	.word	0x431bde83

08002d9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002da0:	4b05      	ldr	r3, [pc, #20]	@ (8002db8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	4a04      	ldr	r2, [pc, #16]	@ (8002db8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002da6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002daa:	6093      	str	r3, [r2, #8]
}
 8002dac:	bf00      	nop
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40007000 	.word	0x40007000

08002dbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e2fe      	b.n	80033cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d075      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dda:	4b97      	ldr	r3, [pc, #604]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 030c 	and.w	r3, r3, #12
 8002de2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002de4:	4b94      	ldr	r3, [pc, #592]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	f003 0303 	and.w	r3, r3, #3
 8002dec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	2b0c      	cmp	r3, #12
 8002df2:	d102      	bne.n	8002dfa <HAL_RCC_OscConfig+0x3e>
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	2b03      	cmp	r3, #3
 8002df8:	d002      	beq.n	8002e00 <HAL_RCC_OscConfig+0x44>
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	2b08      	cmp	r3, #8
 8002dfe:	d10b      	bne.n	8002e18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e00:	4b8d      	ldr	r3, [pc, #564]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d05b      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x108>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d157      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e2d9      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e20:	d106      	bne.n	8002e30 <HAL_RCC_OscConfig+0x74>
 8002e22:	4b85      	ldr	r3, [pc, #532]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a84      	ldr	r2, [pc, #528]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e2c:	6013      	str	r3, [r2, #0]
 8002e2e:	e01d      	b.n	8002e6c <HAL_RCC_OscConfig+0xb0>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e38:	d10c      	bne.n	8002e54 <HAL_RCC_OscConfig+0x98>
 8002e3a:	4b7f      	ldr	r3, [pc, #508]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a7e      	ldr	r2, [pc, #504]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e44:	6013      	str	r3, [r2, #0]
 8002e46:	4b7c      	ldr	r3, [pc, #496]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a7b      	ldr	r2, [pc, #492]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e50:	6013      	str	r3, [r2, #0]
 8002e52:	e00b      	b.n	8002e6c <HAL_RCC_OscConfig+0xb0>
 8002e54:	4b78      	ldr	r3, [pc, #480]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a77      	ldr	r2, [pc, #476]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e5e:	6013      	str	r3, [r2, #0]
 8002e60:	4b75      	ldr	r3, [pc, #468]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a74      	ldr	r2, [pc, #464]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d013      	beq.n	8002e9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e74:	f7fd fe14 	bl	8000aa0 <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e7c:	f7fd fe10 	bl	8000aa0 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b64      	cmp	r3, #100	@ 0x64
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e29e      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e8e:	4b6a      	ldr	r3, [pc, #424]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d0f0      	beq.n	8002e7c <HAL_RCC_OscConfig+0xc0>
 8002e9a:	e014      	b.n	8002ec6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9c:	f7fd fe00 	bl	8000aa0 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea4:	f7fd fdfc 	bl	8000aa0 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b64      	cmp	r3, #100	@ 0x64
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e28a      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eb6:	4b60      	ldr	r3, [pc, #384]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f0      	bne.n	8002ea4 <HAL_RCC_OscConfig+0xe8>
 8002ec2:	e000      	b.n	8002ec6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d075      	beq.n	8002fbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ed2:	4b59      	ldr	r3, [pc, #356]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 030c 	and.w	r3, r3, #12
 8002eda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002edc:	4b56      	ldr	r3, [pc, #344]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	2b0c      	cmp	r3, #12
 8002eea:	d102      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x136>
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d002      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x13c>
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d11f      	bne.n	8002f38 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ef8:	4b4f      	ldr	r3, [pc, #316]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_RCC_OscConfig+0x154>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e25d      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f10:	4b49      	ldr	r3, [pc, #292]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	061b      	lsls	r3, r3, #24
 8002f1e:	4946      	ldr	r1, [pc, #280]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002f24:	4b45      	ldr	r3, [pc, #276]	@ (800303c <HAL_RCC_OscConfig+0x280>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7fd fd6d 	bl	8000a08 <HAL_InitTick>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d043      	beq.n	8002fbc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e249      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d023      	beq.n	8002f88 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f40:	4b3d      	ldr	r3, [pc, #244]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a3c      	ldr	r2, [pc, #240]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4c:	f7fd fda8 	bl	8000aa0 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f54:	f7fd fda4 	bl	8000aa0 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e232      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f66:	4b34      	ldr	r3, [pc, #208]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d0f0      	beq.n	8002f54 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f72:	4b31      	ldr	r3, [pc, #196]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	061b      	lsls	r3, r3, #24
 8002f80:	492d      	ldr	r1, [pc, #180]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	604b      	str	r3, [r1, #4]
 8002f86:	e01a      	b.n	8002fbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f88:	4b2b      	ldr	r3, [pc, #172]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a2a      	ldr	r2, [pc, #168]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002f8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f94:	f7fd fd84 	bl	8000aa0 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f9c:	f7fd fd80 	bl	8000aa0 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e20e      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fae:	4b22      	ldr	r3, [pc, #136]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f0      	bne.n	8002f9c <HAL_RCC_OscConfig+0x1e0>
 8002fba:	e000      	b.n	8002fbe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fbc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0308 	and.w	r3, r3, #8
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d041      	beq.n	800304e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d01c      	beq.n	800300c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fd2:	4b19      	ldr	r3, [pc, #100]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fd8:	4a17      	ldr	r2, [pc, #92]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002fda:	f043 0301 	orr.w	r3, r3, #1
 8002fde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe2:	f7fd fd5d 	bl	8000aa0 <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fea:	f7fd fd59 	bl	8000aa0 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e1e7      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002ffe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0ef      	beq.n	8002fea <HAL_RCC_OscConfig+0x22e>
 800300a:	e020      	b.n	800304e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800300c:	4b0a      	ldr	r3, [pc, #40]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 800300e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003012:	4a09      	ldr	r2, [pc, #36]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8003014:	f023 0301 	bic.w	r3, r3, #1
 8003018:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301c:	f7fd fd40 	bl	8000aa0 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003022:	e00d      	b.n	8003040 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003024:	f7fd fd3c 	bl	8000aa0 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d906      	bls.n	8003040 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e1ca      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
 8003036:	bf00      	nop
 8003038:	40021000 	.word	0x40021000
 800303c:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003040:	4b8c      	ldr	r3, [pc, #560]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1ea      	bne.n	8003024 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0304 	and.w	r3, r3, #4
 8003056:	2b00      	cmp	r3, #0
 8003058:	f000 80a6 	beq.w	80031a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800305c:	2300      	movs	r3, #0
 800305e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003060:	4b84      	ldr	r3, [pc, #528]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_RCC_OscConfig+0x2b4>
 800306c:	2301      	movs	r3, #1
 800306e:	e000      	b.n	8003072 <HAL_RCC_OscConfig+0x2b6>
 8003070:	2300      	movs	r3, #0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00d      	beq.n	8003092 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003076:	4b7f      	ldr	r3, [pc, #508]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800307a:	4a7e      	ldr	r2, [pc, #504]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800307c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003080:	6593      	str	r3, [r2, #88]	@ 0x58
 8003082:	4b7c      	ldr	r3, [pc, #496]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800308e:	2301      	movs	r3, #1
 8003090:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003092:	4b79      	ldr	r3, [pc, #484]	@ (8003278 <HAL_RCC_OscConfig+0x4bc>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800309a:	2b00      	cmp	r3, #0
 800309c:	d118      	bne.n	80030d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800309e:	4b76      	ldr	r3, [pc, #472]	@ (8003278 <HAL_RCC_OscConfig+0x4bc>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a75      	ldr	r2, [pc, #468]	@ (8003278 <HAL_RCC_OscConfig+0x4bc>)
 80030a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030aa:	f7fd fcf9 	bl	8000aa0 <HAL_GetTick>
 80030ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030b0:	e008      	b.n	80030c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030b2:	f7fd fcf5 	bl	8000aa0 <HAL_GetTick>
 80030b6:	4602      	mov	r2, r0
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d901      	bls.n	80030c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e183      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003278 <HAL_RCC_OscConfig+0x4bc>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d0f0      	beq.n	80030b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d108      	bne.n	80030ea <HAL_RCC_OscConfig+0x32e>
 80030d8:	4b66      	ldr	r3, [pc, #408]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80030da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030de:	4a65      	ldr	r2, [pc, #404]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80030e0:	f043 0301 	orr.w	r3, r3, #1
 80030e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030e8:	e024      	b.n	8003134 <HAL_RCC_OscConfig+0x378>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	2b05      	cmp	r3, #5
 80030f0:	d110      	bne.n	8003114 <HAL_RCC_OscConfig+0x358>
 80030f2:	4b60      	ldr	r3, [pc, #384]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80030f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030f8:	4a5e      	ldr	r2, [pc, #376]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80030fa:	f043 0304 	orr.w	r3, r3, #4
 80030fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003102:	4b5c      	ldr	r3, [pc, #368]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003108:	4a5a      	ldr	r2, [pc, #360]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800310a:	f043 0301 	orr.w	r3, r3, #1
 800310e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003112:	e00f      	b.n	8003134 <HAL_RCC_OscConfig+0x378>
 8003114:	4b57      	ldr	r3, [pc, #348]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800311a:	4a56      	ldr	r2, [pc, #344]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800311c:	f023 0301 	bic.w	r3, r3, #1
 8003120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003124:	4b53      	ldr	r3, [pc, #332]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312a:	4a52      	ldr	r2, [pc, #328]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800312c:	f023 0304 	bic.w	r3, r3, #4
 8003130:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d016      	beq.n	800316a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800313c:	f7fd fcb0 	bl	8000aa0 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003142:	e00a      	b.n	800315a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003144:	f7fd fcac 	bl	8000aa0 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003152:	4293      	cmp	r3, r2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e138      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800315a:	4b46      	ldr	r3, [pc, #280]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800315c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0ed      	beq.n	8003144 <HAL_RCC_OscConfig+0x388>
 8003168:	e015      	b.n	8003196 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316a:	f7fd fc99 	bl	8000aa0 <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003170:	e00a      	b.n	8003188 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003172:	f7fd fc95 	bl	8000aa0 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003180:	4293      	cmp	r3, r2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e121      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003188:	4b3a      	ldr	r3, [pc, #232]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800318a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1ed      	bne.n	8003172 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003196:	7ffb      	ldrb	r3, [r7, #31]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d105      	bne.n	80031a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800319c:	4b35      	ldr	r3, [pc, #212]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800319e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a0:	4a34      	ldr	r2, [pc, #208]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80031a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0320 	and.w	r3, r3, #32
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d03c      	beq.n	800322e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d01c      	beq.n	80031f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80031be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031cc:	f7fd fc68 	bl	8000aa0 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031d4:	f7fd fc64 	bl	8000aa0 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e0f2      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031e6:	4b23      	ldr	r3, [pc, #140]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80031e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0ef      	beq.n	80031d4 <HAL_RCC_OscConfig+0x418>
 80031f4:	e01b      	b.n	800322e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80031f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 80031fe:	f023 0301 	bic.w	r3, r3, #1
 8003202:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003206:	f7fd fc4b 	bl	8000aa0 <HAL_GetTick>
 800320a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800320e:	f7fd fc47 	bl	8000aa0 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e0d5      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003220:	4b14      	ldr	r3, [pc, #80]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003222:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1ef      	bne.n	800320e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	2b00      	cmp	r3, #0
 8003234:	f000 80c9 	beq.w	80033ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003238:	4b0e      	ldr	r3, [pc, #56]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f003 030c 	and.w	r3, r3, #12
 8003240:	2b0c      	cmp	r3, #12
 8003242:	f000 8083 	beq.w	800334c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	2b02      	cmp	r3, #2
 800324c:	d15e      	bne.n	800330c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324e:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a08      	ldr	r2, [pc, #32]	@ (8003274 <HAL_RCC_OscConfig+0x4b8>)
 8003254:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003258:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325a:	f7fd fc21 	bl	8000aa0 <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003260:	e00c      	b.n	800327c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003262:	f7fd fc1d 	bl	8000aa0 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d905      	bls.n	800327c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e0ab      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
 8003274:	40021000 	.word	0x40021000
 8003278:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800327c:	4b55      	ldr	r3, [pc, #340]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1ec      	bne.n	8003262 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003288:	4b52      	ldr	r3, [pc, #328]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 800328a:	68da      	ldr	r2, [r3, #12]
 800328c:	4b52      	ldr	r3, [pc, #328]	@ (80033d8 <HAL_RCC_OscConfig+0x61c>)
 800328e:	4013      	ands	r3, r2
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	6a11      	ldr	r1, [r2, #32]
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003298:	3a01      	subs	r2, #1
 800329a:	0112      	lsls	r2, r2, #4
 800329c:	4311      	orrs	r1, r2
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80032a2:	0212      	lsls	r2, r2, #8
 80032a4:	4311      	orrs	r1, r2
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80032aa:	0852      	lsrs	r2, r2, #1
 80032ac:	3a01      	subs	r2, #1
 80032ae:	0552      	lsls	r2, r2, #21
 80032b0:	4311      	orrs	r1, r2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032b6:	0852      	lsrs	r2, r2, #1
 80032b8:	3a01      	subs	r2, #1
 80032ba:	0652      	lsls	r2, r2, #25
 80032bc:	4311      	orrs	r1, r2
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032c2:	06d2      	lsls	r2, r2, #27
 80032c4:	430a      	orrs	r2, r1
 80032c6:	4943      	ldr	r1, [pc, #268]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032cc:	4b41      	ldr	r3, [pc, #260]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a40      	ldr	r2, [pc, #256]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 80032d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032d8:	4b3e      	ldr	r3, [pc, #248]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	4a3d      	ldr	r2, [pc, #244]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 80032de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7fd fbdc 	bl	8000aa0 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ec:	f7fd fbd8 	bl	8000aa0 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e066      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032fe:	4b35      	ldr	r3, [pc, #212]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCC_OscConfig+0x530>
 800330a:	e05e      	b.n	80033ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800330c:	4b31      	ldr	r3, [pc, #196]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a30      	ldr	r2, [pc, #192]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 8003312:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003316:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003318:	f7fd fbc2 	bl	8000aa0 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003320:	f7fd fbbe 	bl	8000aa0 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e04c      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003332:	4b28      	ldr	r3, [pc, #160]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800333e:	4b25      	ldr	r3, [pc, #148]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	4924      	ldr	r1, [pc, #144]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 8003344:	4b25      	ldr	r3, [pc, #148]	@ (80033dc <HAL_RCC_OscConfig+0x620>)
 8003346:	4013      	ands	r3, r2
 8003348:	60cb      	str	r3, [r1, #12]
 800334a:	e03e      	b.n	80033ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d101      	bne.n	8003358 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e039      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003358:	4b1e      	ldr	r3, [pc, #120]	@ (80033d4 <HAL_RCC_OscConfig+0x618>)
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f003 0203 	and.w	r2, r3, #3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	429a      	cmp	r2, r3
 800336a:	d12c      	bne.n	80033c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	3b01      	subs	r3, #1
 8003378:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800337a:	429a      	cmp	r2, r3
 800337c:	d123      	bne.n	80033c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003388:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800338a:	429a      	cmp	r2, r3
 800338c:	d11b      	bne.n	80033c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800339a:	429a      	cmp	r2, r3
 800339c:	d113      	bne.n	80033c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a8:	085b      	lsrs	r3, r3, #1
 80033aa:	3b01      	subs	r3, #1
 80033ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d109      	bne.n	80033c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033bc:	085b      	lsrs	r3, r3, #1
 80033be:	3b01      	subs	r3, #1
 80033c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d001      	beq.n	80033ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3720      	adds	r7, #32
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40021000 	.word	0x40021000
 80033d8:	019f800c 	.word	0x019f800c
 80033dc:	feeefffc 	.word	0xfeeefffc

080033e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80033ea:	2300      	movs	r3, #0
 80033ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e11e      	b.n	8003636 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033f8:	4b91      	ldr	r3, [pc, #580]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 030f 	and.w	r3, r3, #15
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	429a      	cmp	r2, r3
 8003404:	d910      	bls.n	8003428 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003406:	4b8e      	ldr	r3, [pc, #568]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 020f 	bic.w	r2, r3, #15
 800340e:	498c      	ldr	r1, [pc, #560]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	4313      	orrs	r3, r2
 8003414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003416:	4b8a      	ldr	r3, [pc, #552]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 030f 	and.w	r3, r3, #15
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	429a      	cmp	r2, r3
 8003422:	d001      	beq.n	8003428 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e106      	b.n	8003636 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b00      	cmp	r3, #0
 8003432:	d073      	beq.n	800351c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	2b03      	cmp	r3, #3
 800343a:	d129      	bne.n	8003490 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800343c:	4b81      	ldr	r3, [pc, #516]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e0f4      	b.n	8003636 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800344c:	f000 f966 	bl	800371c <RCC_GetSysClockFreqFromPLLSource>
 8003450:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	4a7c      	ldr	r2, [pc, #496]	@ (8003648 <HAL_RCC_ClockConfig+0x268>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d93f      	bls.n	80034da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800345a:	4b7a      	ldr	r3, [pc, #488]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800346e:	2b00      	cmp	r3, #0
 8003470:	d033      	beq.n	80034da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003476:	2b00      	cmp	r3, #0
 8003478:	d12f      	bne.n	80034da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800347a:	4b72      	ldr	r3, [pc, #456]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003482:	4a70      	ldr	r2, [pc, #448]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 8003484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003488:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800348a:	2380      	movs	r3, #128	@ 0x80
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	e024      	b.n	80034da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b02      	cmp	r3, #2
 8003496:	d107      	bne.n	80034a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003498:	4b6a      	ldr	r3, [pc, #424]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d109      	bne.n	80034b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e0c6      	b.n	8003636 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034a8:	4b66      	ldr	r3, [pc, #408]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e0be      	b.n	8003636 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80034b8:	f000 f8ce 	bl	8003658 <HAL_RCC_GetSysClockFreq>
 80034bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	4a61      	ldr	r2, [pc, #388]	@ (8003648 <HAL_RCC_ClockConfig+0x268>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d909      	bls.n	80034da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034ce:	4a5d      	ldr	r2, [pc, #372]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80034d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80034d6:	2380      	movs	r3, #128	@ 0x80
 80034d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034da:	4b5a      	ldr	r3, [pc, #360]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f023 0203 	bic.w	r2, r3, #3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	4957      	ldr	r1, [pc, #348]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034ec:	f7fd fad8 	bl	8000aa0 <HAL_GetTick>
 80034f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f2:	e00a      	b.n	800350a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f4:	f7fd fad4 	bl	8000aa0 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e095      	b.n	8003636 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350a:	4b4e      	ldr	r3, [pc, #312]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 020c 	and.w	r2, r3, #12
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	429a      	cmp	r2, r3
 800351a:	d1eb      	bne.n	80034f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d023      	beq.n	8003570 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0304 	and.w	r3, r3, #4
 8003530:	2b00      	cmp	r3, #0
 8003532:	d005      	beq.n	8003540 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003534:	4b43      	ldr	r3, [pc, #268]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	4a42      	ldr	r2, [pc, #264]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800353a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800353e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800354c:	4b3d      	ldr	r3, [pc, #244]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003554:	4a3b      	ldr	r2, [pc, #236]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 8003556:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800355a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800355c:	4b39      	ldr	r3, [pc, #228]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	4936      	ldr	r1, [pc, #216]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800356a:	4313      	orrs	r3, r2
 800356c:	608b      	str	r3, [r1, #8]
 800356e:	e008      	b.n	8003582 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	2b80      	cmp	r3, #128	@ 0x80
 8003574:	d105      	bne.n	8003582 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003576:	4b33      	ldr	r3, [pc, #204]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	4a32      	ldr	r2, [pc, #200]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 800357c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003580:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003582:	4b2f      	ldr	r3, [pc, #188]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d21d      	bcs.n	80035cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003590:	4b2b      	ldr	r3, [pc, #172]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f023 020f 	bic.w	r2, r3, #15
 8003598:	4929      	ldr	r1, [pc, #164]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	4313      	orrs	r3, r2
 800359e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035a0:	f7fd fa7e 	bl	8000aa0 <HAL_GetTick>
 80035a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a6:	e00a      	b.n	80035be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a8:	f7fd fa7a 	bl	8000aa0 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e03b      	b.n	8003636 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035be:	4b20      	ldr	r3, [pc, #128]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 030f 	and.w	r3, r3, #15
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d1ed      	bne.n	80035a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0304 	and.w	r3, r3, #4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d008      	beq.n	80035ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4917      	ldr	r1, [pc, #92]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d009      	beq.n	800360a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035f6:	4b13      	ldr	r3, [pc, #76]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	490f      	ldr	r1, [pc, #60]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 8003606:	4313      	orrs	r3, r2
 8003608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800360a:	f000 f825 	bl	8003658 <HAL_RCC_GetSysClockFreq>
 800360e:	4602      	mov	r2, r0
 8003610:	4b0c      	ldr	r3, [pc, #48]	@ (8003644 <HAL_RCC_ClockConfig+0x264>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	091b      	lsrs	r3, r3, #4
 8003616:	f003 030f 	and.w	r3, r3, #15
 800361a:	490c      	ldr	r1, [pc, #48]	@ (800364c <HAL_RCC_ClockConfig+0x26c>)
 800361c:	5ccb      	ldrb	r3, [r1, r3]
 800361e:	f003 031f 	and.w	r3, r3, #31
 8003622:	fa22 f303 	lsr.w	r3, r2, r3
 8003626:	4a0a      	ldr	r2, [pc, #40]	@ (8003650 <HAL_RCC_ClockConfig+0x270>)
 8003628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800362a:	4b0a      	ldr	r3, [pc, #40]	@ (8003654 <HAL_RCC_ClockConfig+0x274>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f7fd f9ea 	bl	8000a08 <HAL_InitTick>
 8003634:	4603      	mov	r3, r0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40022000 	.word	0x40022000
 8003644:	40021000 	.word	0x40021000
 8003648:	04c4b400 	.word	0x04c4b400
 800364c:	08004d94 	.word	0x08004d94
 8003650:	20000024 	.word	0x20000024
 8003654:	20000028 	.word	0x20000028

08003658 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800365e:	4b2c      	ldr	r3, [pc, #176]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 030c 	and.w	r3, r3, #12
 8003666:	2b04      	cmp	r3, #4
 8003668:	d102      	bne.n	8003670 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800366a:	4b2a      	ldr	r3, [pc, #168]	@ (8003714 <HAL_RCC_GetSysClockFreq+0xbc>)
 800366c:	613b      	str	r3, [r7, #16]
 800366e:	e047      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003670:	4b27      	ldr	r3, [pc, #156]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 030c 	and.w	r3, r3, #12
 8003678:	2b08      	cmp	r3, #8
 800367a:	d102      	bne.n	8003682 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800367c:	4b26      	ldr	r3, [pc, #152]	@ (8003718 <HAL_RCC_GetSysClockFreq+0xc0>)
 800367e:	613b      	str	r3, [r7, #16]
 8003680:	e03e      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003682:	4b23      	ldr	r3, [pc, #140]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f003 030c 	and.w	r3, r3, #12
 800368a:	2b0c      	cmp	r3, #12
 800368c:	d136      	bne.n	80036fc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800368e:	4b20      	ldr	r3, [pc, #128]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003698:	4b1d      	ldr	r3, [pc, #116]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	091b      	lsrs	r3, r3, #4
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	3301      	adds	r3, #1
 80036a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2b03      	cmp	r3, #3
 80036aa:	d10c      	bne.n	80036c6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003718 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b4:	4a16      	ldr	r2, [pc, #88]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036b6:	68d2      	ldr	r2, [r2, #12]
 80036b8:	0a12      	lsrs	r2, r2, #8
 80036ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80036be:	fb02 f303 	mul.w	r3, r2, r3
 80036c2:	617b      	str	r3, [r7, #20]
      break;
 80036c4:	e00c      	b.n	80036e0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036c6:	4a13      	ldr	r2, [pc, #76]	@ (8003714 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ce:	4a10      	ldr	r2, [pc, #64]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036d0:	68d2      	ldr	r2, [r2, #12]
 80036d2:	0a12      	lsrs	r2, r2, #8
 80036d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80036d8:	fb02 f303 	mul.w	r3, r2, r3
 80036dc:	617b      	str	r3, [r7, #20]
      break;
 80036de:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003710 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	0e5b      	lsrs	r3, r3, #25
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	3301      	adds	r3, #1
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f8:	613b      	str	r3, [r7, #16]
 80036fa:	e001      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80036fc:	2300      	movs	r3, #0
 80036fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003700:	693b      	ldr	r3, [r7, #16]
}
 8003702:	4618      	mov	r0, r3
 8003704:	371c      	adds	r7, #28
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	40021000 	.word	0x40021000
 8003714:	00f42400 	.word	0x00f42400
 8003718:	007a1200 	.word	0x007a1200

0800371c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800371c:	b480      	push	{r7}
 800371e:	b087      	sub	sp, #28
 8003720:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003722:	4b1e      	ldr	r3, [pc, #120]	@ (800379c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	f003 0303 	and.w	r3, r3, #3
 800372a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800372c:	4b1b      	ldr	r3, [pc, #108]	@ (800379c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	091b      	lsrs	r3, r3, #4
 8003732:	f003 030f 	and.w	r3, r3, #15
 8003736:	3301      	adds	r3, #1
 8003738:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	2b03      	cmp	r3, #3
 800373e:	d10c      	bne.n	800375a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003740:	4a17      	ldr	r2, [pc, #92]	@ (80037a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	fbb2 f3f3 	udiv	r3, r2, r3
 8003748:	4a14      	ldr	r2, [pc, #80]	@ (800379c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800374a:	68d2      	ldr	r2, [r2, #12]
 800374c:	0a12      	lsrs	r2, r2, #8
 800374e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003752:	fb02 f303 	mul.w	r3, r2, r3
 8003756:	617b      	str	r3, [r7, #20]
    break;
 8003758:	e00c      	b.n	8003774 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800375a:	4a12      	ldr	r2, [pc, #72]	@ (80037a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003762:	4a0e      	ldr	r2, [pc, #56]	@ (800379c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003764:	68d2      	ldr	r2, [r2, #12]
 8003766:	0a12      	lsrs	r2, r2, #8
 8003768:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800376c:	fb02 f303 	mul.w	r3, r2, r3
 8003770:	617b      	str	r3, [r7, #20]
    break;
 8003772:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003774:	4b09      	ldr	r3, [pc, #36]	@ (800379c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	0e5b      	lsrs	r3, r3, #25
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	3301      	adds	r3, #1
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	fbb2 f3f3 	udiv	r3, r2, r3
 800378c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800378e:	687b      	ldr	r3, [r7, #4]
}
 8003790:	4618      	mov	r0, r3
 8003792:	371c      	adds	r7, #28
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	40021000 	.word	0x40021000
 80037a0:	007a1200 	.word	0x007a1200
 80037a4:	00f42400 	.word	0x00f42400

080037a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037b0:	2300      	movs	r3, #0
 80037b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037b4:	2300      	movs	r3, #0
 80037b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f000 8098 	beq.w	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037c6:	2300      	movs	r3, #0
 80037c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ca:	4b43      	ldr	r3, [pc, #268]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10d      	bne.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037d6:	4b40      	ldr	r3, [pc, #256]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037da:	4a3f      	ldr	r2, [pc, #252]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80037e2:	4b3d      	ldr	r3, [pc, #244]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037ee:	2301      	movs	r3, #1
 80037f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037f2:	4b3a      	ldr	r3, [pc, #232]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a39      	ldr	r2, [pc, #228]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80037f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037fe:	f7fd f94f 	bl	8000aa0 <HAL_GetTick>
 8003802:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003804:	e009      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003806:	f7fd f94b 	bl	8000aa0 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d902      	bls.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	74fb      	strb	r3, [r7, #19]
        break;
 8003818:	e005      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800381a:	4b30      	ldr	r3, [pc, #192]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0ef      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003826:	7cfb      	ldrb	r3, [r7, #19]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d159      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800382c:	4b2a      	ldr	r3, [pc, #168]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800382e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003832:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003836:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d01e      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	429a      	cmp	r2, r3
 8003846:	d019      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003848:	4b23      	ldr	r3, [pc, #140]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800384a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800384e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003852:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003854:	4b20      	ldr	r3, [pc, #128]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385a:	4a1f      	ldr	r2, [pc, #124]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800385c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003864:	4b1c      	ldr	r3, [pc, #112]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386a:	4a1b      	ldr	r2, [pc, #108]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800386c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003874:	4a18      	ldr	r2, [pc, #96]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d016      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003886:	f7fd f90b 	bl	8000aa0 <HAL_GetTick>
 800388a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388c:	e00b      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388e:	f7fd f907 	bl	8000aa0 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	f241 3288 	movw	r2, #5000	@ 0x1388
 800389c:	4293      	cmp	r3, r2
 800389e:	d902      	bls.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	74fb      	strb	r3, [r7, #19]
            break;
 80038a4:	e006      	b.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038a6:	4b0c      	ldr	r3, [pc, #48]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d0ec      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80038b4:	7cfb      	ldrb	r3, [r7, #19]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10b      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038ba:	4b07      	ldr	r3, [pc, #28]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038c8:	4903      	ldr	r1, [pc, #12]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80038d0:	e008      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038d2:	7cfb      	ldrb	r3, [r7, #19]
 80038d4:	74bb      	strb	r3, [r7, #18]
 80038d6:	e005      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80038d8:	40021000 	.word	0x40021000
 80038dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e0:	7cfb      	ldrb	r3, [r7, #19]
 80038e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038e4:	7c7b      	ldrb	r3, [r7, #17]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d105      	bne.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ea:	4ba7      	ldr	r3, [pc, #668]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ee:	4aa6      	ldr	r2, [pc, #664]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00a      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003902:	4ba1      	ldr	r3, [pc, #644]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003908:	f023 0203 	bic.w	r2, r3, #3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	499d      	ldr	r1, [pc, #628]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003912:	4313      	orrs	r3, r2
 8003914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00a      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003924:	4b98      	ldr	r3, [pc, #608]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392a:	f023 020c 	bic.w	r2, r3, #12
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	4995      	ldr	r1, [pc, #596]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003934:	4313      	orrs	r3, r2
 8003936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0304 	and.w	r3, r3, #4
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00a      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003946:	4b90      	ldr	r3, [pc, #576]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	498c      	ldr	r1, [pc, #560]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003956:	4313      	orrs	r3, r2
 8003958:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00a      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003968:	4b87      	ldr	r3, [pc, #540]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	4984      	ldr	r1, [pc, #528]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003978:	4313      	orrs	r3, r2
 800397a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0310 	and.w	r3, r3, #16
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00a      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800398a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003990:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	497b      	ldr	r1, [pc, #492]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800399a:	4313      	orrs	r3, r2
 800399c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0320 	and.w	r3, r3, #32
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00a      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039ac:	4b76      	ldr	r3, [pc, #472]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	4973      	ldr	r1, [pc, #460]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00a      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039ce:	4b6e      	ldr	r3, [pc, #440]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	69db      	ldr	r3, [r3, #28]
 80039dc:	496a      	ldr	r1, [pc, #424]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00a      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039f0:	4b65      	ldr	r3, [pc, #404]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	4962      	ldr	r1, [pc, #392]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00a      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a12:	4b5d      	ldr	r3, [pc, #372]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a20:	4959      	ldr	r1, [pc, #356]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00a      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a34:	4b54      	ldr	r3, [pc, #336]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a3a:	f023 0203 	bic.w	r2, r3, #3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a42:	4951      	ldr	r1, [pc, #324]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00a      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a56:	4b4c      	ldr	r3, [pc, #304]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a64:	4948      	ldr	r1, [pc, #288]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d015      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a78:	4b43      	ldr	r3, [pc, #268]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a86:	4940      	ldr	r1, [pc, #256]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a96:	d105      	bne.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a98:	4b3b      	ldr	r3, [pc, #236]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4a3a      	ldr	r2, [pc, #232]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003aa2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d015      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ab0:	4b35      	ldr	r3, [pc, #212]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003abe:	4932      	ldr	r1, [pc, #200]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ace:	d105      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ada:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d015      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ae8:	4b27      	ldr	r3, [pc, #156]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af6:	4924      	ldr	r1, [pc, #144]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b06:	d105      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b08:	4b1f      	ldr	r3, [pc, #124]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4a1e      	ldr	r2, [pc, #120]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b12:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d015      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b20:	4b19      	ldr	r3, [pc, #100]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b2e:	4916      	ldr	r1, [pc, #88]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b3e:	d105      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b40:	4b11      	ldr	r3, [pc, #68]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	4a10      	ldr	r2, [pc, #64]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b4a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d019      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b58:	4b0b      	ldr	r3, [pc, #44]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	4908      	ldr	r1, [pc, #32]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b76:	d109      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b78:	4b03      	ldr	r3, [pc, #12]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	4a02      	ldr	r2, [pc, #8]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b82:	60d3      	str	r3, [r2, #12]
 8003b84:	e002      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003b86:	bf00      	nop
 8003b88:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d015      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b98:	4b29      	ldr	r3, [pc, #164]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	4926      	ldr	r1, [pc, #152]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bb6:	d105      	bne.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003bb8:	4b21      	ldr	r3, [pc, #132]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	4a20      	ldr	r2, [pc, #128]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d015      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bde:	4918      	ldr	r1, [pc, #96]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bee:	d105      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003bf0:	4b13      	ldr	r3, [pc, #76]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	4a12      	ldr	r2, [pc, #72]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003bf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bfa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d015      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003c08:	4b0d      	ldr	r3, [pc, #52]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c16:	490a      	ldr	r1, [pc, #40]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c26:	d105      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c28:	4b05      	ldr	r3, [pc, #20]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	4a04      	ldr	r2, [pc, #16]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c32:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003c34:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3718      	adds	r7, #24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	40021000 	.word	0x40021000

08003c44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e049      	b.n	8003cea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d106      	bne.n	8003c70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7fc fe0a 	bl	8000884 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2202      	movs	r2, #2
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3304      	adds	r3, #4
 8003c80:	4619      	mov	r1, r3
 8003c82:	4610      	mov	r0, r2
 8003c84:	f000 fb6a 	bl	800435c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
	...

08003cf4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d001      	beq.n	8003d0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e054      	b.n	8003db6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2202      	movs	r2, #2
 8003d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68da      	ldr	r2, [r3, #12]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0201 	orr.w	r2, r2, #1
 8003d22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a26      	ldr	r2, [pc, #152]	@ (8003dc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d022      	beq.n	8003d74 <HAL_TIM_Base_Start_IT+0x80>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d36:	d01d      	beq.n	8003d74 <HAL_TIM_Base_Start_IT+0x80>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a22      	ldr	r2, [pc, #136]	@ (8003dc8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d018      	beq.n	8003d74 <HAL_TIM_Base_Start_IT+0x80>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a21      	ldr	r2, [pc, #132]	@ (8003dcc <HAL_TIM_Base_Start_IT+0xd8>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d013      	beq.n	8003d74 <HAL_TIM_Base_Start_IT+0x80>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a1f      	ldr	r2, [pc, #124]	@ (8003dd0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00e      	beq.n	8003d74 <HAL_TIM_Base_Start_IT+0x80>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003dd4 <HAL_TIM_Base_Start_IT+0xe0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d009      	beq.n	8003d74 <HAL_TIM_Base_Start_IT+0x80>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a1c      	ldr	r2, [pc, #112]	@ (8003dd8 <HAL_TIM_Base_Start_IT+0xe4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d004      	beq.n	8003d74 <HAL_TIM_Base_Start_IT+0x80>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8003ddc <HAL_TIM_Base_Start_IT+0xe8>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d115      	bne.n	8003da0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	4b19      	ldr	r3, [pc, #100]	@ (8003de0 <HAL_TIM_Base_Start_IT+0xec>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2b06      	cmp	r3, #6
 8003d84:	d015      	beq.n	8003db2 <HAL_TIM_Base_Start_IT+0xbe>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d8c:	d011      	beq.n	8003db2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0201 	orr.w	r2, r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d9e:	e008      	b.n	8003db2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0201 	orr.w	r2, r2, #1
 8003dae:	601a      	str	r2, [r3, #0]
 8003db0:	e000      	b.n	8003db4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003db2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	40012c00 	.word	0x40012c00
 8003dc8:	40000400 	.word	0x40000400
 8003dcc:	40000800 	.word	0x40000800
 8003dd0:	40000c00 	.word	0x40000c00
 8003dd4:	40013400 	.word	0x40013400
 8003dd8:	40014000 	.word	0x40014000
 8003ddc:	40015000 	.word	0x40015000
 8003de0:	00010007 	.word	0x00010007

08003de4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0201 	bic.w	r2, r2, #1
 8003dfa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6a1a      	ldr	r2, [r3, #32]
 8003e02:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003e06:	4013      	ands	r3, r2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10f      	bne.n	8003e2c <HAL_TIM_Base_Stop_IT+0x48>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6a1a      	ldr	r2, [r3, #32]
 8003e12:	f244 4344 	movw	r3, #17476	@ 0x4444
 8003e16:	4013      	ands	r3, r2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d107      	bne.n	8003e2c <HAL_TIM_Base_Stop_IT+0x48>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 0201 	bic.w	r2, r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b084      	sub	sp, #16
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d020      	beq.n	8003ea6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d01b      	beq.n	8003ea6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f06f 0202 	mvn.w	r2, #2
 8003e76:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	f003 0303 	and.w	r3, r3, #3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d003      	beq.n	8003e94 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 fa47 	bl	8004320 <HAL_TIM_IC_CaptureCallback>
 8003e92:	e005      	b.n	8003ea0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 fa39 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 fa4a 	bl	8004334 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d020      	beq.n	8003ef2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d01b      	beq.n	8003ef2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f06f 0204 	mvn.w	r2, #4
 8003ec2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fa21 	bl	8004320 <HAL_TIM_IC_CaptureCallback>
 8003ede:	e005      	b.n	8003eec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 fa13 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fa24 	bl	8004334 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	f003 0308 	and.w	r3, r3, #8
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d020      	beq.n	8003f3e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 0308 	and.w	r3, r3, #8
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d01b      	beq.n	8003f3e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f06f 0208 	mvn.w	r2, #8
 8003f0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2204      	movs	r2, #4
 8003f14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d003      	beq.n	8003f2c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f9fb 	bl	8004320 <HAL_TIM_IC_CaptureCallback>
 8003f2a:	e005      	b.n	8003f38 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f9ed 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f9fe 	bl	8004334 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	f003 0310 	and.w	r3, r3, #16
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d020      	beq.n	8003f8a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f003 0310 	and.w	r3, r3, #16
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d01b      	beq.n	8003f8a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f06f 0210 	mvn.w	r2, #16
 8003f5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2208      	movs	r2, #8
 8003f60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	69db      	ldr	r3, [r3, #28]
 8003f68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d003      	beq.n	8003f78 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f9d5 	bl	8004320 <HAL_TIM_IC_CaptureCallback>
 8003f76:	e005      	b.n	8003f84 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f9c7 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f9d8 	bl	8004334 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00c      	beq.n	8003fae <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d007      	beq.n	8003fae <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f06f 0201 	mvn.w	r2, #1
 8003fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7fc fa57 	bl	800045c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d104      	bne.n	8003fc2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00c      	beq.n	8003fdc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d007      	beq.n	8003fdc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fbb0 	bl	800473c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00c      	beq.n	8004000 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d007      	beq.n	8004000 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 fba8 	bl	8004750 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00c      	beq.n	8004024 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800401c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f992 	bl	8004348 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f003 0320 	and.w	r3, r3, #32
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00c      	beq.n	8004048 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0320 	and.w	r3, r3, #32
 8004034:	2b00      	cmp	r3, #0
 8004036:	d007      	beq.n	8004048 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0220 	mvn.w	r2, #32
 8004040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fb70 	bl	8004728 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00c      	beq.n	800406c <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fb7c 	bl	8004764 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00c      	beq.n	8004090 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d007      	beq.n	8004090 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 fb74 	bl	8004778 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00c      	beq.n	80040b4 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d007      	beq.n	80040b4 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80040ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 fb6c 	bl	800478c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00c      	beq.n	80040d8 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d007      	beq.n	80040d8 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80040d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fb64 	bl	80047a0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040d8:	bf00      	nop
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ea:	2300      	movs	r3, #0
 80040ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d101      	bne.n	80040fc <HAL_TIM_ConfigClockSource+0x1c>
 80040f8:	2302      	movs	r3, #2
 80040fa:	e0f6      	b.n	80042ea <HAL_TIM_ConfigClockSource+0x20a>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800411a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800411e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004126:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a6f      	ldr	r2, [pc, #444]	@ (80042f4 <HAL_TIM_ConfigClockSource+0x214>)
 8004136:	4293      	cmp	r3, r2
 8004138:	f000 80c1 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 800413c:	4a6d      	ldr	r2, [pc, #436]	@ (80042f4 <HAL_TIM_ConfigClockSource+0x214>)
 800413e:	4293      	cmp	r3, r2
 8004140:	f200 80c6 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 8004144:	4a6c      	ldr	r2, [pc, #432]	@ (80042f8 <HAL_TIM_ConfigClockSource+0x218>)
 8004146:	4293      	cmp	r3, r2
 8004148:	f000 80b9 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 800414c:	4a6a      	ldr	r2, [pc, #424]	@ (80042f8 <HAL_TIM_ConfigClockSource+0x218>)
 800414e:	4293      	cmp	r3, r2
 8004150:	f200 80be 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 8004154:	4a69      	ldr	r2, [pc, #420]	@ (80042fc <HAL_TIM_ConfigClockSource+0x21c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	f000 80b1 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 800415c:	4a67      	ldr	r2, [pc, #412]	@ (80042fc <HAL_TIM_ConfigClockSource+0x21c>)
 800415e:	4293      	cmp	r3, r2
 8004160:	f200 80b6 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 8004164:	4a66      	ldr	r2, [pc, #408]	@ (8004300 <HAL_TIM_ConfigClockSource+0x220>)
 8004166:	4293      	cmp	r3, r2
 8004168:	f000 80a9 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 800416c:	4a64      	ldr	r2, [pc, #400]	@ (8004300 <HAL_TIM_ConfigClockSource+0x220>)
 800416e:	4293      	cmp	r3, r2
 8004170:	f200 80ae 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 8004174:	4a63      	ldr	r2, [pc, #396]	@ (8004304 <HAL_TIM_ConfigClockSource+0x224>)
 8004176:	4293      	cmp	r3, r2
 8004178:	f000 80a1 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 800417c:	4a61      	ldr	r2, [pc, #388]	@ (8004304 <HAL_TIM_ConfigClockSource+0x224>)
 800417e:	4293      	cmp	r3, r2
 8004180:	f200 80a6 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 8004184:	4a60      	ldr	r2, [pc, #384]	@ (8004308 <HAL_TIM_ConfigClockSource+0x228>)
 8004186:	4293      	cmp	r3, r2
 8004188:	f000 8099 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 800418c:	4a5e      	ldr	r2, [pc, #376]	@ (8004308 <HAL_TIM_ConfigClockSource+0x228>)
 800418e:	4293      	cmp	r3, r2
 8004190:	f200 809e 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 8004194:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004198:	f000 8091 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 800419c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80041a0:	f200 8096 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041a8:	f000 8089 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1de>
 80041ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041b0:	f200 808e 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041b8:	d03e      	beq.n	8004238 <HAL_TIM_ConfigClockSource+0x158>
 80041ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041be:	f200 8087 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041c6:	f000 8086 	beq.w	80042d6 <HAL_TIM_ConfigClockSource+0x1f6>
 80041ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ce:	d87f      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041d0:	2b70      	cmp	r3, #112	@ 0x70
 80041d2:	d01a      	beq.n	800420a <HAL_TIM_ConfigClockSource+0x12a>
 80041d4:	2b70      	cmp	r3, #112	@ 0x70
 80041d6:	d87b      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041d8:	2b60      	cmp	r3, #96	@ 0x60
 80041da:	d050      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x19e>
 80041dc:	2b60      	cmp	r3, #96	@ 0x60
 80041de:	d877      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041e0:	2b50      	cmp	r3, #80	@ 0x50
 80041e2:	d03c      	beq.n	800425e <HAL_TIM_ConfigClockSource+0x17e>
 80041e4:	2b50      	cmp	r3, #80	@ 0x50
 80041e6:	d873      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041e8:	2b40      	cmp	r3, #64	@ 0x40
 80041ea:	d058      	beq.n	800429e <HAL_TIM_ConfigClockSource+0x1be>
 80041ec:	2b40      	cmp	r3, #64	@ 0x40
 80041ee:	d86f      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041f0:	2b30      	cmp	r3, #48	@ 0x30
 80041f2:	d064      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1de>
 80041f4:	2b30      	cmp	r3, #48	@ 0x30
 80041f6:	d86b      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d060      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1de>
 80041fc:	2b20      	cmp	r3, #32
 80041fe:	d867      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
 8004200:	2b00      	cmp	r3, #0
 8004202:	d05c      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1de>
 8004204:	2b10      	cmp	r3, #16
 8004206:	d05a      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1de>
 8004208:	e062      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800421a:	f000 f9cf 	bl	80045bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800422c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	609a      	str	r2, [r3, #8]
      break;
 8004236:	e04f      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004248:	f000 f9b8 	bl	80045bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689a      	ldr	r2, [r3, #8]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800425a:	609a      	str	r2, [r3, #8]
      break;
 800425c:	e03c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800426a:	461a      	mov	r2, r3
 800426c:	f000 f92a 	bl	80044c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2150      	movs	r1, #80	@ 0x50
 8004276:	4618      	mov	r0, r3
 8004278:	f000 f983 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 800427c:	e02c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800428a:	461a      	mov	r2, r3
 800428c:	f000 f949 	bl	8004522 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2160      	movs	r1, #96	@ 0x60
 8004296:	4618      	mov	r0, r3
 8004298:	f000 f973 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 800429c:	e01c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042aa:	461a      	mov	r2, r3
 80042ac:	f000 f90a 	bl	80044c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2140      	movs	r1, #64	@ 0x40
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 f963 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 80042bc:	e00c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4619      	mov	r1, r3
 80042c8:	4610      	mov	r0, r2
 80042ca:	f000 f95a 	bl	8004582 <TIM_ITRx_SetConfig>
      break;
 80042ce:	e003      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	73fb      	strb	r3, [r7, #15]
      break;
 80042d4:	e000      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80042d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	00100070 	.word	0x00100070
 80042f8:	00100060 	.word	0x00100060
 80042fc:	00100050 	.word	0x00100050
 8004300:	00100040 	.word	0x00100040
 8004304:	00100030 	.word	0x00100030
 8004308:	00100020 	.word	0x00100020

0800430c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a4c      	ldr	r2, [pc, #304]	@ (80044a0 <TIM_Base_SetConfig+0x144>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d017      	beq.n	80043a4 <TIM_Base_SetConfig+0x48>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800437a:	d013      	beq.n	80043a4 <TIM_Base_SetConfig+0x48>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a49      	ldr	r2, [pc, #292]	@ (80044a4 <TIM_Base_SetConfig+0x148>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d00f      	beq.n	80043a4 <TIM_Base_SetConfig+0x48>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a48      	ldr	r2, [pc, #288]	@ (80044a8 <TIM_Base_SetConfig+0x14c>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d00b      	beq.n	80043a4 <TIM_Base_SetConfig+0x48>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a47      	ldr	r2, [pc, #284]	@ (80044ac <TIM_Base_SetConfig+0x150>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d007      	beq.n	80043a4 <TIM_Base_SetConfig+0x48>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a46      	ldr	r2, [pc, #280]	@ (80044b0 <TIM_Base_SetConfig+0x154>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d003      	beq.n	80043a4 <TIM_Base_SetConfig+0x48>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a45      	ldr	r2, [pc, #276]	@ (80044b4 <TIM_Base_SetConfig+0x158>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d108      	bne.n	80043b6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a39      	ldr	r2, [pc, #228]	@ (80044a0 <TIM_Base_SetConfig+0x144>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d023      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043c4:	d01f      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a36      	ldr	r2, [pc, #216]	@ (80044a4 <TIM_Base_SetConfig+0x148>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d01b      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a35      	ldr	r2, [pc, #212]	@ (80044a8 <TIM_Base_SetConfig+0x14c>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d017      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a34      	ldr	r2, [pc, #208]	@ (80044ac <TIM_Base_SetConfig+0x150>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d013      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a33      	ldr	r2, [pc, #204]	@ (80044b0 <TIM_Base_SetConfig+0x154>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d00f      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a33      	ldr	r2, [pc, #204]	@ (80044b8 <TIM_Base_SetConfig+0x15c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00b      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a32      	ldr	r2, [pc, #200]	@ (80044bc <TIM_Base_SetConfig+0x160>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d007      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a31      	ldr	r2, [pc, #196]	@ (80044c0 <TIM_Base_SetConfig+0x164>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d003      	beq.n	8004406 <TIM_Base_SetConfig+0xaa>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a2c      	ldr	r2, [pc, #176]	@ (80044b4 <TIM_Base_SetConfig+0x158>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d108      	bne.n	8004418 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800440c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	4313      	orrs	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	4313      	orrs	r3, r2
 8004424:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a18      	ldr	r2, [pc, #96]	@ (80044a0 <TIM_Base_SetConfig+0x144>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d013      	beq.n	800446c <TIM_Base_SetConfig+0x110>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a1a      	ldr	r2, [pc, #104]	@ (80044b0 <TIM_Base_SetConfig+0x154>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d00f      	beq.n	800446c <TIM_Base_SetConfig+0x110>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a1a      	ldr	r2, [pc, #104]	@ (80044b8 <TIM_Base_SetConfig+0x15c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d00b      	beq.n	800446c <TIM_Base_SetConfig+0x110>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a19      	ldr	r2, [pc, #100]	@ (80044bc <TIM_Base_SetConfig+0x160>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d007      	beq.n	800446c <TIM_Base_SetConfig+0x110>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a18      	ldr	r2, [pc, #96]	@ (80044c0 <TIM_Base_SetConfig+0x164>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d003      	beq.n	800446c <TIM_Base_SetConfig+0x110>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a13      	ldr	r2, [pc, #76]	@ (80044b4 <TIM_Base_SetConfig+0x158>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d103      	bne.n	8004474 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	691a      	ldr	r2, [r3, #16]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b01      	cmp	r3, #1
 8004484:	d105      	bne.n	8004492 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	f023 0201 	bic.w	r2, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	611a      	str	r2, [r3, #16]
  }
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40012c00 	.word	0x40012c00
 80044a4:	40000400 	.word	0x40000400
 80044a8:	40000800 	.word	0x40000800
 80044ac:	40000c00 	.word	0x40000c00
 80044b0:	40013400 	.word	0x40013400
 80044b4:	40015000 	.word	0x40015000
 80044b8:	40014000 	.word	0x40014000
 80044bc:	40014400 	.word	0x40014400
 80044c0:	40014800 	.word	0x40014800

080044c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b087      	sub	sp, #28
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	f023 0201 	bic.w	r2, r3, #1
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	011b      	lsls	r3, r3, #4
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	f023 030a 	bic.w	r3, r3, #10
 8004500:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	4313      	orrs	r3, r2
 8004508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	621a      	str	r2, [r3, #32]
}
 8004516:	bf00      	nop
 8004518:	371c      	adds	r7, #28
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr

08004522 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004522:	b480      	push	{r7}
 8004524:	b087      	sub	sp, #28
 8004526:	af00      	add	r7, sp, #0
 8004528:	60f8      	str	r0, [r7, #12]
 800452a:	60b9      	str	r1, [r7, #8]
 800452c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	f023 0210 	bic.w	r2, r3, #16
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800454c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	031b      	lsls	r3, r3, #12
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800455e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	4313      	orrs	r3, r2
 8004568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	621a      	str	r2, [r3, #32]
}
 8004576:	bf00      	nop
 8004578:	371c      	adds	r7, #28
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004582:	b480      	push	{r7}
 8004584:	b085      	sub	sp, #20
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
 800458a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800459c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	f043 0307 	orr.w	r3, r3, #7
 80045a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	609a      	str	r2, [r3, #8]
}
 80045b0:	bf00      	nop
 80045b2:	3714      	adds	r7, #20
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045bc:	b480      	push	{r7}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
 80045c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	021a      	lsls	r2, r3, #8
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	431a      	orrs	r2, r3
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	697a      	ldr	r2, [r7, #20]
 80045ee:	609a      	str	r2, [r3, #8]
}
 80045f0:	bf00      	nop
 80045f2:	371c      	adds	r7, #28
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004610:	2302      	movs	r3, #2
 8004612:	e074      	b.n	80046fe <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a34      	ldr	r2, [pc, #208]	@ (800470c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d009      	beq.n	8004652 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a33      	ldr	r2, [pc, #204]	@ (8004710 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d004      	beq.n	8004652 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a31      	ldr	r2, [pc, #196]	@ (8004714 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d108      	bne.n	8004664 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004658:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	4313      	orrs	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800466a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800466e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a21      	ldr	r2, [pc, #132]	@ (800470c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d022      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004694:	d01d      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1f      	ldr	r2, [pc, #124]	@ (8004718 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d018      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a1d      	ldr	r2, [pc, #116]	@ (800471c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d013      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004720 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00e      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a15      	ldr	r2, [pc, #84]	@ (8004710 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d009      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a18      	ldr	r2, [pc, #96]	@ (8004724 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a11      	ldr	r2, [pc, #68]	@ (8004714 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d10c      	bne.n	80046ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3714      	adds	r7, #20
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40012c00 	.word	0x40012c00
 8004710:	40013400 	.word	0x40013400
 8004714:	40015000 	.word	0x40015000
 8004718:	40000400 	.word	0x40000400
 800471c:	40000800 	.word	0x40000800
 8004720:	40000c00 	.word	0x40000c00
 8004724:	40014000 	.word	0x40014000

08004728 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <memset>:
 80047b4:	4402      	add	r2, r0
 80047b6:	4603      	mov	r3, r0
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d100      	bne.n	80047be <memset+0xa>
 80047bc:	4770      	bx	lr
 80047be:	f803 1b01 	strb.w	r1, [r3], #1
 80047c2:	e7f9      	b.n	80047b8 <memset+0x4>

080047c4 <__errno>:
 80047c4:	4b01      	ldr	r3, [pc, #4]	@ (80047cc <__errno+0x8>)
 80047c6:	6818      	ldr	r0, [r3, #0]
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	20000030 	.word	0x20000030

080047d0 <__libc_init_array>:
 80047d0:	b570      	push	{r4, r5, r6, lr}
 80047d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004808 <__libc_init_array+0x38>)
 80047d4:	4c0d      	ldr	r4, [pc, #52]	@ (800480c <__libc_init_array+0x3c>)
 80047d6:	1b64      	subs	r4, r4, r5
 80047d8:	10a4      	asrs	r4, r4, #2
 80047da:	2600      	movs	r6, #0
 80047dc:	42a6      	cmp	r6, r4
 80047de:	d109      	bne.n	80047f4 <__libc_init_array+0x24>
 80047e0:	4d0b      	ldr	r5, [pc, #44]	@ (8004810 <__libc_init_array+0x40>)
 80047e2:	4c0c      	ldr	r4, [pc, #48]	@ (8004814 <__libc_init_array+0x44>)
 80047e4:	f000 faca 	bl	8004d7c <_init>
 80047e8:	1b64      	subs	r4, r4, r5
 80047ea:	10a4      	asrs	r4, r4, #2
 80047ec:	2600      	movs	r6, #0
 80047ee:	42a6      	cmp	r6, r4
 80047f0:	d105      	bne.n	80047fe <__libc_init_array+0x2e>
 80047f2:	bd70      	pop	{r4, r5, r6, pc}
 80047f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80047f8:	4798      	blx	r3
 80047fa:	3601      	adds	r6, #1
 80047fc:	e7ee      	b.n	80047dc <__libc_init_array+0xc>
 80047fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004802:	4798      	blx	r3
 8004804:	3601      	adds	r6, #1
 8004806:	e7f2      	b.n	80047ee <__libc_init_array+0x1e>
 8004808:	08004dc0 	.word	0x08004dc0
 800480c:	08004dc0 	.word	0x08004dc0
 8004810:	08004dc0 	.word	0x08004dc0
 8004814:	08004dc4 	.word	0x08004dc4

08004818 <expf>:
 8004818:	b508      	push	{r3, lr}
 800481a:	ed2d 8b02 	vpush	{d8}
 800481e:	eef0 8a40 	vmov.f32	s17, s0
 8004822:	f000 f86d 	bl	8004900 <__ieee754_expf>
 8004826:	eeb0 8a40 	vmov.f32	s16, s0
 800482a:	eeb0 0a68 	vmov.f32	s0, s17
 800482e:	f000 f857 	bl	80048e0 <finitef>
 8004832:	b160      	cbz	r0, 800484e <expf+0x36>
 8004834:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8004874 <expf+0x5c>
 8004838:	eef4 8ae7 	vcmpe.f32	s17, s15
 800483c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004840:	dd0a      	ble.n	8004858 <expf+0x40>
 8004842:	f7ff ffbf 	bl	80047c4 <__errno>
 8004846:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8004878 <expf+0x60>
 800484a:	2322      	movs	r3, #34	@ 0x22
 800484c:	6003      	str	r3, [r0, #0]
 800484e:	eeb0 0a48 	vmov.f32	s0, s16
 8004852:	ecbd 8b02 	vpop	{d8}
 8004856:	bd08      	pop	{r3, pc}
 8004858:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800487c <expf+0x64>
 800485c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8004860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004864:	d5f3      	bpl.n	800484e <expf+0x36>
 8004866:	f7ff ffad 	bl	80047c4 <__errno>
 800486a:	2322      	movs	r3, #34	@ 0x22
 800486c:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8004880 <expf+0x68>
 8004870:	6003      	str	r3, [r0, #0]
 8004872:	e7ec      	b.n	800484e <expf+0x36>
 8004874:	42b17217 	.word	0x42b17217
 8004878:	7f800000 	.word	0x7f800000
 800487c:	c2cff1b5 	.word	0xc2cff1b5
 8004880:	00000000 	.word	0x00000000

08004884 <log10f>:
 8004884:	b508      	push	{r3, lr}
 8004886:	ed2d 8b02 	vpush	{d8}
 800488a:	eeb0 8a40 	vmov.f32	s16, s0
 800488e:	f000 f905 	bl	8004a9c <__ieee754_log10f>
 8004892:	eeb4 8a48 	vcmp.f32	s16, s16
 8004896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489a:	d60f      	bvs.n	80048bc <log10f+0x38>
 800489c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80048a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a4:	d80a      	bhi.n	80048bc <log10f+0x38>
 80048a6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80048aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ae:	d108      	bne.n	80048c2 <log10f+0x3e>
 80048b0:	f7ff ff88 	bl	80047c4 <__errno>
 80048b4:	2322      	movs	r3, #34	@ 0x22
 80048b6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80048d8 <log10f+0x54>
 80048ba:	6003      	str	r3, [r0, #0]
 80048bc:	ecbd 8b02 	vpop	{d8}
 80048c0:	bd08      	pop	{r3, pc}
 80048c2:	f7ff ff7f 	bl	80047c4 <__errno>
 80048c6:	ecbd 8b02 	vpop	{d8}
 80048ca:	2321      	movs	r3, #33	@ 0x21
 80048cc:	6003      	str	r3, [r0, #0]
 80048ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80048d2:	4802      	ldr	r0, [pc, #8]	@ (80048dc <log10f+0x58>)
 80048d4:	f000 b80e 	b.w	80048f4 <nanf>
 80048d8:	ff800000 	.word	0xff800000
 80048dc:	08004da4 	.word	0x08004da4

080048e0 <finitef>:
 80048e0:	ee10 3a10 	vmov	r3, s0
 80048e4:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80048e8:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80048ec:	bfac      	ite	ge
 80048ee:	2000      	movge	r0, #0
 80048f0:	2001      	movlt	r0, #1
 80048f2:	4770      	bx	lr

080048f4 <nanf>:
 80048f4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80048fc <nanf+0x8>
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	7fc00000 	.word	0x7fc00000

08004900 <__ieee754_expf>:
 8004900:	ee10 2a10 	vmov	r2, s0
 8004904:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8004908:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800490c:	d902      	bls.n	8004914 <__ieee754_expf+0x14>
 800490e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004912:	4770      	bx	lr
 8004914:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8004918:	d106      	bne.n	8004928 <__ieee754_expf+0x28>
 800491a:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8004a54 <__ieee754_expf+0x154>
 800491e:	2900      	cmp	r1, #0
 8004920:	bf18      	it	ne
 8004922:	eeb0 0a67 	vmovne.f32	s0, s15
 8004926:	4770      	bx	lr
 8004928:	484b      	ldr	r0, [pc, #300]	@ (8004a58 <__ieee754_expf+0x158>)
 800492a:	4282      	cmp	r2, r0
 800492c:	dd02      	ble.n	8004934 <__ieee754_expf+0x34>
 800492e:	2000      	movs	r0, #0
 8004930:	f000 b92c 	b.w	8004b8c <__math_oflowf>
 8004934:	2a00      	cmp	r2, #0
 8004936:	da05      	bge.n	8004944 <__ieee754_expf+0x44>
 8004938:	4a48      	ldr	r2, [pc, #288]	@ (8004a5c <__ieee754_expf+0x15c>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d902      	bls.n	8004944 <__ieee754_expf+0x44>
 800493e:	2000      	movs	r0, #0
 8004940:	f000 b91e 	b.w	8004b80 <__math_uflowf>
 8004944:	4a46      	ldr	r2, [pc, #280]	@ (8004a60 <__ieee754_expf+0x160>)
 8004946:	4293      	cmp	r3, r2
 8004948:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800494c:	d952      	bls.n	80049f4 <__ieee754_expf+0xf4>
 800494e:	4a45      	ldr	r2, [pc, #276]	@ (8004a64 <__ieee754_expf+0x164>)
 8004950:	4293      	cmp	r3, r2
 8004952:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8004956:	d834      	bhi.n	80049c2 <__ieee754_expf+0xc2>
 8004958:	4b43      	ldr	r3, [pc, #268]	@ (8004a68 <__ieee754_expf+0x168>)
 800495a:	4413      	add	r3, r2
 800495c:	ed93 7a00 	vldr	s14, [r3]
 8004960:	4b42      	ldr	r3, [pc, #264]	@ (8004a6c <__ieee754_expf+0x16c>)
 8004962:	4413      	add	r3, r2
 8004964:	ee30 7a47 	vsub.f32	s14, s0, s14
 8004968:	f081 0201 	eor.w	r2, r1, #1
 800496c:	edd3 7a00 	vldr	s15, [r3]
 8004970:	1a52      	subs	r2, r2, r1
 8004972:	ee37 0a67 	vsub.f32	s0, s14, s15
 8004976:	ee20 6a00 	vmul.f32	s12, s0, s0
 800497a:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8004a70 <__ieee754_expf+0x170>
 800497e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004a74 <__ieee754_expf+0x174>
 8004982:	eee6 6a05 	vfma.f32	s13, s12, s10
 8004986:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8004a78 <__ieee754_expf+0x178>
 800498a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800498e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8004a7c <__ieee754_expf+0x17c>
 8004992:	eee5 6a06 	vfma.f32	s13, s10, s12
 8004996:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8004a80 <__ieee754_expf+0x180>
 800499a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800499e:	eef0 6a40 	vmov.f32	s13, s0
 80049a2:	eee5 6a46 	vfms.f32	s13, s10, s12
 80049a6:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80049aa:	ee20 5a26 	vmul.f32	s10, s0, s13
 80049ae:	bb92      	cbnz	r2, 8004a16 <__ieee754_expf+0x116>
 80049b0:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80049b4:	eec5 7a26 	vdiv.f32	s15, s10, s13
 80049b8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80049bc:	ee35 0ac0 	vsub.f32	s0, s11, s0
 80049c0:	4770      	bx	lr
 80049c2:	4b30      	ldr	r3, [pc, #192]	@ (8004a84 <__ieee754_expf+0x184>)
 80049c4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8004a88 <__ieee754_expf+0x188>
 80049c8:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8004a8c <__ieee754_expf+0x18c>
 80049cc:	4413      	add	r3, r2
 80049ce:	edd3 7a00 	vldr	s15, [r3]
 80049d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80049d6:	eeb0 7a40 	vmov.f32	s14, s0
 80049da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049de:	ee17 2a90 	vmov	r2, s15
 80049e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049e6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80049ea:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8004a90 <__ieee754_expf+0x190>
 80049ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80049f2:	e7be      	b.n	8004972 <__ieee754_expf+0x72>
 80049f4:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 80049f8:	d20b      	bcs.n	8004a12 <__ieee754_expf+0x112>
 80049fa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004a94 <__ieee754_expf+0x194>
 80049fe:	ee70 6a26 	vadd.f32	s13, s0, s13
 8004a02:	eef4 6ae5 	vcmpe.f32	s13, s11
 8004a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a0a:	dd02      	ble.n	8004a12 <__ieee754_expf+0x112>
 8004a0c:	ee30 0a25 	vadd.f32	s0, s0, s11
 8004a10:	4770      	bx	lr
 8004a12:	2200      	movs	r2, #0
 8004a14:	e7af      	b.n	8004976 <__ieee754_expf+0x76>
 8004a16:	ee36 6a66 	vsub.f32	s12, s12, s13
 8004a1a:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8004a1e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8004a22:	bfb8      	it	lt
 8004a24:	3264      	addlt	r2, #100	@ 0x64
 8004a26:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004a2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a2e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8004a32:	ee17 3a90 	vmov	r3, s15
 8004a36:	bfab      	itete	ge
 8004a38:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8004a3c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8004a40:	ee00 3a10 	vmovge	s0, r3
 8004a44:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8004a98 <__ieee754_expf+0x198>
 8004a48:	bfbc      	itt	lt
 8004a4a:	ee00 3a10 	vmovlt	s0, r3
 8004a4e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8004a52:	4770      	bx	lr
 8004a54:	00000000 	.word	0x00000000
 8004a58:	42b17217 	.word	0x42b17217
 8004a5c:	42cff1b5 	.word	0x42cff1b5
 8004a60:	3eb17218 	.word	0x3eb17218
 8004a64:	3f851591 	.word	0x3f851591
 8004a68:	08004db0 	.word	0x08004db0
 8004a6c:	08004da8 	.word	0x08004da8
 8004a70:	3331bb4c 	.word	0x3331bb4c
 8004a74:	b5ddea0e 	.word	0xb5ddea0e
 8004a78:	388ab355 	.word	0x388ab355
 8004a7c:	bb360b61 	.word	0xbb360b61
 8004a80:	3e2aaaab 	.word	0x3e2aaaab
 8004a84:	08004db8 	.word	0x08004db8
 8004a88:	3fb8aa3b 	.word	0x3fb8aa3b
 8004a8c:	3f317180 	.word	0x3f317180
 8004a90:	3717f7d1 	.word	0x3717f7d1
 8004a94:	7149f2ca 	.word	0x7149f2ca
 8004a98:	0d800000 	.word	0x0d800000

08004a9c <__ieee754_log10f>:
 8004a9c:	b508      	push	{r3, lr}
 8004a9e:	ee10 3a10 	vmov	r3, s0
 8004aa2:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8004aa6:	ed2d 8b02 	vpush	{d8}
 8004aaa:	d108      	bne.n	8004abe <__ieee754_log10f+0x22>
 8004aac:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8004b34 <__ieee754_log10f+0x98>
 8004ab0:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8004b38 <__ieee754_log10f+0x9c>
 8004ab4:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8004ab8:	ecbd 8b02 	vpop	{d8}
 8004abc:	bd08      	pop	{r3, pc}
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	da02      	bge.n	8004aca <__ieee754_log10f+0x2e>
 8004ac4:	ee30 7a40 	vsub.f32	s14, s0, s0
 8004ac8:	e7f2      	b.n	8004ab0 <__ieee754_log10f+0x14>
 8004aca:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004ace:	db02      	blt.n	8004ad6 <__ieee754_log10f+0x3a>
 8004ad0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004ad4:	e7f0      	b.n	8004ab8 <__ieee754_log10f+0x1c>
 8004ad6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ada:	bfbf      	itttt	lt
 8004adc:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8004b3c <__ieee754_log10f+0xa0>
 8004ae0:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8004ae4:	f06f 0118 	mvnlt.w	r1, #24
 8004ae8:	ee17 2a90 	vmovlt	r2, s15
 8004aec:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8004af0:	bfa8      	it	ge
 8004af2:	2100      	movge	r1, #0
 8004af4:	3b7f      	subs	r3, #127	@ 0x7f
 8004af6:	440b      	add	r3, r1
 8004af8:	0fd9      	lsrs	r1, r3, #31
 8004afa:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8004b06:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 8004b0a:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8004b0e:	ee00 3a10 	vmov	s0, r3
 8004b12:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004b16:	f000 f83f 	bl	8004b98 <__ieee754_logf>
 8004b1a:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8004b40 <__ieee754_log10f+0xa4>
 8004b1e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004b22:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8004b44 <__ieee754_log10f+0xa8>
 8004b26:	eea8 0a27 	vfma.f32	s0, s16, s15
 8004b2a:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8004b48 <__ieee754_log10f+0xac>
 8004b2e:	eea8 0a27 	vfma.f32	s0, s16, s15
 8004b32:	e7c1      	b.n	8004ab8 <__ieee754_log10f+0x1c>
 8004b34:	cc000000 	.word	0xcc000000
 8004b38:	00000000 	.word	0x00000000
 8004b3c:	4c000000 	.word	0x4c000000
 8004b40:	3ede5bd9 	.word	0x3ede5bd9
 8004b44:	355427db 	.word	0x355427db
 8004b48:	3e9a2080 	.word	0x3e9a2080

08004b4c <with_errnof>:
 8004b4c:	b510      	push	{r4, lr}
 8004b4e:	ed2d 8b02 	vpush	{d8}
 8004b52:	eeb0 8a40 	vmov.f32	s16, s0
 8004b56:	4604      	mov	r4, r0
 8004b58:	f7ff fe34 	bl	80047c4 <__errno>
 8004b5c:	eeb0 0a48 	vmov.f32	s0, s16
 8004b60:	ecbd 8b02 	vpop	{d8}
 8004b64:	6004      	str	r4, [r0, #0]
 8004b66:	bd10      	pop	{r4, pc}

08004b68 <xflowf>:
 8004b68:	b130      	cbz	r0, 8004b78 <xflowf+0x10>
 8004b6a:	eef1 7a40 	vneg.f32	s15, s0
 8004b6e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004b72:	2022      	movs	r0, #34	@ 0x22
 8004b74:	f7ff bfea 	b.w	8004b4c <with_errnof>
 8004b78:	eef0 7a40 	vmov.f32	s15, s0
 8004b7c:	e7f7      	b.n	8004b6e <xflowf+0x6>
	...

08004b80 <__math_uflowf>:
 8004b80:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004b88 <__math_uflowf+0x8>
 8004b84:	f7ff bff0 	b.w	8004b68 <xflowf>
 8004b88:	10000000 	.word	0x10000000

08004b8c <__math_oflowf>:
 8004b8c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004b94 <__math_oflowf+0x8>
 8004b90:	f7ff bfea 	b.w	8004b68 <xflowf>
 8004b94:	70000000 	.word	0x70000000

08004b98 <__ieee754_logf>:
 8004b98:	ee10 3a10 	vmov	r3, s0
 8004b9c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8004ba0:	d106      	bne.n	8004bb0 <__ieee754_logf+0x18>
 8004ba2:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8004d3c <__ieee754_logf+0x1a4>
 8004ba6:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8004d40 <__ieee754_logf+0x1a8>
 8004baa:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8004bae:	4770      	bx	lr
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	da02      	bge.n	8004bbc <__ieee754_logf+0x24>
 8004bb6:	ee30 7a40 	vsub.f32	s14, s0, s0
 8004bba:	e7f4      	b.n	8004ba6 <__ieee754_logf+0xe>
 8004bbc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004bc0:	db02      	blt.n	8004bc8 <__ieee754_logf+0x30>
 8004bc2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004bc6:	4770      	bx	lr
 8004bc8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bcc:	bfb8      	it	lt
 8004bce:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8004d44 <__ieee754_logf+0x1ac>
 8004bd2:	485d      	ldr	r0, [pc, #372]	@ (8004d48 <__ieee754_logf+0x1b0>)
 8004bd4:	bfbe      	ittt	lt
 8004bd6:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8004bda:	f06f 0118 	mvnlt.w	r1, #24
 8004bde:	ee17 2a90 	vmovlt	r2, s15
 8004be2:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8004be6:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8004bea:	4410      	add	r0, r2
 8004bec:	bfa8      	it	ge
 8004bee:	2100      	movge	r1, #0
 8004bf0:	3b7f      	subs	r3, #127	@ 0x7f
 8004bf2:	440b      	add	r3, r1
 8004bf4:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8004bf8:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8004bfc:	4311      	orrs	r1, r2
 8004bfe:	ee00 1a10 	vmov	s0, r1
 8004c02:	4952      	ldr	r1, [pc, #328]	@ (8004d4c <__ieee754_logf+0x1b4>)
 8004c04:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8004c08:	f102 000f 	add.w	r0, r2, #15
 8004c0c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004c10:	4001      	ands	r1, r0
 8004c12:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004c16:	bb89      	cbnz	r1, 8004c7c <__ieee754_logf+0xe4>
 8004c18:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c20:	d10f      	bne.n	8004c42 <__ieee754_logf+0xaa>
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 8087 	beq.w	8004d36 <__ieee754_logf+0x19e>
 8004c28:	ee07 3a90 	vmov	s15, r3
 8004c2c:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8004d50 <__ieee754_logf+0x1b8>
 8004c30:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8004d54 <__ieee754_logf+0x1bc>
 8004c34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c38:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004c3c:	eea7 0a87 	vfma.f32	s0, s15, s14
 8004c40:	4770      	bx	lr
 8004c42:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8004d58 <__ieee754_logf+0x1c0>
 8004c46:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004c4a:	eee0 7a66 	vfms.f32	s15, s0, s13
 8004c4e:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004c52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c56:	b913      	cbnz	r3, 8004c5e <__ieee754_logf+0xc6>
 8004c58:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004c5c:	4770      	bx	lr
 8004c5e:	ee07 3a90 	vmov	s15, r3
 8004c62:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8004d50 <__ieee754_logf+0x1b8>
 8004c66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c6a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8004c6e:	ee37 0a40 	vsub.f32	s0, s14, s0
 8004c72:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8004d54 <__ieee754_logf+0x1bc>
 8004c76:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8004c7a:	4770      	bx	lr
 8004c7c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8004c80:	ee70 7a27 	vadd.f32	s15, s0, s15
 8004c84:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8004d5c <__ieee754_logf+0x1c4>
 8004c88:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8004d60 <__ieee754_logf+0x1c8>
 8004c8c:	4935      	ldr	r1, [pc, #212]	@ (8004d64 <__ieee754_logf+0x1cc>)
 8004c8e:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8004c92:	4411      	add	r1, r2
 8004c94:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8004c98:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	2a00      	cmp	r2, #0
 8004ca0:	ee07 3a90 	vmov	s15, r3
 8004ca4:	ee26 5a06 	vmul.f32	s10, s12, s12
 8004ca8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004cac:	ee25 7a05 	vmul.f32	s14, s10, s10
 8004cb0:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8004d68 <__ieee754_logf+0x1d0>
 8004cb4:	eee7 7a25 	vfma.f32	s15, s14, s11
 8004cb8:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8004d6c <__ieee754_logf+0x1d4>
 8004cbc:	eee7 5a87 	vfma.f32	s11, s15, s14
 8004cc0:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8004d70 <__ieee754_logf+0x1d8>
 8004cc4:	eee7 7a24 	vfma.f32	s15, s14, s9
 8004cc8:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8004d74 <__ieee754_logf+0x1dc>
 8004ccc:	eee7 4a87 	vfma.f32	s9, s15, s14
 8004cd0:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8004d78 <__ieee754_logf+0x1e0>
 8004cd4:	eee4 7a87 	vfma.f32	s15, s9, s14
 8004cd8:	ee67 7a85 	vmul.f32	s15, s15, s10
 8004cdc:	eee5 7a87 	vfma.f32	s15, s11, s14
 8004ce0:	dd1a      	ble.n	8004d18 <__ieee754_logf+0x180>
 8004ce2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004ce6:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004cea:	ee27 7a00 	vmul.f32	s14, s14, s0
 8004cee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cf2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004cf6:	b913      	cbnz	r3, 8004cfe <__ieee754_logf+0x166>
 8004cf8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004cfc:	e7ac      	b.n	8004c58 <__ieee754_logf+0xc0>
 8004cfe:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8004d50 <__ieee754_logf+0x1b8>
 8004d02:	eee6 7a86 	vfma.f32	s15, s13, s12
 8004d06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d0a:	ee37 0a40 	vsub.f32	s0, s14, s0
 8004d0e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8004d54 <__ieee754_logf+0x1bc>
 8004d12:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8004d16:	4770      	bx	lr
 8004d18:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004d1c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004d20:	b913      	cbnz	r3, 8004d28 <__ieee754_logf+0x190>
 8004d22:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004d26:	4770      	bx	lr
 8004d28:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8004d50 <__ieee754_logf+0x1b8>
 8004d2c:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8004d30:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004d34:	e7eb      	b.n	8004d0e <__ieee754_logf+0x176>
 8004d36:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8004d40 <__ieee754_logf+0x1a8>
 8004d3a:	4770      	bx	lr
 8004d3c:	cc000000 	.word	0xcc000000
 8004d40:	00000000 	.word	0x00000000
 8004d44:	4c000000 	.word	0x4c000000
 8004d48:	004afb20 	.word	0x004afb20
 8004d4c:	007ffff0 	.word	0x007ffff0
 8004d50:	3717f7d1 	.word	0x3717f7d1
 8004d54:	3f317180 	.word	0x3f317180
 8004d58:	3eaaaaab 	.word	0x3eaaaaab
 8004d5c:	3e1cd04f 	.word	0x3e1cd04f
 8004d60:	3e178897 	.word	0x3e178897
 8004d64:	ffcf5c30 	.word	0xffcf5c30
 8004d68:	3e638e29 	.word	0x3e638e29
 8004d6c:	3ecccccd 	.word	0x3ecccccd
 8004d70:	3e3a3325 	.word	0x3e3a3325
 8004d74:	3e924925 	.word	0x3e924925
 8004d78:	3f2aaaab 	.word	0x3f2aaaab

08004d7c <_init>:
 8004d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d7e:	bf00      	nop
 8004d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d82:	bc08      	pop	{r3}
 8004d84:	469e      	mov	lr, r3
 8004d86:	4770      	bx	lr

08004d88 <_fini>:
 8004d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d8a:	bf00      	nop
 8004d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d8e:	bc08      	pop	{r3}
 8004d90:	469e      	mov	lr, r3
 8004d92:	4770      	bx	lr
