NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[335,0,3,"Module","Module"],[336,0,5,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[337,0,3,"Signals","Signals"],[338,0,6,"aresetn","aresetn"],[339,0,6,"out_v","out_v"],[340,0,6,"out","out"],[341,0,6,"out_packed","out_packed"],[342,0,6,"in_v","in_v"],[343,0,6,"weights","weights"],[344,0,6,"in_mat","in_mat"],[345,0,6,"in","in"],[346,0,6,"mvau_beh","mvau_beh"],[347,0,6,"test_count","test_count"],[348,0,6,"do_comp","do_comp"],[349,0,6,"latency","latency"],[350,0,6,"sim_start","sim_start"],[351,0,6,"rready","rready"],[352,0,6,"wready","wready"],[353,0,3,"Initial blocks","Initial_blocks"],[354,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[355,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[356,0,0,"CLK_GEN","CLK_GEN"],[357,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[358,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[359,0,0,"OUT_GEN_BEH","OUT_GEN_BEH"],[360,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[361,0,2,"CALC_LATENCY","CALC_LATENCY"],[362,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[363,0,1,"Input Ready","Input_Ready"],[364,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[365,0,0,"Counters","Counters"],[366,0,0,"INP_GEN","INP_GEN"]]);