$date
	Sat Aug 16 19:51:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_signext $end
$var wire 32 ! sign_extended_data [31:0] $end
$var reg 3 " alu_op [2:0] $end
$var reg 25 # instruction [24:0] $end
$scope module dut $end
$var wire 3 $ alu_op [2:0] $end
$var wire 25 % instruction [24:0] $end
$var reg 12 & extracted_immediate [11:0] $end
$var reg 32 ' sign_extended_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
b111111111111 &
b1111111111111111111111111 #
b1111111111111111111111111 %
#2000
b11111111111 !
b11111111111 '
b11111111111 &
b111111111110000000000000 #
b111111111110000000000000 %
#3000
b11111111111111111111100000000000 !
b11111111111111111111100000000000 '
b100000000000 &
b1000000000000000000000000 #
b1000000000000000000000000 %
#4000
b11111111111111111111111100000000 !
b11111111111111111111111100000000 '
b111100000000 &
b1111000000000000000000000 #
b1111000000000000000000000 %
#5000
b0 !
b0 '
b0 &
b1010101010101 #
b1010101010101 %
#6000
