
*** Running vivado
    with args -log au_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jul 24 09:51:33 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source au_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 485.078 ; gain = 199.941
Command: read_checkpoint -auto_incremental -incremental {C:/Saved Documents/Coincide/Coincide.srcs/utils_1/imports/synth_1/au_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Saved Documents/Coincide/Coincide.srcs/utils_1/imports/synth_1/au_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top au_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Device 21-9227] Part: xc7a35tftg256-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.098 ; gain = 448.078
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sync_out', assumed default net type 'wire' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/duplicator .v:17]
WARNING: [Synth 8-8895] 'sync_out' is already implicitly declared on line 17 [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/duplicator .v:22]
WARNING: [Synth 8-10812] illegal elaboration system task error [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/pipeline.v:16]
INFO: [Synth 8-6157] synthesizing module 'au_top' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/au_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Saved Documents/blinky/blinky.srcs/sources_1/new/reset_conditioner.v:5]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Saved Documents/blinky/blinky.srcs/sources_1/new/reset_conditioner.v:5]
INFO: [Synth 8-6157] synthesizing module 'duplicator' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/duplicator .v:5]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/edge_detector.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/edge_detector.v:12]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/pipeline.v:5]
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/pipeline.v:5]
INFO: [Synth 8-6155] done synthesizing module 'duplicator' (0#1) [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/duplicator .v:5]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/comparator.v:5]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (0#1) [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/comparator.v:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/timer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/timer.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/au_top.v:160]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/uart_tx.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 9600 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/uart_tx.v:48]
WARNING: [Synth 8-6090] variable 'busy' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-6090] variable 'busy' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/uart_tx.v:57]
WARNING: [Synth 8-6090] variable 'busy' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/uart_tx.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'au_top' (0#1) [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/au_top.v:1]
WARNING: [Synth 8-7137] Register tmr_maxval_temp_reg in module au_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Saved Documents/Coincide/Coincide.srcs/sources_1/new/au_top.v:139]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1450.227 ; gain = 561.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1450.227 ; gain = 561.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1450.227 ; gain = 561.207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1450.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Saved Documents/Coincide/Coincide.srcs/constrs_1/new/au.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Saved Documents/Coincide/Coincide.srcs/constrs_1/new/au.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Saved Documents/Coincide/Coincide.srcs/constrs_1/new/au.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Saved Documents/Coincide/Coincide.srcs/constrs_1/new/au.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Saved Documents/Coincide/Coincide.srcs/constrs_1/new/au.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Saved Documents/Coincide/Coincide.srcs/constrs_1/new/au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Saved Documents/Coincide/Coincide.srcs/constrs_1/new/au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.445 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'duplicator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'au_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  LISTEN |                                0 |                               00
                   PULSE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'duplicator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               START_BIT |                               01 |                               01
                    DATA |                               10 |                               10
                STOP_BIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                 iSTATE0 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'au_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 4     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 14    
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |    12|
|4     |LUT2   |   103|
|5     |LUT3   |   149|
|6     |LUT4   |    27|
|7     |LUT5   |    47|
|8     |LUT6   |    64|
|9     |MUXF7  |     9|
|10    |FDCE   |   379|
|11    |FDPE   |     2|
|12    |FDRE   |     5|
|13    |FDSE   |     4|
|14    |IBUF   |     4|
|15    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1554.445 ; gain = 561.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1554.445 ; gain = 665.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1554.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7873955d
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1554.445 ; gain = 1064.992
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1554.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Saved Documents/Coincide/Coincide.runs/synth_1/au_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file au_top_utilization_synth.rpt -pb au_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 09:52:31 2024...
