[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of BTS7008-1EPA production of INFINEON TECHNOLOGIES from the text:Data Sheet  Rev. 1.10\nwww.infineon.com  1 2020-12-14 \n BTS7008-1EPA\n1 Overview\nPotential Applications\n• Suitable for resistive, induc tive and capacitive loads\n• Replaces electromechanical rela ys, fuses and discrete circuits\n• Driving capability suitable for 10 A loads and high in rush current loads \nsuch as H9 65W / Xenon 65W lamps or equivalent electronic loads (e.g. \nLED modules)\nFigure 1 BTS7008-1EPA Application Di agram. Further information in Chapter 10PROFET™ +2 12V 1x 8 m Ω\nSmart High-Side Power Switch\nPackage PG-TSDSO-14\nMarking 7008-1A\nPROFET™ +2 \n12V\nApp_1CH_INTDIO_CVG.emf MicrocontrollerVDD\nDZ2 CVS2Logic Supply\nLogic GND\nPower GNDVSSGPIO RIN IN\nGPIO RDEN DENCVS\nGNDRGNDCVSGND\nROLT1RPD COUT0\nZWIRE\nDZ1IS ADC RADC RIS_PROT\nRSENSECSENSE\nOptionalOptional\nChassis GNDVBAT\nOptionalZWIRE\nZLOAD*\n*See Chapter 1 „Potential Applications“OUTVS\nData Sheet 2 Rev. 1.10 \n 2020-12-14BTS7008-1EPA\nPROFET™ +2 12V \nOverview\n Basic Features\n• High-Side Switch with Diagn osis and Embedded Protection\n• Part of PROFET™ +2 12V Family• ReverseON for low power dissipation in Reverse Polarity\n• Switch ON capability while Inve rse Current condition (InverseON)\n• Green Product (RoHS compliant)\nProtection Features\n• Absolute and dynamic temperature li mitation with controlled restart \n• Overcurrent protection (tripping)  with Intelligent Restart Control\n• Undervoltage shutdown\n• Overvoltage protection with external components\nDiagnostic Features\n• Proportional load current sense\n• Open Load in ON and OFF state\n• Short circuit to ground and battery\nProduct Validation\nQualified for automotive appl ications. Product validation according to AEC-Q100 Grade 1.\nDescription\nThe BTS7008-1EPA is a Smart High-Sid e Power Switch, providing protecti on functions and diagnosis. The\ndevice is integrated in SMART7 technology.\nTable 1 Product Summary\nParameter Symbol Values\nMinimum Operating voltage (at switch ON) V\nS(OP) 4.1 V\nMinimum Operating voltage (cranking) VS(UV) 3.1 V\nMaximum Operating voltage VS 28 V\nMinimum Overvoltage protection ( TJ ≥ 25 °C) VDS(CLAMP)_25 35 V\nMaximum current in Sleep mode ( TJ ≤ 85 °C) IVS(SLEEP)_85 0.5 µA\nMaximum operative current IGND(ACTIVE) 4 mA\nMaximum ON-state resistance ( TJ = 150 °C) RDS(ON)_150 16.4 mΩ\nNominal load current ( TA = 85 °C) IL(NOM) 10 A\nTypical current sense ratio at IL = IL(NOM) kILIS 5450\nData Sheet 3 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nBlock Diagram and Terms\n2 Block Diagram and Terms\n2.1 Block Diagram\nFigure 2 Block Diagram of BTS7008-1EPAIN\nESD\nProtection\n+\nInput LogicIS\nDENInternal Power Supply\nBloc k_PROFET1ch_REVON.emfGND CircuitrySupply Voltage \nMo nitoring\nOvervoltage \nProtection\nIntelligent Restart \nControl\nSENSE OutputVS\nGNDOUT\nInternal Reverse \nPolarity ProtectionChannel\nT\nDriver \nLogicGate Control\n+\nChargepump\nLoad Current SenseOvertemperatureOvervoltage \nClamping\nOvercurrent\nProtection\nOutput Voltage LimitationVoltage Sensor\nReverseON\nInverseON\nData Sheet 4 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nBlock Diagram and Terms\n2.2 Terms\nFigure 3  shows all terms used in this data sheet, with  associated convention for positive values.\nFigure 3 Voltage and Current ConventionIIN\nIDEN\nIISVS\n            \nIGNDILIN\nDEN\nIS\nGNDVS\nOUT\nVIN\nVDEN\nVISVOUTVDS            \nIVS\nTe rms _1CH.e mfVSIS\nData Sheet 5 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPin Configuration\n3 Pin Configuration\n3.1 Pin Assignment\nFigure 4 Pin ConfigurationVSGND OUT\nIN\nDEN\nIS\nn.c.OUT\nOUT\nn.c.1\n2\n3\n45\n6\n714\n13\n12\n1110\n9\n8\nPinOut_PROFET1ch.emfex pos ed pad  (bo tto m)n.c.n.c. n.c.\nn.c.\nn.c.\nData Sheet 6 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPin Configuration\n3.2 Pin Definitions and Functions\nTable 2 Pin Definition \nPin Symbol Function\nEP VS\n(exposed pad)Supply Voltage\nBattery voltage\n1G N D Ground\nSignal ground\n2I N Input Channel \nDigital signal to switch ON the channel  (“high” active)\nIf not used: connect with a 10 k Ω resistor either to GND pin or to module \nground\n3D E N Diagnostic Enable\nDigital signal to enable device diag nosis (“high” active) and to clear the \nprotection counter of channel \nIf not used: connect with a 10 k Ω resistor either to GND pin or to module \nground\n4I S SENSE current output\nAnalog/digital signal for diagnosis\nIf not used: left open\n5-7, 8-11 n.c. Not connected , internally not bonded\n12-14 OUT Output \nProtected high-side power output channel1)\n1) All output pins of the channel must be  connected together on the PCB. All pins of the output are internally connected \ntogether. PCB traces have to be designed to  withstand the maximum current which can flow.\nData Sheet 7 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nGeneral Product Characteristics\n4 General Product Characteristics\n4.1 Absolute Maximum Ratings - General\nTable 3 Absolute Maximum Ratings1)\nTJ = -40 °C to +150 °C; all voltages with respect to ground, positive cu rrent flowing into pin\n (unless otherwise specified)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nSupply pins\nPower Supply Voltage VS -0.3 – 28 V – P_4.1.0.1\nLoad Dump Voltage VBAT(LD) – – 35 V suppressed \nLoad Dump \nacc. to \nISO16750-2 (2010).\nR\ni = 2 ΩP_4.1.0.3\nSupply Voltage for Short Circuit \nProtectionVBAT(SC) 0–2 4 V S e t u p  a c c .  t o  \nAEC-Q100-012 P_4.1.0.25\nReverse Polarity Voltage - VBAT(REV) ––1 6 V t ≤ 2 min\nTA = +25 °C\nSetup as described in \nChapter 10P_4.1.0.5\nCurrent through GND Pin I\nGND -50 – 50 mA RGND according \nto Chapter 10P_4.1.0.9\nLogic & control pins (Digital Input = DI)\nDI = IN, DEN, DSEL\nCurrent through DI Pin IDI -1 – 2 mA2)P_4.1.0.14\nCurrent through DI Pin\nReverse Battery ConditionIDI(REV) -1 – 10 mA2)\nt ≤ 2 minP_4.1.0.36\nIS pin\nVoltage at IS Pin VIS -1.5 – VS V IIS = 10 μA P_4.1.0.16\nCurrent thro ugh IS Pin IIS -25 – IIS(SAT),M\nAXmA – P_4.1.0.18\nTemperatures\nJunction Temperature TJ -40 – 150 °C – P_4.1.0.19\nStorage Temperature TSTG -55 – 150 °C – P_4.1.0.20\nData Sheet 8 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nGeneral Product Characteristics\nNotes\n1. Stresses above the ones listed he re may cause permanent damage to the device. Exposure to absolute \nmaximum rating conditions for extended periods may affect device reliability.\n2. Integrated protection functions are designed to preven t IC destruction under fault conditions described in the \ndata sheet. Fault conditions are cons idered as “outside” normal operatin g range. Protection functions are \nnot designed for continuous repetitive operation.ESD Susceptibility\nESD Susceptibility all Pins \n(HBM)VESD(HBM) -2 – 2 kV HBM3)P_4.1.0.21\nESD Susceptibility OUT vs GND \nand VS connected (HBM)VESD(HBM)_OU\nT-4 – 4 kV HBM3)P_4.1.0.22\nESD Susceptibility all Pins \n(CDM)VESD(CDM) -500 – 500 V CDM4)P_4.1.0.23\nESD Susceptibility Corner Pins \n(CDM)\n(pins 1, 7, 8, 14)VESD(CDM)_CR\nN-750 – 750 V CDM4)P_4.1.0.24\n1) Not subject to production test - specified by design.\n2) Maximum VDI to be considered fo r Latch-Up tests: 5.5 V.\n3) ESD susceptibility, Human Body Mode l “HBM”, according to AEC Q100-002.\n4) ESD susceptibility, Charged Device Mo del “CDM”, according to AEC Q100-011.Table 3 Absolute Maximum Ratings1) (continued)\nTJ = -40 °C to +150 °C; all voltages with respect to ground, positive cu rrent flowing into pin\n (unless otherwise specified)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 9 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nGeneral Product Characteristics\n4.2 Absolute Maximum Ratings - Power Stages\n4.2.1 Power Stage - 8 m Ω\n4.3 Functional RangeTable 4 Absolute Maximum Ratings1)\nTJ = -40 °C to +150 °C; all voltages with respect to ground, positive cu rrent flowing into pin\n (unless otherwise specified)\n1) Not subject to production test - specified by design.Parameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nMaximum Energy Dissipation\nSingle PulseEAS ––6 5 m J IL = 2* IL(NOM)\nTJ(0) = 150 °C\nVS = 28 VP_4.2.1.5\nMaximum Energy Dissipation\nRepetitive PulseEAR ––2 0 m J IL = IL(NOM)\nTJ(0) = 85 °C\nVS = 13.5 V\n1M cyclesP_4.2.1.6\nLoad Current | IL|– – IL(OVL),M\nAXA– P_4.2.1.3\nTable 5 Functional Range - Supply Voltage and Temperature1)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nSupply Voltage Range for \nNormal OperationVS(NOR) 6 13.5 18 V – P_4.3.0.1\nLower Extended Supply \nVoltage Range for OperationVS(EXT,LOW) 3.1 – 6 V2)3)\n(parameter \ndeviations possible)P_4.3.0.2\nSupply Voltage Range \nreached after Overload \nProtection activation \nleading to “Undervoltage on V\nS” conditionVS(EXT,CVG) –– 3 . 1 V CVSGND  is required \nwhen the Overload \nProtection is \ntriggered (see Chapter 8.2 ) and \nthe observed \nnumber of retries is different from what \nspecified in \nChapter 8.3.1P_4.3.0.7\nData Sheet 10 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nGeneral Product Characteristics\nNote: Within the functional or operatin g range, the IC operates as descri bed in the circuit description. The \nelectrical characteristics are specified within the co nditions given in the El ectrical Characteristics \ntables.\n4.4 Thermal Resistance\nNote: This thermal data was generated in accord ance with JEDEC JESD51 standards. For more \ninformation, go to www.jedec.org .Upper Extended Supply \nVoltage Range for OperationVS(EXT,UP) 18 – 28 V3)\n(parameter \ndeviations possible)P_4.3.0.3\nJunction Temperature TJ -40 – 150 °C – P_4.3.0.5\n1) Not subject to production test - specified by design.\n2) In case of VS voltage decreasing: VS(EXT,LOW),MIN =3 . 1V .  I n  c a s e  o f  VS voltage increasing: VS(EXT,LOW),MIN =4 . 1V .\n3) Protection functions still operative.\nTable 6 Thermal Resistance1)\n1) Not subject to production test - specified by design.Parameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nThermal Characterization \nParameter Junction-TopΨJTOP –2 . 3 3 . 7 K / W2)\n2) According to Jedec JESD51-2,-5,-7 at natural convection  on FR4 2s2p board; the Product (Chip + Package) was \nsimulated on a 76.2 × 114.3 × 1.5 mm boar d with 2 inner copper layers (2 × 70 µm Cu, 2 × 35 µm Cu). Where applicable \na thermal via array under the exposed pad contacted th e first inner copper layer. Simulation done at TA = 105°C, \nPDISSIPATION  = 1 W.P_4.4.0.1\nThermal Resistance \nJunction-to-CaseRthJC –1 . 7 2 . 8 K / W2)\nsimulated at \nexposed padP_4.4.0.2\nThermal Resistance \nJunction-to-AmbientRthJA – 32.6 – K/W2)P_4.4.0.3Table 5 Functional Range - Supply Voltage and Temperature1) (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 11 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nGeneral Product Characteristics\n4.4.1 PCB Setup\nFigure 5 1s0p PCB Cross Section\nFigure 6 2s2p PCB Cross Section\nFigure 7 PCB setup for thermal simulations\nFigure 8 Thermal vias on PCB for 2s2p PCB setup 70 µm modeled (traces, cooling area)  \n \n 1,5 mm  \n70 µm, 5% metalization*  \nPC B_Z th_1s0p.emf*: means percentual Cu metalization on each layer\n 70 µm modeled (traces)  \n \n35 µm, 90% metalization*  \n 1,5 mm \n70 µm,   5% metalization*  \nPCB_Zth_2s2p.emf35 µm, 90% metalization*  \n*: means percentual Cu metalization on each layer\nPCB_sim _setup_TSDSO14.emf\nPCB 1s0p + 600 mm 2 cooling PCB 2s2p / 1s0p footprint\nPCB_ 2s2p_vi as_T S DS O14. emf\n\nData Sheet 12 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nGeneral Product Characteristics\n4.4.2 Thermal Impedance\nFigure 9 Typical Thermal Impe dance. PCB setup according Chapter 4.4.1  \nFigure 10 Thermal Resistan ce on 1s0p PCB with various cooling surfaces 0,1110100\n0,0001 0,001 0,01 0,1 1 10 100 1000ZthJA (K/W)\nTA= 105°C\nTime (s)BTS7008-1EPx\n2s2p\n1s0p - 600 mm/g1578\n1s0p - 300 mm/g1578\n1s0p - footprint\n30405060708090100110120130\n0 100 200 300 400 500 600RthJA (K/W)\nCooling area (mm2)BTS7008-1EPx\n1s0p - Ta = 105°C\nData Sheet 13 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nLogic Pins\n5 Logic Pins\nThe device has 2 digital pins.\n5.1 Input Pin (IN)\nThe input pin IN activates the  output channel. Th e input circuitry is compatible with 3.3V and 5V\nmicrocontroller (see Chapter 10  for the complete applicatio n setup overview). The elec trical equivalent of the\ninput circuitry is shown in Figure 11 . In case the pin is not used, it must be connected with a 10 k Ω resistor\neither to GND pin or  to module ground.\nFigure 11 Input circuitry\nThe logic thresholds for “low” and “hig h” states are defined by parameters VDI(TH)  and VDI(HYS) . The relationship\nbetween these two values is shown in Figure 12 . The voltage VIN needed to ensure a “high” state is always\nhigher than the voltage need ed to ensure a “low” state.\nFigure 12 Input Threshold voltages and hysteresisGNDIN\nIGNDIDI\nVDI\nInput_IN_INTDIO.emfVS\nVS(CLAMP)RGNDIDI ESD\nVDI (CLAM P)\nInput _V DITH_2.emfVDI (TH ), MAX\nVDI (HYS)\ntVDI\nVDI (TH ) ,MIN\nInternal channel \nactivation signal\nt0 x 1 x 0VDI (TH)\nData Sheet 14 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nLogic Pins\n5.2 Diagnosis Pin\nThe Diagnosis Enable (DEN) pin contro ls the diagnosis circuitry and the pr otection circuitry. When DEN pin is\nset to “high”, the diagnosis is enabled (see Chapter 9.2  for more details). When it is set to “low”, the diagnosis\nis disabled (IS pin is set to high impedance).\nThe transition from “high” to “low” of DEN pin clears the protection la tch of the channel depending on the\nlogic state of IN pin and DEN pulse length (see Chapter 8.3  for more details). The internal structure of\ndiagnosis pins is the same as the one of input pins. See Figure 11  for more details.\n5.3 Electrical Characteristics Logic Pins\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nDigital Input (DI) pins = IN, DEN\nTable 7 Electrical Characteri stics: Logic Pins - General\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nDigital Input Voltage \nThresholdVDI(TH) 0.8 1.3 2 V See Figure 11  and \nFigure 12P_5.4.0.1\nDigital Input Clamping \nVoltageVDI(CLAMP1) –7–V1)\nIDI = 1 mA\nSee Figure 11  and \nFigure 12\n1) Not subject to production test - specified by design.P_5.4.0.2\nDigital Input Clamping \nVoltageVDI(CLAMP2) 6.5 7.5 8.5 V IDI = 2 mA\nSee Figure 11  and \nFigure 12P_5.4.0.3\nDigital Input Hysteresis VDI(HYS) –0 . 2 5 –V1)\nSee Figure 11  and \nFigure 12P_5.4.0.4\nDigital Input Current \n(“high”)IDI(H) 21 0 2 5 µ A VDI = 2 V\nSee Figure 11  and \nFigure 12P_5.4.0.5\nDigital Input Current (“low”) IDI(L) 21 0 2 5 µ A VDI = 0.8 V\nSee Figure 11  and \nFigure 12P_5.4.0.6\nData Sheet 15 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Supply\n6 Power Supply\nThe BTS7008-1EPA is supplied by VS, which is used for the internal logic as well as supply for the power output\nstages. VS has an undervoltage detection circuit, which prev ents the activation of the power output stage and\ndiagnosis in case the applied voltage is below the undervoltage threshold.\n6.1 Operation Modes\nBTS7008-1EPA has the foll owing operation modes:\n•S l e e p  m o d e  \n•A c t i v e  m o d e  \n•S t a n d - b y  m o d e  The transition between operation modes is determined according to these variables:\n• Logic level at IN pin\n• Logic level at DEN pinThe state diagram including the po ssible transitions is shown in Figure 13 . The behavior of BTS7008-1EPA as\nwell as some parameters may change in dependence from the operation mode of  the device. Furthermore,\ndue to the undervoltage detect ion circuitry which monitors V\nS supply voltage, some changes within the same\noperation mode can be seen accordingly.\nThere are three parameters describing each operation mode of BTS7008-1EPA:\n• Status of the output channel• Status of the diagnosis\n• Current consumption at VS pin (measured by I\nVS in Sleep mode, IGND in all other operative modes)\nTable 8  shows the correlation between operation modes, VS supply voltage, and the state of the most\nimportant functions (channel status, diagnosis).\nFigure 13 Operation Mode State DiagramPo wer Su p ply_O pMo d e_PR OFET .emfSleep\nActiveIN =  „hig h“\nIN = „low“ &\nDEN = „high“\nStand-byIN = „low “& DEN = „low“Power-up\nIN =  „low“& DEN = „high“IN =  „low “\n& DEN = „low“V\nS > VS(OP)Unsupplied\nIN =  „high“\nDEN = „high“\nDEN = „low“\nData Sheet 16 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Supply\n6.1.1 Unsupplied\nIn this state, the device is either unsupplied (no voltage applied to VS pin) or the supply voltage is below the\nundervoltage threshold.\n6.1.2 Power-up\nThe Power-up condition is ente red when the supply voltage ( VS) is applied to the device. The supply is rising\nuntil it is above the undervoltage threshold VS(OP)  therefore the internal Po wer-On signals are set. \n6.1.3 Sleep mode\nThe device is in Sleep mode when all Digital Input pins  (IN, DEN) are set to “low ”. When BTS 7008-1EPA is in\nSleep mode, the output is OFF. The curren t consumption is minimum (see parameter IVS(SLEEP) ). No\nOvertemperature or Overload protecti on mechanism is active when the de vice is in Sleep mode. The device\ncan go in Sleep mode only if the protec tion is not active (counter = 0, see Chapter 8.3.1  for further details).\n6.1.4 Stand-by mode\nThe device is in Stand-by mode as long as DEN pin is se t to “high” while input pin is  set to “low”. All channels\nare OFF therefore only Open Load in OFF diagnosis is po ssible. Depending on the load condition, either a fault\ncurrent IIS(FAULT)  or an Open Load in OFF current IIS(OLOFF)  may be present at IS pin. In such situation, the current\nconsumption of the device is increased.\n6.1.5 Active mode\nActive mode is the normal operation mode of BTS7008-1EPA. The device enters  Active mode as soon as IN pin\nis set to “high”. Device curren t consumption is specified with IGND(ACTIVE)  (measured at GND pin because the\ncurrent at VS pin includes the lo ad current). Overload, Overtemperat ure and Overvoltage protections are\nactive. Diagnosis is available.Table 8 Device function in relation to operation modes and VS voltage\nOperative Mode Function VS in undervoltage VS not in undervoltage\nSleep Channel OFF OFF\nDiagnosis OFF OFF\nActive Channel OFF available\nDiagnosis OFF available in OFF and ON states\nStand-by Channel OFF OFF\nDiagnosis OFF available in OFF state\nData Sheet 17 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Supply\n6.2 Undervoltage on VS\nBetween VS(OP)  and VS(UV)  the undervoltage mechanism is triggered. If  the device is operative (in Active mode)\nand the supply voltage drops be low the undervoltage threshold VS(UV) , the internal logic switches OFF the\noutput channel.\nAs soon as the supply voltage VS is above the operative threshold VS(OP) , if the input pin is set to “high” the\nchannel is switched ON again. The restart is delayed with a time tDELAY(UV)  which protects the device in case the\nundervoltage condition is caused by a short circuit event (accordi ng to AEC-Q100-012), as shown in Figure 14 .\nIf the device is in Sleep mode and one input is set to “high”, the corresponding channel is switched ON if\nVS>VS(OP)  without waiting for tDELAY(UV) .\nFigure 14 VS undervoltage behavior Po werS upp ly_UVRVS.emftVS(OP)\nVS(UV)VS(HYS)\nt\nVOUTVS\ntDELAY (UV)Channel \nactiva tion signal\nt\nData Sheet 18 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Supply\n6.3 Electrical Characteristics Power Supply\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\nTable 9 Electrical Characteri stics: Power Supply - General\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nVS pin\nPower Supply Undervoltage \nShutdownVS(UV) 1.8 2.3 3.1 V VS decreasing\nIN = “high” \nFrom VDS ≤ 0.5 V to \nVDS=VS\nSee Figure 14P_6.4.0.1\nPower Supply Minimum \nOperating VoltageVS(OP) 2.0 3.0 4.1 V VS increasing\nIN = “high”\nFrom VDS = VS to \nVDS≤0.5 V\nSee Figure 14P_6.4.0.3\nPower Supply Undervoltage \nShutdown HysteresisVS(HYS) –0 . 7 –V1)\nVS(OP)  - VS(UV)\nSee Figure 14\n1) Not subject to production test - specified by design.P_6.4.0.6\nPower Supply Undervoltage \nRecovery TimetDELAY(UV) 2.5 5 7.5 ms d VS/dt≤0.5 V/µs\nVS≥-1 V\nSee Figure 14P_6.4.0.7\nBreakdown Voltage \nbetween GND and VS Pins in \nReverse Battery-VS(REV) 16 – 30 V1)\nIGND(REV)  = 7 mA\nTJ = 150 °CP_6.4.0.9\nData Sheet 19 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Supply\n6.4 Electrical Characteristics Power Supply - Product Specific\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\n6.4.1 BTS7008-1EPA\nTable 10 Electrical Characterist ics: Power Supply BTS7008-1EPA\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nPower Supply Current \nConsumption in Sleep Mode \nwith Loads at TJ≤85 °CIVS(SLEEP)_85 –0 . 0 1 0 . 5 µ A1)\nVS = 18 V\nVOUT = 0 V\nIN = DEN = “low”\nTJ ≤ 85 °C\n1) Not subject to production test - specified by design.P_6.5.10.1\nPower Supply Current \nConsumption in Sleep Mode \nwith Loads at TJ= 150 °CIVS(SLEEP)_150 –2 . 5 1 0 µ A VS = 18 V\nVOUT = 0 V\nIN = DEN = “low”T\nJ = 150 °CP_6.5.10.2\nOperating Current in Active \nModeIGND(ACTIVE) –34m A VS = 18 V\nIN = DEN = “high”P_6.5.10.3\nOperating Current in Stand-\nby ModeIGND(STBY) –1 . 2 1 . 8 m A VS = 18 V\nIN = “low”\nDEN = “high”P_6.5.10.5\nData Sheet 20 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\n7 Power Stages\nThe high-side power stage is built using a N-chan nel vertical Power MOSFET with charge pump.\n7.1 Output ON-State Resistance\nThe ON-state resistance RDS(ON)  depends mainly on junction temperature TJ. Figure 15  shows the variation of\nRDS(ON)  across the whole TJ range. The value “2” on the y- axis corresponds to the maximum RDS(ON)  measured\nat TJ = 150 °C.\nFigure 15 RDS(ON)  variation factor\nThe behavior in Reverse Polarity is described in Chapter 8.4.1 .0.000.200.400.600.801.001.201.401.601.802.002.20\n- 4 0 - 3 0 - 2 0 - 1 00 1 02 03 04 05 06 07 08 09 0 1 0 0 1 1 0 1 2 0 1 3 0 1 4 0 1 5 0 1 6 0RDS(ON) variation factor  \nJunction Temperature (°C) RDS(ON) variation over TJ \nTypicalReference value: \n"2" = RDS(ON),MAX @ 150 °C \nData Sheet 21 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\n7.2 Switching loads\n7.2.1 Switching Resistive Loads\nWhen switching resistive loads, the sw itching times and slew rates shown in Figure 16  can be considered. The\nswitch energy values EON and EOFF are proportional to load resistance and times tON and tOFF.\nFigure 16 Switching a Resistive LoadIN\nt\nVOUTVIN(TH)\n(dV/dt)ON VIN(HYS)\nPDMOSt\nt\nPower St age_SwitchRes.emfEON EOFFtON\ntON(DELAY)tOFF(DELAY)\n-(dV/dt)OFF \ntOFF10% of VS90% of VS\n70% of VS\n30% of VS 30% of VS70% of VS\nData Sheet 22 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\n7.2.2 Switching Inductive Loads\nWhen switching OFF inductive loads wi th high-side switches, the voltage VOUT drops below ground potential,\nbecause the inductance intends to co ntinue driving the current . To prevent the destruction of the device due\nto overvoltage, a voltage clamp mechanism is implem ented. The clamping structure limits the negative\noutput voltage so that VDS = VDS(CLAMP) . Figure 17  shows a concept drawing of  the implementation. The\nclamping structure protects the device in all operation modes listed in Chapter 6.1 .\nFigure 17 Output Clamp concept \nDuring demagnetization of inductive loads, energy has to be dissipated  in BTS7008-1EPA. The energy can be\ncalculated with Equation (7.1) :\n(7.1)\nThe maximum energy, therefore the maxi mum inductance for a given current,  is limited by the thermal design\nof the component.PowerStage_Clamp_INTDIO_1CH.emfHigh-side\nChannelVS\nL,\nRLVOUTI LVDS(CLAMP)\n     I LVS\nOUTVDS\nGNDVS(CLAMP)VSIS(CLAMP)RSEN SE\nRGNDIS\nEVDS CLAMP()VSVDS CLAMP()–\nRL--------------------------------------------1RLI⋅L\nVSVDS CLAMP()–-------------------------------------------- –èøæöIL+ ln⋅L\nRL------ ⋅⋅ =\nData Sheet 23 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\n7.2.3 Output Voltage Limitation\nTo increase the current sense accuracy, VDS voltage is monitored. When the output current IL decreases while\nthe channel is diagnosed (DEN pin set to “high” - see Figure 18 ) bringing VDS equal or lower than VDS(SLC) , the\noutput DMOS gate is partially discharged. This  increases the output resistance so that VDS = VDS(SLC)  even for\nvery small output currents. The VDS increase allows the current sensing circuitry to work more efficiently,\nproviding better kILIS accuracy for output current in the low range.\nFigure 18 Output Voltage Limitati on activation during diagnosis\n7.3 Advanced Switching Characteristics\n7.3.1 Inverse Current behavior\nWhen VOUT > VS, a current IINV flows into the power output transistor (see Figure 19 ). This condition is known\nas “Inverse Current”.\nIf the channel is in OFF state, the current flows through the intrinsic body  diode generating high power losses\ntherefore an increase of over all device temperature.  If the channel is in ON state, RDS(INV)  can be expected and\npower dissipation in the output stage is  comparable to normal operation in RDS(ON) .\nDuring Inverse Current condition, the channe l remains in ON or OFF state as long as IINV < IL(INV) . \nWith InverseON, it is possible to  switch ON the channel during Inve rse Current condition as long as IINV < IL(INV)\n(see Figure 20 ).IN\nIL\ntt\nPowerStage_GBR_diag.emftDEN\ntsIS(ON) tsIS(OFF)\ntVDS\nVDS(SLC)VS\nData Sheet 24 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\nFigure 19 Inverse Current Circuitry\nFigure 20 InverseON - Channel behavior  in case of applied Inverse Current\nNote: No protection mechanism like Overtemperature or Overload protec tion is active during applied \nInverse Currents.OUTVSVBAT\nIINV INV\nComp.VINV = VOU T > VSGate \nDriver\nDeviceLogic\nGND\nPowerStage_InvC urr_INTDIO.emfRGND\nOFF\nOFFCASE 2 :  Switch is OFF IN\ntIL\nt\nDMOS state\ntINVERSENORMAL NORMALON\nINVERSENORMALIL\nt\nDMOS state\ntONCASE 1 : Switch is ON IN\nt\nNORMAL\nOFF\nONCASE 4 :  Switch OFF into Inverse Current\nIN\ntIL\nt\nDMOS state\ntINVERSENORMAL NORMALON\nINVERSENORMALIL\nt\nDMOS state\ntOFFCASE 3 : Switch ON into Inverse Current\nIN\nt\nNORMALOFF\nONON\nOFF\nPower Stage_InvCurr_INVON.emf\nData Sheet 25 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\n7.3.2 Cross Current robustness with H-Bridge configuration\nWhen BTS7008-1EPA is used as high-side switch e.g. in a bridge configuration (there fore paired with a low-side\nswitch as shown in Figure 21 ), the maximum slew rate ap plied to the output by the low-side switch must be\nlower than | d VOUT / dt |.\nFigure 21 High-Side switch used in Bridge configurationIN IN\nOUT OUTVS\nPowerStage _ PassiveSlew _P R O F E T 1Ch.emfT T\nMON (DC) OFF\nON ( PWM)\nOFFCurrent through MotorCross \nCurrent| dVOUT/ dt|VSHSS 1 HSS 2R/L cableVBAT\nData Sheet 26 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\n7.4 Electrical Characteristics Power Stages\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\n7.4.1 Electrical Characteristics Power Stages - PROFET™Table 11 Electrical Characterist ics: Power Stages - General\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nVoltages\nDrain to Source Clamping \nVoltage at TJ = -40 °CVDS(CLAMP)_-40 33 36.5 42 V IL = 5 mA\nTJ = -40°C\nSee Figure 17P_7.4.0.1\nDrain to Source Clamping \nVoltage at TJ ≥ 25 °CVDS(CLAMP)_25 35 38 44 V1)\nIL = 5 mA\nTJ ≥ 25°C\nSee Figure 17\n1) Tested at TJ = 150°C.P_7.4.0.2\nTable 12 Electrical Characterist ics: Power Stages -  PROFET™\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nTimings\nSwitch-ON Delay tON(DELAY) 10 35 60 μs VS = 13.5 V\nVOUT = 10% VS\nSee Figure 16P_7.4.1.1\nSwitch-OFF Delay tOFF(DELAY) 10 25 50 μs VS = 13.5 V\nVOUT = 90% VS\nSee Figure 16P_7.4.1.2\nSwitch-ON Time tON 30 60 110 μs VS = 13.5 V\nVOUT = 90% VS\nSee Figure 16P_7.4.1.3\nSwitch-OFF Time tOFF 15 50 100 μs VS = 13.5 V\nVOUT = 10% VS\nSee Figure 16P_7.4.1.4\nSwitch-ON/OFF Matching\ntON - tOFFΔtSW -20 20 60 μs VS = 13.5 V P_7.4.1.5\nData Sheet 27 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\n7.5 Electrical Characteristics - Power Output Stages\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\n7.5.1 Power Output Stage - 8 m ΩVoltage Slope\nSwitch-ON Slew Rate (d V/dt)ON 0.3 0.6 0.9 V/ μs VS = 13.5 V\nVOUT = 30% to 70% \nof VS\nSee Figure 16P_7.4.1.6\nSwitch-OFF Slew Rate -(d V/dt)OFF 0.3 0.6 0.9 V/ μs VS = 13.5 V\nVOUT = 70% to 30% \nof VS\nSee Figure 16P_7.4.1.7\nSlew Rate Matching\n(dV/dt)ON - (d V/dt)OFFΔ(dV/dt)SW -0.15 0 0.15 V/ μs VS = 13.5 V P_7.4.1.8\nVoltages\nOutput Voltage Drop \nLimitation at Small Load CurrentsV\nDS(SLC) 271 8 m V1)\nDEN = “high”\nIL = IL(OL)  = 20 mA\nSee Figure 18P_7.4.1.9\n1) Not subject to production test - specified by design.\nTable 13 Electrical Characteristics: Power Stages - 8 m Ω\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nOutput characteristics\nON-State Resistance at \nTJ=2 5° CRDS(ON)_25 –9–m Ω1)\nTJ = 25 °CP_7.5.1.1\nON-State Resistance at \nTJ= 150 °CRDS(ON)_150 – – 16.4 m Ω TJ = 150 °C P_7.5.1.17\nON-State Resistance in \nCrankingRDS(ON)_CRAN\nK––2 0 m Ω TJ = 150 °C\nVS = 3.1 V\nIL = 2 AP_7.5.1.3Table 12 Electrical Characterist ics: Power Stages -  PROFET™  (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 28 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\nON-State Resistance in \nInverse Current at TJ = 25 °C RDS(INV)_25 –1 0 –m Ω1)\nTJ = 25 °C\nVS = 13.5 V\nIL = -4 A\nDEN = “low”\nsee Figure 19P_7.5.1.4\nON-State Resistance in \nInverse Current at TJ = 150 °CRDS(INV)_150 ––2 0 m Ω TJ = 150 °C\nVS = 13.5 V\nIL = -4 A\nDEN = “low”\nsee Figure 19P_7.5.1.5\nON-State Resistance in \nReverse Polarity at TJ = 25 °CRDS(REV)_25 –1 0 –m Ω1)\nTJ = 25 °C\nVS = -13.5 V\nIL = -4 A\nRSENSE  = 1.2 kΩP_7.5.1.6\nON-State Resistance in \nReverse Polarity at \nTJ= 150 °CRDS(REV)_150 ––3 3 m Ω TJ = 150 °C\nVS = -13.5 V\nIL = -4 A\nRSENSE  = 1.2 kΩP_7.5.1.7\nNominal Load Current per \nChannel (all Channels \nActive)IL(NOM) –1 0 –A1)\nTA = 85 °C\nTJ ≤ 150 °CP_7.5.1.8\nOutput Leakage Current at \nTJ ≤ 85 °CIL(OFF)_85 –0 . 0 1 0 . 5 μA1)\nVOUT = 0 V\nIN = “low”T\nA ≤ 85 °CP_7.5.1.9\nOutput Leakage Current at \nTJ= 150 °CIL(OFF)_150 –2 . 5 8 μA VOUT = 0 V\nIN = “low”\nTA = 150 °CP_7.5.1.10\nInverse Current Capability IL(INV) –1 0 –A1)\nVS < VOUT\nIN = “high”\nsee Figure 19P_7.5.1.11\nVoltage Slope\nPassive Slew Rate (e.g. for \nHalf Bridge Configuration)|dVOUT / dt|– – 1 0 V / μs1)\nVS = 13.5 V\nsee Figure 21P_7.5.1.12\nVoltages\nDrain Source Diode Voltage | VDS(DIODE) | – 550 700 mV IL = -190 mA\nTJ = 150 °CP_7.5.1.13Table 13 Electrical Characteristics: Power Stages - 8 m Ω (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 29 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nPower Stages\nSwitching Energy\nSwitch-ON Energy EON –0 . 4 0 –m J1)\nVS = 18 V\nsee Figure 16P_7.5.1.14\nSwitch-OFF Energy EOFF –0 . 5 1 –m J1)\nVS = 18 V\nsee Figure 16P_7.5.1.15\n1) Not subject to production test - specified by design.Table 13 Electrical Characteristics: Power Stages - 8 m Ω (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 30 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\n8 Protection\nThe BTS7008-1EPA is protected against  Overtemperature, Overload, Reve rse Battery (with ReverseON) and\nOvervoltage. Overtemperature and Over load protections are working when the device is not in Sleep mode.\nOvervoltage protection works in all operation modes. Reverse Battery pr otection works when the GND and VS\npins are reverse supplied.\n8.1 Overtemperature Protection\nThe device incorporates both an absolute ( TJ(ABS) ) and a dynamic ( TJ(DYN) ) temperature protection circuitry for\nthe channel. An increase of junction temperature TJ above either one of the two thresholds ( TJ(ABS)  or TJ(DYN) )\nswitches OFF the overheated channe l to prevent destruction. The ch annel remains switched OFF until\njunction temperature has reached the “Restart” condition described in Table 14 . The behavior is shown in\nFigure 22  (absolute Overtemperature Protection) and Figure 23  (dynamic Overtemperature Protection).\nTJ(REF)  is the reference temperature used for dynamic temperature protection.\nFigure 22 Overtemperature Protection (Absolute)IL(OVL)IL\ntTJ\nIIS\nProtection_PROFET_OT_IRC.emfDEN\nIn ter nal  \ncount erTJ(ABS)\nt\nttt\n1 0IN\nt\nIIS (S AT)IIS (FA UL T )THYS(ABS)\ntIS (FA UL T )_D\nIL / kILI S\nData Sheet 31 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\nFigure 23 Overtemperature Protection (Dynamic)\nWhen the Overtemperature protection ci rcuitry allows the channel to be sw itched ON again, the retry strategy\ndescribed in Chapter 8.3  is followed.IL(OVL)IL\ntTJ\nIIS\nProtecti on_PROFET_dT_IRC.emfDEN\nIn ter nal  \ncount erTJ(ABS)\nt\nttt\n1 0IN\nt\nIIS (FA UL T )TJ(DYN)\ntIS(FAUL T)_D\nIL / kILI STJ(REF)\n2\nData Sheet 32 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\n8.2 Overload Protection\nThe BTS7008-1EPA is protected in case  of Overload or short circuit to ground. Two Overload thresholds are\ndefined (see Figure 24 ) and selected automatically depending on the voltage VDS across the power DMOS:\n•IL(OVL0)  when VDS < 13 V\n•IL(OVL1)  when VDS > 22 V\nFigure 24 Overload Current Thresholds variation with VDS\nIn order to allow a higher load inrush at low ambien t temperature, Overload th reshold is maximum at low\ntemperature and decreases when TJ increases (see Figure 25 ). IL(OVL0)  typical value rema ins approximately\nconstant up to a juncti on temperature of +75 °C. 00.10.20.30.40.50.60.70.80.911.1\n4 6 8 10 12 14 16 18 20 22 24 26 28\nDrain Source Voltage (V)Overload threshold variation ("1" = IL(OVL) typ @ VDS= 5 V)\nIL(OVL0)\nIL(OVL1)\nData Sheet 33 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\nFigure 25 Overload Current Thresholds variation with TJ \nPower supply voltage VS can increase above 18 V for short time, for instance in Load Dump  or in Jump Start\ncondition. Whenever VS ≥ VS(JS), the overload detection current is set to IL(OVL_JS)  as shown in Figure 26 .\nFigure 26 Overload Detection Current variation with VS voltage\nWhen IL ≥ IL(OVL)  (either IL(OVL0) , IL(OVL1)  or IL(OVL_JS) ), the channel is switched OFF. The channel is allowed to restart\naccording to the retry strategy described in Chapter 8.3 .0.00.10.20.30.40.50.60.70.80.91.01.11.21.3\n-40 -20 0 20 40 60 80 100 120 140 160IL(OVL0)variation factor \nJunction Temperature (°C)IL(OVL0) variation over TJ\nTypreference value\n"1"= IL(OVL0)typ @ -40 °C\nIL(OVL)\nVSIL(OVL_JS)IL(OVL0)\nVS(JS),min VS(JS),max\nPr otec ti on_JS.emf\nData Sheet 34 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\n8.3 Protection and Diagnosis in case of Fault\nAny event that triggers a protecti on mechanism (either Overtemperatur e or Overload) ha s 2 consequences:\n• The channel switches OFF and the internal counter is incremented\n• If the diagnosis is active for the channel, a current IIS(FAULT)  is provided by IS pin (see Chapter 9.2.2  for \nfurther details)\nThe channel can be switched ON again if all the pr otection mechanisms fulfi ll the “restart” conditions\ndescribed in Table 14 . Furthermore, the device has an internal retry counter to maximize the robustness in\ncase of fault.\n8.3.1 Retry Strategy\nWhen IN is set to “high”, the channe l is switched ON. In case of fault condition the output stage is switched\nOFF. The channel can be allowed to re start only if the “resta rt” conditions for the pr otection mechanisms are\nfulfilled (see Table 14 ).\nThe channel is allowed to switch ON for nRETRY(CR)  times before switching OFF. After a time tRETRY , if the input pin\nis set to “high”, the cha nnel switches ON again for nRETRY(NT)  times before switching OFF again (“retry” cycle).\nAfter nRETRY(CYC)  consecutive “retry” cycles, the ch annel latches OFF. It is necessary to set the input pin to “low”\nfor a time longer than tDELAY(CR)  to de-latch the channel (“counter rese t delay” time) and to reset the internal\ncounter to the default value.\nDuring the “counter reset delay” time , if the input is set to “high” the channel remains swit ched OFF and the\ntimer counting tDELAY(CR)  is reset, starting to count again as soon as the input pin is set to “low” again. If the\ninput pin remains “low” fo r a time longer than tDELAY(CR)  the internal retry counter is reset to the default value,\nallowing nRETRY(CR)  retries at the next channel activation.\nThe retry strategy is shown in Figure 29  (flowchart), Figure 27  (timing diagram - input pin always “high”) and\nFigure 28  (timing diagram - channel controlled in PWM).Table 14 Protection “Restart” Condition\nFault condition Switch OFF event “Restart” Condition\nOvertemperature TJ ≥ TJ(ABS)  or ( TJ - TJ(REF) ) ≥ TJ(DYN) TJ < TJ(ABS)  and ( TJ - TJ(REF) ) < TJ(DYN)  \n(including hysteresis)\nOverload IL ≥ IL(OVL)  IL < 50 mA\nTJ within TJ(ABS)  and TJ(DYN)  ranges \n(including hysteresis)\nData Sheet 35 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\nFigure 27 Retry Strategy Timing Diagram\nFigure 28 Retry Strategy Timing Di agram - Channel operated in PWMtIN\ntRE T RYShort circu it \nto ground\nIL\n0 1 nRE T RY (CR )In ter nal  \ncount ernRE T RY (CR )  + n RE T RY (NT) nRE T RY (CR )  + (n RE T RY (CYC )  * n RE T RY (NT) )tDELAY (CR ) tRE T RY\n0nRE T RY (CR ) nRE T RY (NT)"retry" cycle\nnRE T RY (NT)t\nt\nt\nProtecti on_PROFET_tim e_no PWM.emfnRE T RY (CYC )\ntDEN\ntIISIIS(FAUL T )\nIL / kILI S IL / kILI S\ntIN\ntRE T RYShort circu it \nto ground\nIL\n0 1 nRE T RY (CR )In ter nal  \ncount ernRE T RY (CR )  + n RE T RY (NT) nRE T RY (CR )  + ( n RE T RY (CYC )  * n RE T RY (NT) )tDELAY (CR ) tRE T RY\n0nRE T RY (CR ) nRE T RY (NT)"retry" cycle\nnRE T RY (NT)t\nt\nt\nProtecti on_PRO FET_Ti mi ng s.e mfnRE T RY (CYC )\nData Sheet 36 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\nFigure 29 Retry Strategy FlowchartProtection_P RO FET _Flo w.emfFault \n(Overtemperature or \nOverload)Swit ch channel  ON\nnoChannel remains ON\nSwitch channel OFFyes\nCounter++IN is "high"\nyes\nyes\n"Retry" cycles = \nnRETRY(CYC)noWait for t RETRY"Retry" cycles++\nyes\nWait until IN is "low" then \nstart counting for t DELAY(CR)\nIN is "low"\ntDE LAY(CR)  elapsedContinue counting for \ntDE LAY (CR)yesno\nno\nyes\nCounter = 0\n"Retry" cycles = 0Counter < n RETRY(CR)\nno"Retry" cycles = \nnRETRY(CYC)\nyesyes\nIN is "high" yesSwit ch channel OF F\nnoSTART\nno\nALL "Restart" \nconditions fulfilledno\nnoChannel remains OFF\nData Sheet 37 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\nIt is possible to “force” a reset of th e internal counter without waiting for tDELAY(CR)  by applying a pulse (rising\nedge followed by a falling edge) to the DEN pin while IN pin is “low”. The pulse applied to DEN pin must have\na duration longer than tDEN(CR)  to ensure a reset of the internal counter.\nThe timings are shown in Figure 30 .\nFigure 30 Retry Strategy Timing  Diagram with Forced Reset\n8.4 Additional protections\n8.4.1 Reverse Polarity Protection\nIn Reverse Polarity condition (also kn own as Reverse Battery), the output stage is switched ON (see parameter\nRDS(REV) ) because of ReverseON feature which limits the power dissipation in the output stage. Each ESD diode\nof the logic contributes to total power dissipation. The reverse current through the output stage must be\nlimited by the connected load. The curr ent through Digital Input pins has to be limited as well by an external\nresistor (please refer to the Absolute Maximum Ratings listed in Chapter 4.1  and to Application Information in\nChapter 10 ).\nFigure 31  shows a typical application including a device wi th ReverseON. A current flowing into GND pin (- IGND)\nduring Reverse Polarity condition is necessary to ac tivate ReverseON, therefore a resistive path between\nmodule ground and device GND pin must be present.tIN\nShort circu it \nto ground\nIL\n0 1In ter nal  \ncount ernRE T RY (CR )t\nt\nt\nProte cti on_PRO FET_DEN fo rce_tim e2.e mfDENnRE T RY (CR )\n1\nt tDEN(CR )0\ntDEN(CR )nRE T RY (CR )\ntDEN(CR )nRE T RY (CR ) 0\nData Sheet 38 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\nFigure 31 Reverse Battery Protection (application example)\n8.4.2 Overvoltage Protection\nIn the case of supply voltages between VS(EXT,UP)  and VBAT(LD) , the output transistor is still operational and\nfollows the input pin. In additi on to the output clamp for inductive loads as described in Chapter 7.2.2 , there\nis a clamp mechanism available for Ov ervoltage protection for the logic and the output channel, monitoring\nthe voltage between VS and GND pins ( VS(CLAMP) ).\n8.5 Protection against loss of connection\n8.5.1 Loss of Battery and Loss of Load\nThe loss of connection to battery or to the load has no influence on device robustness when load and wire\nharness are purely resistive. In case of driving an inductive lo ad, the energy stored in the inductance must be\nhandled. PROFET™ +2 12V devices can handle the indu ctivity of the wire harn ess up to 10 µH with IL(NOM) . In\ncase of applications where curren ts and/or the aforementioned indu ctivity are exceeded, an external\nsuppressor diode (like diode DZ2 shown in Chapter 10 ) is recommended to handle the energy and to provide\na well-defined path to the load current.\n8.5.2 Loss of Ground\nIn case of loss of device ground, it is recommended to  have a resistor connected between any Digital Input pin\nand the microcontroller to ensure a channel switch OFF (as described in Chapter 10 ).\nNote:  In case any Digital Input pin is pulled to ground  (either by a resistor or active) a parasitic ground \npath is available, which could keep the device  operational during loss of device ground.Protection_RevBatt_HEAT.emfHigh-side\nChannel\nL, C, RMicrocontroller\n-IL\n-IGND -IISIDI-VBA T(REV)\nReverseONRDI\nRSEN SE\nRGNDDI DO\nGND IS GNDOUTVS\nData Sheet 39 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\n8.6 Electrical Characteristics Protection\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\n8.6.1 Electrical Characterist ics Protection - PROFET™Table 15 Electrical Characteri stics: Protection - General\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nThermal Shutdown \nTemperature (Absolute)TJ(ABS) 150 175 200 °C1)2)\nSee Figure 22\n1) Functional test only.\n2) Tested at TJ = 150°C only.P_8.6.0.1\nThermal Shutdown \nHysteresis (Absolute)THYS(ABS) –3 0 –K3)\nSee Figure 22\n3) Not subject to production test - specified by design.P_8.6.0.2\nThermal Shutdown \nTemperature (Dynamic)TJ(DYN) –8 0 –K3)\nSee Figure 23P_8.6.0.3\nPower Supply Clamping \nVoltage at TJ = -40 °CVS(CLAMP)_-40 33 36.5 42 V IVS = 5 mA\nTJ = -40 °C\nSee Figure 17P_8.6.0.6\nPower Supply Clamping \nVoltage at TJ ≥ 25 °CVS(CLAMP)_25 35 38 44 V2)\nIVS = 5 mA\nTJ ≥ 25 °C\nSee Figure 17P_8.6.0.7\nPower Supply Voltage \nThreshold for Overcurrent Threshold Reduction in case \nof Short CircuitV\nS(JS) 20.5 22.5 24.5 V3)\nSetup acc. to AEC-\nQ100-012P_8.6.0.8\nTable 16 Electrical Characteri stics: Protection - PROFET™\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nAutomatic Retries in Case of \nFault after a Counter ResetnRETRY(CR) –5–1)\nSee Figure 27  and \nFigure 28P_8.6.1.1\nAutomatic Retries in Case of \nFault after the First tRETRY  \nActivationnRETRY(NT) –1–1)\nSee Figure 27  and \nFigure 28P_8.6.1.3\nMaximum “Retry” Cycles \nallowed before Channel Latch OFFn\nRETRY(CYC) –2–1)\nSee Figure 27  and \nFigure 28P_8.6.1.4\nData Sheet 40 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\n8.7 Electrical Characteristics Pr otection - Power Output Stages\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\n8.7.1 Protection Power Output Stage - 8 m ΩAuto Retry Time  after Fault \nConditiontRETRY 40 70 100 ms1)\nSee Figure 27  and \nFigure 28P_8.6.1.5\nCounter Reset Delay Time \nafter Fault ConditiontDELAY(CR) 40 70 100 ms1)\nSee Figure 27  and \nFigure 28P_8.6.1.6\nMinimum DEN Pulse \nDuration for Counter ResettDEN(CR) 50 100 150 µs2)\nSee Figure 30P_8.6.1.7\n1) Functional test only.\n2) Not subject to production test - specified by design.\nTable 17 Electrical Characteristics: Protection - 8 m Ω\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nOverload Detection Current \nat TJ = -40 °CIL(OVL0)_-40 77 88 99 A1)\nTJ = -40 °C\ndI/dt = 0.4 A/µs\nsee Figure 24  and \nFigure 25P_8.7.1.1\nOverload Detection Current \nat TJ = 25 °CIL(OVL0)_25 77 88 99 A2)\nTJ = 25 °C\ndI/dt = 0.4 A/µs\nsee Figure 24  and \nFigure 25P_8.7.1.7\nOverload Detection Current \nat TJ = 150 °CIL(OVL0)_150 65 75 85 A2)\nTJ = 150 °C\ndI/dt = 0.4 A/µs\nsee Figure 24  and \nFigure 25P_8.7.1.8Table 16 Electrical Characteri stics: Protection - PROFET™  (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 41 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nProtection\nOverload Detection Current \nat High VDSIL(OVL1) –5 4 –A2)\ndI/dt = 0.4 A/µs\nsee Figure 24P_8.7.1.5\nOverload Detection Current\nJump Start ConditionIL(OVL_JS) –5 4 –A2)\nVS > VS(JS)\ndI/dt = 0.4 A/µs\nsee Figure 26P_8.7.1.6\n1) Functional test only.\n2) Not subject to production test - specified by design.Table 17 Electrical Characteristics: Protection - 8 m Ω (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 42 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9 Diagnosis\nFor diagnosis purpose, the BTS7008-1EPA provides a combination of digital an d analog signals at pin IS. These\nsignals are generically named SENSE and written IIS. In case of disabled diagnostic (DEN pin set to “low”), IS\npin becomes high impedance.\nA sense resistor RSENSE  must be connected between IS pin and modu le ground if the curr ent sense diagnosis is\nused. RSENSE  value has to be higher than 820 Ω (or 400 Ω when a central Reverse Battery protection is present\non the battery feed) to limit the power losses in the sense circuitry. A typical value is RSENSE  = 1.2 kΩ.\nDue to the internal connection between IS pin and VS supply voltage, it is not recommended to connect the IS\npin to the sense current output of  other devices, if they are supp lied by a differ ent battery feed.\nSee Figure 32  for details as an overview.\nFigure 32 Diagnosis Block DiagramTo be Updated\nTBD.emf\nDiag nosis_PROFET_1CH.emfIS Pin Control \nLogicInternal Counter\nIN\nDENOvertemperature\nIIS(FAULT)OUTVS\nVDS(OLOFF)\nIIS(OLOFF)\nIS\nRSENSE+Output Channel\nT\nIL / k IL IS\nMUX\nData Sheet 43 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.1 Overview \nTable 18  gives a quick reference to the state of the IS pin during BTS7008-1EPA operation.\n9.2 Diagnosis in ON state\nA current proportional to the load current (ratio kILIS = IL / IIS) is provided at pin IS when the following conditions\nare fulfilled:\n• The power output stage is switched ON with VDS < VDS(OLOFF)\n• The diagnosis is enabled\n• No fault (as described in Chapter 8.3 ) is present or was present and not cleared yet (see Chapter 9.2.2  for \nfurther details)\nIf a “hard” failure mode is present or was present and not cleared yet a current IIS(FAULT)  is provided at IS pin.Table 18 SENSE Signal, Function  of Application Condition\nApplication Condition Input level DEN level VOUT Diagnostic Output\nNormal operation “low” “high” ~ GND Z\nIIS(FAULT)  if counter > 0\nShort circuit to GND ~ GND Z\nIIS(FAULT)  if counter > 0\nOvertemperature Z IIS(FAULT)\nShort circuit to VS VS IIS(OLOFF)\n(IIS(FAULT)  if counter > 0)\nOpen Load < VS - VDS(OLOFF)  \n> VS - VDS(OLOFF)1)\n1) With additional pull-up resistor.Z \nIIS(OLOFF) \n(in both cases IIS(FAULT)  if \ncounter > 0)\nInverse current ~ VINV = VOUT > VS IIS(OLOFF)\n(IIS(FAULT)  if counter > 0)\nNormal operation “high” ~ VS IIS = IL / kILIS\nOvercurrent < VS IIS(FAULT)\nShort circuit to GND ~ GND IIS(FAULT)\nOvertemperature Z IIS(FAULT)\nShort circuit to VS VS IIS < IL / kILIS\nOpen Load ~ VS2)\n2) The output current ha s to be smaller than IL(OL) .IIS = IIS(EN)\nUnder load (e.g. Output Voltage \nLimitation condition)~ VS3)\n3) The output current has to be higher than IL(OL) .IIS(EN)  < IIS < IL(NOM)  / kILIS\nInverse current ~ VINV = VOUT > VS IIS = IIS(EN)\nAll conditions n.a. “low” n.a. Z\nData Sheet 44 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.2.1 Current Sense ( kILIS)\nThe accuracy of the sense current depe nds on temperature and load current. IIS increases linearly with IL\noutput current until it reac hes the saturation current IIS(SAT) . In case of Open Load at the output stage ( IL close\nto 0 A), the maximum sense current IIS(EN)  (no load, diagnosis enabled) is sp ecified. This condition is shown in\nFigure 34 . The blue line represents the ideal kILIS line, while the red lines show the behavior of a typical\nproduct.\nAn external RC filter between IS pin and microcontrolle r ADC input pin is recommended to reduce signal ripple\nand oscillations (a minimum time constant of  1 µs for the RC filter is recommended).\nThe kILIS factor is specified with limits that take into ac count effects due to temper ature, supply voltage and\nmanufacturing process. Tighter limits are possible (within a defined current window) with calibration:\n• A well-defined and precise current ( IL(CAL) ) is applied at the output during End of Line test at customer side\n• The corresponding current at IS pin is measured and the kILIS is calculated ( kILIS @ IL(CAL) )\n• Within the current range going from IL(CAL)_L  to IL(CAL)_H  the kILIS is equal to kILIS @ IL(CAL)  with limits defined by \nΔkILIS\nThe derating of kILIS after calibration is calculated using the formulas in Figure 33  and it is specified by ΔkILIS\nFigure 33 ΔkILIS calculation formulas\nThe calibration is intend ed to be performed at TA(CAL)  = 25°C. The parameter ΔkILIS includes the drift\novertemperature as well as the dr ift over the current range from IL(CAL)_L  to IL(CAL)_H .\nFigure 34 Current Sense Ratio in Open Load at ON conditionDiagnosis_dKILIS.emf\nIIS\nIL IL(OL)IIS(OL )\nDi agn o si s_ OLON _adv .em fIIS(EN)\nData Sheet 45 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.2.2 Fault Current ( IIS(FAULT) )\nAs soon a protection event occurs, changing the value of the intern al retry counter (see Chapter 8.3  for more\ndetails) from its reset state, a current IIS(FAULT)  is provided by pin IS when DEN is set to “high”. The following 3\nsituations may occur:\n• If the channel is ON and the numb er of retries is lower than “ nRETRY(CR)  + nRETRY(CYC)  * nRETRY(NT) ”, the current \nIIS(FAULT)  is provided for a time tIS(FAULT)_D  after the channel is allowed to restart, after which IIS = IL / kILIS (as \nshown in Figure 35 ). During a retry cycle (while timer tRETRY  is running) the current IIS(FAULT)  is provided each \ntime the channel diagnosis is checked\n• If the channel is ON and the numb er of retries is equal than “ nRETRY(CR)  + nRETRY(CYC)  * nRETRY(NT) ”, the current \nIIS(FAULT)  is provided until the internal coun ter is reset (either by expiring of tDELAY(CR)  time or by DEN pin \npulse, as described in Chapter 8.3.1 )\n• If the channel is OFF and the internal coun ter is not in the reset state, the current IIS(FAULT)  is provided each \ntime the channel diagnosis is checked\nFigure 35 IIS(FAULT)  at Load Switching\nFigure 36  adds the behavior of SENSE signal  to the timing diagram seen in Figure 28 , while Figure 37  shows\nthe relation between IIS = IL / kILIS, IIS(SAT)  and IIS(FAULT) .tIN\nIL\n0 1In ter nal  \ncount ert\nt\nDiagnosis_PROFET_IISFAUL T_load.emftDEN\ntIISIIS (FA UL T )\nIL / kILI StIS(FAUL T)_D2\nIIS (FA UL T )0IL(OVL)\nData Sheet 46 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\nFigure 36 SENSE behavior in Fault condition\nFigure 37 SENSE behavior - overview\n9.3 Diagnosis in OFF state\nWhen a power output stage is in OFF state, the BT S7008-1EPA can measure the ou tput voltage and compare\nit with a threshold voltage. In this way, using some a dditional external components  (a pull-down resistor and\na switchable pull-up current source), it is possible to detect if the load is mi ssing or if there is a short circuit to\nbattery. If a Fault condition was detected by the device (the internal counter has a value different from the\nreset value, as described in Chapter 9.2.2 ) a current IIS(FAULT)  i s  p r o v i d e d  b y  I S  p i n  e a c h  t i m e  t h e  c h a n n e l\ndiagnosis is checked also in OFF state.tIN\ntRE T RYShort circu it \nto ground\nIL\n0 1 nRE T RY (CR )In ter nal  \ncount ernRE T RY (CR )  + n RE T RY (NT) nRE T RY (CR )  + ( n RE T RY (CYC )  * n RE T RY (NT) )tDELAY (CR) tRE T RY\n0nRE T RY (CR ) nRE T RY (NT)"retry" cy cle\nnRE T RY (NT)t\nt\nt\nDia gnosi s_PRO FET_IIS FAULT .emftDEN\ntIISIIS (FA UL T ) IIS (FA UL T )\nIL / kILI SnRE T RY (CYC )\nIIS (FA UL T )\nDiagnosi s_PRO FET_IIS FAULT _IIS SA T.emfIIS\nILIIS (S AT)\nIIS (FA UL T )\nIL / kILI S IIS(SA T),min  = \nIIS(FAUL T),minIIS(FAUL T),maxIIS(SA T),max\nIL(OVL)\nData Sheet 47 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.3.1 Open Load current ( IIS(OLOFF) )\nIn OFF state, when DEN pin is set to “high”, the VDS voltage is compared with a threshold voltage VDS(OLOFF) . If\nthe load is properly connected and th ere is no short circuit to battery, VDS ~ VS therefore VDS > VDS(OLOFF) . When\nthe diagnosis is active and VDS ≤ VDS(OLOFF) , a current IIS(OLOFF)  is provided by IS pin. Figure 38  shows the\nrelationship between IIS(OLOFF)  and IIS(FAULT)  as functions of VDS. The two currents do not overlap making it always\npossible to differentiate between Open  Load in OFF and Fault condition.\nFigure 38 IIS in OFF State\nIt is necessary to wait a time tIS(OLOFF)_D  between the falling edge of the inpu t pin and the sensing at pin IS for\nOpen Load in OFF diagnosis to allow th e internal comparator to settle. In Figure 39  the timings for an Open\nLoad detection are shown - the load is always disconnected.\nFigure 39 Open Load in OFF Timings - load disconnectedIIS\nVDSIIS (OL OF F)IIS(FAULT)\nVDS(OLOFF)\ntIN\ntDEN\nVOUT ~ V StIS(OLOFF)_D\ntIIS (OLOFF)IIS\nIIS (OL)VDS(OLOFF)\nt\nDiagnosis_PROFET_OLOF F_time.emfLoa d \nconn ect ed\nData Sheet 48 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.4 SENSE Timings\nFigure 40  shows the timing during settling tsIS(ON)  and disabling tsIS(OFF)  of the SENSE (including the case of load\nchange). As a proper signal cannot be established before the load current is stable (therefore before tON),\ntsIS(DIAG)  = tsIS(ON)  + tON.\nFigure 40 SENSE Settling / Disabling Timing\nFigure 41 SENSE Timing with Small Load Current ttt\nIL\nIISDENtON OFF OFF\nDia g nose _PRO FET_SE N SE_tim ing s.emfIN\ntsIS(DI AG)tsIS(LC) tsIS(O F F) tsIS(ON) tsIS(O F F)tOF F\nDEN\nttt\ntON OFFIN\nOFF\nDi agno se_PROFE T_S ENS E_ti mi ngs_S LC.em ftsIS(ON)_SLC tsIS(ON) tsIS(LC)_SLCIL\nIIS\nData Sheet 49 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.5 Electrical Characteristics Diagnosis\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\nTable 19 Electrical Characteri stics: Diagnosis - General\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nSENSE Saturation Current IIS(SAT) 4.4 – 15 mA1)\nVS = 8 V to 18 V\nRSENSE  = 1.2 kΩ\nSee Figure 37P_9.6.0.13\nSENSE Saturation Current IIS(SAT) 4.1 – 15 mA1)\nVS = 6 V to 18 V\nRSENSE  = 1.2 kΩ\nSee Figure 37P_9.6.0.14\nSENSE Leakage Current \nwhen DisabledIIS(OFF) –0 . 0 1 0 . 5 µ A D E N  =  “ l o w ”\nIL ≥ IL(NOM)\nVIS = 0 VP_9.6.0.2\nSENSE Leakage Current \nwhen Enabled at TJ ≤ 85 °CIIS(EN)_85 –0 . 2 1µ A1)\nTJ ≤ 85 °C\nDEN = “high”I\nL = 0 A\nSee Figure 34P_9.6.0.3\nSENSE Leakage Current \nwhen Enabled at TJ = 150 °CIIS(EN)_150 –0 . 2 1µ A TJ = 150 °C\nDEN = “high”\nIL = 0 A\nSee Figure 34P_9.6.0.4\nSaturation Voltage in kILIS \nOperation\n(VS - VIS)VSIS_k –0 . 5 1V1)\nVS = 6 V\nIN = DEN = “high”\nIL ≤ 1.2 * IL(NOM)P_9.6.0.6\nSaturation Voltage in Open \nLoad at OFF Diagnosis\n (VS - VIS)VSIS_OL –0 . 5 1V1)\nVS = 6 V\nIN = “low”\nDEN = “high”P_9.6.0.7\nSaturation Voltage in Fault \nDiagnosis (V\nS - VIS)VSIS_F –0 . 5 1V1)\nVS = 6 V\nIN = “low”\nDEN = “high”\ncounter >0P_9.6.0.8\nData Sheet 50 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.5.1 Electrical Characteristics Diagnosis - PROFET™\n Power Supply to IS Pin \nClamping Voltage at \nTJ=- 4 0° CVSIS(CLAMP)_-\n4033 36.5 42 V IIS = 1 mA\nTJ = -40 °C\nSee Figure 17P_9.6.0.9\nPower Supply to IS Pin \nClamping Voltage at \nTJ≥25 °CVSIS(CLAMP)_25 35 38 44 V2)\nIIS = 1 mA\nTJ ≥ 25 °C\nSee Figure 17P_9.6.0.10\n1) Not subject to production test - specified by design.\n2) Tested at TJ = 150°C.\nTable 20 Electrical Characteri stics: Diagnosis - PROFET™\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nSENSE Fault Current IIS(FAULT) 4.4 5.5 10 mA See Figure 37  and \nFigure 38P_9.6.1.1\nSENSE Open Load in OFF \nCurrentIIS(OLOFF) 1.9 2.5 3.5 mA See Figure 37  and \nFigure 38P_9.6.1.2\nSENSE Delay Time at \nChannel Switch ON after Last Fault Conditiont\nIS(FAULT)_D – 500 – µs1)\nSee Figure 35P_9.6.1.3\nSENSE Open Load in OFF \nDelay TimetIS(OLOFF)_D 30 70 120 µs VDS < VOL(OFF)\nfrom IN falling \nedge to IIS = \nIS(OLOFF),MIN  * 0.9\nDEN = “high”\ncounter = 0\nSee Figure 39P_9.6.1.4\nOpen Load VDS Detection \nThreshold in OFF StateVDS(OLOFF) 1.3 1.8 2.3 V See Figure 38 P_9.6.1.5\nSENSE Settling Time with \nNominal Load Current Stablet\nsIS(ON) –52 0 µ s IL=IL(CAL)\nfrom DEN rising \nedge to IIS=IL/ \n(kILIS,MAX @IL) * 0.9\nSee Figure 40P_9.6.1.6\nSENSE Settling Time with \nSmall Load Current StabletsIS(ON)_SLC ––6 0 µ s1)\nIL=IL(CAL)_OL\nfrom DEN rising \nedge to IIS=IL/ \n(kILIS,MAX @IL) * 0.9P_9.6.1.13Table 19 Electrical Characteri stics: Diagnosis - General  (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 51 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\n9.6 Electrical Characteristics Diagnosis - Power Output Stages\nVS = 6 V to 18 V, TJ = -40 °C to +150 °C\nTypical values: VS = 13.5 V, TJ = 25 °C\nTypical resistive load connected to the outp ut for testing (unless otherwise specified):\nRL = 3.3Ω\n9.6.1 Diagnosis Power Output Stage - 8 m ΩSENSE Disable Time tsIS(OFF) –52 0 µ s1)\nFrom DEN falling \nedge to IIS=IIS(OFF)\nSee Figure 40P_9.6.1.8\nSENSE Settling Time after \nLoad ChangetsIS(LC) –52 0 µ s1)\nfrom IL=IL(CAL)_L  to \nIL=IL(CAL)  (see \nΔkILIS(NOM) )\nSee Figure 40P_9.6.1.9\nSENSE Settling Time after \nLoad Change with Small Load Currentt\nsIS(LC)_SLC – 250 400 µs1)\nDEN = “high”\nfrom Load Change \nto IIS=IL/ (kILIS@IL) \nfrom IL(CAL)  to \nIL(CAL)_OLP_9.6.1.14\n1) Not subject to production test - specified by design.\nTable 21 Electrical Characte ristics: Diagnosis - 8 m Ω\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nOpen Load Output Current \nat IIS = 4 µAIL(OL)_4u 8 2 13 5m A IIS = IIS(OL)  = 4 µA\nSee Figure 34P_9.7.1.1\nCurrent Sense Ratio at \nIL = IL02kILIS02 -35.0% 5400 +35.0% IL02 = 20 mA P_9.7.1.6\nCurrent Sense Ratio at \nIL = IL05kILIS05 -30.0% 5400 +30.0% IL05 = 100 mA P_9.7.1.9\nCurrent Sense Ratio at \nIL = IL08kILIS08 -29.5% 5400 +29.5% IL08 = 250 mA P_9.7.1.12\nCurrent Sense Ratio at \nIL = IL11kILIS11 -13.5% 5400 +13.5% IL11 = 1 A P_9.7.1.15Table 20 Electrical Characteri stics: Diagnosis - PROFET™  (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 52 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nDiagnosis\nCurrent Sense Ratio at \nIL = IL14kILIS14 -5.8% 5400 +5.8% IL14 = 2.8 A P_9.7.1.18\nCurrent Sense Ratio at \nIL = IL16kILIS16 -4.0% 5450 +4.0% IL16 = 5.5 A P_9.7.1.20\nCurrent Sense Ratio at \nIL = IL18kILIS18 -3.9% 5450 +3.9%1)\nIL18 = 10 AP_9.7.1.22\nSENSE Current Derating \nwith Low Current \nCalibrationΔkILIS(OL) -30 0 +30 %1)\nIL(CAL)_OL  = IL05\nIL(CAL)_OL_H  = IL08\nIL(CAL)_OL_L  = IL02\nTA(CAL)  = 25 °C\nSee Figure 33P_9.7.1.27\nSENSE Current Derating \nwith Nominal Current \nCalibrationΔkILIS(NOM) -4 0 +4 %1)\nIL(CAL)  = IL16\nIL(CAL)_H  = IL18\nIL(CAL)_L  = IL14\nTA(CAL)  = 25 °C\nSee Figure 33P_9.7.1.29\n1) Not subject to production test - specified by design.Table 21 Electrical Characte ristics: Diagnosis - 8 m Ω (continued)\nParameter Symbol Values Unit Note or \nTest ConditionNumber\nMin. Typ. Max.\nData Sheet 53 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nApplication Information\n10 Application Information\nNote: The following information is given as a hint for the implementation of the device only and shall not \nbe regarded as a description or wa rranty of a certain func tionality, condition or quality of the device.\n10.1 Application Setup\nFigure 42 BTS7008-1EP A Application Diagram \nNote: This is a very simplified example of an applicatio n circuit. The function must be verified in the real \napplication.\nTable 22 Loads considered for Reverse Polarity setup (see P_4.1.0.5)\nOutput RDS(ON),max  @ TJ = 150 °C Load connected\n8 mΩ 16.4 mΩ H9_65WPROFET™ +2 \n12V\nApp_1CH_INTD IO_CVG.emf MicrocontrollerVDD\nDZ2 CVS2Logic Supply\nLogic GND\nPower GNDVSSGPIO RIN IN\nGPIO RDEN DENCVS\nGNDRGNDCVSGND\nROLT1RPD COUT0\nZWIRE\nDZ1IS ADC RADC RIS_PROT\nRSENSECSENSE\nOptionalOptional\nChassis GNDVBAT\nOptionalZWIRE\nZLOAD*\n*See Chapter 1 „Potential Applications“OUTVS\nData Sheet 54 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nApplication Information\n10.2 External Components\n10.3 Further Application Information\n• Please contact us for information regarding the Pin FMEA\n• For further information you may contact http://www.infineon.com/Table 23 Suggested Component values\nReference Value Purpose\nRIN 4.7 kΩ Protection of the microcontroller du ring Overvoltage and Reverse Polarity\nNecessary to switch OFF BTS7008-1E PA output during Loss of Ground\nRDEN 4.7 kΩ Protection of the microcontroller du ring Overvoltage and Reverse Polarity\nNecessary to switch OFF BTS7008-1E PA output during Loss of Ground\nRPD 47 kΩ Output polarization (pull-down)\nEnsures polarization of BTS7008-1EPA  outputs to distinguish between \nOpen Load and Short to VS in OFF Diagnosis\nROL 1.5 kΩ Output polarization (pull-up)\nEnsures polarization of BTS7008-1EPA output during Open Load in OFF \ndiagnosis\nCOUT 10 nF Protection of BTS7008-1EPA ou tput during ESD events and BCI\nT1 BC 807 Switch the battery voltage for Open Load in OFF diagnosis\nCVS 100 nF Filtering of voltage sp ikes on the battery line\nCVSGND 47 nF Buffer capacitor for fast transient\nSee Table 5  (P_4.3.0.7) for the boundary conditions \nA placeholder on PCB layout is recommended\nDZ2 33 V TVS Diode Transient Voltage Suppressor diode\nProtection during Overvoltage and in ca se of Loss of Battery while driving \nan inductive load\nCVS2 – Filtering / buffer capacitor located at VBAT connector\nRSENSE 1.2 kΩ SENSE resistor\nRIS_PROT 4.7 kΩ Protection during Overvoltage, Re verse Polarity, Loss of Ground\nValue to be tuned according to  microcontroller specifications\nDZ1 7 V Z-Diode Protection of microcontroller during Overvoltage\nRADC 4.7 kΩ Protection of microcontroller ADC input during Overvoltage, Reverse \nPolarity, Loss of Ground\nValue to be tuned according to  microcontroller specifications\nCSENSE 220 pF Sense signal filtering\nA time constant ( RADC * CSENSE ) longer than 1 µs is recommended\nRGND 47 Ω Protection in case of Overvoltag e and Loss of Battery while driving \ninductive loads\nData Sheet 55 Rev. 1.10\n 2020-12-14  \nBTS7008-1EPA\nPROFET™ +2 12V\nPackage Outlines\n11 Package Outlines\nFigure 43 PG-TSDSO-14 (Thin (Slim) Dual Small Outline 14 pins)  Package Outline\nFigure 44 PG-TSDSO-14 (Thin (Slim) Dual Small Outline 14 pins)  Package pads and stencil,1\'(;\n\x14\x0c \'2(6 127 ,1&/8\'( 3/$67,& 25 0(7$/ 3527586,21 2) \x13\x11\x14\x18 0$;\x11 3(5 6,\'(\n\x15\x0c \'$0%$5 352786,21 6+$// %( 0$;,080 \x13\x11\x1400 727$/ ,1 (;&(66 2) /($\' :,\'7+\n\x14\x11\x14\x18 0$;\x11\n\x14\x17[\x14\x17[67$1\'2))\n&\x14\x17[\n\x14 \x1a\x14\x17 \x1b\n0$5.,1*6($7,1*\n3/$1(&23/$1$5,7<\x13\x11\x19\x1as\x13\x11\x15\x18\x17\x11\x1cs\x13\x11\x14\n\x19s\x13\x11\x15\x13r\x11\x11\x11\x1br\x15\x11\x19\x18s\x13\x11\x14\n\x13\x11\x14\x18 $\x10%\x13\x11\x14\x18 \'\x13\x11\x15\x18 $\x10%&\x14\x0c\n\x13\x11\x15\'\n\x13\x11\x19\x18\x13\x11\x15\x18s\x13\x11\x13\x18\n\x1a \x14\x1b \x14\x17%27720 9,(:\n\x17s\x13\x11\x14\x13\x11\x13\x1b&\x16\x11\x1cs\x13\x11\x14\x14\x0c\n\'\n$\n%\x13\x11\x14\x0b\x13\x11\n\x15\x0c \x15[ \x13\x11\x14\x15[\n\x13\x11\x15\x18\x0b\x13\x11\x1c\x18\x0c\n\x13\x11\x13\x18s\x13\x11\x13\x18\n*$8*(\n3/$1(\n\x15\x0c\n$// \',0(16,216 $5( ,1 81,76 00\n7+( \'5$:,1* ,6 ,1 &203/,$1&( :,7+ ,62 \x14\x15\x1b \t 352-(&7,21 0(7+2\' \x14 > @\nFRSSHU VROGHU PDVN VWHQFLO DSHUWXUHV\x13\x11\x19\x18 \x13\x11\x17\x18\n\x14\x11\x16\x14\x15\x11\x1b\x18\n\x15\x11\x19\x18\n\x17\x13\x11\x19\x18 \x13\x11\x17\x18\n\x14\x11\x16\x14\x15\x11\x1b\x18\n\x14\x11\x1b\x18\n\x15\x11\x19\x18\n\x14\x11\x13\x1a\x18\x15\x11\x1b\x18\n\x15\x11\x1b\x18\n$// \',0(16,216 $5( ,1 81,76 00\nData Sheet 56 Rev. 1.10\n 2020-12-14  \nBTS7008-1EPA\nPROFET™ +2 12V\nPackage Outlines\nGreen product (RoHS compliant)\nTo meet the world-wide customer requirements for en vironmentally friendly products and to be compliant\nwith government regulations the device is available as a green product. Green products are RoHS-Compliant\n(i.e Pb-free finish on leads and suitable for Pb -free soldering according to IPC/JEDEC J-STD-020).\nFurther information on packages\nhttps://www.infineon.com/packages\nData Sheet 57 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nRevision History\n12 Revision History\nTable 24 BTS7008-1EPA - List of changes\nRevision Changes\n1.10 , 2020-12-14 Typo fixed (PROFET™+2 → PROFET™ +2)\nTable 1  typo fixed ( kILIS: 5500 → 5450)\nTable 2  updated (adjusted content in  column “Function” for DEN)\nFigure 17 , Figure 31  updated (typo fixed)\nFigure 1 , Figure 21 , Figure 26 , Figure 38  updated\nChapter 8.2  updated\nChapter 8.4.1  updated (typo fixed)\nP_9.6.0.6 updated (Parameter : SENSE Operative Range for kILIS Operation ( VS - VIS) → \nSaturation Voltage in kILIS Operation ( VS - VIS))\nP_9.6.0.7 updated (Parameter: SENSE Operativ e Range for Open Load at OFF Diagnosis ( VS \n- VIS) → Saturation Voltage in Open Load at OFF Diagnosis ( VS - VIS))\nP_9.6.0.8 updated (Paramet er: SENSE Operative Range for Fault Diagnosis ( VS - VIS) → \nSaturation Voltage in Fault Diagnosis ( VS - VIS))\n1.02 , 2019-10-15 P_8.7.1.1, P_8.7.1.7, P_8.7.1.8 updated (Note or Test  Condition: added link to Figure 25 )\nP_7.5.1.4, P_7.5.1.5 updated  (added in Note or Test Condition: DEN = “low”)\nP_7.5.1.12 updated (deleted unnecessar y space in Symbol: |dVOUT / dt | → |dVOUT / dt|)\nP_9.7.1.6 updated (Min./Typ./Max: -50%/5500/+50% → -35.0%/5400/+35.0%)\nP_9.7.1.9 updated (Min/Typ./Max: -42%/5500/+42% → -30.0%/ 5400/+30.0%)\nP_9.7.1.12 updated (Min./Typ./Max.: -40%/5500/+40% → -29.5%/5400/+29.5%)\nP_9.7.1.15 updated (Min./Typ./Max.: -25%/5500/+25% → -13.5%/5400/+13.5%)\nP_9.7.1.18 updated  (Min ./Typ./Max.: -8%/5500/+8% → -5.8%/5400/+5.8%)\nP_9.7.1.20 updated  (Min ./Typ./Max.: -6%/5500/+6% → -4.0%/ 5450/+4.0%)\nP_9.7.1.22 updated (Min./Typ./Max.: -5%/5500/+5% → -3.9%/5450/+3.9%)\nP_4.2.1.6 updated (Max.: 16 mJ → 20 mJ)\nFigure 1 , Figure 42  updated\nChapter 1  updated (or LED equivalent → or equivalent electronic  loads (e.g. LED modules))\nP_4.3.0.7 added\nTable 23  updated\nChapter 5.1  updated (added: see Chapter 10  for the complete application setup \noverview)\nData Sheet 58 Rev. 1.10\n 2020-12-14   \nBTS7008-1EPA\nPROFET™ +2 12V\nRevision History\n1.01 , 2019-06-26 Chapter 9.2  updated (2 V → VDS(OLOFF) )\nGeneral: updated (ReverSave™ → ReverseON)\nFigure 1  updated\nChapter 1  updated ((inserted headline "Product Val idation"), (Qualified in accordance \nwith AEC Q100 grade 1 → Qualified for automotive appl ications. Product validation \naccording to AEC-Q100 Grade 1.))General: updated Product Name (PROFET™+2 → PROFET™+2 12V)\nPage 1: updated figure product\nTable 23  updated punctuation\nChapter 9.3.1  updated (typo)\nP_8.7.1.1 updated (see → see Overload Current Thresholds variation with V\nDS)\nPage 1: updated (Pac kage PG-TSDSO-14-22 → Package PG-TSDSO-14)\nFigure 29  updated\nFigure 43  updated (PG-TSDSO-14-22 (Thin (Slim) Dual Small Outline 14 pins) Package \nOutline → PG-TSDSO-14 (Thin (Slim) Dual Small Outline 14 pins) Package Outline)\nFigure 44  updated (PG-TSDSO-14-22 (Thin (Slim) Du al Small Outline 14 pins) Package pads \nand stencil → PG-TSDSO-14 (Thin (Slim) Dual Smal l Outline 14 pins) Package pads and \nstencil)Table 1  updated ((Symbol: I\nVS(SLEEP)  → IVS(SLEEP)_85 ), (Parameter: Minimum Overvoltage \nprotection ( TJ = 25 °C) → Minimum Overvoltage protection ( TJ ≥ 25 °C))\nP_9.6.0.6 updated (Note or  Test Condition: removed unnecessary line-break)\n1.00 , 2018-05-23 Data Sheet availableTable 24 BTS7008-1EPA - List of changes\nRevision Changes\nTable of Contents\nData Sheet 59 Rev. 1.10\n 2020-12-14  \nBTS7008-1EPA\nPROFET™ +2 12V\n1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . .  1\n2 Block Diagram and Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  3\n2.1 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  3\n2.2 Terms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . .  4\n3 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5\n3.1 Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . .  5\n3.2 Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  6\n4 General Product Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . .  7\n4.1 Absolute Maximum Ratings - General  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7\n4.2 Absolute Maximum Ratings - Power Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  9\n4.2.1 Power Stage - 8 m Ω  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .  9\n4.3 Functional Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . .  9\n4.4 Thermal Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . .  10\n4.4.1 PCB Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  11\n4.4.2 Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n5 Logic Pins  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  13\n5.1 Input Pin (IN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . .  13\n5.2 Diagnosis Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  14\n5.3 Electrical Characteristics Logic Pins  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  14\n6 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . .  15\n6.1 Operation Modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . .  15\n6.1.1 Unsupplied . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . .  16\n6.1.2 Power-up  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16\n6.1.3 Sleep mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16\n6.1.4 Stand-by mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . .  16\n6.1.5 Active mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16\n6.2 Undervoltage on VS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  17\n6.3 Electrical Characteristics Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  18\n6.4 Electrical Characteristics Power Supply - Product Specific  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  19\n6.4.1 BTS7008-1EPA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . .  19\n7 Power Stages  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  20\n7.1 Output ON-State Resistance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  20\n7.2 Switching loads  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . .  21\n7.2.1 Switching Resistive Loads  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . .  21\n7.2.2 Switching Inductive Loads  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . .  22\n7.2.3 Output Voltage Limitation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . .  23\n7.3 Advanced Switching Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . .  23\n7.3.1 Inverse Current behavior  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23\n7.3.2 Cross Current robustness wi th H-Bridge configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .  25\n7.4 Electrical Characteristics Power Stages  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . .  26\n7.4.1 Electrical Characteristics Power Stages - PROFET™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26\n7.5 Electrical Characteristics - Power Output Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .  27\n7.5.1 Power Output Stage - 8 m Ω  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27Table of Contents\nTable of Contents\n \nData Sheet 60 Rev. 1.10\n 2020-12-14  \nBTS7008-1EPA\nPROFET™ +2 12V\n8 Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  30\n8.1 Overtemperature Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . .  30\n8.2 Overload Protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . .  32\n8.3 Protection and Diagnosis in case of Fault  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . .  34\n8.3.1 Retry Strategy  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34\n8.4 Additional protections  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37\n8.4.1 Reverse Polarity Protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . .  37\n8.4.2 Overvoltage Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .  38\n8.5 Protection against loss of connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\n8.5.1 Loss of Battery and Loss of Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  38\n8.5.2 Loss of Ground  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\n8.6 Electrical Characteristics Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39\n8.6.1 Electrical Characteristics Protection - PROFET™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39\n8.7 Electrical Characteristics Protection - Power Output Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40\n8.7.1 Protection Power Output Stage - 8 m Ω . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40\n9 Diagnosis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42\n9.1 Overview   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . .  43\n9.2 Diagnosis in ON state  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . .  43\n9.2.1 Current Sense ( kILIS)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44\n9.2.2 Fault Current ( IIS(FAULT) )  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45\n9.3 Diagnosis in OFF state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . .  46\n9.3.1 Open Load current ( IIS(OLOFF) )  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47\n9.4 SENSE Timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . .  48\n9.5 Electrical Characteristics Diagnosis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  49\n9.5.1 Electrical Characteristics Diagnosis - PROFET™  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50\n9.6 Electrical Characteristics Diagnosis - Po wer Output Stages  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51\n9.6.1 Diagnosis Power Output Stage - 8 m Ω . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51\n10 Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  53\n10.1 Application Setup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53\n10.2 External Components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . .  54\n10.3 Further Application Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54\n11 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55\n12 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57\nTable of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . .  59\n \nTrademarks\nAll referenced product or service names and trademarks are the proper ty of their respective owners.\nEdition 2020-12-14\nPublished by Infineon Technologies AG81726 Munich, Germany\n© 2020 Infineon Technologies AG.\nAll Rights Reserved.\nDo you have a question about any \naspect of this document?\nEmail: erratum@infineon.com\nDocument reference\nZ8F65710311IMPORTANT NOTICE\nThe information given in this document shall in no\nevent be regarded as a guarantee of conditions orcharacteristics ("Beschaffenheitsgarantie"). \nWith respect to any examples, hints or any typical\nvalues stated herein and/or any information regardingthe application of the product, Infineon Technologieshereby disclaims any and all warranties and liabilitiesof any kind, including without limitation warranties ofnon-infringement of intellectual property rights of anythird party. \nIn addition, any information given in this document is\nsubject to customer\'s comp liance with its obligations\nstated in this document and any applicable legalrequirements, norms and standards concerningcustomer\'s products and any use of the product ofInfineon Technologies in customer\'s applications. \nThe data contained in this document is exclusively\nintended for technically trained staff. It is theresponsibility of customer\'s technical departments toevaluate the suitability of the product for the intendedapplication and the completeness of the productinformation given in this document with respect tosuch application.  For further information on technology, delivery terms\nand conditions and prices, please contact the nearestInfineon Technologies Office ( www.infineon.com ).\nWARNINGS\nDue to technical requirements products may contain\ndangerous substances. For information on the types\nin question please contact your nearest Infineon\nTechnologies office.\nExcept as otherwise explicitly approved by Infineon\nTechnologies in a written document signed byauthorized representatives of Infineon Technologies,\nInfineon Technologies’ products may not be used inany applications where a failure of the product or anyconsequences of the use thereof can reasonably beexpected to result in personal injury.Please read the Important Notice and Warnings at the end of this document\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Infineon:   \n\xa0 BTS70081EPAXUMA1\n'}]
!==============================================================================!
### Component Summary: BTS7008-1EPA

**Manufacturer:** Infineon Technologies  
**Product Code:** BTS7008-1EPA  
**Description:** The BTS7008-1EPA is a Smart High-Side Power Switch designed for automotive applications. It is part of the PROFET™ +2 family and is capable of driving resistive, inductive, and capacitive loads. This component integrates protection functions and diagnostics, making it suitable for high current applications.

#### Key Specifications:
- **Voltage Ratings:**
  - Minimum Operating Voltage (at switch ON): 4.1 V
  - Minimum Operating Voltage (cranking): 3.1 V
  - Maximum Operating Voltage: 28 V
  - Minimum Overvoltage Protection: 35 V (at TJ ≥ 25 °C)

- **Current Ratings:**
  - Nominal Load Current: 10 A
  - Maximum Current in Sleep Mode: 0.5 µA (at TJ ≤ 85 °C)
  - Maximum Operating Current: 4 mA

- **Power Consumption:**
  - Maximum ON-State Resistance (TJ = 150 °C): 16.4 mΩ
  - Operating Current in Active Mode: 34 mA
  - Operating Current in Standby Mode: 1.2 - 1.8 mA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40 °C to +150 °C
  - Storage Temperature (TSTG): -55 °C to +150 °C

- **Package Type:**
  - PG-TSDSO-14 (Thin Dual Small Outline, 14 pins)

- **Special Features:**
  - High-Side Switch with Diagnosis and Embedded Protection
  - ReverseON capability for low power dissipation in reverse polarity
  - Overcurrent protection with Intelligent Restart Control
  - Undervoltage shutdown and overvoltage protection
  - Proportional load current sense and diagnostics for open load in ON and OFF states
  - Qualified for automotive applications (AEC-Q100 Grade 1)

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Not specified in the provided data.

#### Typical Applications:
The BTS7008-1EPA is suitable for various automotive applications, including:
- **Power Management:** It can replace electromechanical relays, fuses, and discrete circuits, providing efficient control of high current loads.
- **Lighting Control:** Ideal for driving high inrush current loads such as H9 65W/Xenon 65W lamps or equivalent electronic loads (e.g., LED modules).
- **Motor Control:** Can be used in applications requiring high-side switching for motors and other inductive loads.
- **Diagnostic Systems:** The integrated diagnostic features allow for monitoring and fault detection, enhancing system reliability.

This component is designed to enhance the efficiency and reliability of automotive electronic systems, making it a valuable addition to modern vehicle designs.