{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19632,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00178705,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00368191,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00344053,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0017762,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00344053,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.73291,
	"finish__clock__skew__setup": 0.211881,
	"finish__clock__skew__hold": 0.211881,
	"finish__timing__drv__max_slew_limit": 0.82903,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.871005,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 23,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0367026,
	"finish__power__switching__total": 0.0229489,
	"finish__power__leakage__total": 2.72722e-06,
	"finish__power__total": 0.0596543,
	"finish__design__io": 388,
	"finish__design__die__area": 1.10327e+06,
	"finish__design__core__area": 1.09119e+06,
	"finish__design__instance__count": 100002,
	"finish__design__instance__area": 1.09119e+06,
	"finish__design__instance__count__stdcell": 100002,
	"finish__design__instance__area__stdcell": 1.09119e+06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 1,
	"finish__design__instance__utilization__stdcell": 1
}