#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov  5 09:40:13 2024
# Process ID: 18080
# Current directory: C:/B_Git/MCS/Drivers/xADC2/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21364 C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.xpr
# Log file: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.log
# Journal file: C:/B_Git/MCS/Drivers/xADC2/vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :25769 MB
# Total Virtual     :34149 MB
# Available Virtual :15203 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.xpr
WARNING: [Board 49-91] Board repository path 'C:/B_Git/MCS/MC/Board_files/picozed_7020_som' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
WARNING: [Board 49-91] Board repository path 'C:/B_Git/MCS/MC/Board_files/picozed_7020_som' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1648.801 ; gain = 483.363
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2059.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance 
Vaux0_v_p_IBUF_inst
 at N15 (IOB_X0Y58) since it belongs to a shape containing instance 
 design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between 
 Vaux0_v_p_IBUF_inst and 
design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
 that can not be honoured because it would result in an invalid location for 
design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:76]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance 
Vaux0_v_n_IBUF_inst
 at N16 (IOB_X0Y57) since it belongs to a shape containing instance 
 design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between 
 Vaux0_v_n_IBUF_inst and 
design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
 that can not be honoured because it would result in an invalid location for 
design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:77]
Finished Parsing XDC File [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2186.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2304.086 ; gain = 625.848
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list design_1_i/Vaux0_v_n ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/Vaux0_v_p ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2764.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2764.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2767.445 ; gain = 3.289
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2767.445 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2767.445 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2767.445 ; gain = 3.289
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov  5 09:41:56 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2774.418 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2774.418 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2774.418 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2774.418 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2774.418 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2774.418 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2774.418 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov  5 09:46:27 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list Vaux0_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list Vaux0_v_p_IBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2775.441 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2775.441 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.441 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2775.441 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2775.441 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2775.441 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2775.441 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov  5 09:49:49 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list Vaux0_v_p_IBUF ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list Vaux0_v_n_IBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2777.254 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2777.254 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.254 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2777.254 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2777.254 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2777.254 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2777.254 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov  5 09:55:48 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2779.977 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2779.977 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.977 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2779.977 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2779.977 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2779.977 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2779.977 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov  5 10:00:17 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
open_bd_design {C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file <C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.117 ; gain = 72.832
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 10:02:43 2024] Launched synth_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/synth_1/runme.log
[Tue Nov  5 10:02:43 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2957.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.137 ; gain = 15.891
open_bd_design {C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 11:40:28 2024] Launched synth_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/synth_1/runme.log
[Tue Nov  5 11:40:28 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
reset_run impl_1
delete_bd_objs [get_bd_intf_nets Vaux0_0_1]
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP0_VAUXN0} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
endgroup
open_bd_design {C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux14]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
set_property name Vaux6 [get_bd_intf_ports Vaux6_0]
set_property name Vaux7 [get_bd_intf_ports Vaux7_0]
set_property name Vaux14 [get_bd_intf_ports Vaux14_0]
set_property name Vaux15 [get_bd_intf_ports Vaux15_0]
validate_bd_design
regenerate_bd_layout
save_bd_design
Wrote  : <C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
endgroup
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xadc_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xadc_wiz_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9c5faa24eda63c5c to dir: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0.dcp to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_stub.v to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_stub.vhdl to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c5faa24eda63c5c; cache size = 30.580 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xadc_wiz_0_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 11:45:26 2024] Launched design_1_xadc_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xadc_wiz_0_0_synth_1: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/synth_1/runme.log
[Tue Nov  5 11:45:26 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.137 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets Vaux7_0_1] [get_bd_intf_nets Vaux15_0_1] [get_bd_intf_nets Vaux6_0_1] [get_bd_intf_nets Vaux14_0_1] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells xadc_wiz_0]
save_bd_design
Wrote  : <C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
delete_bd_objs [get_bd_intf_ports Vaux6]
delete_bd_objs [get_bd_intf_ports Vaux7]
delete_bd_objs [get_bd_intf_ports Vaux14]
delete_bd_objs [get_bd_intf_ports Vaux15]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux14]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
save_bd_design
Wrote  : <C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name Vaux6 [get_bd_intf_ports Vaux6_0]
set_property name Vaux7 [get_bd_intf_ports Vaux7_0]
set_property name Vaux14 [get_bd_intf_ports Vaux14_0]
set_property name Vaux15 [get_bd_intf_ports Vaux15_0]
save_bd_design
Wrote  : <C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
Wrote  : <C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xadc_wiz_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9c5faa24eda63c5c to dir: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0.dcp to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_stub.v to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.cache/ip/2024.1/9/c/9c5faa24eda63c5c/design_1_auto_pc_0_stub.vhdl to c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c5faa24eda63c5c; cache size = 31.083 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xadc_wiz_0_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 11:49:34 2024] Launched design_1_xadc_wiz_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_xadc_wiz_0_1_synth_1: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/design_1_xadc_wiz_0_1_synth_1/runme.log
synth_1: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/synth_1/runme.log
[Tue Nov  5 11:49:34 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2957.137 ; gain = 0.000
set_property mark_debug false [get_nets [list Vaux0_v_p_IBUF]]
set_property mark_debug false [get_nets [list Vaux0_v_n_IBUF]]
set_property mark_debug false [get_nets [list {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[7]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[8]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[9]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[13]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[19]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[23]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[28]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[1]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[3]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[14]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[15]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[16]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[18]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[20]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[30]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[6]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[10]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[17]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[22]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[25]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[27]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[29]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[2]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[4]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[11]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[12]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[21]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[24]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[26]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[31]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[0]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[5]}]]
set_property mark_debug false [get_nets [list design_1_i/Vaux0_v_n]]
set_property mark_debug false [get_nets [list design_1_i/Vaux0_v_p]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2957.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC2/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX14_P'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX14_N'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX7_P'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX7_N'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX15_P'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX15_N'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX6_P'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX6_N'. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2957.137 ; gain = 0.000
set_property package_pin "" [get_ports [list  Vaux14_v_n]]
set_property package_pin "" [get_ports [list  Vaux14_v_p]]
set_property package_pin "" [get_ports [list  Vaux15_v_n]]
save_constraints
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/Drivers/xADC2/Vitis/design_1_wrapper_v3.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/B_Git/MCS/Drivers/xADC2/Vitis/design_1_wrapper_v3.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/B_Git/MCS/Drivers/xADC2/Vitis/design_1_wrapper_v3.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Vivado/2024.1/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2957.137 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 15:34:05 2024...
