

================================================================
== Vivado HLS Report for 'operator_long_div10'
================================================================
* Date:           Fri Aug 31 17:08:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.183|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   62|   62|   62|   62|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_122  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      14|      39|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     309|
|Register         |        -|      -|     169|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     183|     348|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_lut_div5_chunk_fu_122  |lut_div5_chunk  |        0|      0|  14|  39|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0|  14|  39|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  189|         43|    1|         43|
    |grp_lut_div5_chunk_fu_122_d_V     |  105|         22|    3|         66|
    |grp_lut_div5_chunk_fu_122_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  309|         68|    7|        118|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  42|   0|   42|          0|
    |d_chunk_V_10_reg_445                    |   3|   0|    3|          0|
    |d_chunk_V_11_reg_450                    |   3|   0|    3|          0|
    |d_chunk_V_12_reg_455                    |   3|   0|    3|          0|
    |d_chunk_V_13_reg_460                    |   3|   0|    3|          0|
    |d_chunk_V_14_reg_465                    |   3|   0|    3|          0|
    |d_chunk_V_15_reg_470                    |   3|   0|    3|          0|
    |d_chunk_V_16_reg_475                    |   3|   0|    3|          0|
    |d_chunk_V_17_reg_480                    |   3|   0|    3|          0|
    |d_chunk_V_18_reg_485                    |   3|   0|    3|          0|
    |d_chunk_V_19_reg_490                    |   3|   0|    3|          0|
    |d_chunk_V_1_reg_400                     |   3|   0|    3|          0|
    |d_chunk_V_20_reg_495                    |   3|   0|    3|          0|
    |d_chunk_V_2_reg_405                     |   3|   0|    3|          0|
    |d_chunk_V_3_reg_410                     |   3|   0|    3|          0|
    |d_chunk_V_4_reg_415                     |   3|   0|    3|          0|
    |d_chunk_V_5_reg_420                     |   3|   0|    3|          0|
    |d_chunk_V_6_reg_425                     |   3|   0|    3|          0|
    |d_chunk_V_7_reg_430                     |   3|   0|    3|          0|
    |d_chunk_V_8_reg_435                     |   3|   0|    3|          0|
    |d_chunk_V_9_reg_440                     |   3|   0|    3|          0|
    |d_chunk_V_reg_395                       |   3|   0|    3|          0|
    |grp_lut_div5_chunk_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |q_chunk_V_10_reg_550                    |   3|   0|    3|          0|
    |q_chunk_V_11_reg_555                    |   3|   0|    3|          0|
    |q_chunk_V_12_reg_560                    |   3|   0|    3|          0|
    |q_chunk_V_13_reg_565                    |   3|   0|    3|          0|
    |q_chunk_V_14_reg_570                    |   3|   0|    3|          0|
    |q_chunk_V_15_reg_575                    |   3|   0|    3|          0|
    |q_chunk_V_16_reg_580                    |   3|   0|    3|          0|
    |q_chunk_V_17_reg_585                    |   3|   0|    3|          0|
    |q_chunk_V_18_reg_590                    |   3|   0|    3|          0|
    |q_chunk_V_19_reg_595                    |   3|   0|    3|          0|
    |q_chunk_V_1_reg_505                     |   3|   0|    3|          0|
    |q_chunk_V_2_reg_510                     |   3|   0|    3|          0|
    |q_chunk_V_3_reg_515                     |   3|   0|    3|          0|
    |q_chunk_V_4_reg_520                     |   3|   0|    3|          0|
    |q_chunk_V_5_reg_525                     |   3|   0|    3|          0|
    |q_chunk_V_6_reg_530                     |   3|   0|    3|          0|
    |q_chunk_V_7_reg_535                     |   3|   0|    3|          0|
    |q_chunk_V_8_reg_540                     |   3|   0|    3|          0|
    |q_chunk_V_9_reg_545                     |   3|   0|    3|          0|
    |q_chunk_V_reg_500                       |   3|   0|    3|          0|
    |reg_149                                 |   3|   0|    3|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 169|   0|  169|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_long_div10 | return value |
|in_r       |  in |   64|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

