IDLE 0 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 328 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 329 [(0,1)] D [] [] [] [] [] [] none
MERGE 330 [(0,1),(0,0)] D [] [332,333,334,335] [] [] [((0,0),(0,1))] [] none
DISCARD 331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 332 [(0,1),(0,0)] D [330] [] [] [] [((0,0),(0,1))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(0,1)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(0,0)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(0,1)] 0 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 336 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 337 [(1,0)] D [] [] [] [] [] [] none
MERGE 338 [(1,0),(0,0)] D [] [340,341,342,343] [] [] [((0,0),(1,0))] [] none
DISCARD 339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 340 [(1,0),(0,0)] D [338] [] [] [] [((0,0),(1,0))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(1,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(0,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(1,0)] 0 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 344 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 345 [(0,1)] D [] [] [] [] [] [] none
MERGE 346 [(0,1),(0,0)] D [] [348,349,350,351] [] [] [((0,0),(0,1))] [] none
DISCARD 347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 348 [(0,1),(0,0)] D [346] [] [] [] [((0,0),(0,1))] [348,349,350,351] CONDITIONAL_S
Y_MEAS 349 [(0,1)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 350 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
DISCARD 351 [(0,1)] 0 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 352 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 353 [(1,0)] D [] [] [] [] [] [] none
MERGE 354 [(1,0),(0,0)] D [] [356,357,358,359] [] [] [((0,0),(1,0))] [] none
DISCARD 355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 356 [(1,0),(0,0)] D [354] [] [] [] [((0,0),(1,0))] [356,357,358,359] CONDITIONAL_S
Y_MEAS 357 [(1,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 358 [(0,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
DISCARD 359 [(1,0)] 0 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 360 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 361 [(0,1)] D [] [] [] [] [] [] none
MERGE 362 [(0,1),(0,0)] D [] [364,365,366,367] [] [] [((0,0),(0,1))] [] none
DISCARD 363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 364 [(0,1),(0,0)] D [362] [] [] [] [((0,0),(0,1))] [364,365,366,367] CONDITIONAL_S
Y_MEAS 365 [(0,1)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 366 [(0,0)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
DISCARD 367 [(0,1)] 0 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 368 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 369 [(1,0)] D [] [] [] [] [] [] none
MERGE 370 [(1,0),(0,0)] D [] [372,373,374,375] [] [] [((0,0),(1,0))] [] none
DISCARD 371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 372 [(1,0),(0,0)] D [370] [] [] [] [((0,0),(1,0))] [372,373,374,375] CONDITIONAL_S
Y_MEAS 373 [(1,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 374 [(0,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
DISCARD 375 [(1,0)] 0 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 376 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 377 [(0,1)] D [] [] [] [] [] [] none
MERGE 378 [(0,1),(0,0)] D [] [380,381,382,383] [] [] [((0,0),(0,1))] [] none
DISCARD 379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 380 [(0,1),(0,0)] D [378] [] [] [] [((0,0),(0,1))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(0,1)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(0,0)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(0,1)] 0 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 384 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 385 [(1,0)] D [] [] [] [] [] [] none
MERGE 386 [(1,0),(0,0)] D [] [388,389,390,391] [] [] [((0,0),(1,0))] [] none
DISCARD 387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 388 [(1,0),(0,0)] D [386] [] [] [] [((0,0),(1,0))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(1,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(1,0)] 0 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 392 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 393 [(0,1)] D [] [] [] [] [] [] none
MERGE 394 [(0,1),(0,0)] D [] [396,397,398,399] [] [] [((0,0),(0,1))] [] none
DISCARD 395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 396 [(0,1),(0,0)] D [394] [] [] [] [((0,0),(0,1))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(0,1)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(0,0)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(0,1)] 0 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 400 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 401 [(1,0)] D [] [] [] [] [] [] none
MERGE 402 [(1,0),(0,0)] D [] [404,405,406,407] [] [] [((0,0),(1,0))] [] none
DISCARD 403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 404 [(1,0),(0,0)] D [402] [] [] [] [((0,0),(1,0))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(1,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(0,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(1,0)] 0 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 408 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 409 [(0,1)] D [] [] [] [] [] [] none
MERGE 410 [(0,1),(0,0)] D [] [412,413,414,415] [] [] [((0,0),(0,1))] [] none
DISCARD 411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 412 [(0,1),(0,0)] D [410] [] [] [] [((0,0),(0,1))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(0,1)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(0,1)] 0 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 416 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 417 [(1,0)] D [] [] [] [] [] [] none
MERGE 418 [(1,0),(0,0)] D [] [420,421,422,423] [] [] [((0,0),(1,0))] [] none
DISCARD 419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 420 [(1,0),(0,0)] D [418] [] [] [] [((0,0),(1,0))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(1,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(0,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(1,0)] 0 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 424 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 425 [(0,1)] D [] [] [] [] [] [] none
MERGE 426 [(0,1),(0,0)] D [] [428,429,430,431] [] [] [((0,0),(0,1))] [] none
DISCARD 427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 428 [(0,1),(0,0)] D [426] [] [] [] [((0,0),(0,1))] [428,429,430,431] CONDITIONAL_S
Y_MEAS 429 [(0,1)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 430 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
DISCARD 431 [(0,1)] 0 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 432 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 433 [(1,0)] D [] [] [] [] [] [] none
MERGE 434 [(1,0),(0,0)] D [] [436,437,438,439] [] [] [((0,0),(1,0))] [] none
DISCARD 435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 436 [(1,0),(0,0)] D [434] [] [] [] [((0,0),(1,0))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(1,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(0,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(1,0)] 0 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 440 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 441 [(0,1)] D [] [] [] [] [] [] none
MERGE 442 [(0,1),(0,0)] D [] [444,445,446,447] [] [] [((0,0),(0,1))] [] none
DISCARD 443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 444 [(0,1),(0,0)] D [442] [] [] [] [((0,0),(0,1))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(0,1)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(0,0)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(0,1)] 0 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 448 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 449 [(1,0)] D [] [] [] [] [] [] none
MERGE 450 [(1,0),(0,0)] D [] [452,453,454,455] [] [] [((0,0),(1,0))] [] none
DISCARD 451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 452 [(1,0),(0,0)] D [450] [] [] [] [((0,0),(1,0))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(1,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(1,0)] 0 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 456 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 457 [(0,1)] D [] [] [] [] [] [] none
MERGE 458 [(0,1),(0,0)] D [] [460,461,462,463] [] [] [((0,0),(0,1))] [] none
DISCARD 459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 460 [(0,1),(0,0)] D [458] [] [] [] [((0,0),(0,1))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(0,1)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(0,0)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(0,1)] 0 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 464 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 465 [(1,0)] D [] [] [] [] [] [] none
MERGE 466 [(1,0),(0,0)] D [] [468,469,470,471] [] [] [((0,0),(1,0))] [] none
DISCARD 467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 468 [(1,0),(0,0)] D [466] [] [] [] [((0,0),(1,0))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(1,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(1,0)] 0 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 472 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 473 [(0,1)] D [] [] [] [] [] [] none
MERGE 474 [(0,1),(0,0)] D [] [476,477,478,479] [] [] [((0,0),(0,1))] [] none
DISCARD 475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 476 [(0,1),(0,0)] D [474] [] [] [] [((0,0),(0,1))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(0,1)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(0,0)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(0,1)] 0 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 480 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 481 [(1,0)] D [] [] [] [] [] [] none
MERGE 482 [(1,0),(0,0)] D [] [484,485,486,487] [] [] [((0,0),(1,0))] [] none
DISCARD 483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 484 [(1,0),(0,0)] D [482] [] [] [] [((0,0),(1,0))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(1,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(0,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(1,0)] 0 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 488 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 489 [(0,1)] D [] [] [] [] [] [] none
MERGE 490 [(0,1),(0,0)] D [] [492,493,494,495] [] [] [((0,0),(0,1))] [] none
DISCARD 491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 492 [(0,1),(0,0)] D [490] [] [] [] [((0,0),(0,1))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(0,1)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(0,1)] 0 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 496 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 497 [(1,0)] D [] [] [] [] [] [] none
MERGE 498 [(1,0),(0,0)] D [] [500,501,502,503] [] [] [((0,0),(1,0))] [] none
DISCARD 499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 500 [(1,0),(0,0)] D [498] [] [] [] [((0,0),(1,0))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(1,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(0,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(1,0)] 0 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 504 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 505 [(0,1)] D [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [] [508,509,510,511] [] [] [((0,0),(0,1))] [] none
DISCARD 507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 508 [(0,1),(0,0)] D [506] [] [] [] [((0,0),(0,1))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(0,1)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(0,1)] 0 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 512 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 513 [(1,0)] D [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [] [516,517,518,519] [] [] [((0,0),(1,0))] [] none
DISCARD 515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 516 [(1,0),(0,0)] D [514] [] [] [] [((0,0),(1,0))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(1,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(0,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(1,0)] 0 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 520 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 521 [(0,1)] D [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [] [524,525,526,527] [] [] [((0,0),(0,1))] [] none
DISCARD 523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 524 [(0,1),(0,0)] D [522] [] [] [] [((0,0),(0,1))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(0,1)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(0,0)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(0,1)] 0 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 528 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 529 [(1,0)] D [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [] [532,533,534,535] [] [] [((0,0),(1,0))] [] none
DISCARD 531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 532 [(1,0),(0,0)] D [530] [] [] [] [((0,0),(1,0))] [532,533,534,535] CONDITIONAL_S
Y_MEAS 533 [(1,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 534 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
DISCARD 535 [(1,0)] 0 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 536 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 537 [(0,1)] D [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [] [540,541,542,543] [] [] [((0,0),(0,1))] [] none
DISCARD 539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 540 [(0,1),(0,0)] D [538] [] [] [] [((0,0),(0,1))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(0,1)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(0,0)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(0,1)] 0 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 544 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 545 [(1,0)] D [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [] [548,549,550,551] [] [] [((0,0),(1,0))] [] none
DISCARD 547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 548 [(1,0),(0,0)] D [546] [] [] [] [((0,0),(1,0))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(1,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(1,0)] 0 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 552 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 553 [(0,1)] D [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [] [556,557,558,559] [] [] [((0,0),(0,1))] [] none
DISCARD 555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 556 [(0,1),(0,0)] D [554] [] [] [] [((0,0),(0,1))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(0,1)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(0,0)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(0,1)] 0 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 560 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 561 [(1,0)] D [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [] [564,565,566,567] [] [] [((0,0),(1,0))] [] none
DISCARD 563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 564 [(1,0),(0,0)] D [562] [] [] [] [((0,0),(1,0))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(1,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(0,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(1,0)] 0 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 568 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 569 [(0,1)] D [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [] [572,573,574,575] [] [] [((0,0),(0,1))] [] none
DISCARD 571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 572 [(0,1),(0,0)] D [570] [] [] [] [((0,0),(0,1))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(0,1)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(0,1)] 0 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 576 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 577 [(1,0)] D [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [] [580,581,582,583] [] [] [((0,0),(1,0))] [] none
DISCARD 579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 580 [(1,0),(0,0)] D [578] [] [] [] [((0,0),(1,0))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(1,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(0,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(1,0)] 0 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 584 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 585 [(0,1)] D [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [] [588,589,590,591] [] [] [((0,0),(0,1))] [] none
DISCARD 587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 588 [(0,1),(0,0)] D [586] [] [] [] [((0,0),(0,1))] [588,589,590,591] CONDITIONAL_S
Y_MEAS 589 [(0,1)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 590 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
DISCARD 591 [(0,1)] 0 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 592 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 593 [(1,0)] D [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [] [596,597,598,599] [] [] [((0,0),(1,0))] [] none
DISCARD 595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 596 [(1,0),(0,0)] D [594] [] [] [] [((0,0),(1,0))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(1,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(0,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(1,0)] 0 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 600 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 601 [(0,1)] D [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [] [604,605,606,607] [] [] [((0,0),(0,1))] [] none
DISCARD 603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 604 [(0,1),(0,0)] D [602] [] [] [] [((0,0),(0,1))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(0,1)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(0,0)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(0,1)] 0 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 608 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 609 [(1,0)] D [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [] [612,613,614,615] [] [] [((0,0),(1,0))] [] none
DISCARD 611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 612 [(1,0),(0,0)] D [610] [] [] [] [((0,0),(1,0))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(1,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(1,0)] 0 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 616 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 617 [(0,1)] D [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [] [620,621,622,623] [] [] [((0,0),(0,1))] [] none
DISCARD 619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 620 [(0,1),(0,0)] D [618] [] [] [] [((0,0),(0,1))] [620,621,622,623] CONDITIONAL_S
Y_MEAS 621 [(0,1)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 622 [(0,0)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
DISCARD 623 [(0,1)] 0 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 624 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 625 [(1,0)] D [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [] [628,629,630,631] [] [] [((0,0),(1,0))] [] none
DISCARD 627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 628 [(1,0),(0,0)] D [626] [] [] [] [((0,0),(1,0))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(1,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(1,0)] 0 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 632 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 633 [(0,1)] D [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [] [636,637,638,639] [] [] [((0,0),(0,1))] [] none
DISCARD 635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 636 [(0,1),(0,0)] D [634] [] [] [] [((0,0),(0,1))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(0,1)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(0,0)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(0,1)] 0 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 640 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 641 [(1,0)] D [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [] [644,645,646,647] [] [] [((0,0),(1,0))] [] none
DISCARD 643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 644 [(1,0),(0,0)] D [642] [] [] [] [((0,0),(1,0))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(1,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(0,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(1,0)] 0 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 648 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 649 [(0,1)] D [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [] [652,653,654,655] [] [] [((0,0),(0,1))] [] none
DISCARD 651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 652 [(0,1),(0,0)] D [650] [] [] [] [((0,0),(0,1))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(0,1)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(0,1)] 0 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 656 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 657 [(1,0)] D [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [] [660,661,662,663] [] [] [((0,0),(1,0))] [] none
DISCARD 659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 660 [(1,0),(0,0)] D [658] [] [] [] [((0,0),(1,0))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(1,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(0,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(1,0)] 0 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 664 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 665 [(0,1)] D [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [] [668,669,670,671] [] [] [((0,0),(0,1))] [] none
DISCARD 667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 668 [(0,1),(0,0)] D [666] [] [] [] [((0,0),(0,1))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(0,1)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(0,1)] 0 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 672 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 673 [(1,0)] D [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [] [676,677,678,679] [] [] [((0,0),(1,0))] [] none
DISCARD 675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 676 [(1,0),(0,0)] D [674] [] [] [] [((0,0),(1,0))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(1,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(0,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(1,0)] 0 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 680 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 681 [(0,1)] D [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [] [684,685,686,687] [] [] [((0,0),(0,1))] [] none
DISCARD 683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 684 [(0,1),(0,0)] D [682] [] [] [] [((0,0),(0,1))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(0,1)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(0,0)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(0,1)] 0 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 688 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 689 [(1,0)] D [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [] [692,693,694,695] [] [] [((0,0),(1,0))] [] none
DISCARD 691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 692 [(1,0),(0,0)] D [690] [] [] [] [((0,0),(1,0))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(1,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(1,0)] 0 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 696 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 697 [(0,1)] D [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [] [700,701,702,703] [] [] [((0,0),(0,1))] [] none
DISCARD 699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 700 [(0,1),(0,0)] D [698] [] [] [] [((0,0),(0,1))] [700,701,702,703] CONDITIONAL_S
Y_MEAS 701 [(0,1)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 702 [(0,0)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
DISCARD 703 [(0,1)] 0 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 704 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 705 [(1,0)] D [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [] [708,709,710,711] [] [] [((0,0),(1,0))] [] none
DISCARD 707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 708 [(1,0),(0,0)] D [706] [] [] [] [((0,0),(1,0))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(1,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(1,0)] 0 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 712 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 713 [(0,1)] D [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [] [716,717,718,719] [] [] [((0,0),(0,1))] [] none
DISCARD 715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 716 [(0,1),(0,0)] D [714] [] [] [] [((0,0),(0,1))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(0,1)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(0,0)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(0,1)] 0 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 720 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 721 [(1,0)] D [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [] [724,725,726,727] [] [] [((0,0),(1,0))] [] none
DISCARD 723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 724 [(1,0),(0,0)] D [722] [] [] [] [((0,0),(1,0))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(1,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(0,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(1,0)] 0 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 728 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 729 [(0,1)] D [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [] [732,733,734,735] [] [] [((0,0),(0,1))] [] none
DISCARD 731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 732 [(0,1),(0,0)] D [730] [] [] [] [((0,0),(0,1))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(0,1)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(0,1)] 0 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 736 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 737 [(1,0)] D [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [] [740,741,742,743] [] [] [((0,0),(1,0))] [] none
DISCARD 739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 740 [(1,0),(0,0)] D [738] [] [] [] [((0,0),(1,0))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(1,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(0,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(1,0)] 0 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 744 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 745 [(0,1)] D [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [] [748,749,750,751] [] [] [((0,0),(0,1))] [] none
DISCARD 747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 748 [(0,1),(0,0)] D [746] [] [] [] [((0,0),(0,1))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(0,1)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(0,1)] 0 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 752 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 753 [(1,0)] D [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [] [756,757,758,759] [] [] [((0,0),(1,0))] [] none
DISCARD 755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 756 [(1,0),(0,0)] D [754] [] [] [] [((0,0),(1,0))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(1,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(0,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(1,0)] 0 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 760 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 761 [(0,1)] D [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [] [764,765,766,767] [] [] [((0,0),(0,1))] [] none
DISCARD 763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 764 [(0,1),(0,0)] D [762] [] [] [] [((0,0),(0,1))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(0,1)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(0,0)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(0,1)] 0 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 768 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 769 [(1,0)] D [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [] [772,773,774,775] [] [] [((0,0),(1,0))] [] none
DISCARD 771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 772 [(1,0),(0,0)] D [770] [] [] [] [((0,0),(1,0))] [772,773,774,775] CONDITIONAL_S
Y_MEAS 773 [(1,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 774 [(0,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
DISCARD 775 [(1,0)] 0 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 776 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 777 [(0,1)] D [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [] [780,781,782,783] [] [] [((0,0),(0,1))] [] none
DISCARD 779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 780 [(0,1),(0,0)] D [778] [] [] [] [((0,0),(0,1))] [780,781,782,783] CONDITIONAL_S
Y_MEAS 781 [(0,1)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 782 [(0,0)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
DISCARD 783 [(0,1)] 0 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
INJECT_T 784 [(1,0)] D [] [] [] [] [] [] none
MERGE 785 [(1,0),(0,0)] D [] [787,788,789,790] [] [] [((0,0),(1,0))] [] none
DISCARD 786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 787 [(1,0),(0,0)] D [785] [] [] [] [((0,0),(1,0))] [787,788,789,790] CONDITIONAL_S
Y_MEAS 788 [(1,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 789 [(0,0)] HALF_D_PLUS_2 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
DISCARD 790 [(1,0)] 0 [785] [] [] [] [] [787,788,789,790] CONDITIONAL_S
IDLE 791 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 792 [(0,1)] D [] [] [] [] [] [] none
MERGE 793 [(0,1),(0,0)] D [] [795,796,797,798] [] [] [((0,0),(0,1))] [] none
DISCARD 794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 795 [(0,1),(0,0)] D [793] [] [] [] [((0,0),(0,1))] [795,796,797,798] CONDITIONAL_S
Y_MEAS 796 [(0,1)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 797 [(0,0)] HALF_D_PLUS_2 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
DISCARD 798 [(0,1)] 0 [793] [] [] [] [] [795,796,797,798] CONDITIONAL_S
IDLE 799 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 800 [(1,0)] D [] [] [] [] [] [] none
MERGE 801 [(1,0),(0,0)] D [] [803,804,805,806] [] [] [((0,0),(1,0))] [] none
DISCARD 802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 803 [(1,0),(0,0)] D [801] [] [] [] [((0,0),(1,0))] [803,804,805,806] CONDITIONAL_S
Y_MEAS 804 [(1,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 805 [(0,0)] HALF_D_PLUS_2 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
DISCARD 806 [(1,0)] 0 [801] [] [] [] [] [803,804,805,806] CONDITIONAL_S
IDLE 807 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 808 [(0,1)] D [] [] [] [] [] [] none
MERGE 809 [(0,1),(0,0)] D [] [811,812,813,814] [] [] [((0,0),(0,1))] [] none
DISCARD 810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 811 [(0,1),(0,0)] D [809] [] [] [] [((0,0),(0,1))] [811,812,813,814] CONDITIONAL_S
Y_MEAS 812 [(0,1)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 813 [(0,0)] HALF_D_PLUS_2 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
DISCARD 814 [(0,1)] 0 [809] [] [] [] [] [811,812,813,814] CONDITIONAL_S
IDLE 815 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 816 [(1,0)] D [] [] [] [] [] [] none
MERGE 817 [(1,0),(0,0)] D [] [819,820,821,822] [] [] [((0,0),(1,0))] [] none
DISCARD 818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 819 [(1,0),(0,0)] D [817] [] [] [] [((0,0),(1,0))] [819,820,821,822] CONDITIONAL_S
Y_MEAS 820 [(1,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 821 [(0,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
DISCARD 822 [(1,0)] 0 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 823 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 824 [(0,1)] D [] [] [] [] [] [] none
MERGE 825 [(0,1),(0,0)] D [] [827,828,829,830] [] [] [((0,0),(0,1))] [] none
DISCARD 826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 827 [(0,1),(0,0)] D [825] [] [] [] [((0,0),(0,1))] [827,828,829,830] CONDITIONAL_S
Y_MEAS 828 [(0,1)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 829 [(0,0)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
DISCARD 830 [(0,1)] 0 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 831 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 832 [(1,0)] D [] [] [] [] [] [] none
MERGE 833 [(1,0),(0,0)] D [] [835,836,837,838] [] [] [((0,0),(1,0))] [] none
DISCARD 834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 835 [(1,0),(0,0)] D [833] [] [] [] [((0,0),(1,0))] [835,836,837,838] CONDITIONAL_S
Y_MEAS 836 [(1,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 837 [(0,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
DISCARD 838 [(1,0)] 0 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 839 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 840 [(0,1)] D [] [] [] [] [] [] none
MERGE 841 [(0,1),(0,0)] D [] [843,844,845,846] [] [] [((0,0),(0,1))] [] none
DISCARD 842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 843 [(0,1),(0,0)] D [841] [] [] [] [((0,0),(0,1))] [843,844,845,846] CONDITIONAL_S
Y_MEAS 844 [(0,1)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 845 [(0,0)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
DISCARD 846 [(0,1)] 0 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 847 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 848 [(1,0)] D [] [] [] [] [] [] none
MERGE 849 [(1,0),(0,0)] D [] [851,852,853,854] [] [] [((0,0),(1,0))] [] none
DISCARD 850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 851 [(1,0),(0,0)] D [849] [] [] [] [((0,0),(1,0))] [851,852,853,854] CONDITIONAL_S
Y_MEAS 852 [(1,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 853 [(0,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
DISCARD 854 [(1,0)] 0 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 855 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 856 [(0,1)] D [] [] [] [] [] [] none
MERGE 857 [(0,1),(0,0)] D [] [859,860,861,862] [] [] [((0,0),(0,1))] [] none
DISCARD 858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 859 [(0,1),(0,0)] D [857] [] [] [] [((0,0),(0,1))] [859,860,861,862] CONDITIONAL_S
Y_MEAS 860 [(0,1)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 861 [(0,0)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
DISCARD 862 [(0,1)] 0 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 863 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 864 [(1,0)] D [] [] [] [] [] [] none
MERGE 865 [(1,0),(0,0)] D [] [867,868,869,870] [] [] [((0,0),(1,0))] [] none
DISCARD 866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 867 [(1,0),(0,0)] D [865] [] [] [] [((0,0),(1,0))] [867,868,869,870] CONDITIONAL_S
Y_MEAS 868 [(1,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 869 [(0,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
DISCARD 870 [(1,0)] 0 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 871 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 872 [(0,1)] D [] [] [] [] [] [] none
MERGE 873 [(0,1),(0,0)] D [] [875,876,877,878] [] [] [((0,0),(0,1))] [] none
DISCARD 874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 875 [(0,1),(0,0)] D [873] [] [] [] [((0,0),(0,1))] [875,876,877,878] CONDITIONAL_S
Y_MEAS 876 [(0,1)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 877 [(0,0)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
DISCARD 878 [(0,1)] 0 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 879 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 880 [(1,0)] D [] [] [] [] [] [] none
MERGE 881 [(1,0),(0,0)] D [] [883,884,885,886] [] [] [((0,0),(1,0))] [] none
DISCARD 882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 883 [(1,0),(0,0)] D [881] [] [] [] [((0,0),(1,0))] [883,884,885,886] CONDITIONAL_S
Y_MEAS 884 [(1,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 885 [(0,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
DISCARD 886 [(1,0)] 0 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 887 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 888 [(0,1)] D [] [] [] [] [] [] none
MERGE 889 [(0,1),(0,0)] D [] [891,892,893,894] [] [] [((0,0),(0,1))] [] none
DISCARD 890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 891 [(0,1),(0,0)] D [889] [] [] [] [((0,0),(0,1))] [891,892,893,894] CONDITIONAL_S
Y_MEAS 892 [(0,1)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 893 [(0,0)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
DISCARD 894 [(0,1)] 0 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 895 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 896 [(1,0)] D [] [] [] [] [] [] none
MERGE 897 [(1,0),(0,0)] D [] [899,900,901,902] [] [] [((0,0),(1,0))] [] none
DISCARD 898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 899 [(1,0),(0,0)] D [897] [] [] [] [((0,0),(1,0))] [899,900,901,902] CONDITIONAL_S
Y_MEAS 900 [(1,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 901 [(0,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
DISCARD 902 [(1,0)] 0 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 903 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 904 [(0,1)] D [] [] [] [] [] [] none
MERGE 905 [(0,1),(0,0)] D [] [907,908,909,910] [] [] [((0,0),(0,1))] [] none
DISCARD 906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 907 [(0,1),(0,0)] D [905] [] [] [] [((0,0),(0,1))] [907,908,909,910] CONDITIONAL_S
Y_MEAS 908 [(0,1)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 909 [(0,0)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
DISCARD 910 [(0,1)] 0 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 911 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 912 [(1,0)] D [] [] [] [] [] [] none
MERGE 913 [(1,0),(0,0)] D [] [915,916,917,918] [] [] [((0,0),(1,0))] [] none
DISCARD 914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 915 [(1,0),(0,0)] D [913] [] [] [] [((0,0),(1,0))] [915,916,917,918] CONDITIONAL_S
Y_MEAS 916 [(1,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 917 [(0,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
DISCARD 918 [(1,0)] 0 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 919 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 920 [(0,1)] D [] [] [] [] [] [] none
MERGE 921 [(0,1),(0,0)] D [] [923,924,925,926] [] [] [((0,0),(0,1))] [] none
DISCARD 922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 923 [(0,1),(0,0)] D [921] [] [] [] [((0,0),(0,1))] [923,924,925,926] CONDITIONAL_S
Y_MEAS 924 [(0,1)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 925 [(0,0)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
DISCARD 926 [(0,1)] 0 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 927 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 928 [(1,0)] D [] [] [] [] [] [] none
MERGE 929 [(1,0),(0,0)] D [] [931,932,933,934] [] [] [((0,0),(1,0))] [] none
DISCARD 930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 931 [(1,0),(0,0)] D [929] [] [] [] [((0,0),(1,0))] [931,932,933,934] CONDITIONAL_S
Y_MEAS 932 [(1,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 933 [(0,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
DISCARD 934 [(1,0)] 0 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 935 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 936 [(0,1)] D [] [] [] [] [] [] none
MERGE 937 [(0,1),(0,0)] D [] [939,940,941,942] [] [] [((0,0),(0,1))] [] none
DISCARD 938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 939 [(0,1),(0,0)] D [937] [] [] [] [((0,0),(0,1))] [939,940,941,942] CONDITIONAL_S
Y_MEAS 940 [(0,1)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 941 [(0,0)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
DISCARD 942 [(0,1)] 0 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 943 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 944 [(1,0)] D [] [] [] [] [] [] none
MERGE 945 [(1,0),(0,0)] D [] [947,948,949,950] [] [] [((0,0),(1,0))] [] none
DISCARD 946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 947 [(1,0),(0,0)] D [945] [] [] [] [((0,0),(1,0))] [947,948,949,950] CONDITIONAL_S
Y_MEAS 948 [(1,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 949 [(0,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
DISCARD 950 [(1,0)] 0 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 951 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 952 [(0,1)] D [] [] [] [] [] [] none
MERGE 953 [(0,1),(0,0)] D [] [955,956,957,958] [] [] [((0,0),(0,1))] [] none
DISCARD 954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 955 [(0,1),(0,0)] D [953] [] [] [] [((0,0),(0,1))] [955,956,957,958] CONDITIONAL_S
Y_MEAS 956 [(0,1)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 957 [(0,0)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
DISCARD 958 [(0,1)] 0 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 959 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 960 [(1,0)] D [] [] [] [] [] [] none
MERGE 961 [(1,0),(0,0)] D [] [963,964,965,966] [] [] [((0,0),(1,0))] [] none
DISCARD 962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 963 [(1,0),(0,0)] D [961] [] [] [] [((0,0),(1,0))] [963,964,965,966] CONDITIONAL_S
Y_MEAS 964 [(1,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 965 [(0,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
DISCARD 966 [(1,0)] 0 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 967 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 968 [(0,1)] D [] [] [] [] [] [] none
MERGE 969 [(0,1),(0,0)] D [] [971,972,973,974] [] [] [((0,0),(0,1))] [] none
DISCARD 970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 971 [(0,1),(0,0)] D [969] [] [] [] [((0,0),(0,1))] [971,972,973,974] CONDITIONAL_S
Y_MEAS 972 [(0,1)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 973 [(0,0)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
DISCARD 974 [(0,1)] 0 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 975 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 976 [(1,0)] D [] [] [] [] [] [] none
MERGE 977 [(1,0),(0,0)] D [] [979,980,981,982] [] [] [((0,0),(1,0))] [] none
DISCARD 978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 979 [(1,0),(0,0)] D [977] [] [] [] [((0,0),(1,0))] [979,980,981,982] CONDITIONAL_S
Y_MEAS 980 [(1,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 981 [(0,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
DISCARD 982 [(1,0)] 0 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 983 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 984 [(0,1)] D [] [] [] [] [] [] none
MERGE 985 [(0,1),(0,0)] D [] [987,988,989,990] [] [] [((0,0),(0,1))] [] none
DISCARD 986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 987 [(0,1),(0,0)] D [985] [] [] [] [((0,0),(0,1))] [987,988,989,990] CONDITIONAL_S
Y_MEAS 988 [(0,1)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 989 [(0,0)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
DISCARD 990 [(0,1)] 0 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 991 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 992 [(1,0)] D [] [] [] [] [] [] none
MERGE 993 [(1,0),(0,0)] D [] [995,996,997,998] [] [] [((0,0),(1,0))] [] none
DISCARD 994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 995 [(1,0),(0,0)] D [993] [] [] [] [((0,0),(1,0))] [995,996,997,998] CONDITIONAL_S
Y_MEAS 996 [(1,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 997 [(0,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
DISCARD 998 [(1,0)] 0 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 999 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 1000 [(0,1)] D [] [] [] [] [] [] none
MERGE 1001 [(0,1),(0,0)] D [] [1003,1004,1005,1006] [] [] [((0,0),(0,1))] [] none
DISCARD 1002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1003 [(0,1),(0,0)] D [1001] [] [] [] [((0,0),(0,1))] [1003,1004,1005,1006] CONDITIONAL_S
Y_MEAS 1004 [(0,1)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1005 [(0,0)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
DISCARD 1006 [(0,1)] 0 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1007 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1008 [(1,0)] D [] [] [] [] [] [] none
MERGE 1009 [(1,0),(0,0)] D [] [1011,1012,1013,1014] [] [] [((0,0),(1,0))] [] none
DISCARD 1010 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1011 [(1,0),(0,0)] D [1009] [] [] [] [((0,0),(1,0))] [1011,1012,1013,1014] CONDITIONAL_S
Y_MEAS 1012 [(1,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1013 [(0,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
DISCARD 1014 [(1,0)] 0 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1015 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1016 [(0,1)] D [] [] [] [] [] [] none
MERGE 1017 [(0,1),(0,0)] D [] [1019,1020,1021,1022] [] [] [((0,0),(0,1))] [] none
DISCARD 1018 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1019 [(0,1),(0,0)] D [1017] [] [] [] [((0,0),(0,1))] [1019,1020,1021,1022] CONDITIONAL_S
Y_MEAS 1020 [(0,1)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1021 [(0,0)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
DISCARD 1022 [(0,1)] 0 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1023 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 1024 [(1,0)] D [] [] [] [] [] [] none
MERGE 1025 [(1,0),(0,0)] D [] [1027,1028,1029,1030] [] [] [((0,0),(1,0))] [] none
DISCARD 1026 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1027 [(1,0),(0,0)] D [1025] [] [] [] [((0,0),(1,0))] [1027,1028,1029,1030] CONDITIONAL_S
Y_MEAS 1028 [(1,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1029 [(0,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
DISCARD 1030 [(1,0)] 0 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1031 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1032 [(0,1)] D [] [] [] [] [] [] none
MERGE 1033 [(0,1),(0,0)] D [] [1035,1036,1037,1038] [] [] [((0,0),(0,1))] [] none
DISCARD 1034 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1035 [(0,1),(0,0)] D [1033] [] [] [] [((0,0),(0,1))] [1035,1036,1037,1038] CONDITIONAL_S
Y_MEAS 1036 [(0,1)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1037 [(0,0)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
DISCARD 1038 [(0,1)] 0 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1039 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 1040 [(1,0)] D [] [] [] [] [] [] none
MERGE 1041 [(1,0),(0,0)] D [] [1043,1044,1045,1046] [] [] [((0,0),(1,0))] [] none
DISCARD 1042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1043 [(1,0),(0,0)] D [1041] [] [] [] [((0,0),(1,0))] [1043,1044,1045,1046] CONDITIONAL_S
Y_MEAS 1044 [(1,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1045 [(0,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
DISCARD 1046 [(1,0)] 0 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1047 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1048 [(0,1)] D [] [] [] [] [] [] none
MERGE 1049 [(0,1),(0,0)] D [] [1051,1052,1053,1054] [] [] [((0,0),(0,1))] [] none
DISCARD 1050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1051 [(0,1),(0,0)] D [1049] [] [] [] [((0,0),(0,1))] [1051,1052,1053,1054] CONDITIONAL_S
Y_MEAS 1052 [(0,1)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1053 [(0,0)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
DISCARD 1054 [(0,1)] 0 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1055 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1056 [(1,0)] D [] [] [] [] [] [] none
MERGE 1057 [(1,0),(0,0)] D [] [1059,1060,1061,1062] [] [] [((0,0),(1,0))] [] none
DISCARD 1058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1059 [(1,0),(0,0)] D [1057] [] [] [] [((0,0),(1,0))] [1059,1060,1061,1062] CONDITIONAL_S
Y_MEAS 1060 [(1,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1061 [(0,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
DISCARD 1062 [(1,0)] 0 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1063 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 1064 [(0,1)] D [] [] [] [] [] [] none
MERGE 1065 [(0,1),(0,0)] D [] [1067,1068,1069,1070] [] [] [((0,0),(0,1))] [] none
DISCARD 1066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1067 [(0,1),(0,0)] D [1065] [] [] [] [((0,0),(0,1))] [1067,1068,1069,1070] CONDITIONAL_S
Y_MEAS 1068 [(0,1)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1069 [(0,0)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
DISCARD 1070 [(0,1)] 0 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1071 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1072 [(1,0)] D [] [] [] [] [] [] none
MERGE 1073 [(1,0),(0,0)] D [] [1075,1076,1077,1078] [] [] [((0,0),(1,0))] [] none
DISCARD 1074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1075 [(1,0),(0,0)] D [1073] [] [] [] [((0,0),(1,0))] [1075,1076,1077,1078] CONDITIONAL_S
Y_MEAS 1076 [(1,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1077 [(0,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
DISCARD 1078 [(1,0)] 0 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1079 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 1080 [(0,1)] D [] [] [] [] [] [] none
MERGE 1081 [(0,1),(0,0)] D [] [1083,1084,1085,1086] [] [] [((0,0),(0,1))] [] none
DISCARD 1082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1083 [(0,1),(0,0)] D [1081] [] [] [] [((0,0),(0,1))] [1083,1084,1085,1086] CONDITIONAL_S
Y_MEAS 1084 [(0,1)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1085 [(0,0)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
DISCARD 1086 [(0,1)] 0 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1087 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 1088 [(1,0)] D [] [] [] [] [] [] none
MERGE 1089 [(1,0),(0,0)] D [] [1091,1092,1093,1094] [] [] [((0,0),(1,0))] [] none
DISCARD 1090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1091 [(1,0),(0,0)] D [1089] [] [] [] [((0,0),(1,0))] [1091,1092,1093,1094] CONDITIONAL_S
Y_MEAS 1092 [(1,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1093 [(0,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
DISCARD 1094 [(1,0)] 0 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1095 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 1096 [(0,1)] D [] [] [] [] [] [] none
MERGE 1097 [(0,1),(0,0)] D [] [1099,1100,1101,1102] [] [] [((0,0),(0,1))] [] none
DISCARD 1098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1099 [(0,1),(0,0)] D [1097] [] [] [] [((0,0),(0,1))] [1099,1100,1101,1102] CONDITIONAL_S
Y_MEAS 1100 [(0,1)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1101 [(0,0)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
DISCARD 1102 [(0,1)] 0 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1103 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1104 [(1,0)] D [] [] [] [] [] [] none
MERGE 1105 [(1,0),(0,0)] D [] [1107,1108,1109,1110] [] [] [((0,0),(1,0))] [] none
DISCARD 1106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1107 [(1,0),(0,0)] D [1105] [] [] [] [((0,0),(1,0))] [1107,1108,1109,1110] CONDITIONAL_S
Y_MEAS 1108 [(1,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1109 [(0,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
DISCARD 1110 [(1,0)] 0 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1111 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 1112 [(0,1)] D [] [] [] [] [] [] none
MERGE 1113 [(0,1),(0,0)] D [] [1115,1116,1117,1118] [] [] [((0,0),(0,1))] [] none
DISCARD 1114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1115 [(0,1),(0,0)] D [1113] [] [] [] [((0,0),(0,1))] [1115,1116,1117,1118] CONDITIONAL_S
Y_MEAS 1116 [(0,1)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1117 [(0,0)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
DISCARD 1118 [(0,1)] 0 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1119 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1120 [(1,0)] D [] [] [] [] [] [] none
MERGE 1121 [(1,0),(0,0)] D [] [1123,1124,1125,1126] [] [] [((0,0),(1,0))] [] none
DISCARD 1122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1123 [(1,0),(0,0)] D [1121] [] [] [] [((0,0),(1,0))] [1123,1124,1125,1126] CONDITIONAL_S
Y_MEAS 1124 [(1,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1125 [(0,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
DISCARD 1126 [(1,0)] 0 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1127 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 1128 [(0,1)] D [] [] [] [] [] [] none
MERGE 1129 [(0,1),(0,0)] D [] [1131,1132,1133,1134] [] [] [((0,0),(0,1))] [] none
DISCARD 1130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1131 [(0,1),(0,0)] D [1129] [] [] [] [((0,0),(0,1))] [1131,1132,1133,1134] CONDITIONAL_S
Y_MEAS 1132 [(0,1)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1133 [(0,0)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
DISCARD 1134 [(0,1)] 0 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1135 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 1136 [(1,0)] D [] [] [] [] [] [] none
MERGE 1137 [(1,0),(0,0)] D [] [1139,1140,1141,1142] [] [] [((0,0),(1,0))] [] none
DISCARD 1138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1139 [(1,0),(0,0)] D [1137] [] [] [] [((0,0),(1,0))] [1139,1140,1141,1142] CONDITIONAL_S
Y_MEAS 1140 [(1,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1141 [(0,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
DISCARD 1142 [(1,0)] 0 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1143 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1144 [(0,1)] D [] [] [] [] [] [] none
MERGE 1145 [(0,1),(0,0)] D [] [1147,1148,1149,1150] [] [] [((0,0),(0,1))] [] none
DISCARD 1146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1147 [(0,1),(0,0)] D [1145] [] [] [] [((0,0),(0,1))] [1147,1148,1149,1150] CONDITIONAL_S
Y_MEAS 1148 [(0,1)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1149 [(0,0)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
DISCARD 1150 [(0,1)] 0 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1151 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 1152 [(1,0)] D [] [] [] [] [] [] none
MERGE 1153 [(1,0),(0,0)] D [] [1155,1156,1157,1158] [] [] [((0,0),(1,0))] [] none
DISCARD 1154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1155 [(1,0),(0,0)] D [1153] [] [] [] [((0,0),(1,0))] [1155,1156,1157,1158] CONDITIONAL_S
Y_MEAS 1156 [(1,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1157 [(0,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
DISCARD 1158 [(1,0)] 0 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1159 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 1160 [(0,1)] D [] [] [] [] [] [] none
MERGE 1161 [(0,1),(0,0)] D [] [1163,1164,1165,1166] [] [] [((0,0),(0,1))] [] none
DISCARD 1162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1163 [(0,1),(0,0)] D [1161] [] [] [] [((0,0),(0,1))] [1163,1164,1165,1166] CONDITIONAL_S
Y_MEAS 1164 [(0,1)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1165 [(0,0)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
DISCARD 1166 [(0,1)] 0 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1167 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1168 [(1,0)] D [] [] [] [] [] [] none
MERGE 1169 [(1,0),(0,0)] D [] [1171,1172,1173,1174] [] [] [((0,0),(1,0))] [] none
DISCARD 1170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1171 [(1,0),(0,0)] D [1169] [] [] [] [((0,0),(1,0))] [1171,1172,1173,1174] CONDITIONAL_S
Y_MEAS 1172 [(1,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1173 [(0,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
DISCARD 1174 [(1,0)] 0 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1175 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1176 [(0,1)] D [] [] [] [] [] [] none
MERGE 1177 [(0,1),(0,0)] D [] [1179,1180,1181,1182] [] [] [((0,0),(0,1))] [] none
DISCARD 1178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1179 [(0,1),(0,0)] D [1177] [] [] [] [((0,0),(0,1))] [1179,1180,1181,1182] CONDITIONAL_S
Y_MEAS 1180 [(0,1)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1181 [(0,0)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
DISCARD 1182 [(0,1)] 0 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1183 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 1184 [(1,0)] D [] [] [] [] [] [] none
MERGE 1185 [(1,0),(0,0)] D [] [1187,1188,1189,1190] [] [] [((0,0),(1,0))] [] none
DISCARD 1186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1187 [(1,0),(0,0)] D [1185] [] [] [] [((0,0),(1,0))] [1187,1188,1189,1190] CONDITIONAL_S
Y_MEAS 1188 [(1,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1189 [(0,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
DISCARD 1190 [(1,0)] 0 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1191 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 1192 [(0,1)] D [] [] [] [] [] [] none
MERGE 1193 [(0,1),(0,0)] D [] [1195,1196,1197,1198] [] [] [((0,0),(0,1))] [] none
DISCARD 1194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1195 [(0,1),(0,0)] D [1193] [] [] [] [((0,0),(0,1))] [1195,1196,1197,1198] CONDITIONAL_S
Y_MEAS 1196 [(0,1)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1197 [(0,0)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
DISCARD 1198 [(0,1)] 0 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1199 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 1200 [(1,0)] D [] [] [] [] [] [] none
MERGE 1201 [(1,0),(0,0)] D [] [1203,1204,1205,1206] [] [] [((0,0),(1,0))] [] none
DISCARD 1202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1203 [(1,0),(0,0)] D [1201] [] [] [] [((0,0),(1,0))] [1203,1204,1205,1206] CONDITIONAL_S
Y_MEAS 1204 [(1,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1205 [(0,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
DISCARD 1206 [(1,0)] 0 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1207 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1208 [(0,1)] D [] [] [] [] [] [] none
MERGE 1209 [(0,1),(0,0)] D [] [1211,1212,1213,1214] [] [] [((0,0),(0,1))] [] none
DISCARD 1210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1211 [(0,1),(0,0)] D [1209] [] [] [] [((0,0),(0,1))] [1211,1212,1213,1214] CONDITIONAL_S
Y_MEAS 1212 [(0,1)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1213 [(0,0)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
DISCARD 1214 [(0,1)] 0 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1215 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 1216 [(1,0)] D [] [] [] [] [] [] none
MERGE 1217 [(1,0),(0,0)] D [] [1219,1220,1221,1222] [] [] [((0,0),(1,0))] [] none
DISCARD 1218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1219 [(1,0),(0,0)] D [1217] [] [] [] [((0,0),(1,0))] [1219,1220,1221,1222] CONDITIONAL_S
Y_MEAS 1220 [(1,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1221 [(0,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
DISCARD 1222 [(1,0)] 0 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1223 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1224 [(0,1)] D [] [] [] [] [] [] none
MERGE 1225 [(0,1),(0,0)] D [] [1227,1228,1229,1230] [] [] [((0,0),(0,1))] [] none
DISCARD 1226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1227 [(0,1),(0,0)] D [1225] [] [] [] [((0,0),(0,1))] [1227,1228,1229,1230] CONDITIONAL_S
Y_MEAS 1228 [(0,1)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1229 [(0,0)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
DISCARD 1230 [(0,1)] 0 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1231 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1232 [(1,0)] D [] [] [] [] [] [] none
MERGE 1233 [(1,0),(0,0)] D [] [1235,1236,1237,1238] [] [] [((0,0),(1,0))] [] none
DISCARD 1234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1235 [(1,0),(0,0)] D [1233] [] [] [] [((0,0),(1,0))] [1235,1236,1237,1238] CONDITIONAL_S
Y_MEAS 1236 [(1,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1237 [(0,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
DISCARD 1238 [(1,0)] 0 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1239 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1240 [(0,1)] D [] [] [] [] [] [] none
MERGE 1241 [(0,1),(0,0)] D [] [1243,1244,1245,1246] [] [] [((0,0),(0,1))] [] none
DISCARD 1242 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1243 [(0,1),(0,0)] D [1241] [] [] [] [((0,0),(0,1))] [1243,1244,1245,1246] CONDITIONAL_S
Y_MEAS 1244 [(0,1)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1245 [(0,0)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
DISCARD 1246 [(0,1)] 0 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1247 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 1248 [(1,0)] D [] [] [] [] [] [] none
MERGE 1249 [(1,0),(0,0)] D [] [1251,1252,1253,1254] [] [] [((0,0),(1,0))] [] none
DISCARD 1250 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1251 [(1,0),(0,0)] D [1249] [] [] [] [((0,0),(1,0))] [1251,1252,1253,1254] CONDITIONAL_S
Y_MEAS 1252 [(1,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1253 [(0,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
DISCARD 1254 [(1,0)] 0 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1255 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 1256 [(0,1)] D [] [] [] [] [] [] none
MERGE 1257 [(0,1),(0,0)] D [] [1259,1260,1261,1262] [] [] [((0,0),(0,1))] [] none
DISCARD 1258 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1259 [(0,1),(0,0)] D [1257] [] [] [] [((0,0),(0,1))] [1259,1260,1261,1262] CONDITIONAL_S
Y_MEAS 1260 [(0,1)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1261 [(0,0)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
DISCARD 1262 [(0,1)] 0 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1263 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1264 [(1,0)] D [] [] [] [] [] [] none
MERGE 1265 [(1,0),(0,0)] D [] [1267,1268,1269,1270] [] [] [((0,0),(1,0))] [] none
DISCARD 1266 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1267 [(1,0),(0,0)] D [1265] [] [] [] [((0,0),(1,0))] [1267,1268,1269,1270] CONDITIONAL_S
Y_MEAS 1268 [(1,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1269 [(0,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
DISCARD 1270 [(1,0)] 0 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1271 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1272 [(0,1)] D [] [] [] [] [] [] none
MERGE 1273 [(0,1),(0,0)] D [] [1275,1276,1277,1278] [] [] [((0,0),(0,1))] [] none
DISCARD 1274 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1275 [(0,1),(0,0)] D [1273] [] [] [] [((0,0),(0,1))] [1275,1276,1277,1278] CONDITIONAL_S
Y_MEAS 1276 [(0,1)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1277 [(0,0)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
DISCARD 1278 [(0,1)] 0 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1279 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1280 [(1,0)] D [] [] [] [] [] [] none
MERGE 1281 [(1,0),(0,0)] D [] [1283,1284,1285,1286] [] [] [((0,0),(1,0))] [] none
DISCARD 1282 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1283 [(1,0),(0,0)] D [1281] [] [] [] [((0,0),(1,0))] [1283,1284,1285,1286] CONDITIONAL_S
Y_MEAS 1284 [(1,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1285 [(0,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
DISCARD 1286 [(1,0)] 0 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1287 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 1288 [(0,1)] D [] [] [] [] [] [] none
MERGE 1289 [(0,1),(0,0)] D [] [1291,1292,1293,1294] [] [] [((0,0),(0,1))] [] none
DISCARD 1290 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1291 [(0,1),(0,0)] D [1289] [] [] [] [((0,0),(0,1))] [1291,1292,1293,1294] CONDITIONAL_S
Y_MEAS 1292 [(0,1)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1293 [(0,0)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
DISCARD 1294 [(0,1)] 0 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1295 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1296 [(1,0)] D [] [] [] [] [] [] none
MERGE 1297 [(1,0),(0,0)] D [] [1299,1300,1301,1302] [] [] [((0,0),(1,0))] [] none
DISCARD 1298 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1299 [(1,0),(0,0)] D [1297] [] [] [] [((0,0),(1,0))] [1299,1300,1301,1302] CONDITIONAL_S
Y_MEAS 1300 [(1,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1301 [(0,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
DISCARD 1302 [(1,0)] 0 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1303 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1304 [(0,1)] D [] [] [] [] [] [] none
MERGE 1305 [(0,1),(0,0)] D [] [1307,1308,1309,1310] [] [] [((0,0),(0,1))] [] none
DISCARD 1306 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1307 [(0,1),(0,0)] D [1305] [] [] [] [((0,0),(0,1))] [1307,1308,1309,1310] CONDITIONAL_S
Y_MEAS 1308 [(0,1)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1309 [(0,0)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
DISCARD 1310 [(0,1)] 0 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1311 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 1312 [(1,0)] D [] [] [] [] [] [] none
MERGE 1313 [(1,0),(0,0)] D [] [1315,1316,1317,1318] [] [] [((0,0),(1,0))] [] none
DISCARD 1314 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1315 [(1,0),(0,0)] D [1313] [] [] [] [((0,0),(1,0))] [1315,1316,1317,1318] CONDITIONAL_S
Y_MEAS 1316 [(1,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1317 [(0,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
DISCARD 1318 [(1,0)] 0 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1319 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 1320 [(0,1)] D [] [] [] [] [] [] none
MERGE 1321 [(0,1),(0,0)] D [] [1323,1324,1325,1326] [] [] [((0,0),(0,1))] [] none
DISCARD 1322 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1323 [(0,1),(0,0)] D [1321] [] [] [] [((0,0),(0,1))] [1323,1324,1325,1326] CONDITIONAL_S
Y_MEAS 1324 [(0,1)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1325 [(0,0)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
DISCARD 1326 [(0,1)] 0 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1327 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1328 [(1,0)] D [] [] [] [] [] [] none
MERGE 1329 [(1,0),(0,0)] D [] [1331,1332,1333,1334] [] [] [((0,0),(1,0))] [] none
DISCARD 1330 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1331 [(1,0),(0,0)] D [1329] [] [] [] [((0,0),(1,0))] [1331,1332,1333,1334] CONDITIONAL_S
Y_MEAS 1332 [(1,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1333 [(0,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
DISCARD 1334 [(1,0)] 0 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1335 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1336 [(0,1)] D [] [] [] [] [] [] none
MERGE 1337 [(0,1),(0,0)] D [] [1339,1340,1341,1342] [] [] [((0,0),(0,1))] [] none
DISCARD 1338 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1339 [(0,1),(0,0)] D [1337] [] [] [] [((0,0),(0,1))] [1339,1340,1341,1342] CONDITIONAL_S
Y_MEAS 1340 [(0,1)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1341 [(0,0)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
DISCARD 1342 [(0,1)] 0 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1343 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 1344 [(1,0)] D [] [] [] [] [] [] none
MERGE 1345 [(1,0),(0,0)] D [] [1347,1348,1349,1350] [] [] [((0,0),(1,0))] [] none
DISCARD 1346 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1347 [(1,0),(0,0)] D [1345] [] [] [] [((0,0),(1,0))] [1347,1348,1349,1350] CONDITIONAL_S
Y_MEAS 1348 [(1,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1349 [(0,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
DISCARD 1350 [(1,0)] 0 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1351 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 1352 [(0,1)] D [] [] [] [] [] [] none
MERGE 1353 [(0,1),(0,0)] D [] [1355,1356,1357,1358] [] [] [((0,0),(0,1))] [] none
DISCARD 1354 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1355 [(0,1),(0,0)] D [1353] [] [] [] [((0,0),(0,1))] [1355,1356,1357,1358] CONDITIONAL_S
Y_MEAS 1356 [(0,1)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1357 [(0,0)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
DISCARD 1358 [(0,1)] 0 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1359 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 1360 [(1,0)] D [] [] [] [] [] [] none
MERGE 1361 [(1,0),(0,0)] D [] [1363,1364,1365,1366] [] [] [((0,0),(1,0))] [] none
DISCARD 1362 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1363 [(1,0),(0,0)] D [1361] [] [] [] [((0,0),(1,0))] [1363,1364,1365,1366] CONDITIONAL_S
Y_MEAS 1364 [(1,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1365 [(0,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
DISCARD 1366 [(1,0)] 0 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1367 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1368 [(0,1)] D [] [] [] [] [] [] none
MERGE 1369 [(0,1),(0,0)] D [] [1371,1372,1373,1374] [] [] [((0,0),(0,1))] [] none
DISCARD 1370 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1371 [(0,1),(0,0)] D [1369] [] [] [] [((0,0),(0,1))] [1371,1372,1373,1374] CONDITIONAL_S
Y_MEAS 1372 [(0,1)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1373 [(0,0)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
DISCARD 1374 [(0,1)] 0 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1375 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1376 [(1,0)] D [] [] [] [] [] [] none
MERGE 1377 [(1,0),(0,0)] D [] [1379,1380,1381,1382] [] [] [((0,0),(1,0))] [] none
DISCARD 1378 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1379 [(1,0),(0,0)] D [1377] [] [] [] [((0,0),(1,0))] [1379,1380,1381,1382] CONDITIONAL_S
Y_MEAS 1380 [(1,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1381 [(0,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
DISCARD 1382 [(1,0)] 0 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1383 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 1384 [(0,1)] D [] [] [] [] [] [] none
MERGE 1385 [(0,1),(0,0)] D [] [1387,1388,1389,1390] [] [] [((0,0),(0,1))] [] none
DISCARD 1386 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1387 [(0,1),(0,0)] D [1385] [] [] [] [((0,0),(0,1))] [1387,1388,1389,1390] CONDITIONAL_S
Y_MEAS 1388 [(0,1)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1389 [(0,0)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
DISCARD 1390 [(0,1)] 0 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1391 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 1392 [(1,0)] D [] [] [] [] [] [] none
MERGE 1393 [(1,0),(0,0)] D [] [1395,1396,1397,1398] [] [] [((0,0),(1,0))] [] none
DISCARD 1394 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1395 [(1,0),(0,0)] D [1393] [] [] [] [((0,0),(1,0))] [1395,1396,1397,1398] CONDITIONAL_S
Y_MEAS 1396 [(1,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1397 [(0,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
DISCARD 1398 [(1,0)] 0 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1399 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 1400 [(0,1)] D [] [] [] [] [] [] none
MERGE 1401 [(0,1),(0,0)] D [] [1403,1404,1405,1406] [] [] [((0,0),(0,1))] [] none
DISCARD 1402 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1403 [(0,1),(0,0)] D [1401] [] [] [] [((0,0),(0,1))] [1403,1404,1405,1406] CONDITIONAL_S
Y_MEAS 1404 [(0,1)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1405 [(0,0)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
DISCARD 1406 [(0,1)] 0 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1407 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 1408 [(1,0)] D [] [] [] [] [] [] none
MERGE 1409 [(1,0),(0,0)] D [] [1411,1412,1413,1414] [] [] [((0,0),(1,0))] [] none
DISCARD 1410 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1411 [(1,0),(0,0)] D [1409] [] [] [] [((0,0),(1,0))] [1411,1412,1413,1414] CONDITIONAL_S
Y_MEAS 1412 [(1,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1413 [(0,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
DISCARD 1414 [(1,0)] 0 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1415 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1416 [(0,1)] D [] [] [] [] [] [] none
MERGE 1417 [(0,1),(0,0)] D [] [1419,1420,1421,1422] [] [] [((0,0),(0,1))] [] none
DISCARD 1418 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1419 [(0,1),(0,0)] D [1417] [] [] [] [((0,0),(0,1))] [1419,1420,1421,1422] CONDITIONAL_S
Y_MEAS 1420 [(0,1)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1421 [(0,0)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
DISCARD 1422 [(0,1)] 0 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1423 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 1424 [(1,0)] D [] [] [] [] [] [] none
MERGE 1425 [(1,0),(0,0)] D [] [1427,1428,1429,1430] [] [] [((0,0),(1,0))] [] none
DISCARD 1426 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1427 [(1,0),(0,0)] D [1425] [] [] [] [((0,0),(1,0))] [1427,1428,1429,1430] CONDITIONAL_S
Y_MEAS 1428 [(1,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1429 [(0,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
DISCARD 1430 [(1,0)] 0 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1431 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1432 [(0,1)] D [] [] [] [] [] [] none
MERGE 1433 [(0,1),(0,0)] D [] [1435,1436,1437,1438] [] [] [((0,0),(0,1))] [] none
DISCARD 1434 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1435 [(0,1),(0,0)] D [1433] [] [] [] [((0,0),(0,1))] [1435,1436,1437,1438] CONDITIONAL_S
Y_MEAS 1436 [(0,1)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1437 [(0,0)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
DISCARD 1438 [(0,1)] 0 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1439 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1440 [(1,0)] D [] [] [] [] [] [] none
MERGE 1441 [(1,0),(0,0)] D [] [1443,1444,1445,1446] [] [] [((0,0),(1,0))] [] none
DISCARD 1442 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1443 [(1,0),(0,0)] D [1441] [] [] [] [((0,0),(1,0))] [1443,1444,1445,1446] CONDITIONAL_S
Y_MEAS 1444 [(1,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1445 [(0,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
DISCARD 1446 [(1,0)] 0 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1447 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1448 [(0,1)] D [] [] [] [] [] [] none
MERGE 1449 [(0,1),(0,0)] D [] [1451,1452,1453,1454] [] [] [((0,0),(0,1))] [] none
DISCARD 1450 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1451 [(0,1),(0,0)] D [1449] [] [] [] [((0,0),(0,1))] [1451,1452,1453,1454] CONDITIONAL_S
Y_MEAS 1452 [(0,1)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1453 [(0,0)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
DISCARD 1454 [(0,1)] 0 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1455 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 1456 [(1,0)] D [] [] [] [] [] [] none
MERGE 1457 [(1,0),(0,0)] D [] [1459,1460,1461,1462] [] [] [((0,0),(1,0))] [] none
DISCARD 1458 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1459 [(1,0),(0,0)] D [1457] [] [] [] [((0,0),(1,0))] [1459,1460,1461,1462] CONDITIONAL_S
Y_MEAS 1460 [(1,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1461 [(0,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
DISCARD 1462 [(1,0)] 0 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1463 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 1464 [(0,1)] D [] [] [] [] [] [] none
MERGE 1465 [(0,1),(0,0)] D [] [1467,1468,1469,1470] [] [] [((0,0),(0,1))] [] none
DISCARD 1466 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1467 [(0,1),(0,0)] D [1465] [] [] [] [((0,0),(0,1))] [1467,1468,1469,1470] CONDITIONAL_S
Y_MEAS 1468 [(0,1)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1469 [(0,0)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
DISCARD 1470 [(0,1)] 0 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1471 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 1472 [(1,0)] D [] [] [] [] [] [] none
MERGE 1473 [(1,0),(0,0)] D [] [1475,1476,1477,1478] [] [] [((0,0),(1,0))] [] none
DISCARD 1474 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1475 [(1,0),(0,0)] D [1473] [] [] [] [((0,0),(1,0))] [1475,1476,1477,1478] CONDITIONAL_S
Y_MEAS 1476 [(1,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1477 [(0,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
DISCARD 1478 [(1,0)] 0 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1479 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 1480 [(0,1)] D [] [] [] [] [] [] none
MERGE 1481 [(0,1),(0,0)] D [] [1483,1484,1485,1486] [] [] [((0,0),(0,1))] [] none
DISCARD 1482 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1483 [(0,1),(0,0)] D [1481] [] [] [] [((0,0),(0,1))] [1483,1484,1485,1486] CONDITIONAL_S
Y_MEAS 1484 [(0,1)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1485 [(0,0)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
DISCARD 1486 [(0,1)] 0 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1487 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 1488 [(1,0)] D [] [] [] [] [] [] none
MERGE 1489 [(1,0),(0,0)] D [] [1491,1492,1493,1494] [] [] [((0,0),(1,0))] [] none
DISCARD 1490 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1491 [(1,0),(0,0)] D [1489] [] [] [] [((0,0),(1,0))] [1491,1492,1493,1494] CONDITIONAL_S
Y_MEAS 1492 [(1,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1493 [(0,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
DISCARD 1494 [(1,0)] 0 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1495 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1496 [(0,1)] D [] [] [] [] [] [] none
MERGE 1497 [(0,1),(0,0)] D [] [1499,1500,1501,1502] [] [] [((0,0),(0,1))] [] none
DISCARD 1498 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1499 [(0,1),(0,0)] D [1497] [] [] [] [((0,0),(0,1))] [1499,1500,1501,1502] CONDITIONAL_S
Y_MEAS 1500 [(0,1)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1501 [(0,0)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
DISCARD 1502 [(0,1)] 0 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1503 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1504 [(1,0)] D [] [] [] [] [] [] none
MERGE 1505 [(1,0),(0,0)] D [] [1507,1508,1509,1510] [] [] [((0,0),(1,0))] [] none
DISCARD 1506 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1507 [(1,0),(0,0)] D [1505] [] [] [] [((0,0),(1,0))] [1507,1508,1509,1510] CONDITIONAL_S
Y_MEAS 1508 [(1,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1509 [(0,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
DISCARD 1510 [(1,0)] 0 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1511 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 1512 [(0,1)] D [] [] [] [] [] [] none
MERGE 1513 [(0,1),(0,0)] D [] [1515,1516,1517,1518] [] [] [((0,0),(0,1))] [] none
DISCARD 1514 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1515 [(0,1),(0,0)] D [1513] [] [] [] [((0,0),(0,1))] [1515,1516,1517,1518] CONDITIONAL_S
Y_MEAS 1516 [(0,1)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1517 [(0,0)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
DISCARD 1518 [(0,1)] 0 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1519 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 1520 [(1,0)] D [] [] [] [] [] [] none
MERGE 1521 [(1,0),(0,0)] D [] [1523,1524,1525,1526] [] [] [((0,0),(1,0))] [] none
DISCARD 1522 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1523 [(1,0),(0,0)] D [1521] [] [] [] [((0,0),(1,0))] [1523,1524,1525,1526] CONDITIONAL_S
Y_MEAS 1524 [(1,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1525 [(0,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
DISCARD 1526 [(1,0)] 0 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1527 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 1528 [(0,1)] D [] [] [] [] [] [] none
MERGE 1529 [(0,1),(0,0)] D [] [1531,1532,1533,1534] [] [] [((0,0),(0,1))] [] none
DISCARD 1530 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1531 [(0,1),(0,0)] D [1529] [] [] [] [((0,0),(0,1))] [1531,1532,1533,1534] CONDITIONAL_S
Y_MEAS 1532 [(0,1)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1533 [(0,0)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
DISCARD 1534 [(0,1)] 0 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1535 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 1536 [(1,0)] D [] [] [] [] [] [] none
MERGE 1537 [(1,0),(0,0)] D [] [1539,1540,1541,1542] [] [] [((0,0),(1,0))] [] none
DISCARD 1538 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1539 [(1,0),(0,0)] D [1537] [] [] [] [((0,0),(1,0))] [1539,1540,1541,1542] CONDITIONAL_S
Y_MEAS 1540 [(1,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1541 [(0,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
DISCARD 1542 [(1,0)] 0 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1543 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 1544 [(0,1)] D [] [] [] [] [] [] none
MERGE 1545 [(0,1),(0,0)] D [] [1547,1548,1549,1550] [] [] [((0,0),(0,1))] [] none
DISCARD 1546 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1547 [(0,1),(0,0)] D [1545] [] [] [] [((0,0),(0,1))] [1547,1548,1549,1550] CONDITIONAL_S
Y_MEAS 1548 [(0,1)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1549 [(0,0)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
DISCARD 1550 [(0,1)] 0 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1551 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1552 [(1,0)] D [] [] [] [] [] [] none
MERGE 1553 [(1,0),(0,0)] D [] [1555,1556,1557,1558] [] [] [((0,0),(1,0))] [] none
DISCARD 1554 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1555 [(1,0),(0,0)] D [1553] [] [] [] [((0,0),(1,0))] [1555,1556,1557,1558] CONDITIONAL_S
Y_MEAS 1556 [(1,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1557 [(0,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
DISCARD 1558 [(1,0)] 0 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1559 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 1560 [(0,1)] D [] [] [] [] [] [] none
MERGE 1561 [(0,1),(0,0)] D [] [1563,1564,1565,1566] [] [] [((0,0),(0,1))] [] none
DISCARD 1562 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1563 [(0,1),(0,0)] D [1561] [] [] [] [((0,0),(0,1))] [1563,1564,1565,1566] CONDITIONAL_S
Y_MEAS 1564 [(0,1)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1565 [(0,0)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
DISCARD 1566 [(0,1)] 0 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1567 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1568 [(1,0)] D [] [] [] [] [] [] none
MERGE 1569 [(1,0),(0,0)] D [] [1571,1572,1573,1574] [] [] [((0,0),(1,0))] [] none
DISCARD 1570 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1571 [(1,0),(0,0)] D [1569] [] [] [] [((0,0),(1,0))] [1571,1572,1573,1574] CONDITIONAL_S
Y_MEAS 1572 [(1,0)] HALF_D_PLUS_2 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
IDLE 1573 [(0,0)] HALF_D_PLUS_2 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
DISCARD 1574 [(1,0)] 0 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
IDLE 1575 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1576 [(0,1)] D [] [] [] [] [] [] none
MERGE 1577 [(0,1),(0,0)] D [] [1579,1580,1581,1582] [] [] [((0,0),(0,1))] [] none
DISCARD 1578 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1579 [(0,1),(0,0)] D [1577] [] [] [] [((0,0),(0,1))] [1579,1580,1581,1582] CONDITIONAL_S
Y_MEAS 1580 [(0,1)] HALF_D_PLUS_2 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
IDLE 1581 [(0,0)] HALF_D_PLUS_2 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
DISCARD 1582 [(0,1)] 0 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
IDLE 1583 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1584 [(1,0)] D [] [] [] [] [] [] none
MERGE 1585 [(1,0),(0,0)] D [] [1587,1588,1589,1590] [] [] [((0,0),(1,0))] [] none
DISCARD 1586 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1587 [(1,0),(0,0)] D [1585] [] [] [] [((0,0),(1,0))] [1587,1588,1589,1590] CONDITIONAL_S
Y_MEAS 1588 [(1,0)] HALF_D_PLUS_2 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1589 [(0,0)] HALF_D_PLUS_2 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
DISCARD 1590 [(1,0)] 0 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1591 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 1592 [(0,1)] D [] [] [] [] [] [] none
MERGE 1593 [(0,1),(0,0)] D [] [1595,1596,1597,1598] [] [] [((0,0),(0,1))] [] none
DISCARD 1594 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1595 [(0,1),(0,0)] D [1593] [] [] [] [((0,0),(0,1))] [1595,1596,1597,1598] CONDITIONAL_S
Y_MEAS 1596 [(0,1)] HALF_D_PLUS_2 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
IDLE 1597 [(0,0)] HALF_D_PLUS_2 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
DISCARD 1598 [(0,1)] 0 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
IDLE 1599 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 1600 [(1,0)] D [] [] [] [] [] [] none
MERGE 1601 [(1,0),(0,0)] D [] [1603,1604,1605,1606] [] [] [((0,0),(1,0))] [] none
DISCARD 1602 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1603 [(1,0),(0,0)] D [1601] [] [] [] [((0,0),(1,0))] [1603,1604,1605,1606] CONDITIONAL_S
Y_MEAS 1604 [(1,0)] HALF_D_PLUS_2 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
IDLE 1605 [(0,0)] HALF_D_PLUS_2 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
DISCARD 1606 [(1,0)] 0 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
IDLE 1607 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1608 [(0,1)] D [] [] [] [] [] [] none
MERGE 1609 [(0,1),(0,0)] D [] [1611,1612,1613,1614] [] [] [((0,0),(0,1))] [] none
DISCARD 1610 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1611 [(0,1),(0,0)] D [1609] [] [] [] [((0,0),(0,1))] [1611,1612,1613,1614] CONDITIONAL_S
Y_MEAS 1612 [(0,1)] HALF_D_PLUS_2 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
IDLE 1613 [(0,0)] HALF_D_PLUS_2 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
DISCARD 1614 [(0,1)] 0 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
IDLE 1615 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 1616 [(1,0)] D [] [] [] [] [] [] none
MERGE 1617 [(1,0),(0,0)] D [] [1619,1620,1621,1622] [] [] [((0,0),(1,0))] [] none
DISCARD 1618 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1619 [(1,0),(0,0)] D [1617] [] [] [] [((0,0),(1,0))] [1619,1620,1621,1622] CONDITIONAL_S
Y_MEAS 1620 [(1,0)] HALF_D_PLUS_2 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
IDLE 1621 [(0,0)] HALF_D_PLUS_2 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
DISCARD 1622 [(1,0)] 0 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
IDLE 1623 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 1624 [(0,1)] D [] [] [] [] [] [] none
MERGE 1625 [(0,1),(0,0)] D [] [1627,1628,1629,1630] [] [] [((0,0),(0,1))] [] none
DISCARD 1626 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1627 [(0,1),(0,0)] D [1625] [] [] [] [((0,0),(0,1))] [1627,1628,1629,1630] CONDITIONAL_S
Y_MEAS 1628 [(0,1)] HALF_D_PLUS_2 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
IDLE 1629 [(0,0)] HALF_D_PLUS_2 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
DISCARD 1630 [(0,1)] 0 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
IDLE 1631 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1632 [(1,0)] D [] [] [] [] [] [] none
MERGE 1633 [(1,0),(0,0)] D [] [1635,1636,1637,1638] [] [] [((0,0),(1,0))] [] none
DISCARD 1634 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1635 [(1,0),(0,0)] D [1633] [] [] [] [((0,0),(1,0))] [1635,1636,1637,1638] CONDITIONAL_S
Y_MEAS 1636 [(1,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1637 [(0,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
DISCARD 1638 [(1,0)] 0 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1639 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1640 [(0,1)] D [] [] [] [] [] [] none
MERGE 1641 [(0,1),(0,0)] D [] [1643,1644,1645,1646] [] [] [((0,0),(0,1))] [] none
DISCARD 1642 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1643 [(0,1),(0,0)] D [1641] [] [] [] [((0,0),(0,1))] [1643,1644,1645,1646] CONDITIONAL_S
Y_MEAS 1644 [(0,1)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1645 [(0,0)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
DISCARD 1646 [(0,1)] 0 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1647 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1648 [(1,0)] D [] [] [] [] [] [] none
MERGE 1649 [(1,0),(0,0)] D [] [1651,1652,1653,1654] [] [] [((0,0),(1,0))] [] none
DISCARD 1650 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1651 [(1,0),(0,0)] D [1649] [] [] [] [((0,0),(1,0))] [1651,1652,1653,1654] CONDITIONAL_S
Y_MEAS 1652 [(1,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1653 [(0,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
DISCARD 1654 [(1,0)] 0 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1655 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1656 [(0,1)] D [] [] [] [] [] [] none
MERGE 1657 [(0,1),(0,0)] D [] [1659,1660,1661,1662] [] [] [((0,0),(0,1))] [] none
DISCARD 1658 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1659 [(0,1),(0,0)] D [1657] [] [] [] [((0,0),(0,1))] [1659,1660,1661,1662] CONDITIONAL_S
Y_MEAS 1660 [(0,1)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1661 [(0,0)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
DISCARD 1662 [(0,1)] 0 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1663 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 1664 [(1,0)] D [] [] [] [] [] [] none
MERGE 1665 [(1,0),(0,0)] D [] [1667,1668,1669,1670] [] [] [((0,0),(1,0))] [] none
DISCARD 1666 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1667 [(1,0),(0,0)] D [1665] [] [] [] [((0,0),(1,0))] [1667,1668,1669,1670] CONDITIONAL_S
Y_MEAS 1668 [(1,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1669 [(0,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
DISCARD 1670 [(1,0)] 0 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1671 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1672 [(0,1)] D [] [] [] [] [] [] none
MERGE 1673 [(0,1),(0,0)] D [] [1675,1676,1677,1678] [] [] [((0,0),(0,1))] [] none
DISCARD 1674 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1675 [(0,1),(0,0)] D [1673] [] [] [] [((0,0),(0,1))] [1675,1676,1677,1678] CONDITIONAL_S
Y_MEAS 1676 [(0,1)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1677 [(0,0)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
DISCARD 1678 [(0,1)] 0 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1679 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 1680 [(1,0)] D [] [] [] [] [] [] none
MERGE 1681 [(1,0),(0,0)] D [] [1683,1684,1685,1686] [] [] [((0,0),(1,0))] [] none
DISCARD 1682 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1683 [(1,0),(0,0)] D [1681] [] [] [] [((0,0),(1,0))] [1683,1684,1685,1686] CONDITIONAL_S
Y_MEAS 1684 [(1,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1685 [(0,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
DISCARD 1686 [(1,0)] 0 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1687 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1688 [(0,1)] D [] [] [] [] [] [] none
MERGE 1689 [(0,1),(0,0)] D [] [1691,1692,1693,1694] [] [] [((0,0),(0,1))] [] none
DISCARD 1690 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1691 [(0,1),(0,0)] D [1689] [] [] [] [((0,0),(0,1))] [1691,1692,1693,1694] CONDITIONAL_S
Y_MEAS 1692 [(0,1)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1693 [(0,0)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
DISCARD 1694 [(0,1)] 0 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1695 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1696 [(1,0)] D [] [] [] [] [] [] none
MERGE 1697 [(1,0),(0,0)] D [] [1699,1700,1701,1702] [] [] [((0,0),(1,0))] [] none
DISCARD 1698 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1699 [(1,0),(0,0)] D [1697] [] [] [] [((0,0),(1,0))] [1699,1700,1701,1702] CONDITIONAL_S
Y_MEAS 1700 [(1,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1701 [(0,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
DISCARD 1702 [(1,0)] 0 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1703 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 1704 [(0,1)] D [] [] [] [] [] [] none
MERGE 1705 [(0,1),(0,0)] D [] [1707,1708,1709,1710] [] [] [((0,0),(0,1))] [] none
DISCARD 1706 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1707 [(0,1),(0,0)] D [1705] [] [] [] [((0,0),(0,1))] [1707,1708,1709,1710] CONDITIONAL_S
Y_MEAS 1708 [(0,1)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1709 [(0,0)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
DISCARD 1710 [(0,1)] 0 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1711 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 1712 [(1,0)] D [] [] [] [] [] [] none
MERGE 1713 [(1,0),(0,0)] D [] [1715,1716,1717,1718] [] [] [((0,0),(1,0))] [] none
DISCARD 1714 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1715 [(1,0),(0,0)] D [1713] [] [] [] [((0,0),(1,0))] [1715,1716,1717,1718] CONDITIONAL_S
Y_MEAS 1716 [(1,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1717 [(0,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
DISCARD 1718 [(1,0)] 0 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1719 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1720 [(0,1)] D [] [] [] [] [] [] none
MERGE 1721 [(0,1),(0,0)] D [] [1723,1724,1725,1726] [] [] [((0,0),(0,1))] [] none
DISCARD 1722 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1723 [(0,1),(0,0)] D [1721] [] [] [] [((0,0),(0,1))] [1723,1724,1725,1726] CONDITIONAL_S
Y_MEAS 1724 [(0,1)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1725 [(0,0)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
DISCARD 1726 [(0,1)] 0 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1727 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1728 [(1,0)] D [] [] [] [] [] [] none
MERGE 1729 [(1,0),(0,0)] D [] [1731,1732,1733,1734] [] [] [((0,0),(1,0))] [] none
DISCARD 1730 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1731 [(1,0),(0,0)] D [1729] [] [] [] [((0,0),(1,0))] [1731,1732,1733,1734] CONDITIONAL_S
Y_MEAS 1732 [(1,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1733 [(0,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
DISCARD 1734 [(1,0)] 0 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1735 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1736 [(0,1)] D [] [] [] [] [] [] none
MERGE 1737 [(0,1),(0,0)] D [] [1739,1740,1741,1742] [] [] [((0,0),(0,1))] [] none
DISCARD 1738 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1739 [(0,1),(0,0)] D [1737] [] [] [] [((0,0),(0,1))] [1739,1740,1741,1742] CONDITIONAL_S
Y_MEAS 1740 [(0,1)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1741 [(0,0)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
DISCARD 1742 [(0,1)] 0 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1743 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1744 [(1,0)] D [] [] [] [] [] [] none
MERGE 1745 [(1,0),(0,0)] D [] [1747,1748,1749,1750] [] [] [((0,0),(1,0))] [] none
DISCARD 1746 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1747 [(1,0),(0,0)] D [1745] [] [] [] [((0,0),(1,0))] [1747,1748,1749,1750] CONDITIONAL_S
Y_MEAS 1748 [(1,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1749 [(0,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
DISCARD 1750 [(1,0)] 0 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1751 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1752 [(0,1)] D [] [] [] [] [] [] none
MERGE 1753 [(0,1),(0,0)] D [] [1755,1756,1757,1758] [] [] [((0,0),(0,1))] [] none
DISCARD 1754 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1755 [(0,1),(0,0)] D [1753] [] [] [] [((0,0),(0,1))] [1755,1756,1757,1758] CONDITIONAL_S
Y_MEAS 1756 [(0,1)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1757 [(0,0)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
DISCARD 1758 [(0,1)] 0 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1759 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 1760 [(1,0)] D [] [] [] [] [] [] none
MERGE 1761 [(1,0),(0,0)] D [] [1763,1764,1765,1766] [] [] [((0,0),(1,0))] [] none
DISCARD 1762 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1763 [(1,0),(0,0)] D [1761] [] [] [] [((0,0),(1,0))] [1763,1764,1765,1766] CONDITIONAL_S
Y_MEAS 1764 [(1,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1765 [(0,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
DISCARD 1766 [(1,0)] 0 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1767 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1768 [(0,1)] D [] [] [] [] [] [] none
MERGE 1769 [(0,1),(0,0)] D [] [1771,1772,1773,1774] [] [] [((0,0),(0,1))] [] none
DISCARD 1770 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1771 [(0,1),(0,0)] D [1769] [] [] [] [((0,0),(0,1))] [1771,1772,1773,1774] CONDITIONAL_S
Y_MEAS 1772 [(0,1)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1773 [(0,0)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
DISCARD 1774 [(0,1)] 0 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1775 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 1776 [(1,0)] D [] [] [] [] [] [] none
MERGE 1777 [(1,0),(0,0)] D [] [1779,1780,1781,1782] [] [] [((0,0),(1,0))] [] none
DISCARD 1778 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1779 [(1,0),(0,0)] D [1777] [] [] [] [((0,0),(1,0))] [1779,1780,1781,1782] CONDITIONAL_S
Y_MEAS 1780 [(1,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1781 [(0,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
DISCARD 1782 [(1,0)] 0 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1783 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1784 [(0,1)] D [] [] [] [] [] [] none
MERGE 1785 [(0,1),(0,0)] D [] [1787,1788,1789,1790] [] [] [((0,0),(0,1))] [] none
DISCARD 1786 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1787 [(0,1),(0,0)] D [1785] [] [] [] [((0,0),(0,1))] [1787,1788,1789,1790] CONDITIONAL_S
Y_MEAS 1788 [(0,1)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1789 [(0,0)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
DISCARD 1790 [(0,1)] 0 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1791 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1792 [(1,0)] D [] [] [] [] [] [] none
MERGE 1793 [(1,0),(0,0)] D [] [1795,1796,1797,1798] [] [] [((0,0),(1,0))] [] none
DISCARD 1794 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1795 [(1,0),(0,0)] D [1793] [] [] [] [((0,0),(1,0))] [1795,1796,1797,1798] CONDITIONAL_S
Y_MEAS 1796 [(1,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1797 [(0,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
DISCARD 1798 [(1,0)] 0 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1799 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 1800 [(0,1)] D [] [] [] [] [] [] none
MERGE 1801 [(0,1),(0,0)] D [] [1803,1804,1805,1806] [] [] [((0,0),(0,1))] [] none
DISCARD 1802 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1803 [(0,1),(0,0)] D [1801] [] [] [] [((0,0),(0,1))] [1803,1804,1805,1806] CONDITIONAL_S
Y_MEAS 1804 [(0,1)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1805 [(0,0)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
DISCARD 1806 [(0,1)] 0 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1807 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1808 [(1,0)] D [] [] [] [] [] [] none
MERGE 1809 [(1,0),(0,0)] D [] [1811,1812,1813,1814] [] [] [((0,0),(1,0))] [] none
DISCARD 1810 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1811 [(1,0),(0,0)] D [1809] [] [] [] [((0,0),(1,0))] [1811,1812,1813,1814] CONDITIONAL_S
Y_MEAS 1812 [(1,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1813 [(0,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
DISCARD 1814 [(1,0)] 0 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1815 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 1816 [(0,1)] D [] [] [] [] [] [] none
MERGE 1817 [(0,1),(0,0)] D [] [1819,1820,1821,1822] [] [] [((0,0),(0,1))] [] none
DISCARD 1818 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1819 [(0,1),(0,0)] D [1817] [] [] [] [((0,0),(0,1))] [1819,1820,1821,1822] CONDITIONAL_S
Y_MEAS 1820 [(0,1)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1821 [(0,0)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
DISCARD 1822 [(0,1)] 0 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1823 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1824 [(1,0)] D [] [] [] [] [] [] none
MERGE 1825 [(1,0),(0,0)] D [] [1827,1828,1829,1830] [] [] [((0,0),(1,0))] [] none
DISCARD 1826 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1827 [(1,0),(0,0)] D [1825] [] [] [] [((0,0),(1,0))] [1827,1828,1829,1830] CONDITIONAL_S
Y_MEAS 1828 [(1,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1829 [(0,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
DISCARD 1830 [(1,0)] 0 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1831 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1832 [(0,1)] D [] [] [] [] [] [] none
MERGE 1833 [(0,1),(0,0)] D [] [1835,1836,1837,1838] [] [] [((0,0),(0,1))] [] none
DISCARD 1834 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1835 [(0,1),(0,0)] D [1833] [] [] [] [((0,0),(0,1))] [1835,1836,1837,1838] CONDITIONAL_S
Y_MEAS 1836 [(0,1)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1837 [(0,0)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
DISCARD 1838 [(0,1)] 0 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1839 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 1840 [(1,0)] D [] [] [] [] [] [] none
MERGE 1841 [(1,0),(0,0)] D [] [1843,1844,1845,1846] [] [] [((0,0),(1,0))] [] none
DISCARD 1842 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1843 [(1,0),(0,0)] D [1841] [] [] [] [((0,0),(1,0))] [1843,1844,1845,1846] CONDITIONAL_S
Y_MEAS 1844 [(1,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1845 [(0,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
DISCARD 1846 [(1,0)] 0 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1847 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1848 [(0,1)] D [] [] [] [] [] [] none
MERGE 1849 [(0,1),(0,0)] D [] [1851,1852,1853,1854] [] [] [((0,0),(0,1))] [] none
DISCARD 1850 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1851 [(0,1),(0,0)] D [1849] [] [] [] [((0,0),(0,1))] [1851,1852,1853,1854] CONDITIONAL_S
Y_MEAS 1852 [(0,1)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1853 [(0,0)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
DISCARD 1854 [(0,1)] 0 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
INJECT_T 1855 [(1,0)] D [] [] [] [] [] [] none
MERGE 1856 [(1,0),(0,0)] D [] [1858,1859,1860,1861] [] [] [((0,0),(1,0))] [] none
DISCARD 1857 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1858 [(1,0),(0,0)] D [1856] [] [] [] [((0,0),(1,0))] [1858,1859,1860,1861] CONDITIONAL_S
Y_MEAS 1859 [(1,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1860 [(0,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
DISCARD 1861 [(1,0)] 0 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1862 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1863 [(0,1)] D [] [] [] [] [] [] none
MERGE 1864 [(0,1),(0,0)] D [] [1866,1867,1868,1869] [] [] [((0,0),(0,1))] [] none
DISCARD 1865 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1866 [(0,1),(0,0)] D [1864] [] [] [] [((0,0),(0,1))] [1866,1867,1868,1869] CONDITIONAL_S
Y_MEAS 1867 [(0,1)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1868 [(0,0)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
DISCARD 1869 [(0,1)] 0 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1870 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1871 [(1,0)] D [] [] [] [] [] [] none
MERGE 1872 [(1,0),(0,0)] D [] [1874,1875,1876,1877] [] [] [((0,0),(1,0))] [] none
DISCARD 1873 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1874 [(1,0),(0,0)] D [1872] [] [] [] [((0,0),(1,0))] [1874,1875,1876,1877] CONDITIONAL_S
Y_MEAS 1875 [(1,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1876 [(0,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
DISCARD 1877 [(1,0)] 0 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1878 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1879 [(0,1)] D [] [] [] [] [] [] none
MERGE 1880 [(0,1),(0,0)] D [] [1882,1883,1884,1885] [] [] [((0,0),(0,1))] [] none
DISCARD 1881 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1882 [(0,1),(0,0)] D [1880] [] [] [] [((0,0),(0,1))] [1882,1883,1884,1885] CONDITIONAL_S
Y_MEAS 1883 [(0,1)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1884 [(0,0)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
DISCARD 1885 [(0,1)] 0 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1886 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 1887 [(1,0)] D [] [] [] [] [] [] none
MERGE 1888 [(1,0),(0,0)] D [] [1890,1891,1892,1893] [] [] [((0,0),(1,0))] [] none
DISCARD 1889 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1890 [(1,0),(0,0)] D [1888] [] [] [] [((0,0),(1,0))] [1890,1891,1892,1893] CONDITIONAL_S
Y_MEAS 1891 [(1,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1892 [(0,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
DISCARD 1893 [(1,0)] 0 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1894 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 1895 [(0,1)] D [] [] [] [] [] [] none
MERGE 1896 [(0,1),(0,0)] D [] [1898,1899,1900,1901] [] [] [((0,0),(0,1))] [] none
DISCARD 1897 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1898 [(0,1),(0,0)] D [1896] [] [] [] [((0,0),(0,1))] [1898,1899,1900,1901] CONDITIONAL_S
Y_MEAS 1899 [(0,1)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1900 [(0,0)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
DISCARD 1901 [(0,1)] 0 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1902 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 1903 [(1,0)] D [] [] [] [] [] [] none
MERGE 1904 [(1,0),(0,0)] D [] [1906,1907,1908,1909] [] [] [((0,0),(1,0))] [] none
DISCARD 1905 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1906 [(1,0),(0,0)] D [1904] [] [] [] [((0,0),(1,0))] [1906,1907,1908,1909] CONDITIONAL_S
Y_MEAS 1907 [(1,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1908 [(0,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
DISCARD 1909 [(1,0)] 0 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1910 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1911 [(0,1)] D [] [] [] [] [] [] none
MERGE 1912 [(0,1),(0,0)] D [] [1914,1915,1916,1917] [] [] [((0,0),(0,1))] [] none
DISCARD 1913 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1914 [(0,1),(0,0)] D [1912] [] [] [] [((0,0),(0,1))] [1914,1915,1916,1917] CONDITIONAL_S
Y_MEAS 1915 [(0,1)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1916 [(0,0)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
DISCARD 1917 [(0,1)] 0 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1918 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 1919 [(1,0)] D [] [] [] [] [] [] none
MERGE 1920 [(1,0),(0,0)] D [] [1922,1923,1924,1925] [] [] [((0,0),(1,0))] [] none
DISCARD 1921 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1922 [(1,0),(0,0)] D [1920] [] [] [] [((0,0),(1,0))] [1922,1923,1924,1925] CONDITIONAL_S
Y_MEAS 1923 [(1,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1924 [(0,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
DISCARD 1925 [(1,0)] 0 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1926 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1927 [(0,1)] D [] [] [] [] [] [] none
MERGE 1928 [(0,1),(0,0)] D [] [1930,1931,1932,1933] [] [] [((0,0),(0,1))] [] none
DISCARD 1929 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1930 [(0,1),(0,0)] D [1928] [] [] [] [((0,0),(0,1))] [1930,1931,1932,1933] CONDITIONAL_S
Y_MEAS 1931 [(0,1)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1932 [(0,0)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
DISCARD 1933 [(0,1)] 0 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1934 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 1935 [(1,0)] D [] [] [] [] [] [] none
MERGE 1936 [(1,0),(0,0)] D [] [1938,1939,1940,1941] [] [] [((0,0),(1,0))] [] none
DISCARD 1937 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1938 [(1,0),(0,0)] D [1936] [] [] [] [((0,0),(1,0))] [1938,1939,1940,1941] CONDITIONAL_S
Y_MEAS 1939 [(1,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1940 [(0,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
DISCARD 1941 [(1,0)] 0 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1942 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 1943 [(0,1)] D [] [] [] [] [] [] none
MERGE 1944 [(0,1),(0,0)] D [] [1946,1947,1948,1949] [] [] [((0,0),(0,1))] [] none
DISCARD 1945 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1946 [(0,1),(0,0)] D [1944] [] [] [] [((0,0),(0,1))] [1946,1947,1948,1949] CONDITIONAL_S
Y_MEAS 1947 [(0,1)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1948 [(0,0)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
DISCARD 1949 [(0,1)] 0 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1950 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 1951 [(1,0)] D [] [] [] [] [] [] none
MERGE 1952 [(1,0),(0,0)] D [] [1954,1955,1956,1957] [] [] [((0,0),(1,0))] [] none
DISCARD 1953 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1954 [(1,0),(0,0)] D [1952] [] [] [] [((0,0),(1,0))] [1954,1955,1956,1957] CONDITIONAL_S
Y_MEAS 1955 [(1,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1956 [(0,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
DISCARD 1957 [(1,0)] 0 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1958 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1959 [(0,1)] D [] [] [] [] [] [] none
MERGE 1960 [(0,1),(0,0)] D [] [1962,1963,1964,1965] [] [] [((0,0),(0,1))] [] none
DISCARD 1961 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1962 [(0,1),(0,0)] D [1960] [] [] [] [((0,0),(0,1))] [1962,1963,1964,1965] CONDITIONAL_S
Y_MEAS 1963 [(0,1)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1964 [(0,0)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
DISCARD 1965 [(0,1)] 0 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1966 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1967 [(1,0)] D [] [] [] [] [] [] none
MERGE 1968 [(1,0),(0,0)] D [] [1970,1971,1972,1973] [] [] [((0,0),(1,0))] [] none
DISCARD 1969 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1970 [(1,0),(0,0)] D [1968] [] [] [] [((0,0),(1,0))] [1970,1971,1972,1973] CONDITIONAL_S
Y_MEAS 1971 [(1,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1972 [(0,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
DISCARD 1973 [(1,0)] 0 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1974 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 1975 [(0,1)] D [] [] [] [] [] [] none
MERGE 1976 [(0,1),(0,0)] D [] [1978,1979,1980,1981] [] [] [((0,0),(0,1))] [] none
DISCARD 1977 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1978 [(0,1),(0,0)] D [1976] [] [] [] [((0,0),(0,1))] [1978,1979,1980,1981] CONDITIONAL_S
Y_MEAS 1979 [(0,1)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1980 [(0,0)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
DISCARD 1981 [(0,1)] 0 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1982 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1983 [(1,0)] D [] [] [] [] [] [] none
MERGE 1984 [(1,0),(0,0)] D [] [1986,1987,1988,1989] [] [] [((0,0),(1,0))] [] none
DISCARD 1985 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1986 [(1,0),(0,0)] D [1984] [] [] [] [((0,0),(1,0))] [1986,1987,1988,1989] CONDITIONAL_S
Y_MEAS 1987 [(1,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1988 [(0,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
DISCARD 1989 [(1,0)] 0 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1990 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1991 [(0,1)] D [] [] [] [] [] [] none
MERGE 1992 [(0,1),(0,0)] D [] [1994,1995,1996,1997] [] [] [((0,0),(0,1))] [] none
DISCARD 1993 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1994 [(0,1),(0,0)] D [1992] [] [] [] [((0,0),(0,1))] [1994,1995,1996,1997] CONDITIONAL_S
Y_MEAS 1995 [(0,1)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1996 [(0,0)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
DISCARD 1997 [(0,1)] 0 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1998 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1999 [(1,0)] D [] [] [] [] [] [] none
MERGE 2000 [(1,0),(0,0)] D [] [2002,2003,2004,2005] [] [] [((0,0),(1,0))] [] none
DISCARD 2001 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2002 [(1,0),(0,0)] D [2000] [] [] [] [((0,0),(1,0))] [2002,2003,2004,2005] CONDITIONAL_S
Y_MEAS 2003 [(1,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2004 [(0,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
DISCARD 2005 [(1,0)] 0 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2006 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 2007 [(0,1)] D [] [] [] [] [] [] none
MERGE 2008 [(0,1),(0,0)] D [] [2010,2011,2012,2013] [] [] [((0,0),(0,1))] [] none
DISCARD 2009 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2010 [(0,1),(0,0)] D [2008] [] [] [] [((0,0),(0,1))] [2010,2011,2012,2013] CONDITIONAL_S
Y_MEAS 2011 [(0,1)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2012 [(0,0)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
DISCARD 2013 [(0,1)] 0 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2014 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2015 [(1,0)] D [] [] [] [] [] [] none
MERGE 2016 [(1,0),(0,0)] D [] [2018,2019,2020,2021] [] [] [((0,0),(1,0))] [] none
DISCARD 2017 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2018 [(1,0),(0,0)] D [2016] [] [] [] [((0,0),(1,0))] [2018,2019,2020,2021] CONDITIONAL_S
Y_MEAS 2019 [(1,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2020 [(0,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
DISCARD 2021 [(1,0)] 0 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2022 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2023 [(0,1)] D [] [] [] [] [] [] none
MERGE 2024 [(0,1),(0,0)] D [] [2026,2027,2028,2029] [] [] [((0,0),(0,1))] [] none
DISCARD 2025 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2026 [(0,1),(0,0)] D [2024] [] [] [] [((0,0),(0,1))] [2026,2027,2028,2029] CONDITIONAL_S
Y_MEAS 2027 [(0,1)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2028 [(0,0)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
DISCARD 2029 [(0,1)] 0 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2030 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 2031 [(1,0)] D [] [] [] [] [] [] none
MERGE 2032 [(1,0),(0,0)] D [] [2034,2035,2036,2037] [] [] [((0,0),(1,0))] [] none
DISCARD 2033 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2034 [(1,0),(0,0)] D [2032] [] [] [] [((0,0),(1,0))] [2034,2035,2036,2037] CONDITIONAL_S
Y_MEAS 2035 [(1,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2036 [(0,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
DISCARD 2037 [(1,0)] 0 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2038 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2039 [(0,1)] D [] [] [] [] [] [] none
MERGE 2040 [(0,1),(0,0)] D [] [2042,2043,2044,2045] [] [] [((0,0),(0,1))] [] none
DISCARD 2041 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2042 [(0,1),(0,0)] D [2040] [] [] [] [((0,0),(0,1))] [2042,2043,2044,2045] CONDITIONAL_S
Y_MEAS 2043 [(0,1)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2044 [(0,0)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
DISCARD 2045 [(0,1)] 0 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2046 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2047 [(1,0)] D [] [] [] [] [] [] none
MERGE 2048 [(1,0),(0,0)] D [] [2050,2051,2052,2053] [] [] [((0,0),(1,0))] [] none
DISCARD 2049 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2050 [(1,0),(0,0)] D [2048] [] [] [] [((0,0),(1,0))] [2050,2051,2052,2053] CONDITIONAL_S
Y_MEAS 2051 [(1,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2052 [(0,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
DISCARD 2053 [(1,0)] 0 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2054 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2055 [(0,1)] D [] [] [] [] [] [] none
MERGE 2056 [(0,1),(0,0)] D [] [2058,2059,2060,2061] [] [] [((0,0),(0,1))] [] none
DISCARD 2057 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2058 [(0,1),(0,0)] D [2056] [] [] [] [((0,0),(0,1))] [2058,2059,2060,2061] CONDITIONAL_S
Y_MEAS 2059 [(0,1)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2060 [(0,0)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
DISCARD 2061 [(0,1)] 0 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2062 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2063 [(1,0)] D [] [] [] [] [] [] none
MERGE 2064 [(1,0),(0,0)] D [] [2066,2067,2068,2069] [] [] [((0,0),(1,0))] [] none
DISCARD 2065 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2066 [(1,0),(0,0)] D [2064] [] [] [] [((0,0),(1,0))] [2066,2067,2068,2069] CONDITIONAL_S
Y_MEAS 2067 [(1,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2068 [(0,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
DISCARD 2069 [(1,0)] 0 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2070 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 2071 [(0,1)] D [] [] [] [] [] [] none
MERGE 2072 [(0,1),(0,0)] D [] [2074,2075,2076,2077] [] [] [((0,0),(0,1))] [] none
DISCARD 2073 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2074 [(0,1),(0,0)] D [2072] [] [] [] [((0,0),(0,1))] [2074,2075,2076,2077] CONDITIONAL_S
Y_MEAS 2075 [(0,1)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2076 [(0,0)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
DISCARD 2077 [(0,1)] 0 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2078 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 2079 [(1,0)] D [] [] [] [] [] [] none
MERGE 2080 [(1,0),(0,0)] D [] [2082,2083,2084,2085] [] [] [((0,0),(1,0))] [] none
DISCARD 2081 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2082 [(1,0),(0,0)] D [2080] [] [] [] [((0,0),(1,0))] [2082,2083,2084,2085] CONDITIONAL_S
Y_MEAS 2083 [(1,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2084 [(0,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
DISCARD 2085 [(1,0)] 0 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2086 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2087 [(0,1)] D [] [] [] [] [] [] none
MERGE 2088 [(0,1),(0,0)] D [] [2090,2091,2092,2093] [] [] [((0,0),(0,1))] [] none
DISCARD 2089 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2090 [(0,1),(0,0)] D [2088] [] [] [] [((0,0),(0,1))] [2090,2091,2092,2093] CONDITIONAL_S
Y_MEAS 2091 [(0,1)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2092 [(0,0)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
DISCARD 2093 [(0,1)] 0 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2094 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2095 [(1,0)] D [] [] [] [] [] [] none
MERGE 2096 [(1,0),(0,0)] D [] [2098,2099,2100,2101] [] [] [((0,0),(1,0))] [] none
DISCARD 2097 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2098 [(1,0),(0,0)] D [2096] [] [] [] [((0,0),(1,0))] [2098,2099,2100,2101] CONDITIONAL_S
Y_MEAS 2099 [(1,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2100 [(0,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
DISCARD 2101 [(1,0)] 0 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2102 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2103 [(0,1)] D [] [] [] [] [] [] none
MERGE 2104 [(0,1),(0,0)] D [] [2106,2107,2108,2109] [] [] [((0,0),(0,1))] [] none
DISCARD 2105 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2106 [(0,1),(0,0)] D [2104] [] [] [] [((0,0),(0,1))] [2106,2107,2108,2109] CONDITIONAL_S
Y_MEAS 2107 [(0,1)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2108 [(0,0)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
DISCARD 2109 [(0,1)] 0 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2110 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 2111 [(1,0)] D [] [] [] [] [] [] none
MERGE 2112 [(1,0),(0,0)] D [] [2114,2115,2116,2117] [] [] [((0,0),(1,0))] [] none
DISCARD 2113 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2114 [(1,0),(0,0)] D [2112] [] [] [] [((0,0),(1,0))] [2114,2115,2116,2117] CONDITIONAL_S
Y_MEAS 2115 [(1,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2116 [(0,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
DISCARD 2117 [(1,0)] 0 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2118 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 2119 [(0,1)] D [] [] [] [] [] [] none
MERGE 2120 [(0,1),(0,0)] D [] [2122,2123,2124,2125] [] [] [((0,0),(0,1))] [] none
DISCARD 2121 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2122 [(0,1),(0,0)] D [2120] [] [] [] [((0,0),(0,1))] [2122,2123,2124,2125] CONDITIONAL_S
Y_MEAS 2123 [(0,1)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2124 [(0,0)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
DISCARD 2125 [(0,1)] 0 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2126 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2127 [(1,0)] D [] [] [] [] [] [] none
MERGE 2128 [(1,0),(0,0)] D [] [2130,2131,2132,2133] [] [] [((0,0),(1,0))] [] none
DISCARD 2129 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2130 [(1,0),(0,0)] D [2128] [] [] [] [((0,0),(1,0))] [2130,2131,2132,2133] CONDITIONAL_S
Y_MEAS 2131 [(1,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2132 [(0,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
DISCARD 2133 [(1,0)] 0 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2134 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 2135 [(0,1)] D [] [] [] [] [] [] none
MERGE 2136 [(0,1),(0,0)] D [] [2138,2139,2140,2141] [] [] [((0,0),(0,1))] [] none
DISCARD 2137 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2138 [(0,1),(0,0)] D [2136] [] [] [] [((0,0),(0,1))] [2138,2139,2140,2141] CONDITIONAL_S
Y_MEAS 2139 [(0,1)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2140 [(0,0)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
DISCARD 2141 [(0,1)] 0 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2142 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 2143 [(1,0)] D [] [] [] [] [] [] none
MERGE 2144 [(1,0),(0,0)] D [] [2146,2147,2148,2149] [] [] [((0,0),(1,0))] [] none
DISCARD 2145 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2146 [(1,0),(0,0)] D [2144] [] [] [] [((0,0),(1,0))] [2146,2147,2148,2149] CONDITIONAL_S
Y_MEAS 2147 [(1,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2148 [(0,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
DISCARD 2149 [(1,0)] 0 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2150 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 2151 [(0,1)] D [] [] [] [] [] [] none
MERGE 2152 [(0,1),(0,0)] D [] [2154,2155,2156,2157] [] [] [((0,0),(0,1))] [] none
DISCARD 2153 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2154 [(0,1),(0,0)] D [2152] [] [] [] [((0,0),(0,1))] [2154,2155,2156,2157] CONDITIONAL_S
Y_MEAS 2155 [(0,1)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2156 [(0,0)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
DISCARD 2157 [(0,1)] 0 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2158 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 2159 [(1,0)] D [] [] [] [] [] [] none
MERGE 2160 [(1,0),(0,0)] D [] [2162,2163,2164,2165] [] [] [((0,0),(1,0))] [] none
DISCARD 2161 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2162 [(1,0),(0,0)] D [2160] [] [] [] [((0,0),(1,0))] [2162,2163,2164,2165] CONDITIONAL_S
Y_MEAS 2163 [(1,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2164 [(0,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
DISCARD 2165 [(1,0)] 0 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2166 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2167 [(0,1)] D [] [] [] [] [] [] none
MERGE 2168 [(0,1),(0,0)] D [] [2170,2171,2172,2173] [] [] [((0,0),(0,1))] [] none
DISCARD 2169 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2170 [(0,1),(0,0)] D [2168] [] [] [] [((0,0),(0,1))] [2170,2171,2172,2173] CONDITIONAL_S
Y_MEAS 2171 [(0,1)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2172 [(0,0)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
DISCARD 2173 [(0,1)] 0 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2174 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2175 [(1,0)] D [] [] [] [] [] [] none
MERGE 2176 [(1,0),(0,0)] D [] [2178,2179,2180,2181] [] [] [((0,0),(1,0))] [] none
DISCARD 2177 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2178 [(1,0),(0,0)] D [2176] [] [] [] [((0,0),(1,0))] [2178,2179,2180,2181] CONDITIONAL_S
Y_MEAS 2179 [(1,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2180 [(0,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
DISCARD 2181 [(1,0)] 0 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2182 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 2183 [(0,1)] D [] [] [] [] [] [] none
MERGE 2184 [(0,1),(0,0)] D [] [2186,2187,2188,2189] [] [] [((0,0),(0,1))] [] none
DISCARD 2185 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2186 [(0,1),(0,0)] D [2184] [] [] [] [((0,0),(0,1))] [2186,2187,2188,2189] CONDITIONAL_S
Y_MEAS 2187 [(0,1)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2188 [(0,0)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
DISCARD 2189 [(0,1)] 0 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2190 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 2191 [(1,0)] D [] [] [] [] [] [] none
MERGE 2192 [(1,0),(0,0)] D [] [2194,2195,2196,2197] [] [] [((0,0),(1,0))] [] none
DISCARD 2193 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2194 [(1,0),(0,0)] D [2192] [] [] [] [((0,0),(1,0))] [2194,2195,2196,2197] CONDITIONAL_S
Y_MEAS 2195 [(1,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2196 [(0,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
DISCARD 2197 [(1,0)] 0 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2198 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 2199 [(0,1)] D [] [] [] [] [] [] none
MERGE 2200 [(0,1),(0,0)] D [] [2202,2203,2204,2205] [] [] [((0,0),(0,1))] [] none
DISCARD 2201 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2202 [(0,1),(0,0)] D [2200] [] [] [] [((0,0),(0,1))] [2202,2203,2204,2205] CONDITIONAL_S
Y_MEAS 2203 [(0,1)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2204 [(0,0)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
DISCARD 2205 [(0,1)] 0 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2206 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2207 [(1,0)] D [] [] [] [] [] [] none
MERGE 2208 [(1,0),(0,0)] D [] [2210,2211,2212,2213] [] [] [((0,0),(1,0))] [] none
DISCARD 2209 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2210 [(1,0),(0,0)] D [2208] [] [] [] [((0,0),(1,0))] [2210,2211,2212,2213] CONDITIONAL_S
Y_MEAS 2211 [(1,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2212 [(0,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
DISCARD 2213 [(1,0)] 0 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2214 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 2215 [(0,1)] D [] [] [] [] [] [] none
MERGE 2216 [(0,1),(0,0)] D [] [2218,2219,2220,2221] [] [] [((0,0),(0,1))] [] none
DISCARD 2217 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2218 [(0,1),(0,0)] D [2216] [] [] [] [((0,0),(0,1))] [2218,2219,2220,2221] CONDITIONAL_S
Y_MEAS 2219 [(0,1)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2220 [(0,0)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
DISCARD 2221 [(0,1)] 0 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2222 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2223 [(1,0)] D [] [] [] [] [] [] none
MERGE 2224 [(1,0),(0,0)] D [] [2226,2227,2228,2229] [] [] [((0,0),(1,0))] [] none
DISCARD 2225 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2226 [(1,0),(0,0)] D [2224] [] [] [] [((0,0),(1,0))] [2226,2227,2228,2229] CONDITIONAL_S
Y_MEAS 2227 [(1,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2228 [(0,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
DISCARD 2229 [(1,0)] 0 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2230 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 2231 [(0,1)] D [] [] [] [] [] [] none
MERGE 2232 [(0,1),(0,0)] D [] [2234,2235,2236,2237] [] [] [((0,0),(0,1))] [] none
DISCARD 2233 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2234 [(0,1),(0,0)] D [2232] [] [] [] [((0,0),(0,1))] [2234,2235,2236,2237] CONDITIONAL_S
Y_MEAS 2235 [(0,1)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2236 [(0,0)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
DISCARD 2237 [(0,1)] 0 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2238 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2239 [(1,0)] D [] [] [] [] [] [] none
MERGE 2240 [(1,0),(0,0)] D [] [2242,2243,2244,2245] [] [] [((0,0),(1,0))] [] none
DISCARD 2241 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2242 [(1,0),(0,0)] D [2240] [] [] [] [((0,0),(1,0))] [2242,2243,2244,2245] CONDITIONAL_S
Y_MEAS 2243 [(1,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2244 [(0,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
DISCARD 2245 [(1,0)] 0 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2246 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2247 [(0,1)] D [] [] [] [] [] [] none
MERGE 2248 [(0,1),(0,0)] D [] [2250,2251,2252,2253] [] [] [((0,0),(0,1))] [] none
DISCARD 2249 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2250 [(0,1),(0,0)] D [2248] [] [] [] [((0,0),(0,1))] [2250,2251,2252,2253] CONDITIONAL_S
Y_MEAS 2251 [(0,1)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2252 [(0,0)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
DISCARD 2253 [(0,1)] 0 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2254 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2255 [(1,0)] D [] [] [] [] [] [] none
MERGE 2256 [(1,0),(0,0)] D [] [2258,2259,2260,2261] [] [] [((0,0),(1,0))] [] none
DISCARD 2257 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2258 [(1,0),(0,0)] D [2256] [] [] [] [((0,0),(1,0))] [2258,2259,2260,2261] CONDITIONAL_S
Y_MEAS 2259 [(1,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2260 [(0,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
DISCARD 2261 [(1,0)] 0 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2262 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 2263 [(0,1)] D [] [] [] [] [] [] none
MERGE 2264 [(0,1),(0,0)] D [] [2266,2267,2268,2269] [] [] [((0,0),(0,1))] [] none
DISCARD 2265 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2266 [(0,1),(0,0)] D [2264] [] [] [] [((0,0),(0,1))] [2266,2267,2268,2269] CONDITIONAL_S
Y_MEAS 2267 [(0,1)] HALF_D_PLUS_2 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
IDLE 2268 [(0,0)] HALF_D_PLUS_2 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
DISCARD 2269 [(0,1)] 0 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
IDLE 2270 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 2271 [(1,0)] D [] [] [] [] [] [] none
MERGE 2272 [(1,0),(0,0)] D [] [2274,2275,2276,2277] [] [] [((0,0),(1,0))] [] none
DISCARD 2273 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2274 [(1,0),(0,0)] D [2272] [] [] [] [((0,0),(1,0))] [2274,2275,2276,2277] CONDITIONAL_S
Y_MEAS 2275 [(1,0)] HALF_D_PLUS_2 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
IDLE 2276 [(0,0)] HALF_D_PLUS_2 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
DISCARD 2277 [(1,0)] 0 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
IDLE 2278 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 2279 [(0,1)] D [] [] [] [] [] [] none
MERGE 2280 [(0,1),(0,0)] D [] [2282,2283,2284,2285] [] [] [((0,0),(0,1))] [] none
DISCARD 2281 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2282 [(0,1),(0,0)] D [2280] [] [] [] [((0,0),(0,1))] [2282,2283,2284,2285] CONDITIONAL_S
Y_MEAS 2283 [(0,1)] HALF_D_PLUS_2 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
IDLE 2284 [(0,0)] HALF_D_PLUS_2 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
DISCARD 2285 [(0,1)] 0 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
IDLE 2286 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 2287 [(1,0)] D [] [] [] [] [] [] none
MERGE 2288 [(1,0),(0,0)] D [] [2290,2291,2292,2293] [] [] [((0,0),(1,0))] [] none
DISCARD 2289 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2290 [(1,0),(0,0)] D [2288] [] [] [] [((0,0),(1,0))] [2290,2291,2292,2293] CONDITIONAL_S
Y_MEAS 2291 [(1,0)] HALF_D_PLUS_2 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
IDLE 2292 [(0,0)] HALF_D_PLUS_2 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
DISCARD 2293 [(1,0)] 0 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
IDLE 2294 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 2295 [(0,1)] D [] [] [] [] [] [] none
MERGE 2296 [(0,1),(0,0)] D [] [2298,2299,2300,2301] [] [] [((0,0),(0,1))] [] none
DISCARD 2297 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2298 [(0,1),(0,0)] D [2296] [] [] [] [((0,0),(0,1))] [2298,2299,2300,2301] CONDITIONAL_S
Y_MEAS 2299 [(0,1)] HALF_D_PLUS_2 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
IDLE 2300 [(0,0)] HALF_D_PLUS_2 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
DISCARD 2301 [(0,1)] 0 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
IDLE 2302 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 2303 [(1,0)] D [] [] [] [] [] [] none
MERGE 2304 [(1,0),(0,0)] D [] [2306,2307,2308,2309] [] [] [((0,0),(1,0))] [] none
DISCARD 2305 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2306 [(1,0),(0,0)] D [2304] [] [] [] [((0,0),(1,0))] [2306,2307,2308,2309] CONDITIONAL_S
Y_MEAS 2307 [(1,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2308 [(0,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
DISCARD 2309 [(1,0)] 0 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2310 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 2311 [(0,1)] D [] [] [] [] [] [] none
MERGE 2312 [(0,1),(0,0)] D [] [2314,2315,2316,2317] [] [] [((0,0),(0,1))] [] none
DISCARD 2313 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2314 [(0,1),(0,0)] D [2312] [] [] [] [((0,0),(0,1))] [2314,2315,2316,2317] CONDITIONAL_S
Y_MEAS 2315 [(0,1)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2316 [(0,0)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
DISCARD 2317 [(0,1)] 0 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2318 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 2319 [(1,0)] D [] [] [] [] [] [] none
MERGE 2320 [(1,0),(0,0)] D [] [2322,2323,2324,2325] [] [] [((0,0),(1,0))] [] none
DISCARD 2321 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2322 [(1,0),(0,0)] D [2320] [] [] [] [((0,0),(1,0))] [2322,2323,2324,2325] CONDITIONAL_S
Y_MEAS 2323 [(1,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2324 [(0,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
DISCARD 2325 [(1,0)] 0 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2326 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 2327 [(0,1)] D [] [] [] [] [] [] none
MERGE 2328 [(0,1),(0,0)] D [] [2330,2331,2332,2333] [] [] [((0,0),(0,1))] [] none
DISCARD 2329 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2330 [(0,1),(0,0)] D [2328] [] [] [] [((0,0),(0,1))] [2330,2331,2332,2333] CONDITIONAL_S
Y_MEAS 2331 [(0,1)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2332 [(0,0)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
DISCARD 2333 [(0,1)] 0 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2334 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 2335 [(1,0)] D [] [] [] [] [] [] none
MERGE 2336 [(1,0),(0,0)] D [] [2338,2339,2340,2341] [] [] [((0,0),(1,0))] [] none
DISCARD 2337 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2338 [(1,0),(0,0)] D [2336] [] [] [] [((0,0),(1,0))] [2338,2339,2340,2341] CONDITIONAL_S
Y_MEAS 2339 [(1,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2340 [(0,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
DISCARD 2341 [(1,0)] 0 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2342 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 2343 [(0,1)] D [] [] [] [] [] [] none
MERGE 2344 [(0,1),(0,0)] D [] [2346,2347,2348,2349] [] [] [((0,0),(0,1))] [] none
DISCARD 2345 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2346 [(0,1),(0,0)] D [2344] [] [] [] [((0,0),(0,1))] [2346,2347,2348,2349] CONDITIONAL_S
Y_MEAS 2347 [(0,1)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2348 [(0,0)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
DISCARD 2349 [(0,1)] 0 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2350 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 2351 [(1,0)] D [] [] [] [] [] [] none
MERGE 2352 [(1,0),(0,0)] D [] [2354,2355,2356,2357] [] [] [((0,0),(1,0))] [] none
DISCARD 2353 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2354 [(1,0),(0,0)] D [2352] [] [] [] [((0,0),(1,0))] [2354,2355,2356,2357] CONDITIONAL_S
Y_MEAS 2355 [(1,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2356 [(0,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
DISCARD 2357 [(1,0)] 0 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2358 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2359 [(0,1)] D [] [] [] [] [] [] none
MERGE 2360 [(0,1),(0,0)] D [] [2362,2363,2364,2365] [] [] [((0,0),(0,1))] [] none
DISCARD 2361 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2362 [(0,1),(0,0)] D [2360] [] [] [] [((0,0),(0,1))] [2362,2363,2364,2365] CONDITIONAL_S
Y_MEAS 2363 [(0,1)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2364 [(0,0)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
DISCARD 2365 [(0,1)] 0 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2366 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 2367 [(1,0)] D [] [] [] [] [] [] none
MERGE 2368 [(1,0),(0,0)] D [] [2370,2371,2372,2373] [] [] [((0,0),(1,0))] [] none
DISCARD 2369 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2370 [(1,0),(0,0)] D [2368] [] [] [] [((0,0),(1,0))] [2370,2371,2372,2373] CONDITIONAL_S
Y_MEAS 2371 [(1,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2372 [(0,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
DISCARD 2373 [(1,0)] 0 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2374 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 2375 [(0,1)] D [] [] [] [] [] [] none
MERGE 2376 [(0,1),(0,0)] D [] [2378,2379,2380,2381] [] [] [((0,0),(0,1))] [] none
DISCARD 2377 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2378 [(0,1),(0,0)] D [2376] [] [] [] [((0,0),(0,1))] [2378,2379,2380,2381] CONDITIONAL_S
Y_MEAS 2379 [(0,1)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2380 [(0,0)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
DISCARD 2381 [(0,1)] 0 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2382 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2383 [(1,0)] D [] [] [] [] [] [] none
MERGE 2384 [(1,0),(0,0)] D [] [2386,2387,2388,2389] [] [] [((0,0),(1,0))] [] none
DISCARD 2385 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2386 [(1,0),(0,0)] D [2384] [] [] [] [((0,0),(1,0))] [2386,2387,2388,2389] CONDITIONAL_S
Y_MEAS 2387 [(1,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2388 [(0,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
DISCARD 2389 [(1,0)] 0 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2390 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 2391 [(0,1)] D [] [] [] [] [] [] none
MERGE 2392 [(0,1),(0,0)] D [] [2394,2395,2396,2397] [] [] [((0,0),(0,1))] [] none
DISCARD 2393 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2394 [(0,1),(0,0)] D [2392] [] [] [] [((0,0),(0,1))] [2394,2395,2396,2397] CONDITIONAL_S
Y_MEAS 2395 [(0,1)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2396 [(0,0)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
DISCARD 2397 [(0,1)] 0 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
INJECT_T 2398 [(1,0)] D [] [] [] [] [] [] none
MERGE 2399 [(1,0),(0,0)] D [] [2401,2402,2403,2404] [] [] [((0,0),(1,0))] [] none
DISCARD 2400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2401 [(1,0),(0,0)] D [2399] [] [] [] [((0,0),(1,0))] [2401,2402,2403,2404] CONDITIONAL_S
Y_MEAS 2402 [(1,0)] HALF_D_PLUS_2 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
IDLE 2403 [(0,0)] HALF_D_PLUS_2 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
DISCARD 2404 [(1,0)] 0 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
IDLE 2405 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2406 [(0,1)] D [] [] [] [] [] [] none
MERGE 2407 [(0,1),(0,0)] D [] [2409,2410,2411,2412] [] [] [((0,0),(0,1))] [] none
DISCARD 2408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2409 [(0,1),(0,0)] D [2407] [] [] [] [((0,0),(0,1))] [2409,2410,2411,2412] CONDITIONAL_S
Y_MEAS 2410 [(0,1)] HALF_D_PLUS_2 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
IDLE 2411 [(0,0)] HALF_D_PLUS_2 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
DISCARD 2412 [(0,1)] 0 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
IDLE 2413 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 2414 [(1,0)] D [] [] [] [] [] [] none
MERGE 2415 [(1,0),(0,0)] D [] [2417,2418,2419,2420] [] [] [((0,0),(1,0))] [] none
DISCARD 2416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2417 [(1,0),(0,0)] D [2415] [] [] [] [((0,0),(1,0))] [2417,2418,2419,2420] CONDITIONAL_S
Y_MEAS 2418 [(1,0)] HALF_D_PLUS_2 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
IDLE 2419 [(0,0)] HALF_D_PLUS_2 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
DISCARD 2420 [(1,0)] 0 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
IDLE 2421 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2422 [(0,1)] D [] [] [] [] [] [] none
MERGE 2423 [(0,1),(0,0)] D [] [2425,2426,2427,2428] [] [] [((0,0),(0,1))] [] none
DISCARD 2424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2425 [(0,1),(0,0)] D [2423] [] [] [] [((0,0),(0,1))] [2425,2426,2427,2428] CONDITIONAL_S
Y_MEAS 2426 [(0,1)] HALF_D_PLUS_2 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
IDLE 2427 [(0,0)] HALF_D_PLUS_2 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
DISCARD 2428 [(0,1)] 0 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
IDLE 2429 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2430 [(1,0)] D [] [] [] [] [] [] none
MERGE 2431 [(1,0),(0,0)] D [] [2433,2434,2435,2436] [] [] [((0,0),(1,0))] [] none
DISCARD 2432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2433 [(1,0),(0,0)] D [2431] [] [] [] [((0,0),(1,0))] [2433,2434,2435,2436] CONDITIONAL_S
Y_MEAS 2434 [(1,0)] HALF_D_PLUS_2 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2435 [(0,0)] HALF_D_PLUS_2 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
DISCARD 2436 [(1,0)] 0 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2437 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 2438 [(0,1)] D [] [] [] [] [] [] none
MERGE 2439 [(0,1),(0,0)] D [] [2441,2442,2443,2444] [] [] [((0,0),(0,1))] [] none
DISCARD 2440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2441 [(0,1),(0,0)] D [2439] [] [] [] [((0,0),(0,1))] [2441,2442,2443,2444] CONDITIONAL_S
Y_MEAS 2442 [(0,1)] HALF_D_PLUS_2 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2443 [(0,0)] HALF_D_PLUS_2 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
DISCARD 2444 [(0,1)] 0 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2445 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 2446 [(1,0)] D [] [] [] [] [] [] none
MERGE 2447 [(1,0),(0,0)] D [] [2449,2450,2451,2452] [] [] [((0,0),(1,0))] [] none
DISCARD 2448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2449 [(1,0),(0,0)] D [2447] [] [] [] [((0,0),(1,0))] [2449,2450,2451,2452] CONDITIONAL_S
Y_MEAS 2450 [(1,0)] HALF_D_PLUS_2 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
IDLE 2451 [(0,0)] HALF_D_PLUS_2 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
DISCARD 2452 [(1,0)] 0 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
IDLE 2453 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2454 [(0,1)] D [] [] [] [] [] [] none
MERGE 2455 [(0,1),(0,0)] D [] [2457,2458,2459,2460] [] [] [((0,0),(0,1))] [] none
DISCARD 2456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2457 [(0,1),(0,0)] D [2455] [] [] [] [((0,0),(0,1))] [2457,2458,2459,2460] CONDITIONAL_S
Y_MEAS 2458 [(0,1)] HALF_D_PLUS_2 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
IDLE 2459 [(0,0)] HALF_D_PLUS_2 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
DISCARD 2460 [(0,1)] 0 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
IDLE 2461 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2462 [(1,0)] D [] [] [] [] [] [] none
MERGE 2463 [(1,0),(0,0)] D [] [2465,2466,2467,2468] [] [] [((0,0),(1,0))] [] none
DISCARD 2464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2465 [(1,0),(0,0)] D [2463] [] [] [] [((0,0),(1,0))] [2465,2466,2467,2468] CONDITIONAL_S
Y_MEAS 2466 [(1,0)] HALF_D_PLUS_2 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
IDLE 2467 [(0,0)] HALF_D_PLUS_2 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
DISCARD 2468 [(1,0)] 0 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
IDLE 2469 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2470 [(0,1)] D [] [] [] [] [] [] none
MERGE 2471 [(0,1),(0,0)] D [] [2473,2474,2475,2476] [] [] [((0,0),(0,1))] [] none
DISCARD 2472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2473 [(0,1),(0,0)] D [2471] [] [] [] [((0,0),(0,1))] [2473,2474,2475,2476] CONDITIONAL_S
Y_MEAS 2474 [(0,1)] HALF_D_PLUS_2 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
IDLE 2475 [(0,0)] HALF_D_PLUS_2 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
DISCARD 2476 [(0,1)] 0 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
IDLE 2477 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2478 [(1,0)] D [] [] [] [] [] [] none
MERGE 2479 [(1,0),(0,0)] D [] [2481,2482,2483,2484] [] [] [((0,0),(1,0))] [] none
DISCARD 2480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2481 [(1,0),(0,0)] D [2479] [] [] [] [((0,0),(1,0))] [2481,2482,2483,2484] CONDITIONAL_S
Y_MEAS 2482 [(1,0)] HALF_D_PLUS_2 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
IDLE 2483 [(0,0)] HALF_D_PLUS_2 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
DISCARD 2484 [(1,0)] 0 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
IDLE 2485 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2486 [(0,1)] D [] [] [] [] [] [] none
MERGE 2487 [(0,1),(0,0)] D [] [2489,2490,2491,2492] [] [] [((0,0),(0,1))] [] none
DISCARD 2488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2489 [(0,1),(0,0)] D [2487] [] [] [] [((0,0),(0,1))] [2489,2490,2491,2492] CONDITIONAL_S
Y_MEAS 2490 [(0,1)] HALF_D_PLUS_2 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
IDLE 2491 [(0,0)] HALF_D_PLUS_2 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
DISCARD 2492 [(0,1)] 0 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
IDLE 2493 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 2494 [(1,0)] D [] [] [] [] [] [] none
MERGE 2495 [(1,0),(0,0)] D [] [2497,2498,2499,2500] [] [] [((0,0),(1,0))] [] none
DISCARD 2496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2497 [(1,0),(0,0)] D [2495] [] [] [] [((0,0),(1,0))] [2497,2498,2499,2500] CONDITIONAL_S
Y_MEAS 2498 [(1,0)] HALF_D_PLUS_2 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
IDLE 2499 [(0,0)] HALF_D_PLUS_2 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
DISCARD 2500 [(1,0)] 0 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
IDLE 2501 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 2502 [(0,1)] D [] [] [] [] [] [] none
MERGE 2503 [(0,1),(0,0)] D [] [2505,2506,2507,2508] [] [] [((0,0),(0,1))] [] none
DISCARD 2504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2505 [(0,1),(0,0)] D [2503] [] [] [] [((0,0),(0,1))] [2505,2506,2507,2508] CONDITIONAL_S
Y_MEAS 2506 [(0,1)] HALF_D_PLUS_2 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
IDLE 2507 [(0,0)] HALF_D_PLUS_2 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
DISCARD 2508 [(0,1)] 0 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
IDLE 2509 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 2510 [(1,0)] D [] [] [] [] [] [] none
MERGE 2511 [(1,0),(0,0)] D [] [2513,2514,2515,2516] [] [] [((0,0),(1,0))] [] none
DISCARD 2512 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2513 [(1,0),(0,0)] D [2511] [] [] [] [((0,0),(1,0))] [2513,2514,2515,2516] CONDITIONAL_S
Y_MEAS 2514 [(1,0)] HALF_D_PLUS_2 [2511] [] [] [] [] [2513,2514,2515,2516] CONDITIONAL_S
IDLE 2515 [(0,0)] HALF_D_PLUS_2 [2511] [] [] [] [] [2513,2514,2515,2516] CONDITIONAL_S
DISCARD 2516 [(1,0)] 0 [2511] [] [] [] [] [2513,2514,2515,2516] CONDITIONAL_S
IDLE 2517 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2518 [(0,1)] D [] [] [] [] [] [] none
MERGE 2519 [(0,1),(0,0)] D [] [2521,2522,2523,2524] [] [] [((0,0),(0,1))] [] none
DISCARD 2520 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2521 [(0,1),(0,0)] D [2519] [] [] [] [((0,0),(0,1))] [2521,2522,2523,2524] CONDITIONAL_S
Y_MEAS 2522 [(0,1)] HALF_D_PLUS_2 [2519] [] [] [] [] [2521,2522,2523,2524] CONDITIONAL_S
IDLE 2523 [(0,0)] HALF_D_PLUS_2 [2519] [] [] [] [] [2521,2522,2523,2524] CONDITIONAL_S
DISCARD 2524 [(0,1)] 0 [2519] [] [] [] [] [2521,2522,2523,2524] CONDITIONAL_S
IDLE 2525 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2526 [(1,0)] D [] [] [] [] [] [] none
MERGE 2527 [(1,0),(0,0)] D [] [2529,2530,2531,2532] [] [] [((0,0),(1,0))] [] none
DISCARD 2528 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2529 [(1,0),(0,0)] D [2527] [] [] [] [((0,0),(1,0))] [2529,2530,2531,2532] CONDITIONAL_S
Y_MEAS 2530 [(1,0)] HALF_D_PLUS_2 [2527] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
IDLE 2531 [(0,0)] HALF_D_PLUS_2 [2527] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
DISCARD 2532 [(1,0)] 0 [2527] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
IDLE 2533 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2534 [(0,1)] D [] [] [] [] [] [] none
MERGE 2535 [(0,1),(0,0)] D [] [2537,2538,2539,2540] [] [] [((0,0),(0,1))] [] none
DISCARD 2536 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2537 [(0,1),(0,0)] D [2535] [] [] [] [((0,0),(0,1))] [2537,2538,2539,2540] CONDITIONAL_S
Y_MEAS 2538 [(0,1)] HALF_D_PLUS_2 [2535] [] [] [] [] [2537,2538,2539,2540] CONDITIONAL_S
IDLE 2539 [(0,0)] HALF_D_PLUS_2 [2535] [] [] [] [] [2537,2538,2539,2540] CONDITIONAL_S
DISCARD 2540 [(0,1)] 0 [2535] [] [] [] [] [2537,2538,2539,2540] CONDITIONAL_S
IDLE 2541 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 2542 [(1,0)] D [] [] [] [] [] [] none
MERGE 2543 [(1,0),(0,0)] D [] [2545,2546,2547,2548] [] [] [((0,0),(1,0))] [] none
DISCARD 2544 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2545 [(1,0),(0,0)] D [2543] [] [] [] [((0,0),(1,0))] [2545,2546,2547,2548] CONDITIONAL_S
Y_MEAS 2546 [(1,0)] HALF_D_PLUS_2 [2543] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
IDLE 2547 [(0,0)] HALF_D_PLUS_2 [2543] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
DISCARD 2548 [(1,0)] 0 [2543] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
IDLE 2549 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2550 [(0,1)] D [] [] [] [] [] [] none
MERGE 2551 [(0,1),(0,0)] D [] [2553,2554,2555,2556] [] [] [((0,0),(0,1))] [] none
DISCARD 2552 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2553 [(0,1),(0,0)] D [2551] [] [] [] [((0,0),(0,1))] [2553,2554,2555,2556] CONDITIONAL_S
Y_MEAS 2554 [(0,1)] HALF_D_PLUS_2 [2551] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
IDLE 2555 [(0,0)] HALF_D_PLUS_2 [2551] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
DISCARD 2556 [(0,1)] 0 [2551] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
IDLE 2557 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 2558 [(1,0)] D [] [] [] [] [] [] none
MERGE 2559 [(1,0),(0,0)] D [] [2561,2562,2563,2564] [] [] [((0,0),(1,0))] [] none
DISCARD 2560 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2561 [(1,0),(0,0)] D [2559] [] [] [] [((0,0),(1,0))] [2561,2562,2563,2564] CONDITIONAL_S
Y_MEAS 2562 [(1,0)] HALF_D_PLUS_2 [2559] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
IDLE 2563 [(0,0)] HALF_D_PLUS_2 [2559] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
DISCARD 2564 [(1,0)] 0 [2559] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
IDLE 2565 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 2566 [(0,1)] D [] [] [] [] [] [] none
MERGE 2567 [(0,1),(0,0)] D [] [2569,2570,2571,2572] [] [] [((0,0),(0,1))] [] none
DISCARD 2568 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2569 [(0,1),(0,0)] D [2567] [] [] [] [((0,0),(0,1))] [2569,2570,2571,2572] CONDITIONAL_S
Y_MEAS 2570 [(0,1)] HALF_D_PLUS_2 [2567] [] [] [] [] [2569,2570,2571,2572] CONDITIONAL_S
IDLE 2571 [(0,0)] HALF_D_PLUS_2 [2567] [] [] [] [] [2569,2570,2571,2572] CONDITIONAL_S
DISCARD 2572 [(0,1)] 0 [2567] [] [] [] [] [2569,2570,2571,2572] CONDITIONAL_S
IDLE 2573 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 2574 [(1,0)] D [] [] [] [] [] [] none
MERGE 2575 [(1,0),(0,0)] D [] [2577,2578,2579,2580] [] [] [((0,0),(1,0))] [] none
DISCARD 2576 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2577 [(1,0),(0,0)] D [2575] [] [] [] [((0,0),(1,0))] [2577,2578,2579,2580] CONDITIONAL_S
Y_MEAS 2578 [(1,0)] HALF_D_PLUS_2 [2575] [] [] [] [] [2577,2578,2579,2580] CONDITIONAL_S
IDLE 2579 [(0,0)] HALF_D_PLUS_2 [2575] [] [] [] [] [2577,2578,2579,2580] CONDITIONAL_S
DISCARD 2580 [(1,0)] 0 [2575] [] [] [] [] [2577,2578,2579,2580] CONDITIONAL_S
IDLE 2581 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 2582 [(0,1)] D [] [] [] [] [] [] none
MERGE 2583 [(0,1),(0,0)] D [] [2585,2586,2587,2588] [] [] [((0,0),(0,1))] [] none
DISCARD 2584 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2585 [(0,1),(0,0)] D [2583] [] [] [] [((0,0),(0,1))] [2585,2586,2587,2588] CONDITIONAL_S
Y_MEAS 2586 [(0,1)] HALF_D_PLUS_2 [2583] [] [] [] [] [2585,2586,2587,2588] CONDITIONAL_S
IDLE 2587 [(0,0)] HALF_D_PLUS_2 [2583] [] [] [] [] [2585,2586,2587,2588] CONDITIONAL_S
DISCARD 2588 [(0,1)] 0 [2583] [] [] [] [] [2585,2586,2587,2588] CONDITIONAL_S
IDLE 2589 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2590 [(1,0)] D [] [] [] [] [] [] none
MERGE 2591 [(1,0),(0,0)] D [] [2593,2594,2595,2596] [] [] [((0,0),(1,0))] [] none
DISCARD 2592 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2593 [(1,0),(0,0)] D [2591] [] [] [] [((0,0),(1,0))] [2593,2594,2595,2596] CONDITIONAL_S
Y_MEAS 2594 [(1,0)] HALF_D_PLUS_2 [2591] [] [] [] [] [2593,2594,2595,2596] CONDITIONAL_S
IDLE 2595 [(0,0)] HALF_D_PLUS_2 [2591] [] [] [] [] [2593,2594,2595,2596] CONDITIONAL_S
DISCARD 2596 [(1,0)] 0 [2591] [] [] [] [] [2593,2594,2595,2596] CONDITIONAL_S
IDLE 2597 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2598 [(0,1)] D [] [] [] [] [] [] none
MERGE 2599 [(0,1),(0,0)] D [] [2601,2602,2603,2604] [] [] [((0,0),(0,1))] [] none
DISCARD 2600 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2601 [(0,1),(0,0)] D [2599] [] [] [] [((0,0),(0,1))] [2601,2602,2603,2604] CONDITIONAL_S
Y_MEAS 2602 [(0,1)] HALF_D_PLUS_2 [2599] [] [] [] [] [2601,2602,2603,2604] CONDITIONAL_S
IDLE 2603 [(0,0)] HALF_D_PLUS_2 [2599] [] [] [] [] [2601,2602,2603,2604] CONDITIONAL_S
DISCARD 2604 [(0,1)] 0 [2599] [] [] [] [] [2601,2602,2603,2604] CONDITIONAL_S
IDLE 2605 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2606 [(1,0)] D [] [] [] [] [] [] none
MERGE 2607 [(1,0),(0,0)] D [] [2609,2610,2611,2612] [] [] [((0,0),(1,0))] [] none
DISCARD 2608 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2609 [(1,0),(0,0)] D [2607] [] [] [] [((0,0),(1,0))] [2609,2610,2611,2612] CONDITIONAL_S
Y_MEAS 2610 [(1,0)] HALF_D_PLUS_2 [2607] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
IDLE 2611 [(0,0)] HALF_D_PLUS_2 [2607] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
DISCARD 2612 [(1,0)] 0 [2607] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
IDLE 2613 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 2614 [(0,1)] D [] [] [] [] [] [] none
MERGE 2615 [(0,1),(0,0)] D [] [2617,2618,2619,2620] [] [] [((0,0),(0,1))] [] none
DISCARD 2616 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2617 [(0,1),(0,0)] D [2615] [] [] [] [((0,0),(0,1))] [2617,2618,2619,2620] CONDITIONAL_S
Y_MEAS 2618 [(0,1)] HALF_D_PLUS_2 [2615] [] [] [] [] [2617,2618,2619,2620] CONDITIONAL_S
IDLE 2619 [(0,0)] HALF_D_PLUS_2 [2615] [] [] [] [] [2617,2618,2619,2620] CONDITIONAL_S
DISCARD 2620 [(0,1)] 0 [2615] [] [] [] [] [2617,2618,2619,2620] CONDITIONAL_S
IDLE 2621 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 2622 [(1,0)] D [] [] [] [] [] [] none
MERGE 2623 [(1,0),(0,0)] D [] [2625,2626,2627,2628] [] [] [((0,0),(1,0))] [] none
DISCARD 2624 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2625 [(1,0),(0,0)] D [2623] [] [] [] [((0,0),(1,0))] [2625,2626,2627,2628] CONDITIONAL_S
Y_MEAS 2626 [(1,0)] HALF_D_PLUS_2 [2623] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
IDLE 2627 [(0,0)] HALF_D_PLUS_2 [2623] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
DISCARD 2628 [(1,0)] 0 [2623] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
IDLE 2629 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2630 [(0,1)] D [] [] [] [] [] [] none
MERGE 2631 [(0,1),(0,0)] D [] [2633,2634,2635,2636] [] [] [((0,0),(0,1))] [] none
DISCARD 2632 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2633 [(0,1),(0,0)] D [2631] [] [] [] [((0,0),(0,1))] [2633,2634,2635,2636] CONDITIONAL_S
Y_MEAS 2634 [(0,1)] HALF_D_PLUS_2 [2631] [] [] [] [] [2633,2634,2635,2636] CONDITIONAL_S
IDLE 2635 [(0,0)] HALF_D_PLUS_2 [2631] [] [] [] [] [2633,2634,2635,2636] CONDITIONAL_S
DISCARD 2636 [(0,1)] 0 [2631] [] [] [] [] [2633,2634,2635,2636] CONDITIONAL_S
IDLE 2637 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2638 [(1,0)] D [] [] [] [] [] [] none
MERGE 2639 [(1,0),(0,0)] D [] [2641,2642,2643,2644] [] [] [((0,0),(1,0))] [] none
DISCARD 2640 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2641 [(1,0),(0,0)] D [2639] [] [] [] [((0,0),(1,0))] [2641,2642,2643,2644] CONDITIONAL_S
Y_MEAS 2642 [(1,0)] HALF_D_PLUS_2 [2639] [] [] [] [] [2641,2642,2643,2644] CONDITIONAL_S
IDLE 2643 [(0,0)] HALF_D_PLUS_2 [2639] [] [] [] [] [2641,2642,2643,2644] CONDITIONAL_S
DISCARD 2644 [(1,0)] 0 [2639] [] [] [] [] [2641,2642,2643,2644] CONDITIONAL_S
IDLE 2645 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 2646 [(0,1)] D [] [] [] [] [] [] none
MERGE 2647 [(0,1),(0,0)] D [] [2649,2650,2651,2652] [] [] [((0,0),(0,1))] [] none
DISCARD 2648 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2649 [(0,1),(0,0)] D [2647] [] [] [] [((0,0),(0,1))] [2649,2650,2651,2652] CONDITIONAL_S
Y_MEAS 2650 [(0,1)] HALF_D_PLUS_2 [2647] [] [] [] [] [2649,2650,2651,2652] CONDITIONAL_S
IDLE 2651 [(0,0)] HALF_D_PLUS_2 [2647] [] [] [] [] [2649,2650,2651,2652] CONDITIONAL_S
DISCARD 2652 [(0,1)] 0 [2647] [] [] [] [] [2649,2650,2651,2652] CONDITIONAL_S
IDLE 2653 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2654 [(1,0)] D [] [] [] [] [] [] none
MERGE 2655 [(1,0),(0,0)] D [] [2657,2658,2659,2660] [] [] [((0,0),(1,0))] [] none
DISCARD 2656 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2657 [(1,0),(0,0)] D [2655] [] [] [] [((0,0),(1,0))] [2657,2658,2659,2660] CONDITIONAL_S
Y_MEAS 2658 [(1,0)] HALF_D_PLUS_2 [2655] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
IDLE 2659 [(0,0)] HALF_D_PLUS_2 [2655] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
DISCARD 2660 [(1,0)] 0 [2655] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
IDLE 2661 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2662 [(0,1)] D [] [] [] [] [] [] none
MERGE 2663 [(0,1),(0,0)] D [] [2665,2666,2667,2668] [] [] [((0,0),(0,1))] [] none
DISCARD 2664 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2665 [(0,1),(0,0)] D [2663] [] [] [] [((0,0),(0,1))] [2665,2666,2667,2668] CONDITIONAL_S
Y_MEAS 2666 [(0,1)] HALF_D_PLUS_2 [2663] [] [] [] [] [2665,2666,2667,2668] CONDITIONAL_S
IDLE 2667 [(0,0)] HALF_D_PLUS_2 [2663] [] [] [] [] [2665,2666,2667,2668] CONDITIONAL_S
DISCARD 2668 [(0,1)] 0 [2663] [] [] [] [] [2665,2666,2667,2668] CONDITIONAL_S
IDLE 2669 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2670 [(1,0)] D [] [] [] [] [] [] none
MERGE 2671 [(1,0),(0,0)] D [] [2673,2674,2675,2676] [] [] [((0,0),(1,0))] [] none
DISCARD 2672 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2673 [(1,0),(0,0)] D [2671] [] [] [] [((0,0),(1,0))] [2673,2674,2675,2676] CONDITIONAL_S
Y_MEAS 2674 [(1,0)] HALF_D_PLUS_2 [2671] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
IDLE 2675 [(0,0)] HALF_D_PLUS_2 [2671] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
DISCARD 2676 [(1,0)] 0 [2671] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
IDLE 2677 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2678 [(0,1)] D [] [] [] [] [] [] none
MERGE 2679 [(0,1),(0,0)] D [] [2681,2682,2683,2684] [] [] [((0,0),(0,1))] [] none
DISCARD 2680 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2681 [(0,1),(0,0)] D [2679] [] [] [] [((0,0),(0,1))] [2681,2682,2683,2684] CONDITIONAL_S
Y_MEAS 2682 [(0,1)] HALF_D_PLUS_2 [2679] [] [] [] [] [2681,2682,2683,2684] CONDITIONAL_S
IDLE 2683 [(0,0)] HALF_D_PLUS_2 [2679] [] [] [] [] [2681,2682,2683,2684] CONDITIONAL_S
DISCARD 2684 [(0,1)] 0 [2679] [] [] [] [] [2681,2682,2683,2684] CONDITIONAL_S
IDLE 2685 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 2686 [(1,0)] D [] [] [] [] [] [] none
MERGE 2687 [(1,0),(0,0)] D [] [2689,2690,2691,2692] [] [] [((0,0),(1,0))] [] none
DISCARD 2688 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2689 [(1,0),(0,0)] D [2687] [] [] [] [((0,0),(1,0))] [2689,2690,2691,2692] CONDITIONAL_S
Y_MEAS 2690 [(1,0)] HALF_D_PLUS_2 [2687] [] [] [] [] [2689,2690,2691,2692] CONDITIONAL_S
IDLE 2691 [(0,0)] HALF_D_PLUS_2 [2687] [] [] [] [] [2689,2690,2691,2692] CONDITIONAL_S
DISCARD 2692 [(1,0)] 0 [2687] [] [] [] [] [2689,2690,2691,2692] CONDITIONAL_S
IDLE 2693 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2694 [(0,1)] D [] [] [] [] [] [] none
MERGE 2695 [(0,1),(0,0)] D [] [2697,2698,2699,2700] [] [] [((0,0),(0,1))] [] none
DISCARD 2696 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2697 [(0,1),(0,0)] D [2695] [] [] [] [((0,0),(0,1))] [2697,2698,2699,2700] CONDITIONAL_S
Y_MEAS 2698 [(0,1)] HALF_D_PLUS_2 [2695] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
IDLE 2699 [(0,0)] HALF_D_PLUS_2 [2695] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
DISCARD 2700 [(0,1)] 0 [2695] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
IDLE 2701 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 2702 [(1,0)] D [] [] [] [] [] [] none
MERGE 2703 [(1,0),(0,0)] D [] [2705,2706,2707,2708] [] [] [((0,0),(1,0))] [] none
DISCARD 2704 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2705 [(1,0),(0,0)] D [2703] [] [] [] [((0,0),(1,0))] [2705,2706,2707,2708] CONDITIONAL_S
Y_MEAS 2706 [(1,0)] HALF_D_PLUS_2 [2703] [] [] [] [] [2705,2706,2707,2708] CONDITIONAL_S
IDLE 2707 [(0,0)] HALF_D_PLUS_2 [2703] [] [] [] [] [2705,2706,2707,2708] CONDITIONAL_S
DISCARD 2708 [(1,0)] 0 [2703] [] [] [] [] [2705,2706,2707,2708] CONDITIONAL_S
IDLE 2709 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2710 [(0,1)] D [] [] [] [] [] [] none
MERGE 2711 [(0,1),(0,0)] D [] [2713,2714,2715,2716] [] [] [((0,0),(0,1))] [] none
DISCARD 2712 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2713 [(0,1),(0,0)] D [2711] [] [] [] [((0,0),(0,1))] [2713,2714,2715,2716] CONDITIONAL_S
Y_MEAS 2714 [(0,1)] HALF_D_PLUS_2 [2711] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
IDLE 2715 [(0,0)] HALF_D_PLUS_2 [2711] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
DISCARD 2716 [(0,1)] 0 [2711] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
IDLE 2717 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2718 [(1,0)] D [] [] [] [] [] [] none
MERGE 2719 [(1,0),(0,0)] D [] [2721,2722,2723,2724] [] [] [((0,0),(1,0))] [] none
DISCARD 2720 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2721 [(1,0),(0,0)] D [2719] [] [] [] [((0,0),(1,0))] [2721,2722,2723,2724] CONDITIONAL_S
Y_MEAS 2722 [(1,0)] HALF_D_PLUS_2 [2719] [] [] [] [] [2721,2722,2723,2724] CONDITIONAL_S
IDLE 2723 [(0,0)] HALF_D_PLUS_2 [2719] [] [] [] [] [2721,2722,2723,2724] CONDITIONAL_S
DISCARD 2724 [(1,0)] 0 [2719] [] [] [] [] [2721,2722,2723,2724] CONDITIONAL_S
IDLE 2725 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2726 [(0,1)] D [] [] [] [] [] [] none
MERGE 2727 [(0,1),(0,0)] D [] [2729,2730,2731,2732] [] [] [((0,0),(0,1))] [] none
DISCARD 2728 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2729 [(0,1),(0,0)] D [2727] [] [] [] [((0,0),(0,1))] [2729,2730,2731,2732] CONDITIONAL_S
Y_MEAS 2730 [(0,1)] HALF_D_PLUS_2 [2727] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
IDLE 2731 [(0,0)] HALF_D_PLUS_2 [2727] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
DISCARD 2732 [(0,1)] 0 [2727] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
IDLE 2733 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2734 [(1,0)] D [] [] [] [] [] [] none
MERGE 2735 [(1,0),(0,0)] D [] [2737,2738,2739,2740] [] [] [((0,0),(1,0))] [] none
DISCARD 2736 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2737 [(1,0),(0,0)] D [2735] [] [] [] [((0,0),(1,0))] [2737,2738,2739,2740] CONDITIONAL_S
Y_MEAS 2738 [(1,0)] HALF_D_PLUS_2 [2735] [] [] [] [] [2737,2738,2739,2740] CONDITIONAL_S
IDLE 2739 [(0,0)] HALF_D_PLUS_2 [2735] [] [] [] [] [2737,2738,2739,2740] CONDITIONAL_S
DISCARD 2740 [(1,0)] 0 [2735] [] [] [] [] [2737,2738,2739,2740] CONDITIONAL_S
IDLE 2741 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2742 [(0,1)] D [] [] [] [] [] [] none
MERGE 2743 [(0,1),(0,0)] D [] [2745,2746,2747,2748] [] [] [((0,0),(0,1))] [] none
DISCARD 2744 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2745 [(0,1),(0,0)] D [2743] [] [] [] [((0,0),(0,1))] [2745,2746,2747,2748] CONDITIONAL_S
Y_MEAS 2746 [(0,1)] HALF_D_PLUS_2 [2743] [] [] [] [] [2745,2746,2747,2748] CONDITIONAL_S
IDLE 2747 [(0,0)] HALF_D_PLUS_2 [2743] [] [] [] [] [2745,2746,2747,2748] CONDITIONAL_S
DISCARD 2748 [(0,1)] 0 [2743] [] [] [] [] [2745,2746,2747,2748] CONDITIONAL_S
IDLE 2749 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2750 [(1,0)] D [] [] [] [] [] [] none
MERGE 2751 [(1,0),(0,0)] D [] [2753,2754,2755,2756] [] [] [((0,0),(1,0))] [] none
DISCARD 2752 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2753 [(1,0),(0,0)] D [2751] [] [] [] [((0,0),(1,0))] [2753,2754,2755,2756] CONDITIONAL_S
Y_MEAS 2754 [(1,0)] HALF_D_PLUS_2 [2751] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
IDLE 2755 [(0,0)] HALF_D_PLUS_2 [2751] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
DISCARD 2756 [(1,0)] 0 [2751] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
IDLE 2757 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 2758 [(0,1)] D [] [] [] [] [] [] none
MERGE 2759 [(0,1),(0,0)] D [] [2761,2762,2763,2764] [] [] [((0,0),(0,1))] [] none
DISCARD 2760 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2761 [(0,1),(0,0)] D [2759] [] [] [] [((0,0),(0,1))] [2761,2762,2763,2764] CONDITIONAL_S
Y_MEAS 2762 [(0,1)] HALF_D_PLUS_2 [2759] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
IDLE 2763 [(0,0)] HALF_D_PLUS_2 [2759] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
DISCARD 2764 [(0,1)] 0 [2759] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
IDLE 2765 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 2766 [(1,0)] D [] [] [] [] [] [] none
MERGE 2767 [(1,0),(0,0)] D [] [2769,2770,2771,2772] [] [] [((0,0),(1,0))] [] none
DISCARD 2768 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2769 [(1,0),(0,0)] D [2767] [] [] [] [((0,0),(1,0))] [2769,2770,2771,2772] CONDITIONAL_S
Y_MEAS 2770 [(1,0)] HALF_D_PLUS_2 [2767] [] [] [] [] [2769,2770,2771,2772] CONDITIONAL_S
IDLE 2771 [(0,0)] HALF_D_PLUS_2 [2767] [] [] [] [] [2769,2770,2771,2772] CONDITIONAL_S
DISCARD 2772 [(1,0)] 0 [2767] [] [] [] [] [2769,2770,2771,2772] CONDITIONAL_S
IDLE 2773 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 2774 [(0,1)] D [] [] [] [] [] [] none
MERGE 2775 [(0,1),(0,0)] D [] [2777,2778,2779,2780] [] [] [((0,0),(0,1))] [] none
DISCARD 2776 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2777 [(0,1),(0,0)] D [2775] [] [] [] [((0,0),(0,1))] [2777,2778,2779,2780] CONDITIONAL_S
Y_MEAS 2778 [(0,1)] HALF_D_PLUS_2 [2775] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
IDLE 2779 [(0,0)] HALF_D_PLUS_2 [2775] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
DISCARD 2780 [(0,1)] 0 [2775] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
IDLE 2781 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 2782 [(1,0)] D [] [] [] [] [] [] none
MERGE 2783 [(1,0),(0,0)] D [] [2785,2786,2787,2788] [] [] [((0,0),(1,0))] [] none
DISCARD 2784 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2785 [(1,0),(0,0)] D [2783] [] [] [] [((0,0),(1,0))] [2785,2786,2787,2788] CONDITIONAL_S
Y_MEAS 2786 [(1,0)] HALF_D_PLUS_2 [2783] [] [] [] [] [2785,2786,2787,2788] CONDITIONAL_S
IDLE 2787 [(0,0)] HALF_D_PLUS_2 [2783] [] [] [] [] [2785,2786,2787,2788] CONDITIONAL_S
DISCARD 2788 [(1,0)] 0 [2783] [] [] [] [] [2785,2786,2787,2788] CONDITIONAL_S
IDLE 2789 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2790 [(0,1)] D [] [] [] [] [] [] none
MERGE 2791 [(0,1),(0,0)] D [] [2793,2794,2795,2796] [] [] [((0,0),(0,1))] [] none
DISCARD 2792 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2793 [(0,1),(0,0)] D [2791] [] [] [] [((0,0),(0,1))] [2793,2794,2795,2796] CONDITIONAL_S
Y_MEAS 2794 [(0,1)] HALF_D_PLUS_2 [2791] [] [] [] [] [2793,2794,2795,2796] CONDITIONAL_S
IDLE 2795 [(0,0)] HALF_D_PLUS_2 [2791] [] [] [] [] [2793,2794,2795,2796] CONDITIONAL_S
DISCARD 2796 [(0,1)] 0 [2791] [] [] [] [] [2793,2794,2795,2796] CONDITIONAL_S
IDLE 2797 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2798 [(1,0)] D [] [] [] [] [] [] none
MERGE 2799 [(1,0),(0,0)] D [] [2801,2802,2803,2804] [] [] [((0,0),(1,0))] [] none
DISCARD 2800 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2801 [(1,0),(0,0)] D [2799] [] [] [] [((0,0),(1,0))] [2801,2802,2803,2804] CONDITIONAL_S
Y_MEAS 2802 [(1,0)] HALF_D_PLUS_2 [2799] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
IDLE 2803 [(0,0)] HALF_D_PLUS_2 [2799] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
DISCARD 2804 [(1,0)] 0 [2799] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
IDLE 2805 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2806 [(0,1)] D [] [] [] [] [] [] none
MERGE 2807 [(0,1),(0,0)] D [] [2809,2810,2811,2812] [] [] [((0,0),(0,1))] [] none
DISCARD 2808 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2809 [(0,1),(0,0)] D [2807] [] [] [] [((0,0),(0,1))] [2809,2810,2811,2812] CONDITIONAL_S
Y_MEAS 2810 [(0,1)] HALF_D_PLUS_2 [2807] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
IDLE 2811 [(0,0)] HALF_D_PLUS_2 [2807] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
DISCARD 2812 [(0,1)] 0 [2807] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
IDLE 2813 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2814 [(1,0)] D [] [] [] [] [] [] none
MERGE 2815 [(1,0),(0,0)] D [] [2817,2818,2819,2820] [] [] [((0,0),(1,0))] [] none
DISCARD 2816 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2817 [(1,0),(0,0)] D [2815] [] [] [] [((0,0),(1,0))] [2817,2818,2819,2820] CONDITIONAL_S
Y_MEAS 2818 [(1,0)] HALF_D_PLUS_2 [2815] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
IDLE 2819 [(0,0)] HALF_D_PLUS_2 [2815] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
DISCARD 2820 [(1,0)] 0 [2815] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
IDLE 2821 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 2822 [(0,1)] D [] [] [] [] [] [] none
MERGE 2823 [(0,1),(0,0)] D [] [2825,2826,2827,2828] [] [] [((0,0),(0,1))] [] none
DISCARD 2824 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2825 [(0,1),(0,0)] D [2823] [] [] [] [((0,0),(0,1))] [2825,2826,2827,2828] CONDITIONAL_S
Y_MEAS 2826 [(0,1)] HALF_D_PLUS_2 [2823] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
IDLE 2827 [(0,0)] HALF_D_PLUS_2 [2823] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
DISCARD 2828 [(0,1)] 0 [2823] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
IDLE 2829 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2830 [(1,0)] D [] [] [] [] [] [] none
MERGE 2831 [(1,0),(0,0)] D [] [2833,2834,2835,2836] [] [] [((0,0),(1,0))] [] none
DISCARD 2832 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2833 [(1,0),(0,0)] D [2831] [] [] [] [((0,0),(1,0))] [2833,2834,2835,2836] CONDITIONAL_S
Y_MEAS 2834 [(1,0)] HALF_D_PLUS_2 [2831] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
IDLE 2835 [(0,0)] HALF_D_PLUS_2 [2831] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
DISCARD 2836 [(1,0)] 0 [2831] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
IDLE 2837 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 2838 [(0,1)] D [] [] [] [] [] [] none
MERGE 2839 [(0,1),(0,0)] D [] [2841,2842,2843,2844] [] [] [((0,0),(0,1))] [] none
DISCARD 2840 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2841 [(0,1),(0,0)] D [2839] [] [] [] [((0,0),(0,1))] [2841,2842,2843,2844] CONDITIONAL_S
Y_MEAS 2842 [(0,1)] HALF_D_PLUS_2 [2839] [] [] [] [] [2841,2842,2843,2844] CONDITIONAL_S
IDLE 2843 [(0,0)] HALF_D_PLUS_2 [2839] [] [] [] [] [2841,2842,2843,2844] CONDITIONAL_S
DISCARD 2844 [(0,1)] 0 [2839] [] [] [] [] [2841,2842,2843,2844] CONDITIONAL_S
IDLE 2845 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2846 [(1,0)] D [] [] [] [] [] [] none
MERGE 2847 [(1,0),(0,0)] D [] [2849,2850,2851,2852] [] [] [((0,0),(1,0))] [] none
DISCARD 2848 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2849 [(1,0),(0,0)] D [2847] [] [] [] [((0,0),(1,0))] [2849,2850,2851,2852] CONDITIONAL_S
Y_MEAS 2850 [(1,0)] HALF_D_PLUS_2 [2847] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
IDLE 2851 [(0,0)] HALF_D_PLUS_2 [2847] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
DISCARD 2852 [(1,0)] 0 [2847] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
IDLE 2853 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2854 [(0,1)] D [] [] [] [] [] [] none
MERGE 2855 [(0,1),(0,0)] D [] [2857,2858,2859,2860] [] [] [((0,0),(0,1))] [] none
DISCARD 2856 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2857 [(0,1),(0,0)] D [2855] [] [] [] [((0,0),(0,1))] [2857,2858,2859,2860] CONDITIONAL_S
Y_MEAS 2858 [(0,1)] HALF_D_PLUS_2 [2855] [] [] [] [] [2857,2858,2859,2860] CONDITIONAL_S
IDLE 2859 [(0,0)] HALF_D_PLUS_2 [2855] [] [] [] [] [2857,2858,2859,2860] CONDITIONAL_S
DISCARD 2860 [(0,1)] 0 [2855] [] [] [] [] [2857,2858,2859,2860] CONDITIONAL_S
IDLE 2861 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2862 [(1,0)] D [] [] [] [] [] [] none
MERGE 2863 [(1,0),(0,0)] D [] [2865,2866,2867,2868] [] [] [((0,0),(1,0))] [] none
DISCARD 2864 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2865 [(1,0),(0,0)] D [2863] [] [] [] [((0,0),(1,0))] [2865,2866,2867,2868] CONDITIONAL_S
Y_MEAS 2866 [(1,0)] HALF_D_PLUS_2 [2863] [] [] [] [] [2865,2866,2867,2868] CONDITIONAL_S
IDLE 2867 [(0,0)] HALF_D_PLUS_2 [2863] [] [] [] [] [2865,2866,2867,2868] CONDITIONAL_S
DISCARD 2868 [(1,0)] 0 [2863] [] [] [] [] [2865,2866,2867,2868] CONDITIONAL_S
IDLE 2869 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 2870 [(0,1)] D [] [] [] [] [] [] none
MERGE 2871 [(0,1),(0,0)] D [] [2873,2874,2875,2876] [] [] [((0,0),(0,1))] [] none
DISCARD 2872 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2873 [(0,1),(0,0)] D [2871] [] [] [] [((0,0),(0,1))] [2873,2874,2875,2876] CONDITIONAL_S
Y_MEAS 2874 [(0,1)] HALF_D_PLUS_2 [2871] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
IDLE 2875 [(0,0)] HALF_D_PLUS_2 [2871] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
DISCARD 2876 [(0,1)] 0 [2871] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
IDLE 2877 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2878 [(1,0)] D [] [] [] [] [] [] none
MERGE 2879 [(1,0),(0,0)] D [] [2881,2882,2883,2884] [] [] [((0,0),(1,0))] [] none
DISCARD 2880 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2881 [(1,0),(0,0)] D [2879] [] [] [] [((0,0),(1,0))] [2881,2882,2883,2884] CONDITIONAL_S
Y_MEAS 2882 [(1,0)] HALF_D_PLUS_2 [2879] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
IDLE 2883 [(0,0)] HALF_D_PLUS_2 [2879] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
DISCARD 2884 [(1,0)] 0 [2879] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
IDLE 2885 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2886 [(0,1)] D [] [] [] [] [] [] none
MERGE 2887 [(0,1),(0,0)] D [] [2889,2890,2891,2892] [] [] [((0,0),(0,1))] [] none
DISCARD 2888 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2889 [(0,1),(0,0)] D [2887] [] [] [] [((0,0),(0,1))] [2889,2890,2891,2892] CONDITIONAL_S
Y_MEAS 2890 [(0,1)] HALF_D_PLUS_2 [2887] [] [] [] [] [2889,2890,2891,2892] CONDITIONAL_S
IDLE 2891 [(0,0)] HALF_D_PLUS_2 [2887] [] [] [] [] [2889,2890,2891,2892] CONDITIONAL_S
DISCARD 2892 [(0,1)] 0 [2887] [] [] [] [] [2889,2890,2891,2892] CONDITIONAL_S
IDLE 2893 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2894 [(1,0)] D [] [] [] [] [] [] none
MERGE 2895 [(1,0),(0,0)] D [] [2897,2898,2899,2900] [] [] [((0,0),(1,0))] [] none
DISCARD 2896 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2897 [(1,0),(0,0)] D [2895] [] [] [] [((0,0),(1,0))] [2897,2898,2899,2900] CONDITIONAL_S
Y_MEAS 2898 [(1,0)] HALF_D_PLUS_2 [2895] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
IDLE 2899 [(0,0)] HALF_D_PLUS_2 [2895] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
DISCARD 2900 [(1,0)] 0 [2895] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
IDLE 2901 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2902 [(0,1)] D [] [] [] [] [] [] none
MERGE 2903 [(0,1),(0,0)] D [] [2905,2906,2907,2908] [] [] [((0,0),(0,1))] [] none
DISCARD 2904 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2905 [(0,1),(0,0)] D [2903] [] [] [] [((0,0),(0,1))] [2905,2906,2907,2908] CONDITIONAL_S
Y_MEAS 2906 [(0,1)] HALF_D_PLUS_2 [2903] [] [] [] [] [2905,2906,2907,2908] CONDITIONAL_S
IDLE 2907 [(0,0)] HALF_D_PLUS_2 [2903] [] [] [] [] [2905,2906,2907,2908] CONDITIONAL_S
DISCARD 2908 [(0,1)] 0 [2903] [] [] [] [] [2905,2906,2907,2908] CONDITIONAL_S
IDLE 2909 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 2910 [(1,0)] D [] [] [] [] [] [] none
MERGE 2911 [(1,0),(0,0)] D [] [2913,2914,2915,2916] [] [] [((0,0),(1,0))] [] none
DISCARD 2912 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2913 [(1,0),(0,0)] D [2911] [] [] [] [((0,0),(1,0))] [2913,2914,2915,2916] CONDITIONAL_S
Y_MEAS 2914 [(1,0)] HALF_D_PLUS_2 [2911] [] [] [] [] [2913,2914,2915,2916] CONDITIONAL_S
IDLE 2915 [(0,0)] HALF_D_PLUS_2 [2911] [] [] [] [] [2913,2914,2915,2916] CONDITIONAL_S
DISCARD 2916 [(1,0)] 0 [2911] [] [] [] [] [2913,2914,2915,2916] CONDITIONAL_S
IDLE 2917 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2918 [(0,1)] D [] [] [] [] [] [] none
MERGE 2919 [(0,1),(0,0)] D [] [2921,2922,2923,2924] [] [] [((0,0),(0,1))] [] none
DISCARD 2920 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2921 [(0,1),(0,0)] D [2919] [] [] [] [((0,0),(0,1))] [2921,2922,2923,2924] CONDITIONAL_S
Y_MEAS 2922 [(0,1)] HALF_D_PLUS_2 [2919] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
IDLE 2923 [(0,0)] HALF_D_PLUS_2 [2919] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
DISCARD 2924 [(0,1)] 0 [2919] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
IDLE 2925 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2926 [(1,0)] D [] [] [] [] [] [] none
MERGE 2927 [(1,0),(0,0)] D [] [2929,2930,2931,2932] [] [] [((0,0),(1,0))] [] none
DISCARD 2928 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2929 [(1,0),(0,0)] D [2927] [] [] [] [((0,0),(1,0))] [2929,2930,2931,2932] CONDITIONAL_S
Y_MEAS 2930 [(1,0)] HALF_D_PLUS_2 [2927] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
IDLE 2931 [(0,0)] HALF_D_PLUS_2 [2927] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
DISCARD 2932 [(1,0)] 0 [2927] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
IDLE 2933 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2934 [(0,1)] D [] [] [] [] [] [] none
MERGE 2935 [(0,1),(0,0)] D [] [2937,2938,2939,2940] [] [] [((0,0),(0,1))] [] none
DISCARD 2936 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2937 [(0,1),(0,0)] D [2935] [] [] [] [((0,0),(0,1))] [2937,2938,2939,2940] CONDITIONAL_S
Y_MEAS 2938 [(0,1)] HALF_D_PLUS_2 [2935] [] [] [] [] [2937,2938,2939,2940] CONDITIONAL_S
IDLE 2939 [(0,0)] HALF_D_PLUS_2 [2935] [] [] [] [] [2937,2938,2939,2940] CONDITIONAL_S
DISCARD 2940 [(0,1)] 0 [2935] [] [] [] [] [2937,2938,2939,2940] CONDITIONAL_S
IDLE 2941 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2942 [(1,0)] D [] [] [] [] [] [] none
MERGE 2943 [(1,0),(0,0)] D [] [2945,2946,2947,2948] [] [] [((0,0),(1,0))] [] none
DISCARD 2944 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2945 [(1,0),(0,0)] D [2943] [] [] [] [((0,0),(1,0))] [2945,2946,2947,2948] CONDITIONAL_S
Y_MEAS 2946 [(1,0)] HALF_D_PLUS_2 [2943] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
IDLE 2947 [(0,0)] HALF_D_PLUS_2 [2943] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
DISCARD 2948 [(1,0)] 0 [2943] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
IDLE 2949 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 2950 [(0,1)] D [] [] [] [] [] [] none
MERGE 2951 [(0,1),(0,0)] D [] [2953,2954,2955,2956] [] [] [((0,0),(0,1))] [] none
DISCARD 2952 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2953 [(0,1),(0,0)] D [2951] [] [] [] [((0,0),(0,1))] [2953,2954,2955,2956] CONDITIONAL_S
Y_MEAS 2954 [(0,1)] HALF_D_PLUS_2 [2951] [] [] [] [] [2953,2954,2955,2956] CONDITIONAL_S
IDLE 2955 [(0,0)] HALF_D_PLUS_2 [2951] [] [] [] [] [2953,2954,2955,2956] CONDITIONAL_S
DISCARD 2956 [(0,1)] 0 [2951] [] [] [] [] [2953,2954,2955,2956] CONDITIONAL_S
IDLE 2957 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2958 [(1,0)] D [] [] [] [] [] [] none
MERGE 2959 [(1,0),(0,0)] D [] [2961,2962,2963,2964] [] [] [((0,0),(1,0))] [] none
DISCARD 2960 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2961 [(1,0),(0,0)] D [2959] [] [] [] [((0,0),(1,0))] [2961,2962,2963,2964] CONDITIONAL_S
Y_MEAS 2962 [(1,0)] HALF_D_PLUS_2 [2959] [] [] [] [] [2961,2962,2963,2964] CONDITIONAL_S
IDLE 2963 [(0,0)] HALF_D_PLUS_2 [2959] [] [] [] [] [2961,2962,2963,2964] CONDITIONAL_S
DISCARD 2964 [(1,0)] 0 [2959] [] [] [] [] [2961,2962,2963,2964] CONDITIONAL_S
IDLE 2965 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 2966 [(0,1)] D [] [] [] [] [] [] none
MERGE 2967 [(0,1),(0,0)] D [] [2969,2970,2971,2972] [] [] [((0,0),(0,1))] [] none
DISCARD 2968 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2969 [(0,1),(0,0)] D [2967] [] [] [] [((0,0),(0,1))] [2969,2970,2971,2972] CONDITIONAL_S
Y_MEAS 2970 [(0,1)] HALF_D_PLUS_2 [2967] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
IDLE 2971 [(0,0)] HALF_D_PLUS_2 [2967] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
DISCARD 2972 [(0,1)] 0 [2967] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
IDLE 2973 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2974 [(1,0)] D [] [] [] [] [] [] none
MERGE 2975 [(1,0),(0,0)] D [] [2977,2978,2979,2980] [] [] [((0,0),(1,0))] [] none
DISCARD 2976 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2977 [(1,0),(0,0)] D [2975] [] [] [] [((0,0),(1,0))] [2977,2978,2979,2980] CONDITIONAL_S
Y_MEAS 2978 [(1,0)] HALF_D_PLUS_2 [2975] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
IDLE 2979 [(0,0)] HALF_D_PLUS_2 [2975] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
DISCARD 2980 [(1,0)] 0 [2975] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
IDLE 2981 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2982 [(0,1)] D [] [] [] [] [] [] none
MERGE 2983 [(0,1),(0,0)] D [] [2985,2986,2987,2988] [] [] [((0,0),(0,1))] [] none
DISCARD 2984 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2985 [(0,1),(0,0)] D [2983] [] [] [] [((0,0),(0,1))] [2985,2986,2987,2988] CONDITIONAL_S
Y_MEAS 2986 [(0,1)] HALF_D_PLUS_2 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
IDLE 2987 [(0,0)] HALF_D_PLUS_2 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
DISCARD 2988 [(0,1)] 0 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
IDLE 2989 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2990 [(1,0)] D [] [] [] [] [] [] none
MERGE 2991 [(1,0),(0,0)] D [] [2993,2994,2995,2996] [] [] [((0,0),(1,0))] [] none
DISCARD 2992 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2993 [(1,0),(0,0)] D [2991] [] [] [] [((0,0),(1,0))] [2993,2994,2995,2996] CONDITIONAL_S
Y_MEAS 2994 [(1,0)] HALF_D_PLUS_2 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
IDLE 2995 [(0,0)] HALF_D_PLUS_2 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
DISCARD 2996 [(1,0)] 0 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
IDLE 2997 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 2998 [(0,1)] D [] [] [] [] [] [] none
MERGE 2999 [(0,1),(0,0)] D [] [3001,3002,3003,3004] [] [] [((0,0),(0,1))] [] none
DISCARD 3000 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3001 [(0,1),(0,0)] D [2999] [] [] [] [((0,0),(0,1))] [3001,3002,3003,3004] CONDITIONAL_S
Y_MEAS 3002 [(0,1)] HALF_D_PLUS_2 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
IDLE 3003 [(0,0)] HALF_D_PLUS_2 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
DISCARD 3004 [(0,1)] 0 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
IDLE 3005 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3006 [(1,0)] D [] [] [] [] [] [] none
MERGE 3007 [(1,0),(0,0)] D [] [3009,3010,3011,3012] [] [] [((0,0),(1,0))] [] none
DISCARD 3008 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3009 [(1,0),(0,0)] D [3007] [] [] [] [((0,0),(1,0))] [3009,3010,3011,3012] CONDITIONAL_S
Y_MEAS 3010 [(1,0)] HALF_D_PLUS_2 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
IDLE 3011 [(0,0)] HALF_D_PLUS_2 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
DISCARD 3012 [(1,0)] 0 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
IDLE 3013 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3014 [(0,1)] D [] [] [] [] [] [] none
MERGE 3015 [(0,1),(0,0)] D [] [3017,3018,3019,3020] [] [] [((0,0),(0,1))] [] none
DISCARD 3016 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3017 [(0,1),(0,0)] D [3015] [] [] [] [((0,0),(0,1))] [3017,3018,3019,3020] CONDITIONAL_S
Y_MEAS 3018 [(0,1)] HALF_D_PLUS_2 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
IDLE 3019 [(0,0)] HALF_D_PLUS_2 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
DISCARD 3020 [(0,1)] 0 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
IDLE 3021 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 3022 [(1,0)] D [] [] [] [] [] [] none
MERGE 3023 [(1,0),(0,0)] D [] [3025,3026,3027,3028] [] [] [((0,0),(1,0))] [] none
DISCARD 3024 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3025 [(1,0),(0,0)] D [3023] [] [] [] [((0,0),(1,0))] [3025,3026,3027,3028] CONDITIONAL_S
Y_MEAS 3026 [(1,0)] HALF_D_PLUS_2 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3027 [(0,0)] HALF_D_PLUS_2 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
DISCARD 3028 [(1,0)] 0 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3029 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 3030 [(0,1)] D [] [] [] [] [] [] none
MERGE 3031 [(0,1),(0,0)] D [] [3033,3034,3035,3036] [] [] [((0,0),(0,1))] [] none
DISCARD 3032 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3033 [(0,1),(0,0)] D [3031] [] [] [] [((0,0),(0,1))] [3033,3034,3035,3036] CONDITIONAL_S
Y_MEAS 3034 [(0,1)] HALF_D_PLUS_2 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
IDLE 3035 [(0,0)] HALF_D_PLUS_2 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
DISCARD 3036 [(0,1)] 0 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
IDLE 3037 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 3038 [(1,0)] D [] [] [] [] [] [] none
MERGE 3039 [(1,0),(0,0)] D [] [3041,3042,3043,3044] [] [] [((0,0),(1,0))] [] none
DISCARD 3040 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3041 [(1,0),(0,0)] D [3039] [] [] [] [((0,0),(1,0))] [3041,3042,3043,3044] CONDITIONAL_S
Y_MEAS 3042 [(1,0)] HALF_D_PLUS_2 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
IDLE 3043 [(0,0)] HALF_D_PLUS_2 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
DISCARD 3044 [(1,0)] 0 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
IDLE 3045 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3046 [(0,1)] D [] [] [] [] [] [] none
MERGE 3047 [(0,1),(0,0)] D [] [3049,3050,3051,3052] [] [] [((0,0),(0,1))] [] none
DISCARD 3048 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3049 [(0,1),(0,0)] D [3047] [] [] [] [((0,0),(0,1))] [3049,3050,3051,3052] CONDITIONAL_S
Y_MEAS 3050 [(0,1)] HALF_D_PLUS_2 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
IDLE 3051 [(0,0)] HALF_D_PLUS_2 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
DISCARD 3052 [(0,1)] 0 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
IDLE 3053 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 3054 [(1,0)] D [] [] [] [] [] [] none
MERGE 3055 [(1,0),(0,0)] D [] [3057,3058,3059,3060] [] [] [((0,0),(1,0))] [] none
DISCARD 3056 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3057 [(1,0),(0,0)] D [3055] [] [] [] [((0,0),(1,0))] [3057,3058,3059,3060] CONDITIONAL_S
Y_MEAS 3058 [(1,0)] HALF_D_PLUS_2 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
IDLE 3059 [(0,0)] HALF_D_PLUS_2 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
DISCARD 3060 [(1,0)] 0 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
IDLE 3061 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3062 [(0,1)] D [] [] [] [] [] [] none
MERGE 3063 [(0,1),(0,0)] D [] [3065,3066,3067,3068] [] [] [((0,0),(0,1))] [] none
DISCARD 3064 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3065 [(0,1),(0,0)] D [3063] [] [] [] [((0,0),(0,1))] [3065,3066,3067,3068] CONDITIONAL_S
Y_MEAS 3066 [(0,1)] HALF_D_PLUS_2 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
IDLE 3067 [(0,0)] HALF_D_PLUS_2 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
DISCARD 3068 [(0,1)] 0 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
IDLE 3069 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3070 [(1,0)] D [] [] [] [] [] [] none
MERGE 3071 [(1,0),(0,0)] D [] [3073,3074,3075,3076] [] [] [((0,0),(1,0))] [] none
DISCARD 3072 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3073 [(1,0),(0,0)] D [3071] [] [] [] [((0,0),(1,0))] [3073,3074,3075,3076] CONDITIONAL_S
Y_MEAS 3074 [(1,0)] HALF_D_PLUS_2 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
IDLE 3075 [(0,0)] HALF_D_PLUS_2 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
DISCARD 3076 [(1,0)] 0 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
IDLE 3077 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 3078 [(0,1)] D [] [] [] [] [] [] none
MERGE 3079 [(0,1),(0,0)] D [] [3081,3082,3083,3084] [] [] [((0,0),(0,1))] [] none
DISCARD 3080 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3081 [(0,1),(0,0)] D [3079] [] [] [] [((0,0),(0,1))] [3081,3082,3083,3084] CONDITIONAL_S
Y_MEAS 3082 [(0,1)] HALF_D_PLUS_2 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3083 [(0,0)] HALF_D_PLUS_2 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
DISCARD 3084 [(0,1)] 0 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3085 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3086 [(1,0)] D [] [] [] [] [] [] none
MERGE 3087 [(1,0),(0,0)] D [] [3089,3090,3091,3092] [] [] [((0,0),(1,0))] [] none
DISCARD 3088 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3089 [(1,0),(0,0)] D [3087] [] [] [] [((0,0),(1,0))] [3089,3090,3091,3092] CONDITIONAL_S
Y_MEAS 3090 [(1,0)] HALF_D_PLUS_2 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
IDLE 3091 [(0,0)] HALF_D_PLUS_2 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
DISCARD 3092 [(1,0)] 0 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
IDLE 3093 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 3094 [(0,1)] D [] [] [] [] [] [] none
MERGE 3095 [(0,1),(0,0)] D [] [3097,3098,3099,3100] [] [] [((0,0),(0,1))] [] none
DISCARD 3096 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3097 [(0,1),(0,0)] D [3095] [] [] [] [((0,0),(0,1))] [3097,3098,3099,3100] CONDITIONAL_S
Y_MEAS 3098 [(0,1)] HALF_D_PLUS_2 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
IDLE 3099 [(0,0)] HALF_D_PLUS_2 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
DISCARD 3100 [(0,1)] 0 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
IDLE 3101 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 3102 [(1,0)] D [] [] [] [] [] [] none
MERGE 3103 [(1,0),(0,0)] D [] [3105,3106,3107,3108] [] [] [((0,0),(1,0))] [] none
DISCARD 3104 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3105 [(1,0),(0,0)] D [3103] [] [] [] [((0,0),(1,0))] [3105,3106,3107,3108] CONDITIONAL_S
Y_MEAS 3106 [(1,0)] HALF_D_PLUS_2 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
IDLE 3107 [(0,0)] HALF_D_PLUS_2 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
DISCARD 3108 [(1,0)] 0 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
IDLE 3109 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 3110 [(0,1)] D [] [] [] [] [] [] none
MERGE 3111 [(0,1),(0,0)] D [] [3113,3114,3115,3116] [] [] [((0,0),(0,1))] [] none
DISCARD 3112 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3113 [(0,1),(0,0)] D [3111] [] [] [] [((0,0),(0,1))] [3113,3114,3115,3116] CONDITIONAL_S
Y_MEAS 3114 [(0,1)] HALF_D_PLUS_2 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
IDLE 3115 [(0,0)] HALF_D_PLUS_2 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
DISCARD 3116 [(0,1)] 0 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
IDLE 3117 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 3118 [(1,0)] D [] [] [] [] [] [] none
MERGE 3119 [(1,0),(0,0)] D [] [3121,3122,3123,3124] [] [] [((0,0),(1,0))] [] none
DISCARD 3120 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3121 [(1,0),(0,0)] D [3119] [] [] [] [((0,0),(1,0))] [3121,3122,3123,3124] CONDITIONAL_S
Y_MEAS 3122 [(1,0)] HALF_D_PLUS_2 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3123 [(0,0)] HALF_D_PLUS_2 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
DISCARD 3124 [(1,0)] 0 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3125 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3126 [(0,1)] D [] [] [] [] [] [] none
MERGE 3127 [(0,1),(0,0)] D [] [3129,3130,3131,3132] [] [] [((0,0),(0,1))] [] none
DISCARD 3128 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3129 [(0,1),(0,0)] D [3127] [] [] [] [((0,0),(0,1))] [3129,3130,3131,3132] CONDITIONAL_S
Y_MEAS 3130 [(0,1)] HALF_D_PLUS_2 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
IDLE 3131 [(0,0)] HALF_D_PLUS_2 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
DISCARD 3132 [(0,1)] 0 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
IDLE 3133 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3134 [(1,0)] D [] [] [] [] [] [] none
MERGE 3135 [(1,0),(0,0)] D [] [3137,3138,3139,3140] [] [] [((0,0),(1,0))] [] none
DISCARD 3136 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3137 [(1,0),(0,0)] D [3135] [] [] [] [((0,0),(1,0))] [3137,3138,3139,3140] CONDITIONAL_S
Y_MEAS 3138 [(1,0)] HALF_D_PLUS_2 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
IDLE 3139 [(0,0)] HALF_D_PLUS_2 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
DISCARD 3140 [(1,0)] 0 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
IDLE 3141 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 3142 [(0,1)] D [] [] [] [] [] [] none
MERGE 3143 [(0,1),(0,0)] D [] [3145,3146,3147,3148] [] [] [((0,0),(0,1))] [] none
DISCARD 3144 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3145 [(0,1),(0,0)] D [3143] [] [] [] [((0,0),(0,1))] [3145,3146,3147,3148] CONDITIONAL_S
Y_MEAS 3146 [(0,1)] HALF_D_PLUS_2 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
IDLE 3147 [(0,0)] HALF_D_PLUS_2 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
DISCARD 3148 [(0,1)] 0 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
IDLE 3149 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3150 [(1,0)] D [] [] [] [] [] [] none
MERGE 3151 [(1,0),(0,0)] D [] [3153,3154,3155,3156] [] [] [((0,0),(1,0))] [] none
DISCARD 3152 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3153 [(1,0),(0,0)] D [3151] [] [] [] [((0,0),(1,0))] [3153,3154,3155,3156] CONDITIONAL_S
Y_MEAS 3154 [(1,0)] HALF_D_PLUS_2 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3155 [(0,0)] HALF_D_PLUS_2 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
DISCARD 3156 [(1,0)] 0 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3157 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 3158 [(0,1)] D [] [] [] [] [] [] none
MERGE 3159 [(0,1),(0,0)] D [] [3161,3162,3163,3164] [] [] [((0,0),(0,1))] [] none
DISCARD 3160 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3161 [(0,1),(0,0)] D [3159] [] [] [] [((0,0),(0,1))] [3161,3162,3163,3164] CONDITIONAL_S
Y_MEAS 3162 [(0,1)] HALF_D_PLUS_2 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
IDLE 3163 [(0,0)] HALF_D_PLUS_2 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
DISCARD 3164 [(0,1)] 0 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
IDLE 3165 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3166 [(1,0)] D [] [] [] [] [] [] none
MERGE 3167 [(1,0),(0,0)] D [] [3169,3170,3171,3172] [] [] [((0,0),(1,0))] [] none
DISCARD 3168 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3169 [(1,0),(0,0)] D [3167] [] [] [] [((0,0),(1,0))] [3169,3170,3171,3172] CONDITIONAL_S
Y_MEAS 3170 [(1,0)] HALF_D_PLUS_2 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
IDLE 3171 [(0,0)] HALF_D_PLUS_2 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
DISCARD 3172 [(1,0)] 0 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
IDLE 3173 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3174 [(0,1)] D [] [] [] [] [] [] none
MERGE 3175 [(0,1),(0,0)] D [] [3177,3178,3179,3180] [] [] [((0,0),(0,1))] [] none
DISCARD 3176 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3177 [(0,1),(0,0)] D [3175] [] [] [] [((0,0),(0,1))] [3177,3178,3179,3180] CONDITIONAL_S
Y_MEAS 3178 [(0,1)] HALF_D_PLUS_2 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
IDLE 3179 [(0,0)] HALF_D_PLUS_2 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
DISCARD 3180 [(0,1)] 0 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
IDLE 3181 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 3182 [(1,0)] D [] [] [] [] [] [] none
MERGE 3183 [(1,0),(0,0)] D [] [3185,3186,3187,3188] [] [] [((0,0),(1,0))] [] none
DISCARD 3184 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3185 [(1,0),(0,0)] D [3183] [] [] [] [((0,0),(1,0))] [3185,3186,3187,3188] CONDITIONAL_S
Y_MEAS 3186 [(1,0)] HALF_D_PLUS_2 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
IDLE 3187 [(0,0)] HALF_D_PLUS_2 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
DISCARD 3188 [(1,0)] 0 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
IDLE 3189 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3190 [(0,1)] D [] [] [] [] [] [] none
MERGE 3191 [(0,1),(0,0)] D [] [3193,3194,3195,3196] [] [] [((0,0),(0,1))] [] none
DISCARD 3192 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3193 [(0,1),(0,0)] D [3191] [] [] [] [((0,0),(0,1))] [3193,3194,3195,3196] CONDITIONAL_S
Y_MEAS 3194 [(0,1)] HALF_D_PLUS_2 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3195 [(0,0)] HALF_D_PLUS_2 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
DISCARD 3196 [(0,1)] 0 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3197 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3198 [(1,0)] D [] [] [] [] [] [] none
MERGE 3199 [(1,0),(0,0)] D [] [3201,3202,3203,3204] [] [] [((0,0),(1,0))] [] none
DISCARD 3200 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3201 [(1,0),(0,0)] D [3199] [] [] [] [((0,0),(1,0))] [3201,3202,3203,3204] CONDITIONAL_S
Y_MEAS 3202 [(1,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3203 [(0,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
DISCARD 3204 [(1,0)] 0 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3205 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 3206 [(0,1)] D [] [] [] [] [] [] none
MERGE 3207 [(0,1),(0,0)] D [] [3209,3210,3211,3212] [] [] [((0,0),(0,1))] [] none
DISCARD 3208 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3209 [(0,1),(0,0)] D [3207] [] [] [] [((0,0),(0,1))] [3209,3210,3211,3212] CONDITIONAL_S
Y_MEAS 3210 [(0,1)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3211 [(0,0)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
DISCARD 3212 [(0,1)] 0 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3213 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 3214 [(1,0)] D [] [] [] [] [] [] none
MERGE 3215 [(1,0),(0,0)] D [] [3217,3218,3219,3220] [] [] [((0,0),(1,0))] [] none
DISCARD 3216 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3217 [(1,0),(0,0)] D [3215] [] [] [] [((0,0),(1,0))] [3217,3218,3219,3220] CONDITIONAL_S
Y_MEAS 3218 [(1,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3219 [(0,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
DISCARD 3220 [(1,0)] 0 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3221 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 3222 [(0,1)] D [] [] [] [] [] [] none
MERGE 3223 [(0,1),(0,0)] D [] [3225,3226,3227,3228] [] [] [((0,0),(0,1))] [] none
DISCARD 3224 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3225 [(0,1),(0,0)] D [3223] [] [] [] [((0,0),(0,1))] [3225,3226,3227,3228] CONDITIONAL_S
Y_MEAS 3226 [(0,1)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3227 [(0,0)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
DISCARD 3228 [(0,1)] 0 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3229 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3230 [(1,0)] D [] [] [] [] [] [] none
MERGE 3231 [(1,0),(0,0)] D [] [3233,3234,3235,3236] [] [] [((0,0),(1,0))] [] none
DISCARD 3232 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3233 [(1,0),(0,0)] D [3231] [] [] [] [((0,0),(1,0))] [3233,3234,3235,3236] CONDITIONAL_S
Y_MEAS 3234 [(1,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3235 [(0,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
DISCARD 3236 [(1,0)] 0 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3237 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 3238 [(0,1)] D [] [] [] [] [] [] none
MERGE 3239 [(0,1),(0,0)] D [] [3241,3242,3243,3244] [] [] [((0,0),(0,1))] [] none
DISCARD 3240 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3241 [(0,1),(0,0)] D [3239] [] [] [] [((0,0),(0,1))] [3241,3242,3243,3244] CONDITIONAL_S
Y_MEAS 3242 [(0,1)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3243 [(0,0)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
DISCARD 3244 [(0,1)] 0 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3245 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 3246 [(1,0)] D [] [] [] [] [] [] none
MERGE 3247 [(1,0),(0,0)] D [] [3249,3250,3251,3252] [] [] [((0,0),(1,0))] [] none
DISCARD 3248 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3249 [(1,0),(0,0)] D [3247] [] [] [] [((0,0),(1,0))] [3249,3250,3251,3252] CONDITIONAL_S
Y_MEAS 3250 [(1,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3251 [(0,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
DISCARD 3252 [(1,0)] 0 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3253 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3254 [(0,1)] D [] [] [] [] [] [] none
MERGE 3255 [(0,1),(0,0)] D [] [3257,3258,3259,3260] [] [] [((0,0),(0,1))] [] none
DISCARD 3256 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3257 [(0,1),(0,0)] D [3255] [] [] [] [((0,0),(0,1))] [3257,3258,3259,3260] CONDITIONAL_S
Y_MEAS 3258 [(0,1)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3259 [(0,0)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
DISCARD 3260 [(0,1)] 0 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3261 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3262 [(1,0)] D [] [] [] [] [] [] none
MERGE 3263 [(1,0),(0,0)] D [] [3265,3266,3267,3268] [] [] [((0,0),(1,0))] [] none
DISCARD 3264 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3265 [(1,0),(0,0)] D [3263] [] [] [] [((0,0),(1,0))] [3265,3266,3267,3268] CONDITIONAL_S
Y_MEAS 3266 [(1,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3267 [(0,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
DISCARD 3268 [(1,0)] 0 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3269 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3270 [(0,1)] D [] [] [] [] [] [] none
MERGE 3271 [(0,1),(0,0)] D [] [3273,3274,3275,3276] [] [] [((0,0),(0,1))] [] none
DISCARD 3272 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3273 [(0,1),(0,0)] D [3271] [] [] [] [((0,0),(0,1))] [3273,3274,3275,3276] CONDITIONAL_S
Y_MEAS 3274 [(0,1)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3275 [(0,0)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
DISCARD 3276 [(0,1)] 0 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3277 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 3278 [(1,0)] D [] [] [] [] [] [] none
MERGE 3279 [(1,0),(0,0)] D [] [3281,3282,3283,3284] [] [] [((0,0),(1,0))] [] none
DISCARD 3280 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3281 [(1,0),(0,0)] D [3279] [] [] [] [((0,0),(1,0))] [3281,3282,3283,3284] CONDITIONAL_S
Y_MEAS 3282 [(1,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3283 [(0,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
DISCARD 3284 [(1,0)] 0 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3285 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3286 [(0,1)] D [] [] [] [] [] [] none
MERGE 3287 [(0,1),(0,0)] D [] [3289,3290,3291,3292] [] [] [((0,0),(0,1))] [] none
DISCARD 3288 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3289 [(0,1),(0,0)] D [3287] [] [] [] [((0,0),(0,1))] [3289,3290,3291,3292] CONDITIONAL_S
Y_MEAS 3290 [(0,1)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3291 [(0,0)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
DISCARD 3292 [(0,1)] 0 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3293 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 3294 [(1,0)] D [] [] [] [] [] [] none
MERGE 3295 [(1,0),(0,0)] D [] [3297,3298,3299,3300] [] [] [((0,0),(1,0))] [] none
DISCARD 3296 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3297 [(1,0),(0,0)] D [3295] [] [] [] [((0,0),(1,0))] [3297,3298,3299,3300] CONDITIONAL_S
Y_MEAS 3298 [(1,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3299 [(0,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
DISCARD 3300 [(1,0)] 0 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3301 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3302 [(0,1)] D [] [] [] [] [] [] none
MERGE 3303 [(0,1),(0,0)] D [] [3305,3306,3307,3308] [] [] [((0,0),(0,1))] [] none
DISCARD 3304 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3305 [(0,1),(0,0)] D [3303] [] [] [] [((0,0),(0,1))] [3305,3306,3307,3308] CONDITIONAL_S
Y_MEAS 3306 [(0,1)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3307 [(0,0)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
DISCARD 3308 [(0,1)] 0 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3309 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 3310 [(1,0)] D [] [] [] [] [] [] none
MERGE 3311 [(1,0),(0,0)] D [] [3313,3314,3315,3316] [] [] [((0,0),(1,0))] [] none
DISCARD 3312 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3313 [(1,0),(0,0)] D [3311] [] [] [] [((0,0),(1,0))] [3313,3314,3315,3316] CONDITIONAL_S
Y_MEAS 3314 [(1,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3315 [(0,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
DISCARD 3316 [(1,0)] 0 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3317 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 3318 [(0,1)] D [] [] [] [] [] [] none
MERGE 3319 [(0,1),(0,0)] D [] [3321,3322,3323,3324] [] [] [((0,0),(0,1))] [] none
DISCARD 3320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3321 [(0,1),(0,0)] D [3319] [] [] [] [((0,0),(0,1))] [3321,3322,3323,3324] CONDITIONAL_S
Y_MEAS 3322 [(0,1)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3323 [(0,0)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
DISCARD 3324 [(0,1)] 0 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3325 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3326 [(1,0)] D [] [] [] [] [] [] none
MERGE 3327 [(1,0),(0,0)] D [] [3329,3330,3331,3332] [] [] [((0,0),(1,0))] [] none
DISCARD 3328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3329 [(1,0),(0,0)] D [3327] [] [] [] [((0,0),(1,0))] [3329,3330,3331,3332] CONDITIONAL_S
Y_MEAS 3330 [(1,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3331 [(0,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
DISCARD 3332 [(1,0)] 0 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3333 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3334 [(0,1)] D [] [] [] [] [] [] none
MERGE 3335 [(0,1),(0,0)] D [] [3337,3338,3339,3340] [] [] [((0,0),(0,1))] [] none
DISCARD 3336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3337 [(0,1),(0,0)] D [3335] [] [] [] [((0,0),(0,1))] [3337,3338,3339,3340] CONDITIONAL_S
Y_MEAS 3338 [(0,1)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3339 [(0,0)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
DISCARD 3340 [(0,1)] 0 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3341 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 3342 [(1,0)] D [] [] [] [] [] [] none
MERGE 3343 [(1,0),(0,0)] D [] [3345,3346,3347,3348] [] [] [((0,0),(1,0))] [] none
DISCARD 3344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3345 [(1,0),(0,0)] D [3343] [] [] [] [((0,0),(1,0))] [3345,3346,3347,3348] CONDITIONAL_S
Y_MEAS 3346 [(1,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3347 [(0,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
DISCARD 3348 [(1,0)] 0 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3349 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 3350 [(0,1)] D [] [] [] [] [] [] none
MERGE 3351 [(0,1),(0,0)] D [] [3353,3354,3355,3356] [] [] [((0,0),(0,1))] [] none
DISCARD 3352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3353 [(0,1),(0,0)] D [3351] [] [] [] [((0,0),(0,1))] [3353,3354,3355,3356] CONDITIONAL_S
Y_MEAS 3354 [(0,1)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3355 [(0,0)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
DISCARD 3356 [(0,1)] 0 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3357 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3358 [(1,0)] D [] [] [] [] [] [] none
MERGE 3359 [(1,0),(0,0)] D [] [3361,3362,3363,3364] [] [] [((0,0),(1,0))] [] none
DISCARD 3360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3361 [(1,0),(0,0)] D [3359] [] [] [] [((0,0),(1,0))] [3361,3362,3363,3364] CONDITIONAL_S
Y_MEAS 3362 [(1,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3363 [(0,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
DISCARD 3364 [(1,0)] 0 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3365 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3366 [(0,1)] D [] [] [] [] [] [] none
MERGE 3367 [(0,1),(0,0)] D [] [3369,3370,3371,3372] [] [] [((0,0),(0,1))] [] none
DISCARD 3368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3369 [(0,1),(0,0)] D [3367] [] [] [] [((0,0),(0,1))] [3369,3370,3371,3372] CONDITIONAL_S
Y_MEAS 3370 [(0,1)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3371 [(0,0)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
DISCARD 3372 [(0,1)] 0 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3373 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3374 [(1,0)] D [] [] [] [] [] [] none
MERGE 3375 [(1,0),(0,0)] D [] [3377,3378,3379,3380] [] [] [((0,0),(1,0))] [] none
DISCARD 3376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3377 [(1,0),(0,0)] D [3375] [] [] [] [((0,0),(1,0))] [3377,3378,3379,3380] CONDITIONAL_S
Y_MEAS 3378 [(1,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3379 [(0,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
DISCARD 3380 [(1,0)] 0 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3381 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3382 [(0,1)] D [] [] [] [] [] [] none
MERGE 3383 [(0,1),(0,0)] D [] [3385,3386,3387,3388] [] [] [((0,0),(0,1))] [] none
DISCARD 3384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3385 [(0,1),(0,0)] D [3383] [] [] [] [((0,0),(0,1))] [3385,3386,3387,3388] CONDITIONAL_S
Y_MEAS 3386 [(0,1)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3387 [(0,0)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
DISCARD 3388 [(0,1)] 0 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3389 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3390 [(1,0)] D [] [] [] [] [] [] none
MERGE 3391 [(1,0),(0,0)] D [] [3393,3394,3395,3396] [] [] [((0,0),(1,0))] [] none
DISCARD 3392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3393 [(1,0),(0,0)] D [3391] [] [] [] [((0,0),(1,0))] [3393,3394,3395,3396] CONDITIONAL_S
Y_MEAS 3394 [(1,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3395 [(0,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
DISCARD 3396 [(1,0)] 0 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3397 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3398 [(0,1)] D [] [] [] [] [] [] none
MERGE 3399 [(0,1),(0,0)] D [] [3401,3402,3403,3404] [] [] [((0,0),(0,1))] [] none
DISCARD 3400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3401 [(0,1),(0,0)] D [3399] [] [] [] [((0,0),(0,1))] [3401,3402,3403,3404] CONDITIONAL_S
Y_MEAS 3402 [(0,1)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3403 [(0,0)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
DISCARD 3404 [(0,1)] 0 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3405 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3406 [(1,0)] D [] [] [] [] [] [] none
MERGE 3407 [(1,0),(0,0)] D [] [3409,3410,3411,3412] [] [] [((0,0),(1,0))] [] none
DISCARD 3408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3409 [(1,0),(0,0)] D [3407] [] [] [] [((0,0),(1,0))] [3409,3410,3411,3412] CONDITIONAL_S
Y_MEAS 3410 [(1,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3411 [(0,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
DISCARD 3412 [(1,0)] 0 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3413 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 3414 [(0,1)] D [] [] [] [] [] [] none
MERGE 3415 [(0,1),(0,0)] D [] [3417,3418,3419,3420] [] [] [((0,0),(0,1))] [] none
DISCARD 3416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3417 [(0,1),(0,0)] D [3415] [] [] [] [((0,0),(0,1))] [3417,3418,3419,3420] CONDITIONAL_S
Y_MEAS 3418 [(0,1)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3419 [(0,0)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
DISCARD 3420 [(0,1)] 0 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3421 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 3422 [(1,0)] D [] [] [] [] [] [] none
MERGE 3423 [(1,0),(0,0)] D [] [3425,3426,3427,3428] [] [] [((0,0),(1,0))] [] none
DISCARD 3424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3425 [(1,0),(0,0)] D [3423] [] [] [] [((0,0),(1,0))] [3425,3426,3427,3428] CONDITIONAL_S
Y_MEAS 3426 [(1,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3427 [(0,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
DISCARD 3428 [(1,0)] 0 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3429 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3430 [(0,1)] D [] [] [] [] [] [] none
MERGE 3431 [(0,1),(0,0)] D [] [3433,3434,3435,3436] [] [] [((0,0),(0,1))] [] none
DISCARD 3432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3433 [(0,1),(0,0)] D [3431] [] [] [] [((0,0),(0,1))] [3433,3434,3435,3436] CONDITIONAL_S
Y_MEAS 3434 [(0,1)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3435 [(0,0)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
DISCARD 3436 [(0,1)] 0 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3437 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 3438 [(1,0)] D [] [] [] [] [] [] none
MERGE 3439 [(1,0),(0,0)] D [] [3441,3442,3443,3444] [] [] [((0,0),(1,0))] [] none
DISCARD 3440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3441 [(1,0),(0,0)] D [3439] [] [] [] [((0,0),(1,0))] [3441,3442,3443,3444] CONDITIONAL_S
Y_MEAS 3442 [(1,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3443 [(0,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
DISCARD 3444 [(1,0)] 0 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3445 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 3446 [(0,1)] D [] [] [] [] [] [] none
MERGE 3447 [(0,1),(0,0)] D [] [3449,3450,3451,3452] [] [] [((0,0),(0,1))] [] none
DISCARD 3448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3449 [(0,1),(0,0)] D [3447] [] [] [] [((0,0),(0,1))] [3449,3450,3451,3452] CONDITIONAL_S
Y_MEAS 3450 [(0,1)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3451 [(0,0)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
DISCARD 3452 [(0,1)] 0 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3453 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 3454 [(1,0)] D [] [] [] [] [] [] none
MERGE 3455 [(1,0),(0,0)] D [] [3457,3458,3459,3460] [] [] [((0,0),(1,0))] [] none
DISCARD 3456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3457 [(1,0),(0,0)] D [3455] [] [] [] [((0,0),(1,0))] [3457,3458,3459,3460] CONDITIONAL_S
Y_MEAS 3458 [(1,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3459 [(0,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
DISCARD 3460 [(1,0)] 0 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3461 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3462 [(0,1)] D [] [] [] [] [] [] none
MERGE 3463 [(0,1),(0,0)] D [] [3465,3466,3467,3468] [] [] [((0,0),(0,1))] [] none
DISCARD 3464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3465 [(0,1),(0,0)] D [3463] [] [] [] [((0,0),(0,1))] [3465,3466,3467,3468] CONDITIONAL_S
Y_MEAS 3466 [(0,1)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3467 [(0,0)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
DISCARD 3468 [(0,1)] 0 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3469 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3470 [(1,0)] D [] [] [] [] [] [] none
MERGE 3471 [(1,0),(0,0)] D [] [3473,3474,3475,3476] [] [] [((0,0),(1,0))] [] none
DISCARD 3472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3473 [(1,0),(0,0)] D [3471] [] [] [] [((0,0),(1,0))] [3473,3474,3475,3476] CONDITIONAL_S
Y_MEAS 3474 [(1,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3475 [(0,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
DISCARD 3476 [(1,0)] 0 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3477 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 3478 [(0,1)] D [] [] [] [] [] [] none
MERGE 3479 [(0,1),(0,0)] D [] [3481,3482,3483,3484] [] [] [((0,0),(0,1))] [] none
DISCARD 3480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3481 [(0,1),(0,0)] D [3479] [] [] [] [((0,0),(0,1))] [3481,3482,3483,3484] CONDITIONAL_S
Y_MEAS 3482 [(0,1)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3483 [(0,0)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
DISCARD 3484 [(0,1)] 0 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3485 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3486 [(1,0)] D [] [] [] [] [] [] none
MERGE 3487 [(1,0),(0,0)] D [] [3489,3490,3491,3492] [] [] [((0,0),(1,0))] [] none
DISCARD 3488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3489 [(1,0),(0,0)] D [3487] [] [] [] [((0,0),(1,0))] [3489,3490,3491,3492] CONDITIONAL_S
Y_MEAS 3490 [(1,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3491 [(0,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
DISCARD 3492 [(1,0)] 0 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3493 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3494 [(0,1)] D [] [] [] [] [] [] none
MERGE 3495 [(0,1),(0,0)] D [] [3497,3498,3499,3500] [] [] [((0,0),(0,1))] [] none
DISCARD 3496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3497 [(0,1),(0,0)] D [3495] [] [] [] [((0,0),(0,1))] [3497,3498,3499,3500] CONDITIONAL_S
Y_MEAS 3498 [(0,1)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3499 [(0,0)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
DISCARD 3500 [(0,1)] 0 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3501 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3502 [(1,0)] D [] [] [] [] [] [] none
MERGE 3503 [(1,0),(0,0)] D [] [3505,3506,3507,3508] [] [] [((0,0),(1,0))] [] none
DISCARD 3504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3505 [(1,0),(0,0)] D [3503] [] [] [] [((0,0),(1,0))] [3505,3506,3507,3508] CONDITIONAL_S
Y_MEAS 3506 [(1,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3507 [(0,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
DISCARD 3508 [(1,0)] 0 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3509 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3510 [(0,1)] D [] [] [] [] [] [] none
MERGE 3511 [(0,1),(0,0)] D [] [3513,3514,3515,3516] [] [] [((0,0),(0,1))] [] none
DISCARD 3512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3513 [(0,1),(0,0)] D [3511] [] [] [] [((0,0),(0,1))] [3513,3514,3515,3516] CONDITIONAL_S
Y_MEAS 3514 [(0,1)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3515 [(0,0)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
DISCARD 3516 [(0,1)] 0 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3517 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3518 [(1,0)] D [] [] [] [] [] [] none
MERGE 3519 [(1,0),(0,0)] D [] [3521,3522,3523,3524] [] [] [((0,0),(1,0))] [] none
DISCARD 3520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3521 [(1,0),(0,0)] D [3519] [] [] [] [((0,0),(1,0))] [3521,3522,3523,3524] CONDITIONAL_S
Y_MEAS 3522 [(1,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3523 [(0,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
DISCARD 3524 [(1,0)] 0 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3525 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 3526 [(0,1)] D [] [] [] [] [] [] none
MERGE 3527 [(0,1),(0,0)] D [] [3529,3530,3531,3532] [] [] [((0,0),(0,1))] [] none
DISCARD 3528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3529 [(0,1),(0,0)] D [3527] [] [] [] [((0,0),(0,1))] [3529,3530,3531,3532] CONDITIONAL_S
Y_MEAS 3530 [(0,1)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3531 [(0,0)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
DISCARD 3532 [(0,1)] 0 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3533 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3534 [(1,0)] D [] [] [] [] [] [] none
MERGE 3535 [(1,0),(0,0)] D [] [3537,3538,3539,3540] [] [] [((0,0),(1,0))] [] none
DISCARD 3536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3537 [(1,0),(0,0)] D [3535] [] [] [] [((0,0),(1,0))] [3537,3538,3539,3540] CONDITIONAL_S
Y_MEAS 3538 [(1,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3539 [(0,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
DISCARD 3540 [(1,0)] 0 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3541 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3542 [(0,1)] D [] [] [] [] [] [] none
MERGE 3543 [(0,1),(0,0)] D [] [3545,3546,3547,3548] [] [] [((0,0),(0,1))] [] none
DISCARD 3544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3545 [(0,1),(0,0)] D [3543] [] [] [] [((0,0),(0,1))] [3545,3546,3547,3548] CONDITIONAL_S
Y_MEAS 3546 [(0,1)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3547 [(0,0)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
DISCARD 3548 [(0,1)] 0 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3549 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3550 [(1,0)] D [] [] [] [] [] [] none
MERGE 3551 [(1,0),(0,0)] D [] [3553,3554,3555,3556] [] [] [((0,0),(1,0))] [] none
DISCARD 3552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3553 [(1,0),(0,0)] D [3551] [] [] [] [((0,0),(1,0))] [3553,3554,3555,3556] CONDITIONAL_S
Y_MEAS 3554 [(1,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3555 [(0,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
DISCARD 3556 [(1,0)] 0 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3557 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 3558 [(0,1)] D [] [] [] [] [] [] none
MERGE 3559 [(0,1),(0,0)] D [] [3561,3562,3563,3564] [] [] [((0,0),(0,1))] [] none
DISCARD 3560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3561 [(0,1),(0,0)] D [3559] [] [] [] [((0,0),(0,1))] [3561,3562,3563,3564] CONDITIONAL_S
Y_MEAS 3562 [(0,1)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3563 [(0,0)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
DISCARD 3564 [(0,1)] 0 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3565 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 3566 [(1,0)] D [] [] [] [] [] [] none
MERGE 3567 [(1,0),(0,0)] D [] [3569,3570,3571,3572] [] [] [((0,0),(1,0))] [] none
DISCARD 3568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3569 [(1,0),(0,0)] D [3567] [] [] [] [((0,0),(1,0))] [3569,3570,3571,3572] CONDITIONAL_S
Y_MEAS 3570 [(1,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3571 [(0,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
DISCARD 3572 [(1,0)] 0 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3573 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3574 [(0,1)] D [] [] [] [] [] [] none
MERGE 3575 [(0,1),(0,0)] D [] [3577,3578,3579,3580] [] [] [((0,0),(0,1))] [] none
DISCARD 3576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3577 [(0,1),(0,0)] D [3575] [] [] [] [((0,0),(0,1))] [3577,3578,3579,3580] CONDITIONAL_S
Y_MEAS 3578 [(0,1)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3579 [(0,0)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
DISCARD 3580 [(0,1)] 0 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3581 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 3582 [(1,0)] D [] [] [] [] [] [] none
MERGE 3583 [(1,0),(0,0)] D [] [3585,3586,3587,3588] [] [] [((0,0),(1,0))] [] none
DISCARD 3584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3585 [(1,0),(0,0)] D [3583] [] [] [] [((0,0),(1,0))] [3585,3586,3587,3588] CONDITIONAL_S
Y_MEAS 3586 [(1,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3587 [(0,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
DISCARD 3588 [(1,0)] 0 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3589 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3590 [(0,1)] D [] [] [] [] [] [] none
MERGE 3591 [(0,1),(0,0)] D [] [3593,3594,3595,3596] [] [] [((0,0),(0,1))] [] none
DISCARD 3592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3593 [(0,1),(0,0)] D [3591] [] [] [] [((0,0),(0,1))] [3593,3594,3595,3596] CONDITIONAL_S
Y_MEAS 3594 [(0,1)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3595 [(0,0)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
DISCARD 3596 [(0,1)] 0 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3597 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 3598 [(1,0)] D [] [] [] [] [] [] none
MERGE 3599 [(1,0),(0,0)] D [] [3601,3602,3603,3604] [] [] [((0,0),(1,0))] [] none
DISCARD 3600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3601 [(1,0),(0,0)] D [3599] [] [] [] [((0,0),(1,0))] [3601,3602,3603,3604] CONDITIONAL_S
Y_MEAS 3602 [(1,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3603 [(0,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
DISCARD 3604 [(1,0)] 0 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3605 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 3606 [(0,1)] D [] [] [] [] [] [] none
MERGE 3607 [(0,1),(0,0)] D [] [3609,3610,3611,3612] [] [] [((0,0),(0,1))] [] none
DISCARD 3608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3609 [(0,1),(0,0)] D [3607] [] [] [] [((0,0),(0,1))] [3609,3610,3611,3612] CONDITIONAL_S
Y_MEAS 3610 [(0,1)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3611 [(0,0)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
DISCARD 3612 [(0,1)] 0 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3613 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 3614 [(1,0)] D [] [] [] [] [] [] none
MERGE 3615 [(1,0),(0,0)] D [] [3617,3618,3619,3620] [] [] [((0,0),(1,0))] [] none
DISCARD 3616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3617 [(1,0),(0,0)] D [3615] [] [] [] [((0,0),(1,0))] [3617,3618,3619,3620] CONDITIONAL_S
Y_MEAS 3618 [(1,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3619 [(0,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
DISCARD 3620 [(1,0)] 0 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3621 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3622 [(0,1)] D [] [] [] [] [] [] none
MERGE 3623 [(0,1),(0,0)] D [] [3625,3626,3627,3628] [] [] [((0,0),(0,1))] [] none
DISCARD 3624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3625 [(0,1),(0,0)] D [3623] [] [] [] [((0,0),(0,1))] [3625,3626,3627,3628] CONDITIONAL_S
Y_MEAS 3626 [(0,1)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3627 [(0,0)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
DISCARD 3628 [(0,1)] 0 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3629 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3630 [(1,0)] D [] [] [] [] [] [] none
MERGE 3631 [(1,0),(0,0)] D [] [3633,3634,3635,3636] [] [] [((0,0),(1,0))] [] none
DISCARD 3632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3633 [(1,0),(0,0)] D [3631] [] [] [] [((0,0),(1,0))] [3633,3634,3635,3636] CONDITIONAL_S
Y_MEAS 3634 [(1,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3635 [(0,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
DISCARD 3636 [(1,0)] 0 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3637 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3638 [(0,1)] D [] [] [] [] [] [] none
MERGE 3639 [(0,1),(0,0)] D [] [3641,3642,3643,3644] [] [] [((0,0),(0,1))] [] none
DISCARD 3640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3641 [(0,1),(0,0)] D [3639] [] [] [] [((0,0),(0,1))] [3641,3642,3643,3644] CONDITIONAL_S
Y_MEAS 3642 [(0,1)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3643 [(0,0)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
DISCARD 3644 [(0,1)] 0 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3645 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3646 [(1,0)] D [] [] [] [] [] [] none
MERGE 3647 [(1,0),(0,0)] D [] [3649,3650,3651,3652] [] [] [((0,0),(1,0))] [] none
DISCARD 3648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3649 [(1,0),(0,0)] D [3647] [] [] [] [((0,0),(1,0))] [3649,3650,3651,3652] CONDITIONAL_S
Y_MEAS 3650 [(1,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3651 [(0,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
DISCARD 3652 [(1,0)] 0 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3653 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3654 [(0,1)] D [] [] [] [] [] [] none
MERGE 3655 [(0,1),(0,0)] D [] [3657,3658,3659,3660] [] [] [((0,0),(0,1))] [] none
DISCARD 3656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3657 [(0,1),(0,0)] D [3655] [] [] [] [((0,0),(0,1))] [3657,3658,3659,3660] CONDITIONAL_S
Y_MEAS 3658 [(0,1)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3659 [(0,0)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
DISCARD 3660 [(0,1)] 0 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3661 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 3662 [(1,0)] D [] [] [] [] [] [] none
MERGE 3663 [(1,0),(0,0)] D [] [3665,3666,3667,3668] [] [] [((0,0),(1,0))] [] none
DISCARD 3664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3665 [(1,0),(0,0)] D [3663] [] [] [] [((0,0),(1,0))] [3665,3666,3667,3668] CONDITIONAL_S
Y_MEAS 3666 [(1,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3667 [(0,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
DISCARD 3668 [(1,0)] 0 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3669 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3670 [(0,1)] D [] [] [] [] [] [] none
MERGE 3671 [(0,1),(0,0)] D [] [3673,3674,3675,3676] [] [] [((0,0),(0,1))] [] none
DISCARD 3672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3673 [(0,1),(0,0)] D [3671] [] [] [] [((0,0),(0,1))] [3673,3674,3675,3676] CONDITIONAL_S
Y_MEAS 3674 [(0,1)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3675 [(0,0)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
DISCARD 3676 [(0,1)] 0 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3677 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 3678 [(1,0)] D [] [] [] [] [] [] none
MERGE 3679 [(1,0),(0,0)] D [] [3681,3682,3683,3684] [] [] [((0,0),(1,0))] [] none
DISCARD 3680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3681 [(1,0),(0,0)] D [3679] [] [] [] [((0,0),(1,0))] [3681,3682,3683,3684] CONDITIONAL_S
Y_MEAS 3682 [(1,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3683 [(0,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
DISCARD 3684 [(1,0)] 0 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3685 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3686 [(0,1)] D [] [] [] [] [] [] none
MERGE 3687 [(0,1),(0,0)] D [] [3689,3690,3691,3692] [] [] [((0,0),(0,1))] [] none
DISCARD 3688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3689 [(0,1),(0,0)] D [3687] [] [] [] [((0,0),(0,1))] [3689,3690,3691,3692] CONDITIONAL_S
Y_MEAS 3690 [(0,1)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3691 [(0,0)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
DISCARD 3692 [(0,1)] 0 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3693 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 3694 [(1,0)] D [] [] [] [] [] [] none
MERGE 3695 [(1,0),(0,0)] D [] [3697,3698,3699,3700] [] [] [((0,0),(1,0))] [] none
DISCARD 3696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3697 [(1,0),(0,0)] D [3695] [] [] [] [((0,0),(1,0))] [3697,3698,3699,3700] CONDITIONAL_S
Y_MEAS 3698 [(1,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3699 [(0,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
DISCARD 3700 [(1,0)] 0 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3701 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 3702 [(0,1)] D [] [] [] [] [] [] none
MERGE 3703 [(0,1),(0,0)] D [] [3705,3706,3707,3708] [] [] [((0,0),(0,1))] [] none
DISCARD 3704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3705 [(0,1),(0,0)] D [3703] [] [] [] [((0,0),(0,1))] [3705,3706,3707,3708] CONDITIONAL_S
Y_MEAS 3706 [(0,1)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3707 [(0,0)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
DISCARD 3708 [(0,1)] 0 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3709 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3710 [(1,0)] D [] [] [] [] [] [] none
MERGE 3711 [(1,0),(0,0)] D [] [3713,3714,3715,3716] [] [] [((0,0),(1,0))] [] none
DISCARD 3712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3713 [(1,0),(0,0)] D [3711] [] [] [] [((0,0),(1,0))] [3713,3714,3715,3716] CONDITIONAL_S
Y_MEAS 3714 [(1,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3715 [(0,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
DISCARD 3716 [(1,0)] 0 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3717 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 3718 [(0,1)] D [] [] [] [] [] [] none
MERGE 3719 [(0,1),(0,0)] D [] [3721,3722,3723,3724] [] [] [((0,0),(0,1))] [] none
DISCARD 3720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3721 [(0,1),(0,0)] D [3719] [] [] [] [((0,0),(0,1))] [3721,3722,3723,3724] CONDITIONAL_S
Y_MEAS 3722 [(0,1)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3723 [(0,0)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
DISCARD 3724 [(0,1)] 0 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3725 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3726 [(1,0)] D [] [] [] [] [] [] none
MERGE 3727 [(1,0),(0,0)] D [] [3729,3730,3731,3732] [] [] [((0,0),(1,0))] [] none
DISCARD 3728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3729 [(1,0),(0,0)] D [3727] [] [] [] [((0,0),(1,0))] [3729,3730,3731,3732] CONDITIONAL_S
Y_MEAS 3730 [(1,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3731 [(0,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
DISCARD 3732 [(1,0)] 0 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3733 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3734 [(0,1)] D [] [] [] [] [] [] none
MERGE 3735 [(0,1),(0,0)] D [] [3737,3738,3739,3740] [] [] [((0,0),(0,1))] [] none
DISCARD 3736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3737 [(0,1),(0,0)] D [3735] [] [] [] [((0,0),(0,1))] [3737,3738,3739,3740] CONDITIONAL_S
Y_MEAS 3738 [(0,1)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3739 [(0,0)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
DISCARD 3740 [(0,1)] 0 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3741 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 3742 [(1,0)] D [] [] [] [] [] [] none
MERGE 3743 [(1,0),(0,0)] D [] [3745,3746,3747,3748] [] [] [((0,0),(1,0))] [] none
DISCARD 3744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3745 [(1,0),(0,0)] D [3743] [] [] [] [((0,0),(1,0))] [3745,3746,3747,3748] CONDITIONAL_S
Y_MEAS 3746 [(1,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3747 [(0,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
DISCARD 3748 [(1,0)] 0 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3749 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3750 [(0,1)] D [] [] [] [] [] [] none
MERGE 3751 [(0,1),(0,0)] D [] [3753,3754,3755,3756] [] [] [((0,0),(0,1))] [] none
DISCARD 3752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3753 [(0,1),(0,0)] D [3751] [] [] [] [((0,0),(0,1))] [3753,3754,3755,3756] CONDITIONAL_S
Y_MEAS 3754 [(0,1)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3755 [(0,0)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
DISCARD 3756 [(0,1)] 0 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3757 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3758 [(1,0)] D [] [] [] [] [] [] none
MERGE 3759 [(1,0),(0,0)] D [] [3761,3762,3763,3764] [] [] [((0,0),(1,0))] [] none
DISCARD 3760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3761 [(1,0),(0,0)] D [3759] [] [] [] [((0,0),(1,0))] [3761,3762,3763,3764] CONDITIONAL_S
Y_MEAS 3762 [(1,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3763 [(0,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
DISCARD 3764 [(1,0)] 0 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3765 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 3766 [(0,1)] D [] [] [] [] [] [] none
MERGE 3767 [(0,1),(0,0)] D [] [3769,3770,3771,3772] [] [] [((0,0),(0,1))] [] none
DISCARD 3768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3769 [(0,1),(0,0)] D [3767] [] [] [] [((0,0),(0,1))] [3769,3770,3771,3772] CONDITIONAL_S
Y_MEAS 3770 [(0,1)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3771 [(0,0)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
DISCARD 3772 [(0,1)] 0 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3773 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3774 [(1,0)] D [] [] [] [] [] [] none
MERGE 3775 [(1,0),(0,0)] D [] [3777,3778,3779,3780] [] [] [((0,0),(1,0))] [] none
DISCARD 3776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3777 [(1,0),(0,0)] D [3775] [] [] [] [((0,0),(1,0))] [3777,3778,3779,3780] CONDITIONAL_S
Y_MEAS 3778 [(1,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3779 [(0,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
DISCARD 3780 [(1,0)] 0 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3781 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3782 [(0,1)] D [] [] [] [] [] [] none
MERGE 3783 [(0,1),(0,0)] D [] [3785,3786,3787,3788] [] [] [((0,0),(0,1))] [] none
DISCARD 3784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3785 [(0,1),(0,0)] D [3783] [] [] [] [((0,0),(0,1))] [3785,3786,3787,3788] CONDITIONAL_S
Y_MEAS 3786 [(0,1)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3787 [(0,0)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
DISCARD 3788 [(0,1)] 0 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3789 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 3790 [(1,0)] D [] [] [] [] [] [] none
MERGE 3791 [(1,0),(0,0)] D [] [3793,3794,3795,3796] [] [] [((0,0),(1,0))] [] none
DISCARD 3792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3793 [(1,0),(0,0)] D [3791] [] [] [] [((0,0),(1,0))] [3793,3794,3795,3796] CONDITIONAL_S
Y_MEAS 3794 [(1,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3795 [(0,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
DISCARD 3796 [(1,0)] 0 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3797 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 3798 [(0,1)] D [] [] [] [] [] [] none
MERGE 3799 [(0,1),(0,0)] D [] [3801,3802,3803,3804] [] [] [((0,0),(0,1))] [] none
DISCARD 3800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3801 [(0,1),(0,0)] D [3799] [] [] [] [((0,0),(0,1))] [3801,3802,3803,3804] CONDITIONAL_S
Y_MEAS 3802 [(0,1)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3803 [(0,0)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
DISCARD 3804 [(0,1)] 0 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3805 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3806 [(1,0)] D [] [] [] [] [] [] none
MERGE 3807 [(1,0),(0,0)] D [] [3809,3810,3811,3812] [] [] [((0,0),(1,0))] [] none
DISCARD 3808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3809 [(1,0),(0,0)] D [3807] [] [] [] [((0,0),(1,0))] [3809,3810,3811,3812] CONDITIONAL_S
Y_MEAS 3810 [(1,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3811 [(0,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
DISCARD 3812 [(1,0)] 0 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3813 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3814 [(0,1)] D [] [] [] [] [] [] none
MERGE 3815 [(0,1),(0,0)] D [] [3817,3818,3819,3820] [] [] [((0,0),(0,1))] [] none
DISCARD 3816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3817 [(0,1),(0,0)] D [3815] [] [] [] [((0,0),(0,1))] [3817,3818,3819,3820] CONDITIONAL_S
Y_MEAS 3818 [(0,1)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3819 [(0,0)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
DISCARD 3820 [(0,1)] 0 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3821 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3822 [(1,0)] D [] [] [] [] [] [] none
MERGE 3823 [(1,0),(0,0)] D [] [3825,3826,3827,3828] [] [] [((0,0),(1,0))] [] none
DISCARD 3824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3825 [(1,0),(0,0)] D [3823] [] [] [] [((0,0),(1,0))] [3825,3826,3827,3828] CONDITIONAL_S
Y_MEAS 3826 [(1,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3827 [(0,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
DISCARD 3828 [(1,0)] 0 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3829 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 3830 [(0,1)] D [] [] [] [] [] [] none
MERGE 3831 [(0,1),(0,0)] D [] [3833,3834,3835,3836] [] [] [((0,0),(0,1))] [] none
DISCARD 3832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3833 [(0,1),(0,0)] D [3831] [] [] [] [((0,0),(0,1))] [3833,3834,3835,3836] CONDITIONAL_S
Y_MEAS 3834 [(0,1)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3835 [(0,0)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
DISCARD 3836 [(0,1)] 0 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3837 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3838 [(1,0)] D [] [] [] [] [] [] none
MERGE 3839 [(1,0),(0,0)] D [] [3841,3842,3843,3844] [] [] [((0,0),(1,0))] [] none
DISCARD 3840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3841 [(1,0),(0,0)] D [3839] [] [] [] [((0,0),(1,0))] [3841,3842,3843,3844] CONDITIONAL_S
Y_MEAS 3842 [(1,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3843 [(0,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
DISCARD 3844 [(1,0)] 0 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3845 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 3846 [(0,1)] D [] [] [] [] [] [] none
MERGE 3847 [(0,1),(0,0)] D [] [3849,3850,3851,3852] [] [] [((0,0),(0,1))] [] none
DISCARD 3848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3849 [(0,1),(0,0)] D [3847] [] [] [] [((0,0),(0,1))] [3849,3850,3851,3852] CONDITIONAL_S
Y_MEAS 3850 [(0,1)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3851 [(0,0)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
DISCARD 3852 [(0,1)] 0 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3853 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3854 [(1,0)] D [] [] [] [] [] [] none
MERGE 3855 [(1,0),(0,0)] D [] [3857,3858,3859,3860] [] [] [((0,0),(1,0))] [] none
DISCARD 3856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3857 [(1,0),(0,0)] D [3855] [] [] [] [((0,0),(1,0))] [3857,3858,3859,3860] CONDITIONAL_S
Y_MEAS 3858 [(1,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3859 [(0,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
DISCARD 3860 [(1,0)] 0 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3861 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3862 [(0,1)] D [] [] [] [] [] [] none
MERGE 3863 [(0,1),(0,0)] D [] [3865,3866,3867,3868] [] [] [((0,0),(0,1))] [] none
DISCARD 3864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3865 [(0,1),(0,0)] D [3863] [] [] [] [((0,0),(0,1))] [3865,3866,3867,3868] CONDITIONAL_S
Y_MEAS 3866 [(0,1)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3867 [(0,0)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
DISCARD 3868 [(0,1)] 0 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3869 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 3870 [(1,0)] D [] [] [] [] [] [] none
MERGE 3871 [(1,0),(0,0)] D [] [3873,3874,3875,3876] [] [] [((0,0),(1,0))] [] none
DISCARD 3872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3873 [(1,0),(0,0)] D [3871] [] [] [] [((0,0),(1,0))] [3873,3874,3875,3876] CONDITIONAL_S
Y_MEAS 3874 [(1,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3875 [(0,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
DISCARD 3876 [(1,0)] 0 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3877 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 3878 [(0,1)] D [] [] [] [] [] [] none
MERGE 3879 [(0,1),(0,0)] D [] [3881,3882,3883,3884] [] [] [((0,0),(0,1))] [] none
DISCARD 3880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3881 [(0,1),(0,0)] D [3879] [] [] [] [((0,0),(0,1))] [3881,3882,3883,3884] CONDITIONAL_S
Y_MEAS 3882 [(0,1)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3883 [(0,0)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
DISCARD 3884 [(0,1)] 0 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3885 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3886 [(1,0)] D [] [] [] [] [] [] none
MERGE 3887 [(1,0),(0,0)] D [] [3889,3890,3891,3892] [] [] [((0,0),(1,0))] [] none
DISCARD 3888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3889 [(1,0),(0,0)] D [3887] [] [] [] [((0,0),(1,0))] [3889,3890,3891,3892] CONDITIONAL_S
Y_MEAS 3890 [(1,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3891 [(0,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
DISCARD 3892 [(1,0)] 0 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3893 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3894 [(0,1)] D [] [] [] [] [] [] none
MERGE 3895 [(0,1),(0,0)] D [] [3897,3898,3899,3900] [] [] [((0,0),(0,1))] [] none
DISCARD 3896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3897 [(0,1),(0,0)] D [3895] [] [] [] [((0,0),(0,1))] [3897,3898,3899,3900] CONDITIONAL_S
Y_MEAS 3898 [(0,1)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3899 [(0,0)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
DISCARD 3900 [(0,1)] 0 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3901 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3902 [(1,0)] D [] [] [] [] [] [] none
MERGE 3903 [(1,0),(0,0)] D [] [3905,3906,3907,3908] [] [] [((0,0),(1,0))] [] none
DISCARD 3904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3905 [(1,0),(0,0)] D [3903] [] [] [] [((0,0),(1,0))] [3905,3906,3907,3908] CONDITIONAL_S
Y_MEAS 3906 [(1,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3907 [(0,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
DISCARD 3908 [(1,0)] 0 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3909 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 3910 [(0,1)] D [] [] [] [] [] [] none
MERGE 3911 [(0,1),(0,0)] D [] [3913,3914,3915,3916] [] [] [((0,0),(0,1))] [] none
DISCARD 3912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3913 [(0,1),(0,0)] D [3911] [] [] [] [((0,0),(0,1))] [3913,3914,3915,3916] CONDITIONAL_S
Y_MEAS 3914 [(0,1)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3915 [(0,0)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
DISCARD 3916 [(0,1)] 0 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3917 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3918 [(1,0)] D [] [] [] [] [] [] none
MERGE 3919 [(1,0),(0,0)] D [] [3921,3922,3923,3924] [] [] [((0,0),(1,0))] [] none
DISCARD 3920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3921 [(1,0),(0,0)] D [3919] [] [] [] [((0,0),(1,0))] [3921,3922,3923,3924] CONDITIONAL_S
Y_MEAS 3922 [(1,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3923 [(0,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
DISCARD 3924 [(1,0)] 0 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3925 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 3926 [(0,1)] D [] [] [] [] [] [] none
MERGE 3927 [(0,1),(0,0)] D [] [3929,3930,3931,3932] [] [] [((0,0),(0,1))] [] none
DISCARD 3928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3929 [(0,1),(0,0)] D [3927] [] [] [] [((0,0),(0,1))] [3929,3930,3931,3932] CONDITIONAL_S
Y_MEAS 3930 [(0,1)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3931 [(0,0)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
DISCARD 3932 [(0,1)] 0 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3933 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 3934 [(1,0)] D [] [] [] [] [] [] none
MERGE 3935 [(1,0),(0,0)] D [] [3937,3938,3939,3940] [] [] [((0,0),(1,0))] [] none
DISCARD 3936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3937 [(1,0),(0,0)] D [3935] [] [] [] [((0,0),(1,0))] [3937,3938,3939,3940] CONDITIONAL_S
Y_MEAS 3938 [(1,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3939 [(0,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
DISCARD 3940 [(1,0)] 0 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3941 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 3942 [(0,1)] D [] [] [] [] [] [] none
MERGE 3943 [(0,1),(0,0)] D [] [3945,3946,3947,3948] [] [] [((0,0),(0,1))] [] none
DISCARD 3944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3945 [(0,1),(0,0)] D [3943] [] [] [] [((0,0),(0,1))] [3945,3946,3947,3948] CONDITIONAL_S
Y_MEAS 3946 [(0,1)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3947 [(0,0)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
DISCARD 3948 [(0,1)] 0 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3949 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 3950 [(1,0)] D [] [] [] [] [] [] none
MERGE 3951 [(1,0),(0,0)] D [] [3953,3954,3955,3956] [] [] [((0,0),(1,0))] [] none
DISCARD 3952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3953 [(1,0),(0,0)] D [3951] [] [] [] [((0,0),(1,0))] [3953,3954,3955,3956] CONDITIONAL_S
Y_MEAS 3954 [(1,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3955 [(0,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
DISCARD 3956 [(1,0)] 0 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3957 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 3958 [(0,1)] D [] [] [] [] [] [] none
MERGE 3959 [(0,1),(0,0)] D [] [3961,3962,3963,3964] [] [] [((0,0),(0,1))] [] none
DISCARD 3960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3961 [(0,1),(0,0)] D [3959] [] [] [] [((0,0),(0,1))] [3961,3962,3963,3964] CONDITIONAL_S
Y_MEAS 3962 [(0,1)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3963 [(0,0)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
DISCARD 3964 [(0,1)] 0 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3965 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3966 [(1,0)] D [] [] [] [] [] [] none
MERGE 3967 [(1,0),(0,0)] D [] [3969,3970,3971,3972] [] [] [((0,0),(1,0))] [] none
DISCARD 3968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3969 [(1,0),(0,0)] D [3967] [] [] [] [((0,0),(1,0))] [3969,3970,3971,3972] CONDITIONAL_S
Y_MEAS 3970 [(1,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3971 [(0,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
DISCARD 3972 [(1,0)] 0 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3973 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 3974 [(0,1)] D [] [] [] [] [] [] none
MERGE 3975 [(0,1),(0,0)] D [] [3977,3978,3979,3980] [] [] [((0,0),(0,1))] [] none
DISCARD 3976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3977 [(0,1),(0,0)] D [3975] [] [] [] [((0,0),(0,1))] [3977,3978,3979,3980] CONDITIONAL_S
Y_MEAS 3978 [(0,1)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3979 [(0,0)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
DISCARD 3980 [(0,1)] 0 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3981 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 3982 [(1,0)] D [] [] [] [] [] [] none
MERGE 3983 [(1,0),(0,0)] D [] [3985,3986,3987,3988] [] [] [((0,0),(1,0))] [] none
DISCARD 3984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3985 [(1,0),(0,0)] D [3983] [] [] [] [((0,0),(1,0))] [3985,3986,3987,3988] CONDITIONAL_S
Y_MEAS 3986 [(1,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3987 [(0,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
DISCARD 3988 [(1,0)] 0 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3989 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 3990 [(0,1)] D [] [] [] [] [] [] none
MERGE 3991 [(0,1),(0,0)] D [] [3993,3994,3995,3996] [] [] [((0,0),(0,1))] [] none
DISCARD 3992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3993 [(0,1),(0,0)] D [3991] [] [] [] [((0,0),(0,1))] [3993,3994,3995,3996] CONDITIONAL_S
Y_MEAS 3994 [(0,1)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3995 [(0,0)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
DISCARD 3996 [(0,1)] 0 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3997 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 3998 [(1,0)] D [] [] [] [] [] [] none
MERGE 3999 [(1,0),(0,0)] D [] [4001,4002,4003,4004] [] [] [((0,0),(1,0))] [] none
DISCARD 4000 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4001 [(1,0),(0,0)] D [3999] [] [] [] [((0,0),(1,0))] [4001,4002,4003,4004] CONDITIONAL_S
Y_MEAS 4002 [(1,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4003 [(0,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
DISCARD 4004 [(1,0)] 0 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4005 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4006 [(0,1)] D [] [] [] [] [] [] none
MERGE 4007 [(0,1),(0,0)] D [] [4009,4010,4011,4012] [] [] [((0,0),(0,1))] [] none
DISCARD 4008 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4009 [(0,1),(0,0)] D [4007] [] [] [] [((0,0),(0,1))] [4009,4010,4011,4012] CONDITIONAL_S
Y_MEAS 4010 [(0,1)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4011 [(0,0)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
DISCARD 4012 [(0,1)] 0 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4013 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 4014 [(1,0)] D [] [] [] [] [] [] none
MERGE 4015 [(1,0),(0,0)] D [] [4017,4018,4019,4020] [] [] [((0,0),(1,0))] [] none
DISCARD 4016 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4017 [(1,0),(0,0)] D [4015] [] [] [] [((0,0),(1,0))] [4017,4018,4019,4020] CONDITIONAL_S
Y_MEAS 4018 [(1,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4019 [(0,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
DISCARD 4020 [(1,0)] 0 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4021 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 4022 [(0,1)] D [] [] [] [] [] [] none
MERGE 4023 [(0,1),(0,0)] D [] [4025,4026,4027,4028] [] [] [((0,0),(0,1))] [] none
DISCARD 4024 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4025 [(0,1),(0,0)] D [4023] [] [] [] [((0,0),(0,1))] [4025,4026,4027,4028] CONDITIONAL_S
Y_MEAS 4026 [(0,1)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4027 [(0,0)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
DISCARD 4028 [(0,1)] 0 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4029 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 4030 [(1,0)] D [] [] [] [] [] [] none
MERGE 4031 [(1,0),(0,0)] D [] [4033,4034,4035,4036] [] [] [((0,0),(1,0))] [] none
DISCARD 4032 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4033 [(1,0),(0,0)] D [4031] [] [] [] [((0,0),(1,0))] [4033,4034,4035,4036] CONDITIONAL_S
Y_MEAS 4034 [(1,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4035 [(0,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
DISCARD 4036 [(1,0)] 0 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4037 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4038 [(0,1)] D [] [] [] [] [] [] none
MERGE 4039 [(0,1),(0,0)] D [] [4041,4042,4043,4044] [] [] [((0,0),(0,1))] [] none
DISCARD 4040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4041 [(0,1),(0,0)] D [4039] [] [] [] [((0,0),(0,1))] [4041,4042,4043,4044] CONDITIONAL_S
Y_MEAS 4042 [(0,1)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4043 [(0,0)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
DISCARD 4044 [(0,1)] 0 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4045 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 4046 [(1,0)] D [] [] [] [] [] [] none
MERGE 4047 [(1,0),(0,0)] D [] [4049,4050,4051,4052] [] [] [((0,0),(1,0))] [] none
DISCARD 4048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4049 [(1,0),(0,0)] D [4047] [] [] [] [((0,0),(1,0))] [4049,4050,4051,4052] CONDITIONAL_S
Y_MEAS 4050 [(1,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4051 [(0,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
DISCARD 4052 [(1,0)] 0 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4053 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 4054 [(0,1)] D [] [] [] [] [] [] none
MERGE 4055 [(0,1),(0,0)] D [] [4057,4058,4059,4060] [] [] [((0,0),(0,1))] [] none
DISCARD 4056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4057 [(0,1),(0,0)] D [4055] [] [] [] [((0,0),(0,1))] [4057,4058,4059,4060] CONDITIONAL_S
Y_MEAS 4058 [(0,1)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4059 [(0,0)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
DISCARD 4060 [(0,1)] 0 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4061 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4062 [(1,0)] D [] [] [] [] [] [] none
MERGE 4063 [(1,0),(0,0)] D [] [4065,4066,4067,4068] [] [] [((0,0),(1,0))] [] none
DISCARD 4064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4065 [(1,0),(0,0)] D [4063] [] [] [] [((0,0),(1,0))] [4065,4066,4067,4068] CONDITIONAL_S
Y_MEAS 4066 [(1,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4067 [(0,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
DISCARD 4068 [(1,0)] 0 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4069 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 4070 [(0,1)] D [] [] [] [] [] [] none
MERGE 4071 [(0,1),(0,0)] D [] [4073,4074,4075,4076] [] [] [((0,0),(0,1))] [] none
DISCARD 4072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4073 [(0,1),(0,0)] D [4071] [] [] [] [((0,0),(0,1))] [4073,4074,4075,4076] CONDITIONAL_S
Y_MEAS 4074 [(0,1)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4075 [(0,0)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
DISCARD 4076 [(0,1)] 0 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4077 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 4078 [(1,0)] D [] [] [] [] [] [] none
MERGE 4079 [(1,0),(0,0)] D [] [4081,4082,4083,4084] [] [] [((0,0),(1,0))] [] none
DISCARD 4080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4081 [(1,0),(0,0)] D [4079] [] [] [] [((0,0),(1,0))] [4081,4082,4083,4084] CONDITIONAL_S
Y_MEAS 4082 [(1,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4083 [(0,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
DISCARD 4084 [(1,0)] 0 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4085 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4086 [(0,1)] D [] [] [] [] [] [] none
MERGE 4087 [(0,1),(0,0)] D [] [4089,4090,4091,4092] [] [] [((0,0),(0,1))] [] none
DISCARD 4088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4089 [(0,1),(0,0)] D [4087] [] [] [] [((0,0),(0,1))] [4089,4090,4091,4092] CONDITIONAL_S
Y_MEAS 4090 [(0,1)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4091 [(0,0)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
DISCARD 4092 [(0,1)] 0 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4093 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4094 [(1,0)] D [] [] [] [] [] [] none
MERGE 4095 [(1,0),(0,0)] D [] [4097,4098,4099,4100] [] [] [((0,0),(1,0))] [] none
DISCARD 4096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4097 [(1,0),(0,0)] D [4095] [] [] [] [((0,0),(1,0))] [4097,4098,4099,4100] CONDITIONAL_S
Y_MEAS 4098 [(1,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4099 [(0,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
DISCARD 4100 [(1,0)] 0 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4101 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 4102 [(0,1)] D [] [] [] [] [] [] none
MERGE 4103 [(0,1),(0,0)] D [] [4105,4106,4107,4108] [] [] [((0,0),(0,1))] [] none
DISCARD 4104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4105 [(0,1),(0,0)] D [4103] [] [] [] [((0,0),(0,1))] [4105,4106,4107,4108] CONDITIONAL_S
Y_MEAS 4106 [(0,1)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4107 [(0,0)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
DISCARD 4108 [(0,1)] 0 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4109 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4110 [(1,0)] D [] [] [] [] [] [] none
MERGE 4111 [(1,0),(0,0)] D [] [4113,4114,4115,4116] [] [] [((0,0),(1,0))] [] none
DISCARD 4112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4113 [(1,0),(0,0)] D [4111] [] [] [] [((0,0),(1,0))] [4113,4114,4115,4116] CONDITIONAL_S
Y_MEAS 4114 [(1,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4115 [(0,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
DISCARD 4116 [(1,0)] 0 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4117 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 4118 [(0,1)] D [] [] [] [] [] [] none
MERGE 4119 [(0,1),(0,0)] D [] [4121,4122,4123,4124] [] [] [((0,0),(0,1))] [] none
DISCARD 4120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4121 [(0,1),(0,0)] D [4119] [] [] [] [((0,0),(0,1))] [4121,4122,4123,4124] CONDITIONAL_S
Y_MEAS 4122 [(0,1)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4123 [(0,0)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
DISCARD 4124 [(0,1)] 0 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4125 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 4126 [(1,0)] D [] [] [] [] [] [] none
MERGE 4127 [(1,0),(0,0)] D [] [4129,4130,4131,4132] [] [] [((0,0),(1,0))] [] none
DISCARD 4128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4129 [(1,0),(0,0)] D [4127] [] [] [] [((0,0),(1,0))] [4129,4130,4131,4132] CONDITIONAL_S
Y_MEAS 4130 [(1,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4131 [(0,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
DISCARD 4132 [(1,0)] 0 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4133 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4134 [(0,1)] D [] [] [] [] [] [] none
MERGE 4135 [(0,1),(0,0)] D [] [4137,4138,4139,4140] [] [] [((0,0),(0,1))] [] none
DISCARD 4136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4137 [(0,1),(0,0)] D [4135] [] [] [] [((0,0),(0,1))] [4137,4138,4139,4140] CONDITIONAL_S
Y_MEAS 4138 [(0,1)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4139 [(0,0)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
DISCARD 4140 [(0,1)] 0 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4141 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4142 [(1,0)] D [] [] [] [] [] [] none
MERGE 4143 [(1,0),(0,0)] D [] [4145,4146,4147,4148] [] [] [((0,0),(1,0))] [] none
DISCARD 4144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4145 [(1,0),(0,0)] D [4143] [] [] [] [((0,0),(1,0))] [4145,4146,4147,4148] CONDITIONAL_S
Y_MEAS 4146 [(1,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
IDLE 4147 [(0,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
DISCARD 4148 [(1,0)] 0 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
IDLE 4149 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4150 [(0,1)] D [] [] [] [] [] [] none
MERGE 4151 [(0,1),(0,0)] D [] [4153,4154,4155,4156] [] [] [((0,0),(0,1))] [] none
DISCARD 4152 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4153 [(0,1),(0,0)] D [4151] [] [] [] [((0,0),(0,1))] [4153,4154,4155,4156] CONDITIONAL_S
Y_MEAS 4154 [(0,1)] HALF_D_PLUS_2 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
IDLE 4155 [(0,0)] HALF_D_PLUS_2 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
DISCARD 4156 [(0,1)] 0 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
IDLE 4157 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 4158 [(1,0)] D [] [] [] [] [] [] none
MERGE 4159 [(1,0),(0,0)] D [] [4161,4162,4163,4164] [] [] [((0,0),(1,0))] [] none
DISCARD 4160 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4161 [(1,0),(0,0)] D [4159] [] [] [] [((0,0),(1,0))] [4161,4162,4163,4164] CONDITIONAL_S
Y_MEAS 4162 [(1,0)] HALF_D_PLUS_2 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
IDLE 4163 [(0,0)] HALF_D_PLUS_2 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
DISCARD 4164 [(1,0)] 0 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
IDLE 4165 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 4166 [(0,1)] D [] [] [] [] [] [] none
MERGE 4167 [(0,1),(0,0)] D [] [4169,4170,4171,4172] [] [] [((0,0),(0,1))] [] none
DISCARD 4168 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4169 [(0,1),(0,0)] D [4167] [] [] [] [((0,0),(0,1))] [4169,4170,4171,4172] CONDITIONAL_S
Y_MEAS 4170 [(0,1)] HALF_D_PLUS_2 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
IDLE 4171 [(0,0)] HALF_D_PLUS_2 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
DISCARD 4172 [(0,1)] 0 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
IDLE 4173 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 4174 [(1,0)] D [] [] [] [] [] [] none
MERGE 4175 [(1,0),(0,0)] D [] [4177,4178,4179,4180] [] [] [((0,0),(1,0))] [] none
DISCARD 4176 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4177 [(1,0),(0,0)] D [4175] [] [] [] [((0,0),(1,0))] [4177,4178,4179,4180] CONDITIONAL_S
Y_MEAS 4178 [(1,0)] HALF_D_PLUS_2 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
IDLE 4179 [(0,0)] HALF_D_PLUS_2 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
DISCARD 4180 [(1,0)] 0 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
IDLE 4181 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4182 [(0,1)] D [] [] [] [] [] [] none
MERGE 4183 [(0,1),(0,0)] D [] [4185,4186,4187,4188] [] [] [((0,0),(0,1))] [] none
DISCARD 4184 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4185 [(0,1),(0,0)] D [4183] [] [] [] [((0,0),(0,1))] [4185,4186,4187,4188] CONDITIONAL_S
Y_MEAS 4186 [(0,1)] HALF_D_PLUS_2 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
IDLE 4187 [(0,0)] HALF_D_PLUS_2 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
DISCARD 4188 [(0,1)] 0 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
IDLE 4189 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4190 [(1,0)] D [] [] [] [] [] [] none
MERGE 4191 [(1,0),(0,0)] D [] [4193,4194,4195,4196] [] [] [((0,0),(1,0))] [] none
DISCARD 4192 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4193 [(1,0),(0,0)] D [4191] [] [] [] [((0,0),(1,0))] [4193,4194,4195,4196] CONDITIONAL_S
Y_MEAS 4194 [(1,0)] HALF_D_PLUS_2 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
IDLE 4195 [(0,0)] HALF_D_PLUS_2 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
DISCARD 4196 [(1,0)] 0 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
IDLE 4197 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4198 [(0,1)] D [] [] [] [] [] [] none
MERGE 4199 [(0,1),(0,0)] D [] [4201,4202,4203,4204] [] [] [((0,0),(0,1))] [] none
DISCARD 4200 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4201 [(0,1),(0,0)] D [4199] [] [] [] [((0,0),(0,1))] [4201,4202,4203,4204] CONDITIONAL_S
Y_MEAS 4202 [(0,1)] HALF_D_PLUS_2 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
IDLE 4203 [(0,0)] HALF_D_PLUS_2 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
DISCARD 4204 [(0,1)] 0 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
IDLE 4205 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4206 [(1,0)] D [] [] [] [] [] [] none
MERGE 4207 [(1,0),(0,0)] D [] [4209,4210,4211,4212] [] [] [((0,0),(1,0))] [] none
DISCARD 4208 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4209 [(1,0),(0,0)] D [4207] [] [] [] [((0,0),(1,0))] [4209,4210,4211,4212] CONDITIONAL_S
Y_MEAS 4210 [(1,0)] HALF_D_PLUS_2 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
IDLE 4211 [(0,0)] HALF_D_PLUS_2 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
DISCARD 4212 [(1,0)] 0 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
IDLE 4213 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 4214 [(0,1)] D [] [] [] [] [] [] none
MERGE 4215 [(0,1),(0,0)] D [] [4217,4218,4219,4220] [] [] [((0,0),(0,1))] [] none
DISCARD 4216 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4217 [(0,1),(0,0)] D [4215] [] [] [] [((0,0),(0,1))] [4217,4218,4219,4220] CONDITIONAL_S
Y_MEAS 4218 [(0,1)] HALF_D_PLUS_2 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4219 [(0,0)] HALF_D_PLUS_2 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
DISCARD 4220 [(0,1)] 0 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4221 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4222 [(1,0)] D [] [] [] [] [] [] none
MERGE 4223 [(1,0),(0,0)] D [] [4225,4226,4227,4228] [] [] [((0,0),(1,0))] [] none
DISCARD 4224 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4225 [(1,0),(0,0)] D [4223] [] [] [] [((0,0),(1,0))] [4225,4226,4227,4228] CONDITIONAL_S
Y_MEAS 4226 [(1,0)] HALF_D_PLUS_2 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
IDLE 4227 [(0,0)] HALF_D_PLUS_2 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
DISCARD 4228 [(1,0)] 0 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
IDLE 4229 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 4230 [(0,1)] D [] [] [] [] [] [] none
MERGE 4231 [(0,1),(0,0)] D [] [4233,4234,4235,4236] [] [] [((0,0),(0,1))] [] none
DISCARD 4232 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4233 [(0,1),(0,0)] D [4231] [] [] [] [((0,0),(0,1))] [4233,4234,4235,4236] CONDITIONAL_S
Y_MEAS 4234 [(0,1)] HALF_D_PLUS_2 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
IDLE 4235 [(0,0)] HALF_D_PLUS_2 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
DISCARD 4236 [(0,1)] 0 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
IDLE 4237 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4238 [(1,0)] D [] [] [] [] [] [] none
MERGE 4239 [(1,0),(0,0)] D [] [4241,4242,4243,4244] [] [] [((0,0),(1,0))] [] none
DISCARD 4240 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4241 [(1,0),(0,0)] D [4239] [] [] [] [((0,0),(1,0))] [4241,4242,4243,4244] CONDITIONAL_S
Y_MEAS 4242 [(1,0)] HALF_D_PLUS_2 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
IDLE 4243 [(0,0)] HALF_D_PLUS_2 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
DISCARD 4244 [(1,0)] 0 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
IDLE 4245 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4246 [(0,1)] D [] [] [] [] [] [] none
MERGE 4247 [(0,1),(0,0)] D [] [4249,4250,4251,4252] [] [] [((0,0),(0,1))] [] none
DISCARD 4248 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4249 [(0,1),(0,0)] D [4247] [] [] [] [((0,0),(0,1))] [4249,4250,4251,4252] CONDITIONAL_S
Y_MEAS 4250 [(0,1)] HALF_D_PLUS_2 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
IDLE 4251 [(0,0)] HALF_D_PLUS_2 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
DISCARD 4252 [(0,1)] 0 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
IDLE 4253 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4254 [(1,0)] D [] [] [] [] [] [] none
MERGE 4255 [(1,0),(0,0)] D [] [4257,4258,4259,4260] [] [] [((0,0),(1,0))] [] none
DISCARD 4256 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4257 [(1,0),(0,0)] D [4255] [] [] [] [((0,0),(1,0))] [4257,4258,4259,4260] CONDITIONAL_S
Y_MEAS 4258 [(1,0)] HALF_D_PLUS_2 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
IDLE 4259 [(0,0)] HALF_D_PLUS_2 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
DISCARD 4260 [(1,0)] 0 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
IDLE 4261 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 4262 [(0,1)] D [] [] [] [] [] [] none
MERGE 4263 [(0,1),(0,0)] D [] [4265,4266,4267,4268] [] [] [((0,0),(0,1))] [] none
DISCARD 4264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4265 [(0,1),(0,0)] D [4263] [] [] [] [((0,0),(0,1))] [4265,4266,4267,4268] CONDITIONAL_S
Y_MEAS 4266 [(0,1)] HALF_D_PLUS_2 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
IDLE 4267 [(0,0)] HALF_D_PLUS_2 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
DISCARD 4268 [(0,1)] 0 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
IDLE 4269 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 4270 [(1,0)] D [] [] [] [] [] [] none
MERGE 4271 [(1,0),(0,0)] D [] [4273,4274,4275,4276] [] [] [((0,0),(1,0))] [] none
DISCARD 4272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4273 [(1,0),(0,0)] D [4271] [] [] [] [((0,0),(1,0))] [4273,4274,4275,4276] CONDITIONAL_S
Y_MEAS 4274 [(1,0)] HALF_D_PLUS_2 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4275 [(0,0)] HALF_D_PLUS_2 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
DISCARD 4276 [(1,0)] 0 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4277 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4278 [(0,1)] D [] [] [] [] [] [] none
MERGE 4279 [(0,1),(0,0)] D [] [4281,4282,4283,4284] [] [] [((0,0),(0,1))] [] none
DISCARD 4280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4281 [(0,1),(0,0)] D [4279] [] [] [] [((0,0),(0,1))] [4281,4282,4283,4284] CONDITIONAL_S
Y_MEAS 4282 [(0,1)] HALF_D_PLUS_2 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
IDLE 4283 [(0,0)] HALF_D_PLUS_2 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
DISCARD 4284 [(0,1)] 0 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
IDLE 4285 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 4286 [(1,0)] D [] [] [] [] [] [] none
MERGE 4287 [(1,0),(0,0)] D [] [4289,4290,4291,4292] [] [] [((0,0),(1,0))] [] none
DISCARD 4288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4289 [(1,0),(0,0)] D [4287] [] [] [] [((0,0),(1,0))] [4289,4290,4291,4292] CONDITIONAL_S
Y_MEAS 4290 [(1,0)] HALF_D_PLUS_2 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
IDLE 4291 [(0,0)] HALF_D_PLUS_2 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
DISCARD 4292 [(1,0)] 0 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
IDLE 4293 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 4294 [(0,1)] D [] [] [] [] [] [] none
MERGE 4295 [(0,1),(0,0)] D [] [4297,4298,4299,4300] [] [] [((0,0),(0,1))] [] none
DISCARD 4296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4297 [(0,1),(0,0)] D [4295] [] [] [] [((0,0),(0,1))] [4297,4298,4299,4300] CONDITIONAL_S
Y_MEAS 4298 [(0,1)] HALF_D_PLUS_2 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
IDLE 4299 [(0,0)] HALF_D_PLUS_2 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
DISCARD 4300 [(0,1)] 0 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
IDLE 4301 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 4302 [(1,0)] D [] [] [] [] [] [] none
MERGE 4303 [(1,0),(0,0)] D [] [4305,4306,4307,4308] [] [] [((0,0),(1,0))] [] none
DISCARD 4304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4305 [(1,0),(0,0)] D [4303] [] [] [] [((0,0),(1,0))] [4305,4306,4307,4308] CONDITIONAL_S
Y_MEAS 4306 [(1,0)] HALF_D_PLUS_2 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
IDLE 4307 [(0,0)] HALF_D_PLUS_2 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
DISCARD 4308 [(1,0)] 0 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
IDLE 4309 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 4310 [(0,1)] D [] [] [] [] [] [] none
MERGE 4311 [(0,1),(0,0)] D [] [4313,4314,4315,4316] [] [] [((0,0),(0,1))] [] none
DISCARD 4312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4313 [(0,1),(0,0)] D [4311] [] [] [] [((0,0),(0,1))] [4313,4314,4315,4316] CONDITIONAL_S
Y_MEAS 4314 [(0,1)] HALF_D_PLUS_2 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
IDLE 4315 [(0,0)] HALF_D_PLUS_2 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
DISCARD 4316 [(0,1)] 0 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
IDLE 4317 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4318 [(1,0)] D [] [] [] [] [] [] none
MERGE 4319 [(1,0),(0,0)] D [] [4321,4322,4323,4324] [] [] [((0,0),(1,0))] [] none
DISCARD 4320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4321 [(1,0),(0,0)] D [4319] [] [] [] [((0,0),(1,0))] [4321,4322,4323,4324] CONDITIONAL_S
Y_MEAS 4322 [(1,0)] HALF_D_PLUS_2 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4323 [(0,0)] HALF_D_PLUS_2 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
DISCARD 4324 [(1,0)] 0 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4325 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4326 [(0,1)] D [] [] [] [] [] [] none
MERGE 4327 [(0,1),(0,0)] D [] [4329,4330,4331,4332] [] [] [((0,0),(0,1))] [] none
DISCARD 4328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4329 [(0,1),(0,0)] D [4327] [] [] [] [((0,0),(0,1))] [4329,4330,4331,4332] CONDITIONAL_S
Y_MEAS 4330 [(0,1)] HALF_D_PLUS_2 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
IDLE 4331 [(0,0)] HALF_D_PLUS_2 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
DISCARD 4332 [(0,1)] 0 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
IDLE 4333 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4334 [(1,0)] D [] [] [] [] [] [] none
MERGE 4335 [(1,0),(0,0)] D [] [4337,4338,4339,4340] [] [] [((0,0),(1,0))] [] none
DISCARD 4336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4337 [(1,0),(0,0)] D [4335] [] [] [] [((0,0),(1,0))] [4337,4338,4339,4340] CONDITIONAL_S
Y_MEAS 4338 [(1,0)] HALF_D_PLUS_2 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
IDLE 4339 [(0,0)] HALF_D_PLUS_2 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
DISCARD 4340 [(1,0)] 0 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
IDLE 4341 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 4342 [(0,1)] D [] [] [] [] [] [] none
MERGE 4343 [(0,1),(0,0)] D [] [4345,4346,4347,4348] [] [] [((0,0),(0,1))] [] none
DISCARD 4344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4345 [(0,1),(0,0)] D [4343] [] [] [] [((0,0),(0,1))] [4345,4346,4347,4348] CONDITIONAL_S
Y_MEAS 4346 [(0,1)] HALF_D_PLUS_2 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
IDLE 4347 [(0,0)] HALF_D_PLUS_2 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
DISCARD 4348 [(0,1)] 0 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
IDLE 4349 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4350 [(1,0)] D [] [] [] [] [] [] none
MERGE 4351 [(1,0),(0,0)] D [] [4353,4354,4355,4356] [] [] [((0,0),(1,0))] [] none
DISCARD 4352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4353 [(1,0),(0,0)] D [4351] [] [] [] [((0,0),(1,0))] [4353,4354,4355,4356] CONDITIONAL_S
Y_MEAS 4354 [(1,0)] HALF_D_PLUS_2 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
IDLE 4355 [(0,0)] HALF_D_PLUS_2 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
DISCARD 4356 [(1,0)] 0 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
IDLE 4357 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 4358 [(0,1)] D [] [] [] [] [] [] none
MERGE 4359 [(0,1),(0,0)] D [] [4361,4362,4363,4364] [] [] [((0,0),(0,1))] [] none
DISCARD 4360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4361 [(0,1),(0,0)] D [4359] [] [] [] [((0,0),(0,1))] [4361,4362,4363,4364] CONDITIONAL_S
Y_MEAS 4362 [(0,1)] HALF_D_PLUS_2 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
IDLE 4363 [(0,0)] HALF_D_PLUS_2 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
DISCARD 4364 [(0,1)] 0 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
IDLE 4365 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 4366 [(1,0)] D [] [] [] [] [] [] none
MERGE 4367 [(1,0),(0,0)] D [] [4369,4370,4371,4372] [] [] [((0,0),(1,0))] [] none
DISCARD 4368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4369 [(1,0),(0,0)] D [4367] [] [] [] [((0,0),(1,0))] [4369,4370,4371,4372] CONDITIONAL_S
Y_MEAS 4370 [(1,0)] HALF_D_PLUS_2 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
IDLE 4371 [(0,0)] HALF_D_PLUS_2 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
DISCARD 4372 [(1,0)] 0 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
IDLE 4373 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4374 [(0,1)] D [] [] [] [] [] [] none
MERGE 4375 [(0,1),(0,0)] D [] [4377,4378,4379,4380] [] [] [((0,0),(0,1))] [] none
DISCARD 4376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4377 [(0,1),(0,0)] D [4375] [] [] [] [((0,0),(0,1))] [4377,4378,4379,4380] CONDITIONAL_S
Y_MEAS 4378 [(0,1)] HALF_D_PLUS_2 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4379 [(0,0)] HALF_D_PLUS_2 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
DISCARD 4380 [(0,1)] 0 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4381 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 4382 [(1,0)] D [] [] [] [] [] [] none
MERGE 4383 [(1,0),(0,0)] D [] [4385,4386,4387,4388] [] [] [((0,0),(1,0))] [] none
DISCARD 4384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4385 [(1,0),(0,0)] D [4383] [] [] [] [((0,0),(1,0))] [4385,4386,4387,4388] CONDITIONAL_S
Y_MEAS 4386 [(1,0)] HALF_D_PLUS_2 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
IDLE 4387 [(0,0)] HALF_D_PLUS_2 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
DISCARD 4388 [(1,0)] 0 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
IDLE 4389 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 4390 [(0,1)] D [] [] [] [] [] [] none
MERGE 4391 [(0,1),(0,0)] D [] [4393,4394,4395,4396] [] [] [((0,0),(0,1))] [] none
DISCARD 4392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4393 [(0,1),(0,0)] D [4391] [] [] [] [((0,0),(0,1))] [4393,4394,4395,4396] CONDITIONAL_S
Y_MEAS 4394 [(0,1)] HALF_D_PLUS_2 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
IDLE 4395 [(0,0)] HALF_D_PLUS_2 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
DISCARD 4396 [(0,1)] 0 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
IDLE 4397 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 4398 [(1,0)] D [] [] [] [] [] [] none
MERGE 4399 [(1,0),(0,0)] D [] [4401,4402,4403,4404] [] [] [((0,0),(1,0))] [] none
DISCARD 4400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4401 [(1,0),(0,0)] D [4399] [] [] [] [((0,0),(1,0))] [4401,4402,4403,4404] CONDITIONAL_S
Y_MEAS 4402 [(1,0)] HALF_D_PLUS_2 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
IDLE 4403 [(0,0)] HALF_D_PLUS_2 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
DISCARD 4404 [(1,0)] 0 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
IDLE 4405 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4406 [(0,1)] D [] [] [] [] [] [] none
MERGE 4407 [(0,1),(0,0)] D [] [4409,4410,4411,4412] [] [] [((0,0),(0,1))] [] none
DISCARD 4408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4409 [(0,1),(0,0)] D [4407] [] [] [] [((0,0),(0,1))] [4409,4410,4411,4412] CONDITIONAL_S
Y_MEAS 4410 [(0,1)] HALF_D_PLUS_2 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
IDLE 4411 [(0,0)] HALF_D_PLUS_2 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
DISCARD 4412 [(0,1)] 0 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
IDLE 4413 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4414 [(1,0)] D [] [] [] [] [] [] none
MERGE 4415 [(1,0),(0,0)] D [] [4417,4418,4419,4420] [] [] [((0,0),(1,0))] [] none
DISCARD 4416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4417 [(1,0),(0,0)] D [4415] [] [] [] [((0,0),(1,0))] [4417,4418,4419,4420] CONDITIONAL_S
Y_MEAS 4418 [(1,0)] HALF_D_PLUS_2 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
IDLE 4419 [(0,0)] HALF_D_PLUS_2 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
DISCARD 4420 [(1,0)] 0 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
IDLE 4421 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4422 [(0,1)] D [] [] [] [] [] [] none
MERGE 4423 [(0,1),(0,0)] D [] [4425,4426,4427,4428] [] [] [((0,0),(0,1))] [] none
DISCARD 4424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4425 [(0,1),(0,0)] D [4423] [] [] [] [((0,0),(0,1))] [4425,4426,4427,4428] CONDITIONAL_S
Y_MEAS 4426 [(0,1)] HALF_D_PLUS_2 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4427 [(0,0)] HALF_D_PLUS_2 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
DISCARD 4428 [(0,1)] 0 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4429 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 4430 [(1,0)] D [] [] [] [] [] [] none
MERGE 4431 [(1,0),(0,0)] D [] [4433,4434,4435,4436] [] [] [((0,0),(1,0))] [] none
DISCARD 4432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4433 [(1,0),(0,0)] D [4431] [] [] [] [((0,0),(1,0))] [4433,4434,4435,4436] CONDITIONAL_S
Y_MEAS 4434 [(1,0)] HALF_D_PLUS_2 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4435 [(0,0)] HALF_D_PLUS_2 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
DISCARD 4436 [(1,0)] 0 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4437 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 4438 [(0,1)] D [] [] [] [] [] [] none
MERGE 4439 [(0,1),(0,0)] D [] [4441,4442,4443,4444] [] [] [((0,0),(0,1))] [] none
DISCARD 4440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4441 [(0,1),(0,0)] D [4439] [] [] [] [((0,0),(0,1))] [4441,4442,4443,4444] CONDITIONAL_S
Y_MEAS 4442 [(0,1)] HALF_D_PLUS_2 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
IDLE 4443 [(0,0)] HALF_D_PLUS_2 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
DISCARD 4444 [(0,1)] 0 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
IDLE 4445 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4446 [(1,0)] D [] [] [] [] [] [] none
MERGE 4447 [(1,0),(0,0)] D [] [4449,4450,4451,4452] [] [] [((0,0),(1,0))] [] none
DISCARD 4448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4449 [(1,0),(0,0)] D [4447] [] [] [] [((0,0),(1,0))] [4449,4450,4451,4452] CONDITIONAL_S
Y_MEAS 4450 [(1,0)] HALF_D_PLUS_2 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
IDLE 4451 [(0,0)] HALF_D_PLUS_2 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
DISCARD 4452 [(1,0)] 0 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
IDLE 4453 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4454 [(0,1)] D [] [] [] [] [] [] none
MERGE 4455 [(0,1),(0,0)] D [] [4457,4458,4459,4460] [] [] [((0,0),(0,1))] [] none
DISCARD 4456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4457 [(0,1),(0,0)] D [4455] [] [] [] [((0,0),(0,1))] [4457,4458,4459,4460] CONDITIONAL_S
Y_MEAS 4458 [(0,1)] HALF_D_PLUS_2 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
IDLE 4459 [(0,0)] HALF_D_PLUS_2 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
DISCARD 4460 [(0,1)] 0 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
IDLE 4461 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 4462 [(1,0)] D [] [] [] [] [] [] none
MERGE 4463 [(1,0),(0,0)] D [] [4465,4466,4467,4468] [] [] [((0,0),(1,0))] [] none
DISCARD 4464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4465 [(1,0),(0,0)] D [4463] [] [] [] [((0,0),(1,0))] [4465,4466,4467,4468] CONDITIONAL_S
Y_MEAS 4466 [(1,0)] HALF_D_PLUS_2 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
IDLE 4467 [(0,0)] HALF_D_PLUS_2 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
DISCARD 4468 [(1,0)] 0 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
IDLE 4469 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 4470 [(0,1)] D [] [] [] [] [] [] none
MERGE 4471 [(0,1),(0,0)] D [] [4473,4474,4475,4476] [] [] [((0,0),(0,1))] [] none
DISCARD 4472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4473 [(0,1),(0,0)] D [4471] [] [] [] [((0,0),(0,1))] [4473,4474,4475,4476] CONDITIONAL_S
Y_MEAS 4474 [(0,1)] HALF_D_PLUS_2 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
IDLE 4475 [(0,0)] HALF_D_PLUS_2 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
DISCARD 4476 [(0,1)] 0 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
IDLE 4477 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 4478 [(1,0)] D [] [] [] [] [] [] none
MERGE 4479 [(1,0),(0,0)] D [] [4481,4482,4483,4484] [] [] [((0,0),(1,0))] [] none
DISCARD 4480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4481 [(1,0),(0,0)] D [4479] [] [] [] [((0,0),(1,0))] [4481,4482,4483,4484] CONDITIONAL_S
Y_MEAS 4482 [(1,0)] HALF_D_PLUS_2 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4483 [(0,0)] HALF_D_PLUS_2 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
DISCARD 4484 [(1,0)] 0 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4485 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 4486 [(0,1)] D [] [] [] [] [] [] none
MERGE 4487 [(0,1),(0,0)] D [] [4489,4490,4491,4492] [] [] [((0,0),(0,1))] [] none
DISCARD 4488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4489 [(0,1),(0,0)] D [4487] [] [] [] [((0,0),(0,1))] [4489,4490,4491,4492] CONDITIONAL_S
Y_MEAS 4490 [(0,1)] HALF_D_PLUS_2 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
IDLE 4491 [(0,0)] HALF_D_PLUS_2 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
DISCARD 4492 [(0,1)] 0 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
IDLE 4493 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 4494 [(1,0)] D [] [] [] [] [] [] none
MERGE 4495 [(1,0),(0,0)] D [] [4497,4498,4499,4500] [] [] [((0,0),(1,0))] [] none
DISCARD 4496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4497 [(1,0),(0,0)] D [4495] [] [] [] [((0,0),(1,0))] [4497,4498,4499,4500] CONDITIONAL_S
Y_MEAS 4498 [(1,0)] HALF_D_PLUS_2 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
IDLE 4499 [(0,0)] HALF_D_PLUS_2 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
DISCARD 4500 [(1,0)] 0 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
IDLE 4501 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4502 [(0,1)] D [] [] [] [] [] [] none
MERGE 4503 [(0,1),(0,0)] D [] [4505,4506,4507,4508] [] [] [((0,0),(0,1))] [] none
DISCARD 4504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4505 [(0,1),(0,0)] D [4503] [] [] [] [((0,0),(0,1))] [4505,4506,4507,4508] CONDITIONAL_S
Y_MEAS 4506 [(0,1)] HALF_D_PLUS_2 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
IDLE 4507 [(0,0)] HALF_D_PLUS_2 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
DISCARD 4508 [(0,1)] 0 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
IDLE 4509 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 4510 [(1,0)] D [] [] [] [] [] [] none
MERGE 4511 [(1,0),(0,0)] D [] [4513,4514,4515,4516] [] [] [((0,0),(1,0))] [] none
DISCARD 4512 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4513 [(1,0),(0,0)] D [4511] [] [] [] [((0,0),(1,0))] [4513,4514,4515,4516] CONDITIONAL_S
Y_MEAS 4514 [(1,0)] HALF_D_PLUS_2 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
IDLE 4515 [(0,0)] HALF_D_PLUS_2 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
DISCARD 4516 [(1,0)] 0 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
IDLE 4517 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 4518 [(0,1)] D [] [] [] [] [] [] none
MERGE 4519 [(0,1),(0,0)] D [] [4521,4522,4523,4524] [] [] [((0,0),(0,1))] [] none
DISCARD 4520 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4521 [(0,1),(0,0)] D [4519] [] [] [] [((0,0),(0,1))] [4521,4522,4523,4524] CONDITIONAL_S
Y_MEAS 4522 [(0,1)] HALF_D_PLUS_2 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
IDLE 4523 [(0,0)] HALF_D_PLUS_2 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
DISCARD 4524 [(0,1)] 0 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
IDLE 4525 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4526 [(1,0)] D [] [] [] [] [] [] none
MERGE 4527 [(1,0),(0,0)] D [] [4529,4530,4531,4532] [] [] [((0,0),(1,0))] [] none
DISCARD 4528 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4529 [(1,0),(0,0)] D [4527] [] [] [] [((0,0),(1,0))] [4529,4530,4531,4532] CONDITIONAL_S
Y_MEAS 4530 [(1,0)] HALF_D_PLUS_2 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
IDLE 4531 [(0,0)] HALF_D_PLUS_2 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
DISCARD 4532 [(1,0)] 0 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
IDLE 4533 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 4534 [(0,1)] D [] [] [] [] [] [] none
MERGE 4535 [(0,1),(0,0)] D [] [4537,4538,4539,4540] [] [] [((0,0),(0,1))] [] none
DISCARD 4536 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4537 [(0,1),(0,0)] D [4535] [] [] [] [((0,0),(0,1))] [4537,4538,4539,4540] CONDITIONAL_S
Y_MEAS 4538 [(0,1)] HALF_D_PLUS_2 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4539 [(0,0)] HALF_D_PLUS_2 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
DISCARD 4540 [(0,1)] 0 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4541 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 4542 [(1,0)] D [] [] [] [] [] [] none
MERGE 4543 [(1,0),(0,0)] D [] [4545,4546,4547,4548] [] [] [((0,0),(1,0))] [] none
DISCARD 4544 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4545 [(1,0),(0,0)] D [4543] [] [] [] [((0,0),(1,0))] [4545,4546,4547,4548] CONDITIONAL_S
Y_MEAS 4546 [(1,0)] HALF_D_PLUS_2 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4547 [(0,0)] HALF_D_PLUS_2 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
DISCARD 4548 [(1,0)] 0 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4549 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4550 [(0,1)] D [] [] [] [] [] [] none
MERGE 4551 [(0,1),(0,0)] D [] [4553,4554,4555,4556] [] [] [((0,0),(0,1))] [] none
DISCARD 4552 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4553 [(0,1),(0,0)] D [4551] [] [] [] [((0,0),(0,1))] [4553,4554,4555,4556] CONDITIONAL_S
Y_MEAS 4554 [(0,1)] HALF_D_PLUS_2 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
IDLE 4555 [(0,0)] HALF_D_PLUS_2 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
DISCARD 4556 [(0,1)] 0 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
IDLE 4557 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 4558 [(1,0)] D [] [] [] [] [] [] none
MERGE 4559 [(1,0),(0,0)] D [] [4561,4562,4563,4564] [] [] [((0,0),(1,0))] [] none
DISCARD 4560 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4561 [(1,0),(0,0)] D [4559] [] [] [] [((0,0),(1,0))] [4561,4562,4563,4564] CONDITIONAL_S
Y_MEAS 4562 [(1,0)] HALF_D_PLUS_2 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4563 [(0,0)] HALF_D_PLUS_2 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
DISCARD 4564 [(1,0)] 0 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4565 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4566 [(0,1)] D [] [] [] [] [] [] none
MERGE 4567 [(0,1),(0,0)] D [] [4569,4570,4571,4572] [] [] [((0,0),(0,1))] [] none
DISCARD 4568 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4569 [(0,1),(0,0)] D [4567] [] [] [] [((0,0),(0,1))] [4569,4570,4571,4572] CONDITIONAL_S
Y_MEAS 4570 [(0,1)] HALF_D_PLUS_2 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
IDLE 4571 [(0,0)] HALF_D_PLUS_2 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
DISCARD 4572 [(0,1)] 0 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
IDLE 4573 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4574 [(1,0)] D [] [] [] [] [] [] none
MERGE 4575 [(1,0),(0,0)] D [] [4577,4578,4579,4580] [] [] [((0,0),(1,0))] [] none
DISCARD 4576 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4577 [(1,0),(0,0)] D [4575] [] [] [] [((0,0),(1,0))] [4577,4578,4579,4580] CONDITIONAL_S
Y_MEAS 4578 [(1,0)] HALF_D_PLUS_2 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4579 [(0,0)] HALF_D_PLUS_2 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
DISCARD 4580 [(1,0)] 0 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4581 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4582 [(0,1)] D [] [] [] [] [] [] none
MERGE 4583 [(0,1),(0,0)] D [] [4585,4586,4587,4588] [] [] [((0,0),(0,1))] [] none
DISCARD 4584 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4585 [(0,1),(0,0)] D [4583] [] [] [] [((0,0),(0,1))] [4585,4586,4587,4588] CONDITIONAL_S
Y_MEAS 4586 [(0,1)] HALF_D_PLUS_2 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
IDLE 4587 [(0,0)] HALF_D_PLUS_2 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
DISCARD 4588 [(0,1)] 0 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
IDLE 4589 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4590 [(1,0)] D [] [] [] [] [] [] none
MERGE 4591 [(1,0),(0,0)] D [] [4593,4594,4595,4596] [] [] [((0,0),(1,0))] [] none
DISCARD 4592 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4593 [(1,0),(0,0)] D [4591] [] [] [] [((0,0),(1,0))] [4593,4594,4595,4596] CONDITIONAL_S
Y_MEAS 4594 [(1,0)] HALF_D_PLUS_2 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4595 [(0,0)] HALF_D_PLUS_2 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
DISCARD 4596 [(1,0)] 0 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4597 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 4598 [(0,1)] D [] [] [] [] [] [] none
MERGE 4599 [(0,1),(0,0)] D [] [4601,4602,4603,4604] [] [] [((0,0),(0,1))] [] none
DISCARD 4600 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4601 [(0,1),(0,0)] D [4599] [] [] [] [((0,0),(0,1))] [4601,4602,4603,4604] CONDITIONAL_S
Y_MEAS 4602 [(0,1)] HALF_D_PLUS_2 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4603 [(0,0)] HALF_D_PLUS_2 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
DISCARD 4604 [(0,1)] 0 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4605 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4606 [(1,0)] D [] [] [] [] [] [] none
MERGE 4607 [(1,0),(0,0)] D [] [4609,4610,4611,4612] [] [] [((0,0),(1,0))] [] none
DISCARD 4608 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4609 [(1,0),(0,0)] D [4607] [] [] [] [((0,0),(1,0))] [4609,4610,4611,4612] CONDITIONAL_S
Y_MEAS 4610 [(1,0)] HALF_D_PLUS_2 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
IDLE 4611 [(0,0)] HALF_D_PLUS_2 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
DISCARD 4612 [(1,0)] 0 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
IDLE 4613 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 4614 [(0,1)] D [] [] [] [] [] [] none
MERGE 4615 [(0,1),(0,0)] D [] [4617,4618,4619,4620] [] [] [((0,0),(0,1))] [] none
DISCARD 4616 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4617 [(0,1),(0,0)] D [4615] [] [] [] [((0,0),(0,1))] [4617,4618,4619,4620] CONDITIONAL_S
Y_MEAS 4618 [(0,1)] HALF_D_PLUS_2 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
IDLE 4619 [(0,0)] HALF_D_PLUS_2 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
DISCARD 4620 [(0,1)] 0 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
IDLE 4621 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4622 [(1,0)] D [] [] [] [] [] [] none
MERGE 4623 [(1,0),(0,0)] D [] [4625,4626,4627,4628] [] [] [((0,0),(1,0))] [] none
DISCARD 4624 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4625 [(1,0),(0,0)] D [4623] [] [] [] [((0,0),(1,0))] [4625,4626,4627,4628] CONDITIONAL_S
Y_MEAS 4626 [(1,0)] HALF_D_PLUS_2 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
IDLE 4627 [(0,0)] HALF_D_PLUS_2 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
DISCARD 4628 [(1,0)] 0 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
IDLE 4629 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 4630 [(0,1)] D [] [] [] [] [] [] none
MERGE 4631 [(0,1),(0,0)] D [] [4633,4634,4635,4636] [] [] [((0,0),(0,1))] [] none
DISCARD 4632 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4633 [(0,1),(0,0)] D [4631] [] [] [] [((0,0),(0,1))] [4633,4634,4635,4636] CONDITIONAL_S
Y_MEAS 4634 [(0,1)] HALF_D_PLUS_2 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4635 [(0,0)] HALF_D_PLUS_2 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
DISCARD 4636 [(0,1)] 0 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4637 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4638 [(1,0)] D [] [] [] [] [] [] none
MERGE 4639 [(1,0),(0,0)] D [] [4641,4642,4643,4644] [] [] [((0,0),(1,0))] [] none
DISCARD 4640 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4641 [(1,0),(0,0)] D [4639] [] [] [] [((0,0),(1,0))] [4641,4642,4643,4644] CONDITIONAL_S
Y_MEAS 4642 [(1,0)] HALF_D_PLUS_2 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
IDLE 4643 [(0,0)] HALF_D_PLUS_2 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
DISCARD 4644 [(1,0)] 0 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
IDLE 4645 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 4646 [(0,1)] D [] [] [] [] [] [] none
MERGE 4647 [(0,1),(0,0)] D [] [4649,4650,4651,4652] [] [] [((0,0),(0,1))] [] none
DISCARD 4648 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4649 [(0,1),(0,0)] D [4647] [] [] [] [((0,0),(0,1))] [4649,4650,4651,4652] CONDITIONAL_S
Y_MEAS 4650 [(0,1)] HALF_D_PLUS_2 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4651 [(0,0)] HALF_D_PLUS_2 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
DISCARD 4652 [(0,1)] 0 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4653 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 4654 [(1,0)] D [] [] [] [] [] [] none
MERGE 4655 [(1,0),(0,0)] D [] [4657,4658,4659,4660] [] [] [((0,0),(1,0))] [] none
DISCARD 4656 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4657 [(1,0),(0,0)] D [4655] [] [] [] [((0,0),(1,0))] [4657,4658,4659,4660] CONDITIONAL_S
Y_MEAS 4658 [(1,0)] HALF_D_PLUS_2 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
IDLE 4659 [(0,0)] HALF_D_PLUS_2 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
DISCARD 4660 [(1,0)] 0 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
IDLE 4661 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4662 [(0,1)] D [] [] [] [] [] [] none
MERGE 4663 [(0,1),(0,0)] D [] [4665,4666,4667,4668] [] [] [((0,0),(0,1))] [] none
DISCARD 4664 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4665 [(0,1),(0,0)] D [4663] [] [] [] [((0,0),(0,1))] [4665,4666,4667,4668] CONDITIONAL_S
Y_MEAS 4666 [(0,1)] HALF_D_PLUS_2 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
IDLE 4667 [(0,0)] HALF_D_PLUS_2 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
DISCARD 4668 [(0,1)] 0 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
IDLE 4669 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 4670 [(1,0)] D [] [] [] [] [] [] none
MERGE 4671 [(1,0),(0,0)] D [] [4673,4674,4675,4676] [] [] [((0,0),(1,0))] [] none
DISCARD 4672 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4673 [(1,0),(0,0)] D [4671] [] [] [] [((0,0),(1,0))] [4673,4674,4675,4676] CONDITIONAL_S
Y_MEAS 4674 [(1,0)] HALF_D_PLUS_2 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
IDLE 4675 [(0,0)] HALF_D_PLUS_2 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
DISCARD 4676 [(1,0)] 0 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
IDLE 4677 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 4678 [(0,1)] D [] [] [] [] [] [] none
MERGE 4679 [(0,1),(0,0)] D [] [4681,4682,4683,4684] [] [] [((0,0),(0,1))] [] none
DISCARD 4680 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4681 [(0,1),(0,0)] D [4679] [] [] [] [((0,0),(0,1))] [4681,4682,4683,4684] CONDITIONAL_S
Y_MEAS 4682 [(0,1)] HALF_D_PLUS_2 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4683 [(0,0)] HALF_D_PLUS_2 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
DISCARD 4684 [(0,1)] 0 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4685 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4686 [(1,0)] D [] [] [] [] [] [] none
MERGE 4687 [(1,0),(0,0)] D [] [4689,4690,4691,4692] [] [] [((0,0),(1,0))] [] none
DISCARD 4688 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4689 [(1,0),(0,0)] D [4687] [] [] [] [((0,0),(1,0))] [4689,4690,4691,4692] CONDITIONAL_S
Y_MEAS 4690 [(1,0)] HALF_D_PLUS_2 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
IDLE 4691 [(0,0)] HALF_D_PLUS_2 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
DISCARD 4692 [(1,0)] 0 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
IDLE 4693 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4694 [(0,1)] D [] [] [] [] [] [] none
MERGE 4695 [(0,1),(0,0)] D [] [4697,4698,4699,4700] [] [] [((0,0),(0,1))] [] none
DISCARD 4696 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4697 [(0,1),(0,0)] D [4695] [] [] [] [((0,0),(0,1))] [4697,4698,4699,4700] CONDITIONAL_S
Y_MEAS 4698 [(0,1)] HALF_D_PLUS_2 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4699 [(0,0)] HALF_D_PLUS_2 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
DISCARD 4700 [(0,1)] 0 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4701 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 4702 [(1,0)] D [] [] [] [] [] [] none
MERGE 4703 [(1,0),(0,0)] D [] [4705,4706,4707,4708] [] [] [((0,0),(1,0))] [] none
DISCARD 4704 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4705 [(1,0),(0,0)] D [4703] [] [] [] [((0,0),(1,0))] [4705,4706,4707,4708] CONDITIONAL_S
Y_MEAS 4706 [(1,0)] HALF_D_PLUS_2 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4707 [(0,0)] HALF_D_PLUS_2 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
DISCARD 4708 [(1,0)] 0 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4709 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4710 [(0,1)] D [] [] [] [] [] [] none
MERGE 4711 [(0,1),(0,0)] D [] [4713,4714,4715,4716] [] [] [((0,0),(0,1))] [] none
DISCARD 4712 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4713 [(0,1),(0,0)] D [4711] [] [] [] [((0,0),(0,1))] [4713,4714,4715,4716] CONDITIONAL_S
Y_MEAS 4714 [(0,1)] HALF_D_PLUS_2 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
IDLE 4715 [(0,0)] HALF_D_PLUS_2 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
DISCARD 4716 [(0,1)] 0 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
IDLE 4717 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4718 [(1,0)] D [] [] [] [] [] [] none
MERGE 4719 [(1,0),(0,0)] D [] [4721,4722,4723,4724] [] [] [((0,0),(1,0))] [] none
DISCARD 4720 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4721 [(1,0),(0,0)] D [4719] [] [] [] [((0,0),(1,0))] [4721,4722,4723,4724] CONDITIONAL_S
Y_MEAS 4722 [(1,0)] HALF_D_PLUS_2 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
IDLE 4723 [(0,0)] HALF_D_PLUS_2 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
DISCARD 4724 [(1,0)] 0 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
IDLE 4725 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4726 [(0,1)] D [] [] [] [] [] [] none
MERGE 4727 [(0,1),(0,0)] D [] [4729,4730,4731,4732] [] [] [((0,0),(0,1))] [] none
DISCARD 4728 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4729 [(0,1),(0,0)] D [4727] [] [] [] [((0,0),(0,1))] [4729,4730,4731,4732] CONDITIONAL_S
Y_MEAS 4730 [(0,1)] HALF_D_PLUS_2 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
IDLE 4731 [(0,0)] HALF_D_PLUS_2 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
DISCARD 4732 [(0,1)] 0 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
IDLE 4733 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4734 [(1,0)] D [] [] [] [] [] [] none
MERGE 4735 [(1,0),(0,0)] D [] [4737,4738,4739,4740] [] [] [((0,0),(1,0))] [] none
DISCARD 4736 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4737 [(1,0),(0,0)] D [4735] [] [] [] [((0,0),(1,0))] [4737,4738,4739,4740] CONDITIONAL_S
Y_MEAS 4738 [(1,0)] HALF_D_PLUS_2 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4739 [(0,0)] HALF_D_PLUS_2 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
DISCARD 4740 [(1,0)] 0 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4741 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4742 [(0,1)] D [] [] [] [] [] [] none
MERGE 4743 [(0,1),(0,0)] D [] [4745,4746,4747,4748] [] [] [((0,0),(0,1))] [] none
DISCARD 4744 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4745 [(0,1),(0,0)] D [4743] [] [] [] [((0,0),(0,1))] [4745,4746,4747,4748] CONDITIONAL_S
Y_MEAS 4746 [(0,1)] HALF_D_PLUS_2 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
IDLE 4747 [(0,0)] HALF_D_PLUS_2 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
DISCARD 4748 [(0,1)] 0 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
IDLE 4749 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4750 [(1,0)] D [] [] [] [] [] [] none
MERGE 4751 [(1,0),(0,0)] D [] [4753,4754,4755,4756] [] [] [((0,0),(1,0))] [] none
DISCARD 4752 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4753 [(1,0),(0,0)] D [4751] [] [] [] [((0,0),(1,0))] [4753,4754,4755,4756] CONDITIONAL_S
Y_MEAS 4754 [(1,0)] HALF_D_PLUS_2 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
IDLE 4755 [(0,0)] HALF_D_PLUS_2 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
DISCARD 4756 [(1,0)] 0 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
IDLE 4757 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4758 [(0,1)] D [] [] [] [] [] [] none
MERGE 4759 [(0,1),(0,0)] D [] [4761,4762,4763,4764] [] [] [((0,0),(0,1))] [] none
DISCARD 4760 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4761 [(0,1),(0,0)] D [4759] [] [] [] [((0,0),(0,1))] [4761,4762,4763,4764] CONDITIONAL_S
Y_MEAS 4762 [(0,1)] HALF_D_PLUS_2 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
IDLE 4763 [(0,0)] HALF_D_PLUS_2 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
DISCARD 4764 [(0,1)] 0 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
IDLE 4765 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4766 [(1,0)] D [] [] [] [] [] [] none
MERGE 4767 [(1,0),(0,0)] D [] [4769,4770,4771,4772] [] [] [((0,0),(1,0))] [] none
DISCARD 4768 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4769 [(1,0),(0,0)] D [4767] [] [] [] [((0,0),(1,0))] [4769,4770,4771,4772] CONDITIONAL_S
Y_MEAS 4770 [(1,0)] HALF_D_PLUS_2 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4771 [(0,0)] HALF_D_PLUS_2 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
DISCARD 4772 [(1,0)] 0 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4773 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 4774 [(0,1)] D [] [] [] [] [] [] none
MERGE 4775 [(0,1),(0,0)] D [] [4777,4778,4779,4780] [] [] [((0,0),(0,1))] [] none
DISCARD 4776 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4777 [(0,1),(0,0)] D [4775] [] [] [] [((0,0),(0,1))] [4777,4778,4779,4780] CONDITIONAL_S
Y_MEAS 4778 [(0,1)] HALF_D_PLUS_2 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
IDLE 4779 [(0,0)] HALF_D_PLUS_2 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
DISCARD 4780 [(0,1)] 0 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
IDLE 4781 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 4782 [(1,0)] D [] [] [] [] [] [] none
MERGE 4783 [(1,0),(0,0)] D [] [4785,4786,4787,4788] [] [] [((0,0),(1,0))] [] none
DISCARD 4784 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4785 [(1,0),(0,0)] D [4783] [] [] [] [((0,0),(1,0))] [4785,4786,4787,4788] CONDITIONAL_S
Y_MEAS 4786 [(1,0)] HALF_D_PLUS_2 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
IDLE 4787 [(0,0)] HALF_D_PLUS_2 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
DISCARD 4788 [(1,0)] 0 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
IDLE 4789 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4790 [(0,1)] D [] [] [] [] [] [] none
MERGE 4791 [(0,1),(0,0)] D [] [4793,4794,4795,4796] [] [] [((0,0),(0,1))] [] none
DISCARD 4792 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4793 [(0,1),(0,0)] D [4791] [] [] [] [((0,0),(0,1))] [4793,4794,4795,4796] CONDITIONAL_S
Y_MEAS 4794 [(0,1)] HALF_D_PLUS_2 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
IDLE 4795 [(0,0)] HALF_D_PLUS_2 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
DISCARD 4796 [(0,1)] 0 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
IDLE 4797 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4798 [(1,0)] D [] [] [] [] [] [] none
MERGE 4799 [(1,0),(0,0)] D [] [4801,4802,4803,4804] [] [] [((0,0),(1,0))] [] none
DISCARD 4800 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4801 [(1,0),(0,0)] D [4799] [] [] [] [((0,0),(1,0))] [4801,4802,4803,4804] CONDITIONAL_S
Y_MEAS 4802 [(1,0)] HALF_D_PLUS_2 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
IDLE 4803 [(0,0)] HALF_D_PLUS_2 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
DISCARD 4804 [(1,0)] 0 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
IDLE 4805 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 4806 [(0,1)] D [] [] [] [] [] [] none
MERGE 4807 [(0,1),(0,0)] D [] [4809,4810,4811,4812] [] [] [((0,0),(0,1))] [] none
DISCARD 4808 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4809 [(0,1),(0,0)] D [4807] [] [] [] [((0,0),(0,1))] [4809,4810,4811,4812] CONDITIONAL_S
Y_MEAS 4810 [(0,1)] HALF_D_PLUS_2 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
IDLE 4811 [(0,0)] HALF_D_PLUS_2 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
DISCARD 4812 [(0,1)] 0 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
IDLE 4813 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 4814 [(1,0)] D [] [] [] [] [] [] none
MERGE 4815 [(1,0),(0,0)] D [] [4817,4818,4819,4820] [] [] [((0,0),(1,0))] [] none
DISCARD 4816 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4817 [(1,0),(0,0)] D [4815] [] [] [] [((0,0),(1,0))] [4817,4818,4819,4820] CONDITIONAL_S
Y_MEAS 4818 [(1,0)] HALF_D_PLUS_2 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4819 [(0,0)] HALF_D_PLUS_2 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
DISCARD 4820 [(1,0)] 0 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4821 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4822 [(0,1)] D [] [] [] [] [] [] none
MERGE 4823 [(0,1),(0,0)] D [] [4825,4826,4827,4828] [] [] [((0,0),(0,1))] [] none
DISCARD 4824 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4825 [(0,1),(0,0)] D [4823] [] [] [] [((0,0),(0,1))] [4825,4826,4827,4828] CONDITIONAL_S
Y_MEAS 4826 [(0,1)] HALF_D_PLUS_2 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4827 [(0,0)] HALF_D_PLUS_2 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
DISCARD 4828 [(0,1)] 0 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4829 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 4830 [(1,0)] D [] [] [] [] [] [] none
MERGE 4831 [(1,0),(0,0)] D [] [4833,4834,4835,4836] [] [] [((0,0),(1,0))] [] none
DISCARD 4832 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4833 [(1,0),(0,0)] D [4831] [] [] [] [((0,0),(1,0))] [4833,4834,4835,4836] CONDITIONAL_S
Y_MEAS 4834 [(1,0)] HALF_D_PLUS_2 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
IDLE 4835 [(0,0)] HALF_D_PLUS_2 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
DISCARD 4836 [(1,0)] 0 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
IDLE 4837 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 4838 [(0,1)] D [] [] [] [] [] [] none
MERGE 4839 [(0,1),(0,0)] D [] [4841,4842,4843,4844] [] [] [((0,0),(0,1))] [] none
DISCARD 4840 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4841 [(0,1),(0,0)] D [4839] [] [] [] [((0,0),(0,1))] [4841,4842,4843,4844] CONDITIONAL_S
Y_MEAS 4842 [(0,1)] HALF_D_PLUS_2 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
IDLE 4843 [(0,0)] HALF_D_PLUS_2 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
DISCARD 4844 [(0,1)] 0 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
IDLE 4845 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4846 [(1,0)] D [] [] [] [] [] [] none
MERGE 4847 [(1,0),(0,0)] D [] [4849,4850,4851,4852] [] [] [((0,0),(1,0))] [] none
DISCARD 4848 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4849 [(1,0),(0,0)] D [4847] [] [] [] [((0,0),(1,0))] [4849,4850,4851,4852] CONDITIONAL_S
Y_MEAS 4850 [(1,0)] HALF_D_PLUS_2 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
IDLE 4851 [(0,0)] HALF_D_PLUS_2 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
DISCARD 4852 [(1,0)] 0 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
IDLE 4853 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 4854 [(0,1)] D [] [] [] [] [] [] none
MERGE 4855 [(0,1),(0,0)] D [] [4857,4858,4859,4860] [] [] [((0,0),(0,1))] [] none
DISCARD 4856 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4857 [(0,1),(0,0)] D [4855] [] [] [] [((0,0),(0,1))] [4857,4858,4859,4860] CONDITIONAL_S
Y_MEAS 4858 [(0,1)] HALF_D_PLUS_2 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4859 [(0,0)] HALF_D_PLUS_2 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
DISCARD 4860 [(0,1)] 0 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4861 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4862 [(1,0)] D [] [] [] [] [] [] none
MERGE 4863 [(1,0),(0,0)] D [] [4865,4866,4867,4868] [] [] [((0,0),(1,0))] [] none
DISCARD 4864 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4865 [(1,0),(0,0)] D [4863] [] [] [] [((0,0),(1,0))] [4865,4866,4867,4868] CONDITIONAL_S
Y_MEAS 4866 [(1,0)] HALF_D_PLUS_2 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4867 [(0,0)] HALF_D_PLUS_2 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
DISCARD 4868 [(1,0)] 0 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4869 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4870 [(0,1)] D [] [] [] [] [] [] none
MERGE 4871 [(0,1),(0,0)] D [] [4873,4874,4875,4876] [] [] [((0,0),(0,1))] [] none
DISCARD 4872 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4873 [(0,1),(0,0)] D [4871] [] [] [] [((0,0),(0,1))] [4873,4874,4875,4876] CONDITIONAL_S
Y_MEAS 4874 [(0,1)] HALF_D_PLUS_2 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
IDLE 4875 [(0,0)] HALF_D_PLUS_2 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
DISCARD 4876 [(0,1)] 0 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
IDLE 4877 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 4878 [(1,0)] D [] [] [] [] [] [] none
MERGE 4879 [(1,0),(0,0)] D [] [4881,4882,4883,4884] [] [] [((0,0),(1,0))] [] none
DISCARD 4880 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4881 [(1,0),(0,0)] D [4879] [] [] [] [((0,0),(1,0))] [4881,4882,4883,4884] CONDITIONAL_S
Y_MEAS 4882 [(1,0)] HALF_D_PLUS_2 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
IDLE 4883 [(0,0)] HALF_D_PLUS_2 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
DISCARD 4884 [(1,0)] 0 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
IDLE 4885 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 4886 [(0,1)] D [] [] [] [] [] [] none
MERGE 4887 [(0,1),(0,0)] D [] [4889,4890,4891,4892] [] [] [((0,0),(0,1))] [] none
DISCARD 4888 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4889 [(0,1),(0,0)] D [4887] [] [] [] [((0,0),(0,1))] [4889,4890,4891,4892] CONDITIONAL_S
Y_MEAS 4890 [(0,1)] HALF_D_PLUS_2 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
IDLE 4891 [(0,0)] HALF_D_PLUS_2 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
DISCARD 4892 [(0,1)] 0 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
IDLE 4893 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4894 [(1,0)] D [] [] [] [] [] [] none
MERGE 4895 [(1,0),(0,0)] D [] [4897,4898,4899,4900] [] [] [((0,0),(1,0))] [] none
DISCARD 4896 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4897 [(1,0),(0,0)] D [4895] [] [] [] [((0,0),(1,0))] [4897,4898,4899,4900] CONDITIONAL_S
Y_MEAS 4898 [(1,0)] HALF_D_PLUS_2 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
IDLE 4899 [(0,0)] HALF_D_PLUS_2 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
DISCARD 4900 [(1,0)] 0 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
IDLE 4901 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4902 [(0,1)] D [] [] [] [] [] [] none
MERGE 4903 [(0,1),(0,0)] D [] [4905,4906,4907,4908] [] [] [((0,0),(0,1))] [] none
DISCARD 4904 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4905 [(0,1),(0,0)] D [4903] [] [] [] [((0,0),(0,1))] [4905,4906,4907,4908] CONDITIONAL_S
Y_MEAS 4906 [(0,1)] HALF_D_PLUS_2 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
IDLE 4907 [(0,0)] HALF_D_PLUS_2 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
DISCARD 4908 [(0,1)] 0 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
IDLE 4909 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4910 [(1,0)] D [] [] [] [] [] [] none
MERGE 4911 [(1,0),(0,0)] D [] [4913,4914,4915,4916] [] [] [((0,0),(1,0))] [] none
DISCARD 4912 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4913 [(1,0),(0,0)] D [4911] [] [] [] [((0,0),(1,0))] [4913,4914,4915,4916] CONDITIONAL_S
Y_MEAS 4914 [(1,0)] HALF_D_PLUS_2 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4915 [(0,0)] HALF_D_PLUS_2 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
DISCARD 4916 [(1,0)] 0 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4917 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4918 [(0,1)] D [] [] [] [] [] [] none
MERGE 4919 [(0,1),(0,0)] D [] [4921,4922,4923,4924] [] [] [((0,0),(0,1))] [] none
DISCARD 4920 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4921 [(0,1),(0,0)] D [4919] [] [] [] [((0,0),(0,1))] [4921,4922,4923,4924] CONDITIONAL_S
Y_MEAS 4922 [(0,1)] HALF_D_PLUS_2 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
IDLE 4923 [(0,0)] HALF_D_PLUS_2 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
DISCARD 4924 [(0,1)] 0 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
IDLE 4925 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 4926 [(1,0)] D [] [] [] [] [] [] none
MERGE 4927 [(1,0),(0,0)] D [] [4929,4930,4931,4932] [] [] [((0,0),(1,0))] [] none
DISCARD 4928 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4929 [(1,0),(0,0)] D [4927] [] [] [] [((0,0),(1,0))] [4929,4930,4931,4932] CONDITIONAL_S
Y_MEAS 4930 [(1,0)] HALF_D_PLUS_2 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
IDLE 4931 [(0,0)] HALF_D_PLUS_2 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
DISCARD 4932 [(1,0)] 0 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
IDLE 4933 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 4934 [(0,1)] D [] [] [] [] [] [] none
MERGE 4935 [(0,1),(0,0)] D [] [4937,4938,4939,4940] [] [] [((0,0),(0,1))] [] none
DISCARD 4936 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4937 [(0,1),(0,0)] D [4935] [] [] [] [((0,0),(0,1))] [4937,4938,4939,4940] CONDITIONAL_S
Y_MEAS 4938 [(0,1)] HALF_D_PLUS_2 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
IDLE 4939 [(0,0)] HALF_D_PLUS_2 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
DISCARD 4940 [(0,1)] 0 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
IDLE 4941 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 4942 [(1,0)] D [] [] [] [] [] [] none
MERGE 4943 [(1,0),(0,0)] D [] [4945,4946,4947,4948] [] [] [((0,0),(1,0))] [] none
DISCARD 4944 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4945 [(1,0),(0,0)] D [4943] [] [] [] [((0,0),(1,0))] [4945,4946,4947,4948] CONDITIONAL_S
Y_MEAS 4946 [(1,0)] HALF_D_PLUS_2 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
IDLE 4947 [(0,0)] HALF_D_PLUS_2 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
DISCARD 4948 [(1,0)] 0 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
IDLE 4949 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 4950 [(0,1)] D [] [] [] [] [] [] none
MERGE 4951 [(0,1),(0,0)] D [] [4953,4954,4955,4956] [] [] [((0,0),(0,1))] [] none
DISCARD 4952 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4953 [(0,1),(0,0)] D [4951] [] [] [] [((0,0),(0,1))] [4953,4954,4955,4956] CONDITIONAL_S
Y_MEAS 4954 [(0,1)] HALF_D_PLUS_2 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
IDLE 4955 [(0,0)] HALF_D_PLUS_2 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
DISCARD 4956 [(0,1)] 0 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
IDLE 4957 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 4958 [(1,0)] D [] [] [] [] [] [] none
MERGE 4959 [(1,0),(0,0)] D [] [4961,4962,4963,4964] [] [] [((0,0),(1,0))] [] none
DISCARD 4960 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4961 [(1,0),(0,0)] D [4959] [] [] [] [((0,0),(1,0))] [4961,4962,4963,4964] CONDITIONAL_S
Y_MEAS 4962 [(1,0)] HALF_D_PLUS_2 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
IDLE 4963 [(0,0)] HALF_D_PLUS_2 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
DISCARD 4964 [(1,0)] 0 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
IDLE 4965 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4966 [(0,1)] D [] [] [] [] [] [] none
MERGE 4967 [(0,1),(0,0)] D [] [4969,4970,4971,4972] [] [] [((0,0),(0,1))] [] none
DISCARD 4968 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4969 [(0,1),(0,0)] D [4967] [] [] [] [((0,0),(0,1))] [4969,4970,4971,4972] CONDITIONAL_S
Y_MEAS 4970 [(0,1)] HALF_D_PLUS_2 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
IDLE 4971 [(0,0)] HALF_D_PLUS_2 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
DISCARD 4972 [(0,1)] 0 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
IDLE 4973 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 4974 [(1,0)] D [] [] [] [] [] [] none
MERGE 4975 [(1,0),(0,0)] D [] [4977,4978,4979,4980] [] [] [((0,0),(1,0))] [] none
DISCARD 4976 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4977 [(1,0),(0,0)] D [4975] [] [] [] [((0,0),(1,0))] [4977,4978,4979,4980] CONDITIONAL_S
Y_MEAS 4978 [(1,0)] HALF_D_PLUS_2 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
IDLE 4979 [(0,0)] HALF_D_PLUS_2 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
DISCARD 4980 [(1,0)] 0 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
IDLE 4981 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4982 [(0,1)] D [] [] [] [] [] [] none
MERGE 4983 [(0,1),(0,0)] D [] [4985,4986,4987,4988] [] [] [((0,0),(0,1))] [] none
DISCARD 4984 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4985 [(0,1),(0,0)] D [4983] [] [] [] [((0,0),(0,1))] [4985,4986,4987,4988] CONDITIONAL_S
Y_MEAS 4986 [(0,1)] HALF_D_PLUS_2 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
IDLE 4987 [(0,0)] HALF_D_PLUS_2 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
DISCARD 4988 [(0,1)] 0 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
IDLE 4989 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 4990 [(1,0)] D [] [] [] [] [] [] none
MERGE 4991 [(1,0),(0,0)] D [] [4993,4994,4995,4996] [] [] [((0,0),(1,0))] [] none
DISCARD 4992 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4993 [(1,0),(0,0)] D [4991] [] [] [] [((0,0),(1,0))] [4993,4994,4995,4996] CONDITIONAL_S
Y_MEAS 4994 [(1,0)] HALF_D_PLUS_2 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
IDLE 4995 [(0,0)] HALF_D_PLUS_2 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
DISCARD 4996 [(1,0)] 0 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
IDLE 4997 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4998 [(0,1)] D [] [] [] [] [] [] none
MERGE 4999 [(0,1),(0,0)] D [] [5001,5002,5003,5004] [] [] [((0,0),(0,1))] [] none
DISCARD 5000 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5001 [(0,1),(0,0)] D [4999] [] [] [] [((0,0),(0,1))] [5001,5002,5003,5004] CONDITIONAL_S
Y_MEAS 5002 [(0,1)] HALF_D_PLUS_2 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
IDLE 5003 [(0,0)] HALF_D_PLUS_2 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
DISCARD 5004 [(0,1)] 0 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
IDLE 5005 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5006 [(1,0)] D [] [] [] [] [] [] none
MERGE 5007 [(1,0),(0,0)] D [] [5009,5010,5011,5012] [] [] [((0,0),(1,0))] [] none
DISCARD 5008 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5009 [(1,0),(0,0)] D [5007] [] [] [] [((0,0),(1,0))] [5009,5010,5011,5012] CONDITIONAL_S
Y_MEAS 5010 [(1,0)] HALF_D_PLUS_2 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
IDLE 5011 [(0,0)] HALF_D_PLUS_2 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
DISCARD 5012 [(1,0)] 0 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
IDLE 5013 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 5014 [(0,1)] D [] [] [] [] [] [] none
MERGE 5015 [(0,1),(0,0)] D [] [5017,5018,5019,5020] [] [] [((0,0),(0,1))] [] none
DISCARD 5016 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5017 [(0,1),(0,0)] D [5015] [] [] [] [((0,0),(0,1))] [5017,5018,5019,5020] CONDITIONAL_S
Y_MEAS 5018 [(0,1)] HALF_D_PLUS_2 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
IDLE 5019 [(0,0)] HALF_D_PLUS_2 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
DISCARD 5020 [(0,1)] 0 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
IDLE 5021 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5022 [(1,0)] D [] [] [] [] [] [] none
MERGE 5023 [(1,0),(0,0)] D [] [5025,5026,5027,5028] [] [] [((0,0),(1,0))] [] none
DISCARD 5024 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5025 [(1,0),(0,0)] D [5023] [] [] [] [((0,0),(1,0))] [5025,5026,5027,5028] CONDITIONAL_S
Y_MEAS 5026 [(1,0)] HALF_D_PLUS_2 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
IDLE 5027 [(0,0)] HALF_D_PLUS_2 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
DISCARD 5028 [(1,0)] 0 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
IDLE 5029 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5030 [(0,1)] D [] [] [] [] [] [] none
MERGE 5031 [(0,1),(0,0)] D [] [5033,5034,5035,5036] [] [] [((0,0),(0,1))] [] none
DISCARD 5032 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5033 [(0,1),(0,0)] D [5031] [] [] [] [((0,0),(0,1))] [5033,5034,5035,5036] CONDITIONAL_S
Y_MEAS 5034 [(0,1)] HALF_D_PLUS_2 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
IDLE 5035 [(0,0)] HALF_D_PLUS_2 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
DISCARD 5036 [(0,1)] 0 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
IDLE 5037 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5038 [(1,0)] D [] [] [] [] [] [] none
MERGE 5039 [(1,0),(0,0)] D [] [5041,5042,5043,5044] [] [] [((0,0),(1,0))] [] none
DISCARD 5040 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5041 [(1,0),(0,0)] D [5039] [] [] [] [((0,0),(1,0))] [5041,5042,5043,5044] CONDITIONAL_S
Y_MEAS 5042 [(1,0)] HALF_D_PLUS_2 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
IDLE 5043 [(0,0)] HALF_D_PLUS_2 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
DISCARD 5044 [(1,0)] 0 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
IDLE 5045 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 5046 [(0,1)] D [] [] [] [] [] [] none
MERGE 5047 [(0,1),(0,0)] D [] [5049,5050,5051,5052] [] [] [((0,0),(0,1))] [] none
DISCARD 5048 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5049 [(0,1),(0,0)] D [5047] [] [] [] [((0,0),(0,1))] [5049,5050,5051,5052] CONDITIONAL_S
Y_MEAS 5050 [(0,1)] HALF_D_PLUS_2 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
IDLE 5051 [(0,0)] HALF_D_PLUS_2 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
DISCARD 5052 [(0,1)] 0 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
IDLE 5053 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 5054 [(1,0)] D [] [] [] [] [] [] none
MERGE 5055 [(1,0),(0,0)] D [] [5057,5058,5059,5060] [] [] [((0,0),(1,0))] [] none
DISCARD 5056 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5057 [(1,0),(0,0)] D [5055] [] [] [] [((0,0),(1,0))] [5057,5058,5059,5060] CONDITIONAL_S
Y_MEAS 5058 [(1,0)] HALF_D_PLUS_2 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
IDLE 5059 [(0,0)] HALF_D_PLUS_2 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
DISCARD 5060 [(1,0)] 0 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
IDLE 5061 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5062 [(0,1)] D [] [] [] [] [] [] none
MERGE 5063 [(0,1),(0,0)] D [] [5065,5066,5067,5068] [] [] [((0,0),(0,1))] [] none
DISCARD 5064 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5065 [(0,1),(0,0)] D [5063] [] [] [] [((0,0),(0,1))] [5065,5066,5067,5068] CONDITIONAL_S
Y_MEAS 5066 [(0,1)] HALF_D_PLUS_2 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
IDLE 5067 [(0,0)] HALF_D_PLUS_2 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
DISCARD 5068 [(0,1)] 0 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
IDLE 5069 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 5070 [(1,0)] D [] [] [] [] [] [] none
MERGE 5071 [(1,0),(0,0)] D [] [5073,5074,5075,5076] [] [] [((0,0),(1,0))] [] none
DISCARD 5072 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5073 [(1,0),(0,0)] D [5071] [] [] [] [((0,0),(1,0))] [5073,5074,5075,5076] CONDITIONAL_S
Y_MEAS 5074 [(1,0)] HALF_D_PLUS_2 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
IDLE 5075 [(0,0)] HALF_D_PLUS_2 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
DISCARD 5076 [(1,0)] 0 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
IDLE 5077 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5078 [(0,1)] D [] [] [] [] [] [] none
MERGE 5079 [(0,1),(0,0)] D [] [5081,5082,5083,5084] [] [] [((0,0),(0,1))] [] none
DISCARD 5080 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5081 [(0,1),(0,0)] D [5079] [] [] [] [((0,0),(0,1))] [5081,5082,5083,5084] CONDITIONAL_S
Y_MEAS 5082 [(0,1)] HALF_D_PLUS_2 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
IDLE 5083 [(0,0)] HALF_D_PLUS_2 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
DISCARD 5084 [(0,1)] 0 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
IDLE 5085 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5086 [(1,0)] D [] [] [] [] [] [] none
MERGE 5087 [(1,0),(0,0)] D [] [5089,5090,5091,5092] [] [] [((0,0),(1,0))] [] none
DISCARD 5088 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5089 [(1,0),(0,0)] D [5087] [] [] [] [((0,0),(1,0))] [5089,5090,5091,5092] CONDITIONAL_S
Y_MEAS 5090 [(1,0)] HALF_D_PLUS_2 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
IDLE 5091 [(0,0)] HALF_D_PLUS_2 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
DISCARD 5092 [(1,0)] 0 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
IDLE 5093 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5094 [(0,1)] D [] [] [] [] [] [] none
MERGE 5095 [(0,1),(0,0)] D [] [5097,5098,5099,5100] [] [] [((0,0),(0,1))] [] none
DISCARD 5096 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5097 [(0,1),(0,0)] D [5095] [] [] [] [((0,0),(0,1))] [5097,5098,5099,5100] CONDITIONAL_S
Y_MEAS 5098 [(0,1)] HALF_D_PLUS_2 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
IDLE 5099 [(0,0)] HALF_D_PLUS_2 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
DISCARD 5100 [(0,1)] 0 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
INJECT_T 5101 [(1,0)] D [] [] [] [] [] [] none
MERGE 5102 [(1,0),(0,0)] D [] [5104,5105,5106,5107] [] [] [((0,0),(1,0))] [] none
DISCARD 5103 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5104 [(1,0),(0,0)] D [5102] [] [] [] [((0,0),(1,0))] [5104,5105,5106,5107] CONDITIONAL_S
Y_MEAS 5105 [(1,0)] HALF_D_PLUS_2 [5102] [] [] [] [] [5104,5105,5106,5107] CONDITIONAL_S
IDLE 5106 [(0,0)] HALF_D_PLUS_2 [5102] [] [] [] [] [5104,5105,5106,5107] CONDITIONAL_S
DISCARD 5107 [(1,0)] 0 [5102] [] [] [] [] [5104,5105,5106,5107] CONDITIONAL_S
IDLE 5108 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5109 [(0,1)] D [] [] [] [] [] [] none
MERGE 5110 [(0,1),(0,0)] D [] [5112,5113,5114,5115] [] [] [((0,0),(0,1))] [] none
DISCARD 5111 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5112 [(0,1),(0,0)] D [5110] [] [] [] [((0,0),(0,1))] [5112,5113,5114,5115] CONDITIONAL_S
Y_MEAS 5113 [(0,1)] HALF_D_PLUS_2 [5110] [] [] [] [] [5112,5113,5114,5115] CONDITIONAL_S
IDLE 5114 [(0,0)] HALF_D_PLUS_2 [5110] [] [] [] [] [5112,5113,5114,5115] CONDITIONAL_S
DISCARD 5115 [(0,1)] 0 [5110] [] [] [] [] [5112,5113,5114,5115] CONDITIONAL_S
IDLE 5116 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5117 [(1,0)] D [] [] [] [] [] [] none
MERGE 5118 [(1,0),(0,0)] D [] [5120,5121,5122,5123] [] [] [((0,0),(1,0))] [] none
DISCARD 5119 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5120 [(1,0),(0,0)] D [5118] [] [] [] [((0,0),(1,0))] [5120,5121,5122,5123] CONDITIONAL_S
Y_MEAS 5121 [(1,0)] HALF_D_PLUS_2 [5118] [] [] [] [] [5120,5121,5122,5123] CONDITIONAL_S
IDLE 5122 [(0,0)] HALF_D_PLUS_2 [5118] [] [] [] [] [5120,5121,5122,5123] CONDITIONAL_S
DISCARD 5123 [(1,0)] 0 [5118] [] [] [] [] [5120,5121,5122,5123] CONDITIONAL_S
IDLE 5124 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5125 [(0,1)] D [] [] [] [] [] [] none
MERGE 5126 [(0,1),(0,0)] D [] [5128,5129,5130,5131] [] [] [((0,0),(0,1))] [] none
DISCARD 5127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5128 [(0,1),(0,0)] D [5126] [] [] [] [((0,0),(0,1))] [5128,5129,5130,5131] CONDITIONAL_S
Y_MEAS 5129 [(0,1)] HALF_D_PLUS_2 [5126] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
IDLE 5130 [(0,0)] HALF_D_PLUS_2 [5126] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
DISCARD 5131 [(0,1)] 0 [5126] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
IDLE 5132 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5133 [(1,0)] D [] [] [] [] [] [] none
MERGE 5134 [(1,0),(0,0)] D [] [5136,5137,5138,5139] [] [] [((0,0),(1,0))] [] none
DISCARD 5135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5136 [(1,0),(0,0)] D [5134] [] [] [] [((0,0),(1,0))] [5136,5137,5138,5139] CONDITIONAL_S
Y_MEAS 5137 [(1,0)] HALF_D_PLUS_2 [5134] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
IDLE 5138 [(0,0)] HALF_D_PLUS_2 [5134] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
DISCARD 5139 [(1,0)] 0 [5134] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
IDLE 5140 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 5141 [(0,1)] D [] [] [] [] [] [] none
MERGE 5142 [(0,1),(0,0)] D [] [5144,5145,5146,5147] [] [] [((0,0),(0,1))] [] none
DISCARD 5143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5144 [(0,1),(0,0)] D [5142] [] [] [] [((0,0),(0,1))] [5144,5145,5146,5147] CONDITIONAL_S
Y_MEAS 5145 [(0,1)] HALF_D_PLUS_2 [5142] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
IDLE 5146 [(0,0)] HALF_D_PLUS_2 [5142] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
DISCARD 5147 [(0,1)] 0 [5142] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
IDLE 5148 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5149 [(1,0)] D [] [] [] [] [] [] none
MERGE 5150 [(1,0),(0,0)] D [] [5152,5153,5154,5155] [] [] [((0,0),(1,0))] [] none
DISCARD 5151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5152 [(1,0),(0,0)] D [5150] [] [] [] [((0,0),(1,0))] [5152,5153,5154,5155] CONDITIONAL_S
Y_MEAS 5153 [(1,0)] HALF_D_PLUS_2 [5150] [] [] [] [] [5152,5153,5154,5155] CONDITIONAL_S
IDLE 5154 [(0,0)] HALF_D_PLUS_2 [5150] [] [] [] [] [5152,5153,5154,5155] CONDITIONAL_S
DISCARD 5155 [(1,0)] 0 [5150] [] [] [] [] [5152,5153,5154,5155] CONDITIONAL_S
IDLE 5156 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5157 [(0,1)] D [] [] [] [] [] [] none
MERGE 5158 [(0,1),(0,0)] D [] [5160,5161,5162,5163] [] [] [((0,0),(0,1))] [] none
DISCARD 5159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5160 [(0,1),(0,0)] D [5158] [] [] [] [((0,0),(0,1))] [5160,5161,5162,5163] CONDITIONAL_S
Y_MEAS 5161 [(0,1)] HALF_D_PLUS_2 [5158] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
IDLE 5162 [(0,0)] HALF_D_PLUS_2 [5158] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
DISCARD 5163 [(0,1)] 0 [5158] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
IDLE 5164 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5165 [(1,0)] D [] [] [] [] [] [] none
MERGE 5166 [(1,0),(0,0)] D [] [5168,5169,5170,5171] [] [] [((0,0),(1,0))] [] none
DISCARD 5167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5168 [(1,0),(0,0)] D [5166] [] [] [] [((0,0),(1,0))] [5168,5169,5170,5171] CONDITIONAL_S
Y_MEAS 5169 [(1,0)] HALF_D_PLUS_2 [5166] [] [] [] [] [5168,5169,5170,5171] CONDITIONAL_S
IDLE 5170 [(0,0)] HALF_D_PLUS_2 [5166] [] [] [] [] [5168,5169,5170,5171] CONDITIONAL_S
DISCARD 5171 [(1,0)] 0 [5166] [] [] [] [] [5168,5169,5170,5171] CONDITIONAL_S
IDLE 5172 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5173 [(0,1)] D [] [] [] [] [] [] none
MERGE 5174 [(0,1),(0,0)] D [] [5176,5177,5178,5179] [] [] [((0,0),(0,1))] [] none
DISCARD 5175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5176 [(0,1),(0,0)] D [5174] [] [] [] [((0,0),(0,1))] [5176,5177,5178,5179] CONDITIONAL_S
Y_MEAS 5177 [(0,1)] HALF_D_PLUS_2 [5174] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
IDLE 5178 [(0,0)] HALF_D_PLUS_2 [5174] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
DISCARD 5179 [(0,1)] 0 [5174] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
IDLE 5180 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 5181 [(1,0)] D [] [] [] [] [] [] none
MERGE 5182 [(1,0),(0,0)] D [] [5184,5185,5186,5187] [] [] [((0,0),(1,0))] [] none
DISCARD 5183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5184 [(1,0),(0,0)] D [5182] [] [] [] [((0,0),(1,0))] [5184,5185,5186,5187] CONDITIONAL_S
Y_MEAS 5185 [(1,0)] HALF_D_PLUS_2 [5182] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
IDLE 5186 [(0,0)] HALF_D_PLUS_2 [5182] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
DISCARD 5187 [(1,0)] 0 [5182] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
IDLE 5188 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 5189 [(0,1)] D [] [] [] [] [] [] none
MERGE 5190 [(0,1),(0,0)] D [] [5192,5193,5194,5195] [] [] [((0,0),(0,1))] [] none
DISCARD 5191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5192 [(0,1),(0,0)] D [5190] [] [] [] [((0,0),(0,1))] [5192,5193,5194,5195] CONDITIONAL_S
Y_MEAS 5193 [(0,1)] HALF_D_PLUS_2 [5190] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
IDLE 5194 [(0,0)] HALF_D_PLUS_2 [5190] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
DISCARD 5195 [(0,1)] 0 [5190] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
IDLE 5196 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5197 [(1,0)] D [] [] [] [] [] [] none
MERGE 5198 [(1,0),(0,0)] D [] [5200,5201,5202,5203] [] [] [((0,0),(1,0))] [] none
DISCARD 5199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5200 [(1,0),(0,0)] D [5198] [] [] [] [((0,0),(1,0))] [5200,5201,5202,5203] CONDITIONAL_S
Y_MEAS 5201 [(1,0)] HALF_D_PLUS_2 [5198] [] [] [] [] [5200,5201,5202,5203] CONDITIONAL_S
IDLE 5202 [(0,0)] HALF_D_PLUS_2 [5198] [] [] [] [] [5200,5201,5202,5203] CONDITIONAL_S
DISCARD 5203 [(1,0)] 0 [5198] [] [] [] [] [5200,5201,5202,5203] CONDITIONAL_S
IDLE 5204 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 5205 [(0,1)] D [] [] [] [] [] [] none
MERGE 5206 [(0,1),(0,0)] D [] [5208,5209,5210,5211] [] [] [((0,0),(0,1))] [] none
DISCARD 5207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5208 [(0,1),(0,0)] D [5206] [] [] [] [((0,0),(0,1))] [5208,5209,5210,5211] CONDITIONAL_S
Y_MEAS 5209 [(0,1)] HALF_D_PLUS_2 [5206] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
IDLE 5210 [(0,0)] HALF_D_PLUS_2 [5206] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
DISCARD 5211 [(0,1)] 0 [5206] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
IDLE 5212 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 5213 [(1,0)] D [] [] [] [] [] [] none
MERGE 5214 [(1,0),(0,0)] D [] [5216,5217,5218,5219] [] [] [((0,0),(1,0))] [] none
DISCARD 5215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5216 [(1,0),(0,0)] D [5214] [] [] [] [((0,0),(1,0))] [5216,5217,5218,5219] CONDITIONAL_S
Y_MEAS 5217 [(1,0)] HALF_D_PLUS_2 [5214] [] [] [] [] [5216,5217,5218,5219] CONDITIONAL_S
IDLE 5218 [(0,0)] HALF_D_PLUS_2 [5214] [] [] [] [] [5216,5217,5218,5219] CONDITIONAL_S
DISCARD 5219 [(1,0)] 0 [5214] [] [] [] [] [5216,5217,5218,5219] CONDITIONAL_S
IDLE 5220 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5221 [(0,1)] D [] [] [] [] [] [] none
MERGE 5222 [(0,1),(0,0)] D [] [5224,5225,5226,5227] [] [] [((0,0),(0,1))] [] none
DISCARD 5223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5224 [(0,1),(0,0)] D [5222] [] [] [] [((0,0),(0,1))] [5224,5225,5226,5227] CONDITIONAL_S
Y_MEAS 5225 [(0,1)] HALF_D_PLUS_2 [5222] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
IDLE 5226 [(0,0)] HALF_D_PLUS_2 [5222] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
DISCARD 5227 [(0,1)] 0 [5222] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
IDLE 5228 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 5229 [(1,0)] D [] [] [] [] [] [] none
MERGE 5230 [(1,0),(0,0)] D [] [5232,5233,5234,5235] [] [] [((0,0),(1,0))] [] none
DISCARD 5231 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5232 [(1,0),(0,0)] D [5230] [] [] [] [((0,0),(1,0))] [5232,5233,5234,5235] CONDITIONAL_S
Y_MEAS 5233 [(1,0)] HALF_D_PLUS_2 [5230] [] [] [] [] [5232,5233,5234,5235] CONDITIONAL_S
IDLE 5234 [(0,0)] HALF_D_PLUS_2 [5230] [] [] [] [] [5232,5233,5234,5235] CONDITIONAL_S
DISCARD 5235 [(1,0)] 0 [5230] [] [] [] [] [5232,5233,5234,5235] CONDITIONAL_S
IDLE 5236 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 5237 [(0,1)] D [] [] [] [] [] [] none
MERGE 5238 [(0,1),(0,0)] D [] [5240,5241,5242,5243] [] [] [((0,0),(0,1))] [] none
DISCARD 5239 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5240 [(0,1),(0,0)] D [5238] [] [] [] [((0,0),(0,1))] [5240,5241,5242,5243] CONDITIONAL_S
Y_MEAS 5241 [(0,1)] HALF_D_PLUS_2 [5238] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
IDLE 5242 [(0,0)] HALF_D_PLUS_2 [5238] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
DISCARD 5243 [(0,1)] 0 [5238] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
IDLE 5244 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5245 [(1,0)] D [] [] [] [] [] [] none
MERGE 5246 [(1,0),(0,0)] D [] [5248,5249,5250,5251] [] [] [((0,0),(1,0))] [] none
DISCARD 5247 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5248 [(1,0),(0,0)] D [5246] [] [] [] [((0,0),(1,0))] [5248,5249,5250,5251] CONDITIONAL_S
Y_MEAS 5249 [(1,0)] HALF_D_PLUS_2 [5246] [] [] [] [] [5248,5249,5250,5251] CONDITIONAL_S
IDLE 5250 [(0,0)] HALF_D_PLUS_2 [5246] [] [] [] [] [5248,5249,5250,5251] CONDITIONAL_S
DISCARD 5251 [(1,0)] 0 [5246] [] [] [] [] [5248,5249,5250,5251] CONDITIONAL_S
IDLE 5252 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5253 [(0,1)] D [] [] [] [] [] [] none
MERGE 5254 [(0,1),(0,0)] D [] [5256,5257,5258,5259] [] [] [((0,0),(0,1))] [] none
DISCARD 5255 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5256 [(0,1),(0,0)] D [5254] [] [] [] [((0,0),(0,1))] [5256,5257,5258,5259] CONDITIONAL_S
Y_MEAS 5257 [(0,1)] HALF_D_PLUS_2 [5254] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
IDLE 5258 [(0,0)] HALF_D_PLUS_2 [5254] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
DISCARD 5259 [(0,1)] 0 [5254] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
IDLE 5260 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5261 [(1,0)] D [] [] [] [] [] [] none
MERGE 5262 [(1,0),(0,0)] D [] [5264,5265,5266,5267] [] [] [((0,0),(1,0))] [] none
DISCARD 5263 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5264 [(1,0),(0,0)] D [5262] [] [] [] [((0,0),(1,0))] [5264,5265,5266,5267] CONDITIONAL_S
Y_MEAS 5265 [(1,0)] HALF_D_PLUS_2 [5262] [] [] [] [] [5264,5265,5266,5267] CONDITIONAL_S
IDLE 5266 [(0,0)] HALF_D_PLUS_2 [5262] [] [] [] [] [5264,5265,5266,5267] CONDITIONAL_S
DISCARD 5267 [(1,0)] 0 [5262] [] [] [] [] [5264,5265,5266,5267] CONDITIONAL_S
INJECT_T 5268 [(0,1)] D [] [] [] [] [] [] none
MERGE 5269 [(0,1),(0,0)] D [] [5272,5273,5274,5271] [] [] [((0,0),(0,1))] [] none
DISCARD 5270 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5271 [(0,1),(0,0)] D [5269] [] [] [] [((0,0),(0,1))] [5272,5273,5274,5271] CONDITIONAL_S
Y_MEAS 5272 [(0,1)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5273 [(0,0)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
DISCARD 5274 [(0,1)] 0 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5275 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 5276 [(1,0)] D [] [] [] [] [] [] none
MERGE 5277 [(1,0),(0,0)] D [] [5280,5281,5282,5279] [] [] [((0,0),(1,0))] [] none
DISCARD 5278 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5279 [(1,0),(0,0)] D [5277] [] [] [] [((0,0),(1,0))] [5280,5281,5282,5279] CONDITIONAL_S
Y_MEAS 5280 [(1,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5281 [(0,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
DISCARD 5282 [(1,0)] 0 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5283 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 5284 [(0,1)] D [] [] [] [] [] [] none
MERGE 5285 [(0,1),(0,0)] D [] [5288,5289,5290,5287] [] [] [((0,0),(0,1))] [] none
DISCARD 5286 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5287 [(0,1),(0,0)] D [5285] [] [] [] [((0,0),(0,1))] [5288,5289,5290,5287] CONDITIONAL_S
Y_MEAS 5288 [(0,1)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5289 [(0,0)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
DISCARD 5290 [(0,1)] 0 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5291 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 5292 [(1,0)] D [] [] [] [] [] [] none
MERGE 5293 [(1,0),(0,0)] D [] [5296,5297,5298,5295] [] [] [((0,0),(1,0))] [] none
DISCARD 5294 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5295 [(1,0),(0,0)] D [5293] [] [] [] [((0,0),(1,0))] [5296,5297,5298,5295] CONDITIONAL_S
Y_MEAS 5296 [(1,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5297 [(0,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
DISCARD 5298 [(1,0)] 0 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5299 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 5300 [(0,1)] D [] [] [] [] [] [] none
MERGE 5301 [(0,1),(0,0)] D [] [5304,5305,5306,5303] [] [] [((0,0),(0,1))] [] none
DISCARD 5302 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5303 [(0,1),(0,0)] D [5301] [] [] [] [((0,0),(0,1))] [5304,5305,5306,5303] CONDITIONAL_S
Y_MEAS 5304 [(0,1)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5305 [(0,0)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
DISCARD 5306 [(0,1)] 0 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5307 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 5308 [(1,0)] D [] [] [] [] [] [] none
MERGE 5309 [(1,0),(0,0)] D [] [5312,5313,5314,5311] [] [] [((0,0),(1,0))] [] none
DISCARD 5310 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5311 [(1,0),(0,0)] D [5309] [] [] [] [((0,0),(1,0))] [5312,5313,5314,5311] CONDITIONAL_S
Y_MEAS 5312 [(1,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5313 [(0,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
DISCARD 5314 [(1,0)] 0 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5315 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 5316 [(0,1)] D [] [] [] [] [] [] none
MERGE 5317 [(0,1),(0,0)] D [] [5320,5321,5322,5319] [] [] [((0,0),(0,1))] [] none
DISCARD 5318 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5319 [(0,1),(0,0)] D [5317] [] [] [] [((0,0),(0,1))] [5320,5321,5322,5319] CONDITIONAL_S
Y_MEAS 5320 [(0,1)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5321 [(0,0)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
DISCARD 5322 [(0,1)] 0 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5323 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5324 [(1,0)] D [] [] [] [] [] [] none
MERGE 5325 [(1,0),(0,0)] D [] [5328,5329,5330,5327] [] [] [((0,0),(1,0))] [] none
DISCARD 5326 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5327 [(1,0),(0,0)] D [5325] [] [] [] [((0,0),(1,0))] [5328,5329,5330,5327] CONDITIONAL_S
Y_MEAS 5328 [(1,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5329 [(0,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
DISCARD 5330 [(1,0)] 0 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5331 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 5332 [(0,1)] D [] [] [] [] [] [] none
MERGE 5333 [(0,1),(0,0)] D [] [5336,5337,5338,5335] [] [] [((0,0),(0,1))] [] none
DISCARD 5334 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5335 [(0,1),(0,0)] D [5333] [] [] [] [((0,0),(0,1))] [5336,5337,5338,5335] CONDITIONAL_S
Y_MEAS 5336 [(0,1)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5337 [(0,0)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
DISCARD 5338 [(0,1)] 0 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5339 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 5340 [(1,0)] D [] [] [] [] [] [] none
MERGE 5341 [(1,0),(0,0)] D [] [5344,5345,5346,5343] [] [] [((0,0),(1,0))] [] none
DISCARD 5342 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5343 [(1,0),(0,0)] D [5341] [] [] [] [((0,0),(1,0))] [5344,5345,5346,5343] CONDITIONAL_S
Y_MEAS 5344 [(1,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5345 [(0,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
DISCARD 5346 [(1,0)] 0 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5347 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 5348 [(0,1)] D [] [] [] [] [] [] none
MERGE 5349 [(0,1),(0,0)] D [] [5352,5353,5354,5351] [] [] [((0,0),(0,1))] [] none
DISCARD 5350 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5351 [(0,1),(0,0)] D [5349] [] [] [] [((0,0),(0,1))] [5352,5353,5354,5351] CONDITIONAL_S
Y_MEAS 5352 [(0,1)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5353 [(0,0)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
DISCARD 5354 [(0,1)] 0 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5355 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 5356 [(1,0)] D [] [] [] [] [] [] none
MERGE 5357 [(1,0),(0,0)] D [] [5360,5361,5362,5359] [] [] [((0,0),(1,0))] [] none
DISCARD 5358 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5359 [(1,0),(0,0)] D [5357] [] [] [] [((0,0),(1,0))] [5360,5361,5362,5359] CONDITIONAL_S
Y_MEAS 5360 [(1,0)] HALF_D_PLUS_2 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
IDLE 5361 [(0,0)] HALF_D_PLUS_2 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
DISCARD 5362 [(1,0)] 0 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
IDLE 5363 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 5364 [(0,1)] D [] [] [] [] [] [] none
MERGE 5365 [(0,1),(0,0)] D [] [5368,5369,5370,5367] [] [] [((0,0),(0,1))] [] none
DISCARD 5366 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5367 [(0,1),(0,0)] D [5365] [] [] [] [((0,0),(0,1))] [5368,5369,5370,5367] CONDITIONAL_S
Y_MEAS 5368 [(0,1)] HALF_D_PLUS_2 [5365] [] [] [] [] [5368,5369,5370,5367] CONDITIONAL_S
IDLE 5369 [(0,0)] HALF_D_PLUS_2 [5365] [] [] [] [] [5368,5369,5370,5367] CONDITIONAL_S
DISCARD 5370 [(0,1)] 0 [5365] [] [] [] [] [5368,5369,5370,5367] CONDITIONAL_S
IDLE 5371 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5372 [(1,0)] D [] [] [] [] [] [] none
MERGE 5373 [(1,0),(0,0)] D [] [5376,5377,5378,5375] [] [] [((0,0),(1,0))] [] none
DISCARD 5374 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5375 [(1,0),(0,0)] D [5373] [] [] [] [((0,0),(1,0))] [5376,5377,5378,5375] CONDITIONAL_S
Y_MEAS 5376 [(1,0)] HALF_D_PLUS_2 [5373] [] [] [] [] [5376,5377,5378,5375] CONDITIONAL_S
IDLE 5377 [(0,0)] HALF_D_PLUS_2 [5373] [] [] [] [] [5376,5377,5378,5375] CONDITIONAL_S
DISCARD 5378 [(1,0)] 0 [5373] [] [] [] [] [5376,5377,5378,5375] CONDITIONAL_S
IDLE 5379 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5380 [(0,1)] D [] [] [] [] [] [] none
MERGE 5381 [(0,1),(0,0)] D [] [5384,5385,5386,5383] [] [] [((0,0),(0,1))] [] none
DISCARD 5382 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5383 [(0,1),(0,0)] D [5381] [] [] [] [((0,0),(0,1))] [5384,5385,5386,5383] CONDITIONAL_S
Y_MEAS 5384 [(0,1)] HALF_D_PLUS_2 [5381] [] [] [] [] [5384,5385,5386,5383] CONDITIONAL_S
IDLE 5385 [(0,0)] HALF_D_PLUS_2 [5381] [] [] [] [] [5384,5385,5386,5383] CONDITIONAL_S
DISCARD 5386 [(0,1)] 0 [5381] [] [] [] [] [5384,5385,5386,5383] CONDITIONAL_S
IDLE 5387 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 5388 [(1,0)] D [] [] [] [] [] [] none
MERGE 5389 [(1,0),(0,0)] D [] [5392,5393,5394,5391] [] [] [((0,0),(1,0))] [] none
DISCARD 5390 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5391 [(1,0),(0,0)] D [5389] [] [] [] [((0,0),(1,0))] [5392,5393,5394,5391] CONDITIONAL_S
Y_MEAS 5392 [(1,0)] HALF_D_PLUS_2 [5389] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
IDLE 5393 [(0,0)] HALF_D_PLUS_2 [5389] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
DISCARD 5394 [(1,0)] 0 [5389] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
IDLE 5395 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5396 [(0,1)] D [] [] [] [] [] [] none
MERGE 5397 [(0,1),(0,0)] D [] [5400,5401,5402,5399] [] [] [((0,0),(0,1))] [] none
DISCARD 5398 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5399 [(0,1),(0,0)] D [5397] [] [] [] [((0,0),(0,1))] [5400,5401,5402,5399] CONDITIONAL_S
Y_MEAS 5400 [(0,1)] HALF_D_PLUS_2 [5397] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
IDLE 5401 [(0,0)] HALF_D_PLUS_2 [5397] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
DISCARD 5402 [(0,1)] 0 [5397] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
IDLE 5403 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 5404 [(1,0)] D [] [] [] [] [] [] none
MERGE 5405 [(1,0),(0,0)] D [] [5408,5409,5410,5407] [] [] [((0,0),(1,0))] [] none
DISCARD 5406 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5407 [(1,0),(0,0)] D [5405] [] [] [] [((0,0),(1,0))] [5408,5409,5410,5407] CONDITIONAL_S
Y_MEAS 5408 [(1,0)] HALF_D_PLUS_2 [5405] [] [] [] [] [5408,5409,5410,5407] CONDITIONAL_S
IDLE 5409 [(0,0)] HALF_D_PLUS_2 [5405] [] [] [] [] [5408,5409,5410,5407] CONDITIONAL_S
DISCARD 5410 [(1,0)] 0 [5405] [] [] [] [] [5408,5409,5410,5407] CONDITIONAL_S
IDLE 5411 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 5412 [(0,1)] D [] [] [] [] [] [] none
MERGE 5413 [(0,1),(0,0)] D [] [5416,5417,5418,5415] [] [] [((0,0),(0,1))] [] none
DISCARD 5414 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5415 [(0,1),(0,0)] D [5413] [] [] [] [((0,0),(0,1))] [5416,5417,5418,5415] CONDITIONAL_S
Y_MEAS 5416 [(0,1)] HALF_D_PLUS_2 [5413] [] [] [] [] [5416,5417,5418,5415] CONDITIONAL_S
IDLE 5417 [(0,0)] HALF_D_PLUS_2 [5413] [] [] [] [] [5416,5417,5418,5415] CONDITIONAL_S
DISCARD 5418 [(0,1)] 0 [5413] [] [] [] [] [5416,5417,5418,5415] CONDITIONAL_S
IDLE 5419 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5420 [(1,0)] D [] [] [] [] [] [] none
MERGE 5421 [(1,0),(0,0)] D [] [5424,5425,5426,5423] [] [] [((0,0),(1,0))] [] none
DISCARD 5422 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5423 [(1,0),(0,0)] D [5421] [] [] [] [((0,0),(1,0))] [5424,5425,5426,5423] CONDITIONAL_S
Y_MEAS 5424 [(1,0)] HALF_D_PLUS_2 [5421] [] [] [] [] [5424,5425,5426,5423] CONDITIONAL_S
IDLE 5425 [(0,0)] HALF_D_PLUS_2 [5421] [] [] [] [] [5424,5425,5426,5423] CONDITIONAL_S
DISCARD 5426 [(1,0)] 0 [5421] [] [] [] [] [5424,5425,5426,5423] CONDITIONAL_S
IDLE 5427 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 5428 [(0,1)] D [] [] [] [] [] [] none
MERGE 5429 [(0,1),(0,0)] D [] [5432,5433,5434,5431] [] [] [((0,0),(0,1))] [] none
DISCARD 5430 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5431 [(0,1),(0,0)] D [5429] [] [] [] [((0,0),(0,1))] [5432,5433,5434,5431] CONDITIONAL_S
Y_MEAS 5432 [(0,1)] HALF_D_PLUS_2 [5429] [] [] [] [] [5432,5433,5434,5431] CONDITIONAL_S
IDLE 5433 [(0,0)] HALF_D_PLUS_2 [5429] [] [] [] [] [5432,5433,5434,5431] CONDITIONAL_S
DISCARD 5434 [(0,1)] 0 [5429] [] [] [] [] [5432,5433,5434,5431] CONDITIONAL_S
IDLE 5435 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5436 [(1,0)] D [] [] [] [] [] [] none
MERGE 5437 [(1,0),(0,0)] D [] [5440,5441,5442,5439] [] [] [((0,0),(1,0))] [] none
DISCARD 5438 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5439 [(1,0),(0,0)] D [5437] [] [] [] [((0,0),(1,0))] [5440,5441,5442,5439] CONDITIONAL_S
Y_MEAS 5440 [(1,0)] HALF_D_PLUS_2 [5437] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
IDLE 5441 [(0,0)] HALF_D_PLUS_2 [5437] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
DISCARD 5442 [(1,0)] 0 [5437] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
IDLE 5443 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 5444 [(0,1)] D [] [] [] [] [] [] none
MERGE 5445 [(0,1),(0,0)] D [] [5448,5449,5450,5447] [] [] [((0,0),(0,1))] [] none
DISCARD 5446 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5447 [(0,1),(0,0)] D [5445] [] [] [] [((0,0),(0,1))] [5448,5449,5450,5447] CONDITIONAL_S
Y_MEAS 5448 [(0,1)] HALF_D_PLUS_2 [5445] [] [] [] [] [5448,5449,5450,5447] CONDITIONAL_S
IDLE 5449 [(0,0)] HALF_D_PLUS_2 [5445] [] [] [] [] [5448,5449,5450,5447] CONDITIONAL_S
DISCARD 5450 [(0,1)] 0 [5445] [] [] [] [] [5448,5449,5450,5447] CONDITIONAL_S
IDLE 5451 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 5452 [(1,0)] D [] [] [] [] [] [] none
MERGE 5453 [(1,0),(0,0)] D [] [5456,5457,5458,5455] [] [] [((0,0),(1,0))] [] none
DISCARD 5454 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5455 [(1,0),(0,0)] D [5453] [] [] [] [((0,0),(1,0))] [5456,5457,5458,5455] CONDITIONAL_S
Y_MEAS 5456 [(1,0)] HALF_D_PLUS_2 [5453] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
IDLE 5457 [(0,0)] HALF_D_PLUS_2 [5453] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
DISCARD 5458 [(1,0)] 0 [5453] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
IDLE 5459 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 5460 [(0,1)] D [] [] [] [] [] [] none
MERGE 5461 [(0,1),(0,0)] D [] [5464,5465,5466,5463] [] [] [((0,0),(0,1))] [] none
DISCARD 5462 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5463 [(0,1),(0,0)] D [5461] [] [] [] [((0,0),(0,1))] [5464,5465,5466,5463] CONDITIONAL_S
Y_MEAS 5464 [(0,1)] HALF_D_PLUS_2 [5461] [] [] [] [] [5464,5465,5466,5463] CONDITIONAL_S
IDLE 5465 [(0,0)] HALF_D_PLUS_2 [5461] [] [] [] [] [5464,5465,5466,5463] CONDITIONAL_S
DISCARD 5466 [(0,1)] 0 [5461] [] [] [] [] [5464,5465,5466,5463] CONDITIONAL_S
IDLE 5467 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5468 [(1,0)] D [] [] [] [] [] [] none
MERGE 5469 [(1,0),(0,0)] D [] [5472,5473,5474,5471] [] [] [((0,0),(1,0))] [] none
DISCARD 5470 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5471 [(1,0),(0,0)] D [5469] [] [] [] [((0,0),(1,0))] [5472,5473,5474,5471] CONDITIONAL_S
Y_MEAS 5472 [(1,0)] HALF_D_PLUS_2 [5469] [] [] [] [] [5472,5473,5474,5471] CONDITIONAL_S
IDLE 5473 [(0,0)] HALF_D_PLUS_2 [5469] [] [] [] [] [5472,5473,5474,5471] CONDITIONAL_S
DISCARD 5474 [(1,0)] 0 [5469] [] [] [] [] [5472,5473,5474,5471] CONDITIONAL_S
IDLE 5475 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 5476 [(0,1)] D [] [] [] [] [] [] none
MERGE 5477 [(0,1),(0,0)] D [] [5480,5481,5482,5479] [] [] [((0,0),(0,1))] [] none
DISCARD 5478 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5479 [(0,1),(0,0)] D [5477] [] [] [] [((0,0),(0,1))] [5480,5481,5482,5479] CONDITIONAL_S
Y_MEAS 5480 [(0,1)] HALF_D_PLUS_2 [5477] [] [] [] [] [5480,5481,5482,5479] CONDITIONAL_S
IDLE 5481 [(0,0)] HALF_D_PLUS_2 [5477] [] [] [] [] [5480,5481,5482,5479] CONDITIONAL_S
DISCARD 5482 [(0,1)] 0 [5477] [] [] [] [] [5480,5481,5482,5479] CONDITIONAL_S
IDLE 5483 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5484 [(1,0)] D [] [] [] [] [] [] none
MERGE 5485 [(1,0),(0,0)] D [] [5488,5489,5490,5487] [] [] [((0,0),(1,0))] [] none
DISCARD 5486 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5487 [(1,0),(0,0)] D [5485] [] [] [] [((0,0),(1,0))] [5488,5489,5490,5487] CONDITIONAL_S
Y_MEAS 5488 [(1,0)] HALF_D_PLUS_2 [5485] [] [] [] [] [5488,5489,5490,5487] CONDITIONAL_S
IDLE 5489 [(0,0)] HALF_D_PLUS_2 [5485] [] [] [] [] [5488,5489,5490,5487] CONDITIONAL_S
DISCARD 5490 [(1,0)] 0 [5485] [] [] [] [] [5488,5489,5490,5487] CONDITIONAL_S
IDLE 5491 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 5492 [(0,1)] D [] [] [] [] [] [] none
MERGE 5493 [(0,1),(0,0)] D [] [5496,5497,5498,5495] [] [] [((0,0),(0,1))] [] none
DISCARD 5494 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5495 [(0,1),(0,0)] D [5493] [] [] [] [((0,0),(0,1))] [5496,5497,5498,5495] CONDITIONAL_S
Y_MEAS 5496 [(0,1)] HALF_D_PLUS_2 [5493] [] [] [] [] [5496,5497,5498,5495] CONDITIONAL_S
IDLE 5497 [(0,0)] HALF_D_PLUS_2 [5493] [] [] [] [] [5496,5497,5498,5495] CONDITIONAL_S
DISCARD 5498 [(0,1)] 0 [5493] [] [] [] [] [5496,5497,5498,5495] CONDITIONAL_S
IDLE 5499 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5500 [(1,0)] D [] [] [] [] [] [] none
MERGE 5501 [(1,0),(0,0)] D [] [5504,5505,5506,5503] [] [] [((0,0),(1,0))] [] none
DISCARD 5502 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5503 [(1,0),(0,0)] D [5501] [] [] [] [((0,0),(1,0))] [5504,5505,5506,5503] CONDITIONAL_S
Y_MEAS 5504 [(1,0)] HALF_D_PLUS_2 [5501] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
IDLE 5505 [(0,0)] HALF_D_PLUS_2 [5501] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
DISCARD 5506 [(1,0)] 0 [5501] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
IDLE 5507 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5508 [(0,1)] D [] [] [] [] [] [] none
MERGE 5509 [(0,1),(0,0)] D [] [5512,5513,5514,5511] [] [] [((0,0),(0,1))] [] none
DISCARD 5510 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5511 [(0,1),(0,0)] D [5509] [] [] [] [((0,0),(0,1))] [5512,5513,5514,5511] CONDITIONAL_S
Y_MEAS 5512 [(0,1)] HALF_D_PLUS_2 [5509] [] [] [] [] [5512,5513,5514,5511] CONDITIONAL_S
IDLE 5513 [(0,0)] HALF_D_PLUS_2 [5509] [] [] [] [] [5512,5513,5514,5511] CONDITIONAL_S
DISCARD 5514 [(0,1)] 0 [5509] [] [] [] [] [5512,5513,5514,5511] CONDITIONAL_S
IDLE 5515 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 5516 [(1,0)] D [] [] [] [] [] [] none
MERGE 5517 [(1,0),(0,0)] D [] [5520,5521,5522,5519] [] [] [((0,0),(1,0))] [] none
DISCARD 5518 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5519 [(1,0),(0,0)] D [5517] [] [] [] [((0,0),(1,0))] [5520,5521,5522,5519] CONDITIONAL_S
Y_MEAS 5520 [(1,0)] HALF_D_PLUS_2 [5517] [] [] [] [] [5520,5521,5522,5519] CONDITIONAL_S
IDLE 5521 [(0,0)] HALF_D_PLUS_2 [5517] [] [] [] [] [5520,5521,5522,5519] CONDITIONAL_S
DISCARD 5522 [(1,0)] 0 [5517] [] [] [] [] [5520,5521,5522,5519] CONDITIONAL_S
IDLE 5523 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 5524 [(0,1)] D [] [] [] [] [] [] none
MERGE 5525 [(0,1),(0,0)] D [] [5528,5529,5530,5527] [] [] [((0,0),(0,1))] [] none
DISCARD 5526 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5527 [(0,1),(0,0)] D [5525] [] [] [] [((0,0),(0,1))] [5528,5529,5530,5527] CONDITIONAL_S
Y_MEAS 5528 [(0,1)] HALF_D_PLUS_2 [5525] [] [] [] [] [5528,5529,5530,5527] CONDITIONAL_S
IDLE 5529 [(0,0)] HALF_D_PLUS_2 [5525] [] [] [] [] [5528,5529,5530,5527] CONDITIONAL_S
DISCARD 5530 [(0,1)] 0 [5525] [] [] [] [] [5528,5529,5530,5527] CONDITIONAL_S
IDLE 5531 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 5532 [(1,0)] D [] [] [] [] [] [] none
MERGE 5533 [(1,0),(0,0)] D [] [5536,5537,5538,5535] [] [] [((0,0),(1,0))] [] none
DISCARD 5534 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5535 [(1,0),(0,0)] D [5533] [] [] [] [((0,0),(1,0))] [5536,5537,5538,5535] CONDITIONAL_S
Y_MEAS 5536 [(1,0)] HALF_D_PLUS_2 [5533] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
IDLE 5537 [(0,0)] HALF_D_PLUS_2 [5533] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
DISCARD 5538 [(1,0)] 0 [5533] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
IDLE 5539 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 5540 [(0,1)] D [] [] [] [] [] [] none
MERGE 5541 [(0,1),(0,0)] D [] [5544,5545,5546,5543] [] [] [((0,0),(0,1))] [] none
DISCARD 5542 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5543 [(0,1),(0,0)] D [5541] [] [] [] [((0,0),(0,1))] [5544,5545,5546,5543] CONDITIONAL_S
Y_MEAS 5544 [(0,1)] HALF_D_PLUS_2 [5541] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
IDLE 5545 [(0,0)] HALF_D_PLUS_2 [5541] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
DISCARD 5546 [(0,1)] 0 [5541] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
IDLE 5547 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5548 [(1,0)] D [] [] [] [] [] [] none
MERGE 5549 [(1,0),(0,0)] D [] [5552,5553,5554,5551] [] [] [((0,0),(1,0))] [] none
DISCARD 5550 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5551 [(1,0),(0,0)] D [5549] [] [] [] [((0,0),(1,0))] [5552,5553,5554,5551] CONDITIONAL_S
Y_MEAS 5552 [(1,0)] HALF_D_PLUS_2 [5549] [] [] [] [] [5552,5553,5554,5551] CONDITIONAL_S
IDLE 5553 [(0,0)] HALF_D_PLUS_2 [5549] [] [] [] [] [5552,5553,5554,5551] CONDITIONAL_S
DISCARD 5554 [(1,0)] 0 [5549] [] [] [] [] [5552,5553,5554,5551] CONDITIONAL_S
IDLE 5555 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 5556 [(0,1)] D [] [] [] [] [] [] none
MERGE 5557 [(0,1),(0,0)] D [] [5560,5561,5562,5559] [] [] [((0,0),(0,1))] [] none
DISCARD 5558 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5559 [(0,1),(0,0)] D [5557] [] [] [] [((0,0),(0,1))] [5560,5561,5562,5559] CONDITIONAL_S
Y_MEAS 5560 [(0,1)] HALF_D_PLUS_2 [5557] [] [] [] [] [5560,5561,5562,5559] CONDITIONAL_S
IDLE 5561 [(0,0)] HALF_D_PLUS_2 [5557] [] [] [] [] [5560,5561,5562,5559] CONDITIONAL_S
DISCARD 5562 [(0,1)] 0 [5557] [] [] [] [] [5560,5561,5562,5559] CONDITIONAL_S
IDLE 5563 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 5564 [(1,0)] D [] [] [] [] [] [] none
MERGE 5565 [(1,0),(0,0)] D [] [5568,5569,5570,5567] [] [] [((0,0),(1,0))] [] none
DISCARD 5566 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5567 [(1,0),(0,0)] D [5565] [] [] [] [((0,0),(1,0))] [5568,5569,5570,5567] CONDITIONAL_S
Y_MEAS 5568 [(1,0)] HALF_D_PLUS_2 [5565] [] [] [] [] [5568,5569,5570,5567] CONDITIONAL_S
IDLE 5569 [(0,0)] HALF_D_PLUS_2 [5565] [] [] [] [] [5568,5569,5570,5567] CONDITIONAL_S
DISCARD 5570 [(1,0)] 0 [5565] [] [] [] [] [5568,5569,5570,5567] CONDITIONAL_S
IDLE 5571 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5572 [(0,1)] D [] [] [] [] [] [] none
MERGE 5573 [(0,1),(0,0)] D [] [5576,5577,5578,5575] [] [] [((0,0),(0,1))] [] none
DISCARD 5574 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5575 [(0,1),(0,0)] D [5573] [] [] [] [((0,0),(0,1))] [5576,5577,5578,5575] CONDITIONAL_S
Y_MEAS 5576 [(0,1)] HALF_D_PLUS_2 [5573] [] [] [] [] [5576,5577,5578,5575] CONDITIONAL_S
IDLE 5577 [(0,0)] HALF_D_PLUS_2 [5573] [] [] [] [] [5576,5577,5578,5575] CONDITIONAL_S
DISCARD 5578 [(0,1)] 0 [5573] [] [] [] [] [5576,5577,5578,5575] CONDITIONAL_S
IDLE 5579 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5580 [(1,0)] D [] [] [] [] [] [] none
MERGE 5581 [(1,0),(0,0)] D [] [5584,5585,5586,5583] [] [] [((0,0),(1,0))] [] none
DISCARD 5582 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5583 [(1,0),(0,0)] D [5581] [] [] [] [((0,0),(1,0))] [5584,5585,5586,5583] CONDITIONAL_S
Y_MEAS 5584 [(1,0)] HALF_D_PLUS_2 [5581] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
IDLE 5585 [(0,0)] HALF_D_PLUS_2 [5581] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
DISCARD 5586 [(1,0)] 0 [5581] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
IDLE 5587 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 5588 [(0,1)] D [] [] [] [] [] [] none
MERGE 5589 [(0,1),(0,0)] D [] [5592,5593,5594,5591] [] [] [((0,0),(0,1))] [] none
DISCARD 5590 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5591 [(0,1),(0,0)] D [5589] [] [] [] [((0,0),(0,1))] [5592,5593,5594,5591] CONDITIONAL_S
Y_MEAS 5592 [(0,1)] HALF_D_PLUS_2 [5589] [] [] [] [] [5592,5593,5594,5591] CONDITIONAL_S
IDLE 5593 [(0,0)] HALF_D_PLUS_2 [5589] [] [] [] [] [5592,5593,5594,5591] CONDITIONAL_S
DISCARD 5594 [(0,1)] 0 [5589] [] [] [] [] [5592,5593,5594,5591] CONDITIONAL_S
IDLE 5595 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 5596 [(1,0)] D [] [] [] [] [] [] none
MERGE 5597 [(1,0),(0,0)] D [] [5600,5601,5602,5599] [] [] [((0,0),(1,0))] [] none
DISCARD 5598 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5599 [(1,0),(0,0)] D [5597] [] [] [] [((0,0),(1,0))] [5600,5601,5602,5599] CONDITIONAL_S
Y_MEAS 5600 [(1,0)] HALF_D_PLUS_2 [5597] [] [] [] [] [5600,5601,5602,5599] CONDITIONAL_S
IDLE 5601 [(0,0)] HALF_D_PLUS_2 [5597] [] [] [] [] [5600,5601,5602,5599] CONDITIONAL_S
DISCARD 5602 [(1,0)] 0 [5597] [] [] [] [] [5600,5601,5602,5599] CONDITIONAL_S
IDLE 5603 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 5604 [(0,1)] D [] [] [] [] [] [] none
MERGE 5605 [(0,1),(0,0)] D [] [5608,5609,5610,5607] [] [] [((0,0),(0,1))] [] none
DISCARD 5606 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5607 [(0,1),(0,0)] D [5605] [] [] [] [((0,0),(0,1))] [5608,5609,5610,5607] CONDITIONAL_S
Y_MEAS 5608 [(0,1)] HALF_D_PLUS_2 [5605] [] [] [] [] [5608,5609,5610,5607] CONDITIONAL_S
IDLE 5609 [(0,0)] HALF_D_PLUS_2 [5605] [] [] [] [] [5608,5609,5610,5607] CONDITIONAL_S
DISCARD 5610 [(0,1)] 0 [5605] [] [] [] [] [5608,5609,5610,5607] CONDITIONAL_S
IDLE 5611 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 5612 [(1,0)] D [] [] [] [] [] [] none
MERGE 5613 [(1,0),(0,0)] D [] [5616,5617,5618,5615] [] [] [((0,0),(1,0))] [] none
DISCARD 5614 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5615 [(1,0),(0,0)] D [5613] [] [] [] [((0,0),(1,0))] [5616,5617,5618,5615] CONDITIONAL_S
Y_MEAS 5616 [(1,0)] HALF_D_PLUS_2 [5613] [] [] [] [] [5616,5617,5618,5615] CONDITIONAL_S
IDLE 5617 [(0,0)] HALF_D_PLUS_2 [5613] [] [] [] [] [5616,5617,5618,5615] CONDITIONAL_S
DISCARD 5618 [(1,0)] 0 [5613] [] [] [] [] [5616,5617,5618,5615] CONDITIONAL_S
IDLE 5619 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5620 [(0,1)] D [] [] [] [] [] [] none
MERGE 5621 [(0,1),(0,0)] D [] [5624,5625,5626,5623] [] [] [((0,0),(0,1))] [] none
DISCARD 5622 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5623 [(0,1),(0,0)] D [5621] [] [] [] [((0,0),(0,1))] [5624,5625,5626,5623] CONDITIONAL_S
Y_MEAS 5624 [(0,1)] HALF_D_PLUS_2 [5621] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
IDLE 5625 [(0,0)] HALF_D_PLUS_2 [5621] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
DISCARD 5626 [(0,1)] 0 [5621] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
IDLE 5627 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5628 [(1,0)] D [] [] [] [] [] [] none
MERGE 5629 [(1,0),(0,0)] D [] [5632,5633,5634,5631] [] [] [((0,0),(1,0))] [] none
DISCARD 5630 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5631 [(1,0),(0,0)] D [5629] [] [] [] [((0,0),(1,0))] [5632,5633,5634,5631] CONDITIONAL_S
Y_MEAS 5632 [(1,0)] HALF_D_PLUS_2 [5629] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
IDLE 5633 [(0,0)] HALF_D_PLUS_2 [5629] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
DISCARD 5634 [(1,0)] 0 [5629] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
IDLE 5635 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 5636 [(0,1)] D [] [] [] [] [] [] none
MERGE 5637 [(0,1),(0,0)] D [] [5640,5641,5642,5639] [] [] [((0,0),(0,1))] [] none
DISCARD 5638 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5639 [(0,1),(0,0)] D [5637] [] [] [] [((0,0),(0,1))] [5640,5641,5642,5639] CONDITIONAL_S
Y_MEAS 5640 [(0,1)] HALF_D_PLUS_2 [5637] [] [] [] [] [5640,5641,5642,5639] CONDITIONAL_S
IDLE 5641 [(0,0)] HALF_D_PLUS_2 [5637] [] [] [] [] [5640,5641,5642,5639] CONDITIONAL_S
DISCARD 5642 [(0,1)] 0 [5637] [] [] [] [] [5640,5641,5642,5639] CONDITIONAL_S
IDLE 5643 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5644 [(1,0)] D [] [] [] [] [] [] none
MERGE 5645 [(1,0),(0,0)] D [] [5648,5649,5650,5647] [] [] [((0,0),(1,0))] [] none
DISCARD 5646 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5647 [(1,0),(0,0)] D [5645] [] [] [] [((0,0),(1,0))] [5648,5649,5650,5647] CONDITIONAL_S
Y_MEAS 5648 [(1,0)] HALF_D_PLUS_2 [5645] [] [] [] [] [5648,5649,5650,5647] CONDITIONAL_S
IDLE 5649 [(0,0)] HALF_D_PLUS_2 [5645] [] [] [] [] [5648,5649,5650,5647] CONDITIONAL_S
DISCARD 5650 [(1,0)] 0 [5645] [] [] [] [] [5648,5649,5650,5647] CONDITIONAL_S
IDLE 5651 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5652 [(0,1)] D [] [] [] [] [] [] none
MERGE 5653 [(0,1),(0,0)] D [] [5656,5657,5658,5655] [] [] [((0,0),(0,1))] [] none
DISCARD 5654 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5655 [(0,1),(0,0)] D [5653] [] [] [] [((0,0),(0,1))] [5656,5657,5658,5655] CONDITIONAL_S
Y_MEAS 5656 [(0,1)] HALF_D_PLUS_2 [5653] [] [] [] [] [5656,5657,5658,5655] CONDITIONAL_S
IDLE 5657 [(0,0)] HALF_D_PLUS_2 [5653] [] [] [] [] [5656,5657,5658,5655] CONDITIONAL_S
DISCARD 5658 [(0,1)] 0 [5653] [] [] [] [] [5656,5657,5658,5655] CONDITIONAL_S
IDLE 5659 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 5660 [(1,0)] D [] [] [] [] [] [] none
MERGE 5661 [(1,0),(0,0)] D [] [5664,5665,5666,5663] [] [] [((0,0),(1,0))] [] none
DISCARD 5662 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5663 [(1,0),(0,0)] D [5661] [] [] [] [((0,0),(1,0))] [5664,5665,5666,5663] CONDITIONAL_S
Y_MEAS 5664 [(1,0)] HALF_D_PLUS_2 [5661] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
IDLE 5665 [(0,0)] HALF_D_PLUS_2 [5661] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
DISCARD 5666 [(1,0)] 0 [5661] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
IDLE 5667 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5668 [(0,1)] D [] [] [] [] [] [] none
MERGE 5669 [(0,1),(0,0)] D [] [5672,5673,5674,5671] [] [] [((0,0),(0,1))] [] none
DISCARD 5670 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5671 [(0,1),(0,0)] D [5669] [] [] [] [((0,0),(0,1))] [5672,5673,5674,5671] CONDITIONAL_S
Y_MEAS 5672 [(0,1)] HALF_D_PLUS_2 [5669] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
IDLE 5673 [(0,0)] HALF_D_PLUS_2 [5669] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
DISCARD 5674 [(0,1)] 0 [5669] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
IDLE 5675 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5676 [(1,0)] D [] [] [] [] [] [] none
MERGE 5677 [(1,0),(0,0)] D [] [5680,5681,5682,5679] [] [] [((0,0),(1,0))] [] none
DISCARD 5678 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5679 [(1,0),(0,0)] D [5677] [] [] [] [((0,0),(1,0))] [5680,5681,5682,5679] CONDITIONAL_S
Y_MEAS 5680 [(1,0)] HALF_D_PLUS_2 [5677] [] [] [] [] [5680,5681,5682,5679] CONDITIONAL_S
IDLE 5681 [(0,0)] HALF_D_PLUS_2 [5677] [] [] [] [] [5680,5681,5682,5679] CONDITIONAL_S
DISCARD 5682 [(1,0)] 0 [5677] [] [] [] [] [5680,5681,5682,5679] CONDITIONAL_S
IDLE 5683 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 5684 [(0,1)] D [] [] [] [] [] [] none
MERGE 5685 [(0,1),(0,0)] D [] [5688,5689,5690,5687] [] [] [((0,0),(0,1))] [] none
DISCARD 5686 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5687 [(0,1),(0,0)] D [5685] [] [] [] [((0,0),(0,1))] [5688,5689,5690,5687] CONDITIONAL_S
Y_MEAS 5688 [(0,1)] HALF_D_PLUS_2 [5685] [] [] [] [] [5688,5689,5690,5687] CONDITIONAL_S
IDLE 5689 [(0,0)] HALF_D_PLUS_2 [5685] [] [] [] [] [5688,5689,5690,5687] CONDITIONAL_S
DISCARD 5690 [(0,1)] 0 [5685] [] [] [] [] [5688,5689,5690,5687] CONDITIONAL_S
IDLE 5691 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 5692 [(1,0)] D [] [] [] [] [] [] none
MERGE 5693 [(1,0),(0,0)] D [] [5696,5697,5698,5695] [] [] [((0,0),(1,0))] [] none
DISCARD 5694 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5695 [(1,0),(0,0)] D [5693] [] [] [] [((0,0),(1,0))] [5696,5697,5698,5695] CONDITIONAL_S
Y_MEAS 5696 [(1,0)] HALF_D_PLUS_2 [5693] [] [] [] [] [5696,5697,5698,5695] CONDITIONAL_S
IDLE 5697 [(0,0)] HALF_D_PLUS_2 [5693] [] [] [] [] [5696,5697,5698,5695] CONDITIONAL_S
DISCARD 5698 [(1,0)] 0 [5693] [] [] [] [] [5696,5697,5698,5695] CONDITIONAL_S
IDLE 5699 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 5700 [(0,1)] D [] [] [] [] [] [] none
MERGE 5701 [(0,1),(0,0)] D [] [5704,5705,5706,5703] [] [] [((0,0),(0,1))] [] none
DISCARD 5702 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5703 [(0,1),(0,0)] D [5701] [] [] [] [((0,0),(0,1))] [5704,5705,5706,5703] CONDITIONAL_S
Y_MEAS 5704 [(0,1)] HALF_D_PLUS_2 [5701] [] [] [] [] [5704,5705,5706,5703] CONDITIONAL_S
IDLE 5705 [(0,0)] HALF_D_PLUS_2 [5701] [] [] [] [] [5704,5705,5706,5703] CONDITIONAL_S
DISCARD 5706 [(0,1)] 0 [5701] [] [] [] [] [5704,5705,5706,5703] CONDITIONAL_S
IDLE 5707 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5708 [(1,0)] D [] [] [] [] [] [] none
MERGE 5709 [(1,0),(0,0)] D [] [5712,5713,5714,5711] [] [] [((0,0),(1,0))] [] none
DISCARD 5710 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5711 [(1,0),(0,0)] D [5709] [] [] [] [((0,0),(1,0))] [5712,5713,5714,5711] CONDITIONAL_S
Y_MEAS 5712 [(1,0)] HALF_D_PLUS_2 [5709] [] [] [] [] [5712,5713,5714,5711] CONDITIONAL_S
IDLE 5713 [(0,0)] HALF_D_PLUS_2 [5709] [] [] [] [] [5712,5713,5714,5711] CONDITIONAL_S
DISCARD 5714 [(1,0)] 0 [5709] [] [] [] [] [5712,5713,5714,5711] CONDITIONAL_S
IDLE 5715 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5716 [(0,1)] D [] [] [] [] [] [] none
MERGE 5717 [(0,1),(0,0)] D [] [5720,5721,5722,5719] [] [] [((0,0),(0,1))] [] none
DISCARD 5718 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5719 [(0,1),(0,0)] D [5717] [] [] [] [((0,0),(0,1))] [5720,5721,5722,5719] CONDITIONAL_S
Y_MEAS 5720 [(0,1)] HALF_D_PLUS_2 [5717] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
IDLE 5721 [(0,0)] HALF_D_PLUS_2 [5717] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
DISCARD 5722 [(0,1)] 0 [5717] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
IDLE 5723 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5724 [(1,0)] D [] [] [] [] [] [] none
MERGE 5725 [(1,0),(0,0)] D [] [5728,5729,5730,5727] [] [] [((0,0),(1,0))] [] none
DISCARD 5726 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5727 [(1,0),(0,0)] D [5725] [] [] [] [((0,0),(1,0))] [5728,5729,5730,5727] CONDITIONAL_S
Y_MEAS 5728 [(1,0)] HALF_D_PLUS_2 [5725] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
IDLE 5729 [(0,0)] HALF_D_PLUS_2 [5725] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
DISCARD 5730 [(1,0)] 0 [5725] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
IDLE 5731 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5732 [(0,1)] D [] [] [] [] [] [] none
MERGE 5733 [(0,1),(0,0)] D [] [5736,5737,5738,5735] [] [] [((0,0),(0,1))] [] none
DISCARD 5734 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5735 [(0,1),(0,0)] D [5733] [] [] [] [((0,0),(0,1))] [5736,5737,5738,5735] CONDITIONAL_S
Y_MEAS 5736 [(0,1)] HALF_D_PLUS_2 [5733] [] [] [] [] [5736,5737,5738,5735] CONDITIONAL_S
IDLE 5737 [(0,0)] HALF_D_PLUS_2 [5733] [] [] [] [] [5736,5737,5738,5735] CONDITIONAL_S
DISCARD 5738 [(0,1)] 0 [5733] [] [] [] [] [5736,5737,5738,5735] CONDITIONAL_S
IDLE 5739 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5740 [(1,0)] D [] [] [] [] [] [] none
MERGE 5741 [(1,0),(0,0)] D [] [5744,5745,5746,5743] [] [] [((0,0),(1,0))] [] none
DISCARD 5742 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5743 [(1,0),(0,0)] D [5741] [] [] [] [((0,0),(1,0))] [5744,5745,5746,5743] CONDITIONAL_S
Y_MEAS 5744 [(1,0)] HALF_D_PLUS_2 [5741] [] [] [] [] [5744,5745,5746,5743] CONDITIONAL_S
IDLE 5745 [(0,0)] HALF_D_PLUS_2 [5741] [] [] [] [] [5744,5745,5746,5743] CONDITIONAL_S
DISCARD 5746 [(1,0)] 0 [5741] [] [] [] [] [5744,5745,5746,5743] CONDITIONAL_S
IDLE 5747 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 5748 [(0,1)] D [] [] [] [] [] [] none
MERGE 5749 [(0,1),(0,0)] D [] [5752,5753,5754,5751] [] [] [((0,0),(0,1))] [] none
DISCARD 5750 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5751 [(0,1),(0,0)] D [5749] [] [] [] [((0,0),(0,1))] [5752,5753,5754,5751] CONDITIONAL_S
Y_MEAS 5752 [(0,1)] HALF_D_PLUS_2 [5749] [] [] [] [] [5752,5753,5754,5751] CONDITIONAL_S
IDLE 5753 [(0,0)] HALF_D_PLUS_2 [5749] [] [] [] [] [5752,5753,5754,5751] CONDITIONAL_S
DISCARD 5754 [(0,1)] 0 [5749] [] [] [] [] [5752,5753,5754,5751] CONDITIONAL_S
IDLE 5755 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5756 [(1,0)] D [] [] [] [] [] [] none
MERGE 5757 [(1,0),(0,0)] D [] [5760,5761,5762,5759] [] [] [((0,0),(1,0))] [] none
DISCARD 5758 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5759 [(1,0),(0,0)] D [5757] [] [] [] [((0,0),(1,0))] [5760,5761,5762,5759] CONDITIONAL_S
Y_MEAS 5760 [(1,0)] HALF_D_PLUS_2 [5757] [] [] [] [] [5760,5761,5762,5759] CONDITIONAL_S
IDLE 5761 [(0,0)] HALF_D_PLUS_2 [5757] [] [] [] [] [5760,5761,5762,5759] CONDITIONAL_S
DISCARD 5762 [(1,0)] 0 [5757] [] [] [] [] [5760,5761,5762,5759] CONDITIONAL_S
IDLE 5763 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5764 [(0,1)] D [] [] [] [] [] [] none
MERGE 5765 [(0,1),(0,0)] D [] [5768,5769,5770,5767] [] [] [((0,0),(0,1))] [] none
DISCARD 5766 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5767 [(0,1),(0,0)] D [5765] [] [] [] [((0,0),(0,1))] [5768,5769,5770,5767] CONDITIONAL_S
Y_MEAS 5768 [(0,1)] HALF_D_PLUS_2 [5765] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
IDLE 5769 [(0,0)] HALF_D_PLUS_2 [5765] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
DISCARD 5770 [(0,1)] 0 [5765] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
IDLE 5771 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 5772 [(1,0)] D [] [] [] [] [] [] none
MERGE 5773 [(1,0),(0,0)] D [] [5776,5777,5778,5775] [] [] [((0,0),(1,0))] [] none
DISCARD 5774 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5775 [(1,0),(0,0)] D [5773] [] [] [] [((0,0),(1,0))] [5776,5777,5778,5775] CONDITIONAL_S
Y_MEAS 5776 [(1,0)] HALF_D_PLUS_2 [5773] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
IDLE 5777 [(0,0)] HALF_D_PLUS_2 [5773] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
DISCARD 5778 [(1,0)] 0 [5773] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
IDLE 5779 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 5780 [(0,1)] D [] [] [] [] [] [] none
MERGE 5781 [(0,1),(0,0)] D [] [5784,5785,5786,5783] [] [] [((0,0),(0,1))] [] none
DISCARD 5782 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5783 [(0,1),(0,0)] D [5781] [] [] [] [((0,0),(0,1))] [5784,5785,5786,5783] CONDITIONAL_S
Y_MEAS 5784 [(0,1)] HALF_D_PLUS_2 [5781] [] [] [] [] [5784,5785,5786,5783] CONDITIONAL_S
IDLE 5785 [(0,0)] HALF_D_PLUS_2 [5781] [] [] [] [] [5784,5785,5786,5783] CONDITIONAL_S
DISCARD 5786 [(0,1)] 0 [5781] [] [] [] [] [5784,5785,5786,5783] CONDITIONAL_S
IDLE 5787 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5788 [(1,0)] D [] [] [] [] [] [] none
MERGE 5789 [(1,0),(0,0)] D [] [5792,5793,5794,5791] [] [] [((0,0),(1,0))] [] none
DISCARD 5790 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5791 [(1,0),(0,0)] D [5789] [] [] [] [((0,0),(1,0))] [5792,5793,5794,5791] CONDITIONAL_S
Y_MEAS 5792 [(1,0)] HALF_D_PLUS_2 [5789] [] [] [] [] [5792,5793,5794,5791] CONDITIONAL_S
IDLE 5793 [(0,0)] HALF_D_PLUS_2 [5789] [] [] [] [] [5792,5793,5794,5791] CONDITIONAL_S
DISCARD 5794 [(1,0)] 0 [5789] [] [] [] [] [5792,5793,5794,5791] CONDITIONAL_S
IDLE 5795 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5796 [(0,1)] D [] [] [] [] [] [] none
MERGE 5797 [(0,1),(0,0)] D [] [5800,5801,5802,5799] [] [] [((0,0),(0,1))] [] none
DISCARD 5798 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5799 [(0,1),(0,0)] D [5797] [] [] [] [((0,0),(0,1))] [5800,5801,5802,5799] CONDITIONAL_S
Y_MEAS 5800 [(0,1)] HALF_D_PLUS_2 [5797] [] [] [] [] [5800,5801,5802,5799] CONDITIONAL_S
IDLE 5801 [(0,0)] HALF_D_PLUS_2 [5797] [] [] [] [] [5800,5801,5802,5799] CONDITIONAL_S
DISCARD 5802 [(0,1)] 0 [5797] [] [] [] [] [5800,5801,5802,5799] CONDITIONAL_S
IDLE 5803 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5804 [(1,0)] D [] [] [] [] [] [] none
MERGE 5805 [(1,0),(0,0)] D [] [5808,5809,5810,5807] [] [] [((0,0),(1,0))] [] none
DISCARD 5806 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5807 [(1,0),(0,0)] D [5805] [] [] [] [((0,0),(1,0))] [5808,5809,5810,5807] CONDITIONAL_S
Y_MEAS 5808 [(1,0)] HALF_D_PLUS_2 [5805] [] [] [] [] [5808,5809,5810,5807] CONDITIONAL_S
IDLE 5809 [(0,0)] HALF_D_PLUS_2 [5805] [] [] [] [] [5808,5809,5810,5807] CONDITIONAL_S
DISCARD 5810 [(1,0)] 0 [5805] [] [] [] [] [5808,5809,5810,5807] CONDITIONAL_S
IDLE 5811 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5812 [(0,1)] D [] [] [] [] [] [] none
MERGE 5813 [(0,1),(0,0)] D [] [5816,5817,5818,5815] [] [] [((0,0),(0,1))] [] none
DISCARD 5814 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5815 [(0,1),(0,0)] D [5813] [] [] [] [((0,0),(0,1))] [5816,5817,5818,5815] CONDITIONAL_S
Y_MEAS 5816 [(0,1)] HALF_D_PLUS_2 [5813] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
IDLE 5817 [(0,0)] HALF_D_PLUS_2 [5813] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
DISCARD 5818 [(0,1)] 0 [5813] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
INJECT_T 5819 [(1,0)] D [] [] [] [] [] [] none
MERGE 5820 [(1,0),(0,0)] D [] [5824,5825,5822,5823] [] [] [((0,0),(1,0))] [] none
DISCARD 5821 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5822 [(1,0),(0,0)] D [5820] [] [] [] [((0,0),(1,0))] [5824,5825,5822,5823] CONDITIONAL_S
Y_MEAS 5823 [(1,0)] HALF_D_PLUS_2 [5820] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
IDLE 5824 [(0,0)] HALF_D_PLUS_2 [5820] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
DISCARD 5825 [(1,0)] 0 [5820] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
IDLE 5826 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5827 [(0,1)] D [] [] [] [] [] [] none
MERGE 5828 [(0,1),(0,0)] D [] [5832,5833,5830,5831] [] [] [((0,0),(0,1))] [] none
DISCARD 5829 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5830 [(0,1),(0,0)] D [5828] [] [] [] [((0,0),(0,1))] [5832,5833,5830,5831] CONDITIONAL_S
Y_MEAS 5831 [(0,1)] HALF_D_PLUS_2 [5828] [] [] [] [] [5832,5833,5830,5831] CONDITIONAL_S
IDLE 5832 [(0,0)] HALF_D_PLUS_2 [5828] [] [] [] [] [5832,5833,5830,5831] CONDITIONAL_S
DISCARD 5833 [(0,1)] 0 [5828] [] [] [] [] [5832,5833,5830,5831] CONDITIONAL_S
IDLE 5834 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5835 [(1,0)] D [] [] [] [] [] [] none
MERGE 5836 [(1,0),(0,0)] D [] [5840,5841,5838,5839] [] [] [((0,0),(1,0))] [] none
DISCARD 5837 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5838 [(1,0),(0,0)] D [5836] [] [] [] [((0,0),(1,0))] [5840,5841,5838,5839] CONDITIONAL_S
Y_MEAS 5839 [(1,0)] HALF_D_PLUS_2 [5836] [] [] [] [] [5840,5841,5838,5839] CONDITIONAL_S
IDLE 5840 [(0,0)] HALF_D_PLUS_2 [5836] [] [] [] [] [5840,5841,5838,5839] CONDITIONAL_S
DISCARD 5841 [(1,0)] 0 [5836] [] [] [] [] [5840,5841,5838,5839] CONDITIONAL_S
IDLE 5842 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5843 [(0,1)] D [] [] [] [] [] [] none
MERGE 5844 [(0,1),(0,0)] D [] [5848,5849,5846,5847] [] [] [((0,0),(0,1))] [] none
DISCARD 5845 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5846 [(0,1),(0,0)] D [5844] [] [] [] [((0,0),(0,1))] [5848,5849,5846,5847] CONDITIONAL_S
Y_MEAS 5847 [(0,1)] HALF_D_PLUS_2 [5844] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
IDLE 5848 [(0,0)] HALF_D_PLUS_2 [5844] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
DISCARD 5849 [(0,1)] 0 [5844] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
IDLE 5850 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5851 [(1,0)] D [] [] [] [] [] [] none
MERGE 5852 [(1,0),(0,0)] D [] [5856,5857,5854,5855] [] [] [((0,0),(1,0))] [] none
DISCARD 5853 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5854 [(1,0),(0,0)] D [5852] [] [] [] [((0,0),(1,0))] [5856,5857,5854,5855] CONDITIONAL_S
Y_MEAS 5855 [(1,0)] HALF_D_PLUS_2 [5852] [] [] [] [] [5856,5857,5854,5855] CONDITIONAL_S
IDLE 5856 [(0,0)] HALF_D_PLUS_2 [5852] [] [] [] [] [5856,5857,5854,5855] CONDITIONAL_S
DISCARD 5857 [(1,0)] 0 [5852] [] [] [] [] [5856,5857,5854,5855] CONDITIONAL_S
IDLE 5858 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5859 [(0,1)] D [] [] [] [] [] [] none
MERGE 5860 [(0,1),(0,0)] D [] [5864,5865,5862,5863] [] [] [((0,0),(0,1))] [] none
DISCARD 5861 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5862 [(0,1),(0,0)] D [5860] [] [] [] [((0,0),(0,1))] [5864,5865,5862,5863] CONDITIONAL_S
Y_MEAS 5863 [(0,1)] HALF_D_PLUS_2 [5860] [] [] [] [] [5864,5865,5862,5863] CONDITIONAL_S
IDLE 5864 [(0,0)] HALF_D_PLUS_2 [5860] [] [] [] [] [5864,5865,5862,5863] CONDITIONAL_S
DISCARD 5865 [(0,1)] 0 [5860] [] [] [] [] [5864,5865,5862,5863] CONDITIONAL_S
IDLE 5866 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5867 [(1,0)] D [] [] [] [] [] [] none
MERGE 5868 [(1,0),(0,0)] D [] [5872,5873,5870,5871] [] [] [((0,0),(1,0))] [] none
DISCARD 5869 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5870 [(1,0),(0,0)] D [5868] [] [] [] [((0,0),(1,0))] [5872,5873,5870,5871] CONDITIONAL_S
Y_MEAS 5871 [(1,0)] HALF_D_PLUS_2 [5868] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
IDLE 5872 [(0,0)] HALF_D_PLUS_2 [5868] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
DISCARD 5873 [(1,0)] 0 [5868] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
IDLE 5874 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5875 [(0,1)] D [] [] [] [] [] [] none
MERGE 5876 [(0,1),(0,0)] D [] [5880,5881,5878,5879] [] [] [((0,0),(0,1))] [] none
DISCARD 5877 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5878 [(0,1),(0,0)] D [5876] [] [] [] [((0,0),(0,1))] [5880,5881,5878,5879] CONDITIONAL_S
Y_MEAS 5879 [(0,1)] HALF_D_PLUS_2 [5876] [] [] [] [] [5880,5881,5878,5879] CONDITIONAL_S
IDLE 5880 [(0,0)] HALF_D_PLUS_2 [5876] [] [] [] [] [5880,5881,5878,5879] CONDITIONAL_S
DISCARD 5881 [(0,1)] 0 [5876] [] [] [] [] [5880,5881,5878,5879] CONDITIONAL_S
IDLE 5882 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 5883 [(1,0)] D [] [] [] [] [] [] none
MERGE 5884 [(1,0),(0,0)] D [] [5888,5889,5886,5887] [] [] [((0,0),(1,0))] [] none
DISCARD 5885 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5886 [(1,0),(0,0)] D [5884] [] [] [] [((0,0),(1,0))] [5888,5889,5886,5887] CONDITIONAL_S
Y_MEAS 5887 [(1,0)] HALF_D_PLUS_2 [5884] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
IDLE 5888 [(0,0)] HALF_D_PLUS_2 [5884] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
DISCARD 5889 [(1,0)] 0 [5884] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
IDLE 5890 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5891 [(0,1)] D [] [] [] [] [] [] none
MERGE 5892 [(0,1),(0,0)] D [] [5896,5897,5894,5895] [] [] [((0,0),(0,1))] [] none
DISCARD 5893 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5894 [(0,1),(0,0)] D [5892] [] [] [] [((0,0),(0,1))] [5896,5897,5894,5895] CONDITIONAL_S
Y_MEAS 5895 [(0,1)] HALF_D_PLUS_2 [5892] [] [] [] [] [5896,5897,5894,5895] CONDITIONAL_S
IDLE 5896 [(0,0)] HALF_D_PLUS_2 [5892] [] [] [] [] [5896,5897,5894,5895] CONDITIONAL_S
DISCARD 5897 [(0,1)] 0 [5892] [] [] [] [] [5896,5897,5894,5895] CONDITIONAL_S
IDLE 5898 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5899 [(1,0)] D [] [] [] [] [] [] none
MERGE 5900 [(1,0),(0,0)] D [] [5904,5905,5902,5903] [] [] [((0,0),(1,0))] [] none
DISCARD 5901 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5902 [(1,0),(0,0)] D [5900] [] [] [] [((0,0),(1,0))] [5904,5905,5902,5903] CONDITIONAL_S
Y_MEAS 5903 [(1,0)] HALF_D_PLUS_2 [5900] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
IDLE 5904 [(0,0)] HALF_D_PLUS_2 [5900] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
DISCARD 5905 [(1,0)] 0 [5900] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
IDLE 5906 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5907 [(0,1)] D [] [] [] [] [] [] none
MERGE 5908 [(0,1),(0,0)] D [] [5912,5913,5910,5911] [] [] [((0,0),(0,1))] [] none
DISCARD 5909 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5910 [(0,1),(0,0)] D [5908] [] [] [] [((0,0),(0,1))] [5912,5913,5910,5911] CONDITIONAL_S
Y_MEAS 5911 [(0,1)] HALF_D_PLUS_2 [5908] [] [] [] [] [5912,5913,5910,5911] CONDITIONAL_S
IDLE 5912 [(0,0)] HALF_D_PLUS_2 [5908] [] [] [] [] [5912,5913,5910,5911] CONDITIONAL_S
DISCARD 5913 [(0,1)] 0 [5908] [] [] [] [] [5912,5913,5910,5911] CONDITIONAL_S
IDLE 5914 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5915 [(1,0)] D [] [] [] [] [] [] none
MERGE 5916 [(1,0),(0,0)] D [] [5920,5921,5918,5919] [] [] [((0,0),(1,0))] [] none
DISCARD 5917 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5918 [(1,0),(0,0)] D [5916] [] [] [] [((0,0),(1,0))] [5920,5921,5918,5919] CONDITIONAL_S
Y_MEAS 5919 [(1,0)] HALF_D_PLUS_2 [5916] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
IDLE 5920 [(0,0)] HALF_D_PLUS_2 [5916] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
DISCARD 5921 [(1,0)] 0 [5916] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
IDLE 5922 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5923 [(0,1)] D [] [] [] [] [] [] none
MERGE 5924 [(0,1),(0,0)] D [] [5928,5929,5926,5927] [] [] [((0,0),(0,1))] [] none
DISCARD 5925 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5926 [(0,1),(0,0)] D [5924] [] [] [] [((0,0),(0,1))] [5928,5929,5926,5927] CONDITIONAL_S
Y_MEAS 5927 [(0,1)] HALF_D_PLUS_2 [5924] [] [] [] [] [5928,5929,5926,5927] CONDITIONAL_S
IDLE 5928 [(0,0)] HALF_D_PLUS_2 [5924] [] [] [] [] [5928,5929,5926,5927] CONDITIONAL_S
DISCARD 5929 [(0,1)] 0 [5924] [] [] [] [] [5928,5929,5926,5927] CONDITIONAL_S
IDLE 5930 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 5931 [(1,0)] D [] [] [] [] [] [] none
MERGE 5932 [(1,0),(0,0)] D [] [5936,5937,5934,5935] [] [] [((0,0),(1,0))] [] none
DISCARD 5933 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5934 [(1,0),(0,0)] D [5932] [] [] [] [((0,0),(1,0))] [5936,5937,5934,5935] CONDITIONAL_S
Y_MEAS 5935 [(1,0)] HALF_D_PLUS_2 [5932] [] [] [] [] [5936,5937,5934,5935] CONDITIONAL_S
IDLE 5936 [(0,0)] HALF_D_PLUS_2 [5932] [] [] [] [] [5936,5937,5934,5935] CONDITIONAL_S
DISCARD 5937 [(1,0)] 0 [5932] [] [] [] [] [5936,5937,5934,5935] CONDITIONAL_S
IDLE 5938 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5939 [(0,1)] D [] [] [] [] [] [] none
MERGE 5940 [(0,1),(0,0)] D [] [5944,5945,5942,5943] [] [] [((0,0),(0,1))] [] none
DISCARD 5941 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5942 [(0,1),(0,0)] D [5940] [] [] [] [((0,0),(0,1))] [5944,5945,5942,5943] CONDITIONAL_S
Y_MEAS 5943 [(0,1)] HALF_D_PLUS_2 [5940] [] [] [] [] [5944,5945,5942,5943] CONDITIONAL_S
IDLE 5944 [(0,0)] HALF_D_PLUS_2 [5940] [] [] [] [] [5944,5945,5942,5943] CONDITIONAL_S
DISCARD 5945 [(0,1)] 0 [5940] [] [] [] [] [5944,5945,5942,5943] CONDITIONAL_S
IDLE 5946 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 5947 [(1,0)] D [] [] [] [] [] [] none
MERGE 5948 [(1,0),(0,0)] D [] [5952,5953,5950,5951] [] [] [((0,0),(1,0))] [] none
DISCARD 5949 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5950 [(1,0),(0,0)] D [5948] [] [] [] [((0,0),(1,0))] [5952,5953,5950,5951] CONDITIONAL_S
Y_MEAS 5951 [(1,0)] HALF_D_PLUS_2 [5948] [] [] [] [] [5952,5953,5950,5951] CONDITIONAL_S
IDLE 5952 [(0,0)] HALF_D_PLUS_2 [5948] [] [] [] [] [5952,5953,5950,5951] CONDITIONAL_S
DISCARD 5953 [(1,0)] 0 [5948] [] [] [] [] [5952,5953,5950,5951] CONDITIONAL_S
IDLE 5954 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5955 [(0,1)] D [] [] [] [] [] [] none
MERGE 5956 [(0,1),(0,0)] D [] [5960,5961,5958,5959] [] [] [((0,0),(0,1))] [] none
DISCARD 5957 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5958 [(0,1),(0,0)] D [5956] [] [] [] [((0,0),(0,1))] [5960,5961,5958,5959] CONDITIONAL_S
Y_MEAS 5959 [(0,1)] HALF_D_PLUS_2 [5956] [] [] [] [] [5960,5961,5958,5959] CONDITIONAL_S
IDLE 5960 [(0,0)] HALF_D_PLUS_2 [5956] [] [] [] [] [5960,5961,5958,5959] CONDITIONAL_S
DISCARD 5961 [(0,1)] 0 [5956] [] [] [] [] [5960,5961,5958,5959] CONDITIONAL_S
IDLE 5962 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5963 [(1,0)] D [] [] [] [] [] [] none
MERGE 5964 [(1,0),(0,0)] D [] [5968,5969,5966,5967] [] [] [((0,0),(1,0))] [] none
DISCARD 5965 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5966 [(1,0),(0,0)] D [5964] [] [] [] [((0,0),(1,0))] [5968,5969,5966,5967] CONDITIONAL_S
Y_MEAS 5967 [(1,0)] HALF_D_PLUS_2 [5964] [] [] [] [] [5968,5969,5966,5967] CONDITIONAL_S
IDLE 5968 [(0,0)] HALF_D_PLUS_2 [5964] [] [] [] [] [5968,5969,5966,5967] CONDITIONAL_S
DISCARD 5969 [(1,0)] 0 [5964] [] [] [] [] [5968,5969,5966,5967] CONDITIONAL_S
IDLE 5970 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5971 [(0,1)] D [] [] [] [] [] [] none
MERGE 5972 [(0,1),(0,0)] D [] [5976,5977,5974,5975] [] [] [((0,0),(0,1))] [] none
DISCARD 5973 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5974 [(0,1),(0,0)] D [5972] [] [] [] [((0,0),(0,1))] [5976,5977,5974,5975] CONDITIONAL_S
Y_MEAS 5975 [(0,1)] HALF_D_PLUS_2 [5972] [] [] [] [] [5976,5977,5974,5975] CONDITIONAL_S
IDLE 5976 [(0,0)] HALF_D_PLUS_2 [5972] [] [] [] [] [5976,5977,5974,5975] CONDITIONAL_S
DISCARD 5977 [(0,1)] 0 [5972] [] [] [] [] [5976,5977,5974,5975] CONDITIONAL_S
IDLE 5978 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 5979 [(1,0)] D [] [] [] [] [] [] none
MERGE 5980 [(1,0),(0,0)] D [] [5984,5985,5982,5983] [] [] [((0,0),(1,0))] [] none
DISCARD 5981 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5982 [(1,0),(0,0)] D [5980] [] [] [] [((0,0),(1,0))] [5984,5985,5982,5983] CONDITIONAL_S
Y_MEAS 5983 [(1,0)] HALF_D_PLUS_2 [5980] [] [] [] [] [5984,5985,5982,5983] CONDITIONAL_S
IDLE 5984 [(0,0)] HALF_D_PLUS_2 [5980] [] [] [] [] [5984,5985,5982,5983] CONDITIONAL_S
DISCARD 5985 [(1,0)] 0 [5980] [] [] [] [] [5984,5985,5982,5983] CONDITIONAL_S
IDLE 5986 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5987 [(0,1)] D [] [] [] [] [] [] none
MERGE 5988 [(0,1),(0,0)] D [] [5992,5993,5990,5991] [] [] [((0,0),(0,1))] [] none
DISCARD 5989 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5990 [(0,1),(0,0)] D [5988] [] [] [] [((0,0),(0,1))] [5992,5993,5990,5991] CONDITIONAL_S
Y_MEAS 5991 [(0,1)] HALF_D_PLUS_2 [5988] [] [] [] [] [5992,5993,5990,5991] CONDITIONAL_S
IDLE 5992 [(0,0)] HALF_D_PLUS_2 [5988] [] [] [] [] [5992,5993,5990,5991] CONDITIONAL_S
DISCARD 5993 [(0,1)] 0 [5988] [] [] [] [] [5992,5993,5990,5991] CONDITIONAL_S
IDLE 5994 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5995 [(1,0)] D [] [] [] [] [] [] none
MERGE 5996 [(1,0),(0,0)] D [] [6000,6001,5998,5999] [] [] [((0,0),(1,0))] [] none
DISCARD 5997 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5998 [(1,0),(0,0)] D [5996] [] [] [] [((0,0),(1,0))] [6000,6001,5998,5999] CONDITIONAL_S
Y_MEAS 5999 [(1,0)] HALF_D_PLUS_2 [5996] [] [] [] [] [6000,6001,5998,5999] CONDITIONAL_S
IDLE 6000 [(0,0)] HALF_D_PLUS_2 [5996] [] [] [] [] [6000,6001,5998,5999] CONDITIONAL_S
DISCARD 6001 [(1,0)] 0 [5996] [] [] [] [] [6000,6001,5998,5999] CONDITIONAL_S
IDLE 6002 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 6003 [(0,1)] D [] [] [] [] [] [] none
MERGE 6004 [(0,1),(0,0)] D [] [6008,6009,6006,6007] [] [] [((0,0),(0,1))] [] none
DISCARD 6005 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6006 [(0,1),(0,0)] D [6004] [] [] [] [((0,0),(0,1))] [6008,6009,6006,6007] CONDITIONAL_S
Y_MEAS 6007 [(0,1)] HALF_D_PLUS_2 [6004] [] [] [] [] [6008,6009,6006,6007] CONDITIONAL_S
IDLE 6008 [(0,0)] HALF_D_PLUS_2 [6004] [] [] [] [] [6008,6009,6006,6007] CONDITIONAL_S
DISCARD 6009 [(0,1)] 0 [6004] [] [] [] [] [6008,6009,6006,6007] CONDITIONAL_S
IDLE 6010 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6011 [(1,0)] D [] [] [] [] [] [] none
MERGE 6012 [(1,0),(0,0)] D [] [6016,6017,6014,6015] [] [] [((0,0),(1,0))] [] none
DISCARD 6013 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6014 [(1,0),(0,0)] D [6012] [] [] [] [((0,0),(1,0))] [6016,6017,6014,6015] CONDITIONAL_S
Y_MEAS 6015 [(1,0)] HALF_D_PLUS_2 [6012] [] [] [] [] [6016,6017,6014,6015] CONDITIONAL_S
IDLE 6016 [(0,0)] HALF_D_PLUS_2 [6012] [] [] [] [] [6016,6017,6014,6015] CONDITIONAL_S
DISCARD 6017 [(1,0)] 0 [6012] [] [] [] [] [6016,6017,6014,6015] CONDITIONAL_S
IDLE 6018 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 6019 [(0,1)] D [] [] [] [] [] [] none
MERGE 6020 [(0,1),(0,0)] D [] [6024,6025,6022,6023] [] [] [((0,0),(0,1))] [] none
DISCARD 6021 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6022 [(0,1),(0,0)] D [6020] [] [] [] [((0,0),(0,1))] [6024,6025,6022,6023] CONDITIONAL_S
Y_MEAS 6023 [(0,1)] HALF_D_PLUS_2 [6020] [] [] [] [] [6024,6025,6022,6023] CONDITIONAL_S
IDLE 6024 [(0,0)] HALF_D_PLUS_2 [6020] [] [] [] [] [6024,6025,6022,6023] CONDITIONAL_S
DISCARD 6025 [(0,1)] 0 [6020] [] [] [] [] [6024,6025,6022,6023] CONDITIONAL_S
IDLE 6026 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 6027 [(1,0)] D [] [] [] [] [] [] none
MERGE 6028 [(1,0),(0,0)] D [] [6032,6033,6030,6031] [] [] [((0,0),(1,0))] [] none
DISCARD 6029 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6030 [(1,0),(0,0)] D [6028] [] [] [] [((0,0),(1,0))] [6032,6033,6030,6031] CONDITIONAL_S
Y_MEAS 6031 [(1,0)] HALF_D_PLUS_2 [6028] [] [] [] [] [6032,6033,6030,6031] CONDITIONAL_S
IDLE 6032 [(0,0)] HALF_D_PLUS_2 [6028] [] [] [] [] [6032,6033,6030,6031] CONDITIONAL_S
DISCARD 6033 [(1,0)] 0 [6028] [] [] [] [] [6032,6033,6030,6031] CONDITIONAL_S
IDLE 6034 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6035 [(0,1)] D [] [] [] [] [] [] none
MERGE 6036 [(0,1),(0,0)] D [] [6040,6041,6038,6039] [] [] [((0,0),(0,1))] [] none
DISCARD 6037 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6038 [(0,1),(0,0)] D [6036] [] [] [] [((0,0),(0,1))] [6040,6041,6038,6039] CONDITIONAL_S
Y_MEAS 6039 [(0,1)] HALF_D_PLUS_2 [6036] [] [] [] [] [6040,6041,6038,6039] CONDITIONAL_S
IDLE 6040 [(0,0)] HALF_D_PLUS_2 [6036] [] [] [] [] [6040,6041,6038,6039] CONDITIONAL_S
DISCARD 6041 [(0,1)] 0 [6036] [] [] [] [] [6040,6041,6038,6039] CONDITIONAL_S
IDLE 6042 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6043 [(1,0)] D [] [] [] [] [] [] none
MERGE 6044 [(1,0),(0,0)] D [] [6048,6049,6046,6047] [] [] [((0,0),(1,0))] [] none
DISCARD 6045 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6046 [(1,0),(0,0)] D [6044] [] [] [] [((0,0),(1,0))] [6048,6049,6046,6047] CONDITIONAL_S
Y_MEAS 6047 [(1,0)] HALF_D_PLUS_2 [6044] [] [] [] [] [6048,6049,6046,6047] CONDITIONAL_S
IDLE 6048 [(0,0)] HALF_D_PLUS_2 [6044] [] [] [] [] [6048,6049,6046,6047] CONDITIONAL_S
DISCARD 6049 [(1,0)] 0 [6044] [] [] [] [] [6048,6049,6046,6047] CONDITIONAL_S
IDLE 6050 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 6051 [(0,1)] D [] [] [] [] [] [] none
MERGE 6052 [(0,1),(0,0)] D [] [6056,6057,6054,6055] [] [] [((0,0),(0,1))] [] none
DISCARD 6053 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6054 [(0,1),(0,0)] D [6052] [] [] [] [((0,0),(0,1))] [6056,6057,6054,6055] CONDITIONAL_S
Y_MEAS 6055 [(0,1)] HALF_D_PLUS_2 [6052] [] [] [] [] [6056,6057,6054,6055] CONDITIONAL_S
IDLE 6056 [(0,0)] HALF_D_PLUS_2 [6052] [] [] [] [] [6056,6057,6054,6055] CONDITIONAL_S
DISCARD 6057 [(0,1)] 0 [6052] [] [] [] [] [6056,6057,6054,6055] CONDITIONAL_S
IDLE 6058 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 6059 [(1,0)] D [] [] [] [] [] [] none
MERGE 6060 [(1,0),(0,0)] D [] [6064,6065,6062,6063] [] [] [((0,0),(1,0))] [] none
DISCARD 6061 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6062 [(1,0),(0,0)] D [6060] [] [] [] [((0,0),(1,0))] [6064,6065,6062,6063] CONDITIONAL_S
Y_MEAS 6063 [(1,0)] HALF_D_PLUS_2 [6060] [] [] [] [] [6064,6065,6062,6063] CONDITIONAL_S
IDLE 6064 [(0,0)] HALF_D_PLUS_2 [6060] [] [] [] [] [6064,6065,6062,6063] CONDITIONAL_S
DISCARD 6065 [(1,0)] 0 [6060] [] [] [] [] [6064,6065,6062,6063] CONDITIONAL_S
IDLE 6066 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 6067 [(0,1)] D [] [] [] [] [] [] none
MERGE 6068 [(0,1),(0,0)] D [] [6072,6073,6070,6071] [] [] [((0,0),(0,1))] [] none
DISCARD 6069 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6070 [(0,1),(0,0)] D [6068] [] [] [] [((0,0),(0,1))] [6072,6073,6070,6071] CONDITIONAL_S
Y_MEAS 6071 [(0,1)] HALF_D_PLUS_2 [6068] [] [] [] [] [6072,6073,6070,6071] CONDITIONAL_S
IDLE 6072 [(0,0)] HALF_D_PLUS_2 [6068] [] [] [] [] [6072,6073,6070,6071] CONDITIONAL_S
DISCARD 6073 [(0,1)] 0 [6068] [] [] [] [] [6072,6073,6070,6071] CONDITIONAL_S
IDLE 6074 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6075 [(1,0)] D [] [] [] [] [] [] none
MERGE 6076 [(1,0),(0,0)] D [] [6080,6081,6078,6079] [] [] [((0,0),(1,0))] [] none
DISCARD 6077 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6078 [(1,0),(0,0)] D [6076] [] [] [] [((0,0),(1,0))] [6080,6081,6078,6079] CONDITIONAL_S
Y_MEAS 6079 [(1,0)] HALF_D_PLUS_2 [6076] [] [] [] [] [6080,6081,6078,6079] CONDITIONAL_S
IDLE 6080 [(0,0)] HALF_D_PLUS_2 [6076] [] [] [] [] [6080,6081,6078,6079] CONDITIONAL_S
DISCARD 6081 [(1,0)] 0 [6076] [] [] [] [] [6080,6081,6078,6079] CONDITIONAL_S
IDLE 6082 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6083 [(0,1)] D [] [] [] [] [] [] none
MERGE 6084 [(0,1),(0,0)] D [] [6088,6089,6086,6087] [] [] [((0,0),(0,1))] [] none
DISCARD 6085 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6086 [(0,1),(0,0)] D [6084] [] [] [] [((0,0),(0,1))] [6088,6089,6086,6087] CONDITIONAL_S
Y_MEAS 6087 [(0,1)] HALF_D_PLUS_2 [6084] [] [] [] [] [6088,6089,6086,6087] CONDITIONAL_S
IDLE 6088 [(0,0)] HALF_D_PLUS_2 [6084] [] [] [] [] [6088,6089,6086,6087] CONDITIONAL_S
DISCARD 6089 [(0,1)] 0 [6084] [] [] [] [] [6088,6089,6086,6087] CONDITIONAL_S
IDLE 6090 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 6091 [(1,0)] D [] [] [] [] [] [] none
MERGE 6092 [(1,0),(0,0)] D [] [6096,6097,6094,6095] [] [] [((0,0),(1,0))] [] none
DISCARD 6093 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6094 [(1,0),(0,0)] D [6092] [] [] [] [((0,0),(1,0))] [6096,6097,6094,6095] CONDITIONAL_S
Y_MEAS 6095 [(1,0)] HALF_D_PLUS_2 [6092] [] [] [] [] [6096,6097,6094,6095] CONDITIONAL_S
IDLE 6096 [(0,0)] HALF_D_PLUS_2 [6092] [] [] [] [] [6096,6097,6094,6095] CONDITIONAL_S
DISCARD 6097 [(1,0)] 0 [6092] [] [] [] [] [6096,6097,6094,6095] CONDITIONAL_S
IDLE 6098 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6099 [(0,1)] D [] [] [] [] [] [] none
MERGE 6100 [(0,1),(0,0)] D [] [6104,6105,6102,6103] [] [] [((0,0),(0,1))] [] none
DISCARD 6101 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6102 [(0,1),(0,0)] D [6100] [] [] [] [((0,0),(0,1))] [6104,6105,6102,6103] CONDITIONAL_S
Y_MEAS 6103 [(0,1)] HALF_D_PLUS_2 [6100] [] [] [] [] [6104,6105,6102,6103] CONDITIONAL_S
IDLE 6104 [(0,0)] HALF_D_PLUS_2 [6100] [] [] [] [] [6104,6105,6102,6103] CONDITIONAL_S
DISCARD 6105 [(0,1)] 0 [6100] [] [] [] [] [6104,6105,6102,6103] CONDITIONAL_S
IDLE 6106 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6107 [(1,0)] D [] [] [] [] [] [] none
MERGE 6108 [(1,0),(0,0)] D [] [6112,6113,6110,6111] [] [] [((0,0),(1,0))] [] none
DISCARD 6109 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6110 [(1,0),(0,0)] D [6108] [] [] [] [((0,0),(1,0))] [6112,6113,6110,6111] CONDITIONAL_S
Y_MEAS 6111 [(1,0)] HALF_D_PLUS_2 [6108] [] [] [] [] [6112,6113,6110,6111] CONDITIONAL_S
IDLE 6112 [(0,0)] HALF_D_PLUS_2 [6108] [] [] [] [] [6112,6113,6110,6111] CONDITIONAL_S
DISCARD 6113 [(1,0)] 0 [6108] [] [] [] [] [6112,6113,6110,6111] CONDITIONAL_S
IDLE 6114 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 6115 [(0,1)] D [] [] [] [] [] [] none
MERGE 6116 [(0,1),(0,0)] D [] [6120,6121,6118,6119] [] [] [((0,0),(0,1))] [] none
DISCARD 6117 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6118 [(0,1),(0,0)] D [6116] [] [] [] [((0,0),(0,1))] [6120,6121,6118,6119] CONDITIONAL_S
Y_MEAS 6119 [(0,1)] HALF_D_PLUS_2 [6116] [] [] [] [] [6120,6121,6118,6119] CONDITIONAL_S
IDLE 6120 [(0,0)] HALF_D_PLUS_2 [6116] [] [] [] [] [6120,6121,6118,6119] CONDITIONAL_S
DISCARD 6121 [(0,1)] 0 [6116] [] [] [] [] [6120,6121,6118,6119] CONDITIONAL_S
IDLE 6122 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 6123 [(1,0)] D [] [] [] [] [] [] none
MERGE 6124 [(1,0),(0,0)] D [] [6128,6129,6126,6127] [] [] [((0,0),(1,0))] [] none
DISCARD 6125 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6126 [(1,0),(0,0)] D [6124] [] [] [] [((0,0),(1,0))] [6128,6129,6126,6127] CONDITIONAL_S
Y_MEAS 6127 [(1,0)] HALF_D_PLUS_2 [6124] [] [] [] [] [6128,6129,6126,6127] CONDITIONAL_S
IDLE 6128 [(0,0)] HALF_D_PLUS_2 [6124] [] [] [] [] [6128,6129,6126,6127] CONDITIONAL_S
DISCARD 6129 [(1,0)] 0 [6124] [] [] [] [] [6128,6129,6126,6127] CONDITIONAL_S
IDLE 6130 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 6131 [(0,1)] D [] [] [] [] [] [] none
MERGE 6132 [(0,1),(0,0)] D [] [6136,6137,6134,6135] [] [] [((0,0),(0,1))] [] none
DISCARD 6133 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6134 [(0,1),(0,0)] D [6132] [] [] [] [((0,0),(0,1))] [6136,6137,6134,6135] CONDITIONAL_S
Y_MEAS 6135 [(0,1)] HALF_D_PLUS_2 [6132] [] [] [] [] [6136,6137,6134,6135] CONDITIONAL_S
IDLE 6136 [(0,0)] HALF_D_PLUS_2 [6132] [] [] [] [] [6136,6137,6134,6135] CONDITIONAL_S
DISCARD 6137 [(0,1)] 0 [6132] [] [] [] [] [6136,6137,6134,6135] CONDITIONAL_S
IDLE 6138 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 6139 [(1,0)] D [] [] [] [] [] [] none
MERGE 6140 [(1,0),(0,0)] D [] [6144,6145,6142,6143] [] [] [((0,0),(1,0))] [] none
DISCARD 6141 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6142 [(1,0),(0,0)] D [6140] [] [] [] [((0,0),(1,0))] [6144,6145,6142,6143] CONDITIONAL_S
Y_MEAS 6143 [(1,0)] HALF_D_PLUS_2 [6140] [] [] [] [] [6144,6145,6142,6143] CONDITIONAL_S
IDLE 6144 [(0,0)] HALF_D_PLUS_2 [6140] [] [] [] [] [6144,6145,6142,6143] CONDITIONAL_S
DISCARD 6145 [(1,0)] 0 [6140] [] [] [] [] [6144,6145,6142,6143] CONDITIONAL_S
IDLE 6146 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6147 [(0,1)] D [] [] [] [] [] [] none
MERGE 6148 [(0,1),(0,0)] D [] [6152,6153,6150,6151] [] [] [((0,0),(0,1))] [] none
DISCARD 6149 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6150 [(0,1),(0,0)] D [6148] [] [] [] [((0,0),(0,1))] [6152,6153,6150,6151] CONDITIONAL_S
Y_MEAS 6151 [(0,1)] HALF_D_PLUS_2 [6148] [] [] [] [] [6152,6153,6150,6151] CONDITIONAL_S
IDLE 6152 [(0,0)] HALF_D_PLUS_2 [6148] [] [] [] [] [6152,6153,6150,6151] CONDITIONAL_S
DISCARD 6153 [(0,1)] 0 [6148] [] [] [] [] [6152,6153,6150,6151] CONDITIONAL_S
IDLE 6154 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 6155 [(1,0)] D [] [] [] [] [] [] none
MERGE 6156 [(1,0),(0,0)] D [] [6160,6161,6158,6159] [] [] [((0,0),(1,0))] [] none
DISCARD 6157 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6158 [(1,0),(0,0)] D [6156] [] [] [] [((0,0),(1,0))] [6160,6161,6158,6159] CONDITIONAL_S
Y_MEAS 6159 [(1,0)] HALF_D_PLUS_2 [6156] [] [] [] [] [6160,6161,6158,6159] CONDITIONAL_S
IDLE 6160 [(0,0)] HALF_D_PLUS_2 [6156] [] [] [] [] [6160,6161,6158,6159] CONDITIONAL_S
DISCARD 6161 [(1,0)] 0 [6156] [] [] [] [] [6160,6161,6158,6159] CONDITIONAL_S
IDLE 6162 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6163 [(0,1)] D [] [] [] [] [] [] none
MERGE 6164 [(0,1),(0,0)] D [] [6168,6169,6166,6167] [] [] [((0,0),(0,1))] [] none
DISCARD 6165 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6166 [(0,1),(0,0)] D [6164] [] [] [] [((0,0),(0,1))] [6168,6169,6166,6167] CONDITIONAL_S
Y_MEAS 6167 [(0,1)] HALF_D_PLUS_2 [6164] [] [] [] [] [6168,6169,6166,6167] CONDITIONAL_S
IDLE 6168 [(0,0)] HALF_D_PLUS_2 [6164] [] [] [] [] [6168,6169,6166,6167] CONDITIONAL_S
DISCARD 6169 [(0,1)] 0 [6164] [] [] [] [] [6168,6169,6166,6167] CONDITIONAL_S
IDLE 6170 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6171 [(1,0)] D [] [] [] [] [] [] none
MERGE 6172 [(1,0),(0,0)] D [] [6176,6177,6174,6175] [] [] [((0,0),(1,0))] [] none
DISCARD 6173 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6174 [(1,0),(0,0)] D [6172] [] [] [] [((0,0),(1,0))] [6176,6177,6174,6175] CONDITIONAL_S
Y_MEAS 6175 [(1,0)] HALF_D_PLUS_2 [6172] [] [] [] [] [6176,6177,6174,6175] CONDITIONAL_S
IDLE 6176 [(0,0)] HALF_D_PLUS_2 [6172] [] [] [] [] [6176,6177,6174,6175] CONDITIONAL_S
DISCARD 6177 [(1,0)] 0 [6172] [] [] [] [] [6176,6177,6174,6175] CONDITIONAL_S
IDLE 6178 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 6179 [(0,1)] D [] [] [] [] [] [] none
MERGE 6180 [(0,1),(0,0)] D [] [6184,6185,6182,6183] [] [] [((0,0),(0,1))] [] none
DISCARD 6181 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6182 [(0,1),(0,0)] D [6180] [] [] [] [((0,0),(0,1))] [6184,6185,6182,6183] CONDITIONAL_S
Y_MEAS 6183 [(0,1)] HALF_D_PLUS_2 [6180] [] [] [] [] [6184,6185,6182,6183] CONDITIONAL_S
IDLE 6184 [(0,0)] HALF_D_PLUS_2 [6180] [] [] [] [] [6184,6185,6182,6183] CONDITIONAL_S
DISCARD 6185 [(0,1)] 0 [6180] [] [] [] [] [6184,6185,6182,6183] CONDITIONAL_S
IDLE 6186 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6187 [(1,0)] D [] [] [] [] [] [] none
MERGE 6188 [(1,0),(0,0)] D [] [6192,6193,6190,6191] [] [] [((0,0),(1,0))] [] none
DISCARD 6189 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6190 [(1,0),(0,0)] D [6188] [] [] [] [((0,0),(1,0))] [6192,6193,6190,6191] CONDITIONAL_S
Y_MEAS 6191 [(1,0)] HALF_D_PLUS_2 [6188] [] [] [] [] [6192,6193,6190,6191] CONDITIONAL_S
IDLE 6192 [(0,0)] HALF_D_PLUS_2 [6188] [] [] [] [] [6192,6193,6190,6191] CONDITIONAL_S
DISCARD 6193 [(1,0)] 0 [6188] [] [] [] [] [6192,6193,6190,6191] CONDITIONAL_S
IDLE 6194 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 6195 [(0,1)] D [] [] [] [] [] [] none
MERGE 6196 [(0,1),(0,0)] D [] [6200,6201,6198,6199] [] [] [((0,0),(0,1))] [] none
DISCARD 6197 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6198 [(0,1),(0,0)] D [6196] [] [] [] [((0,0),(0,1))] [6200,6201,6198,6199] CONDITIONAL_S
Y_MEAS 6199 [(0,1)] HALF_D_PLUS_2 [6196] [] [] [] [] [6200,6201,6198,6199] CONDITIONAL_S
IDLE 6200 [(0,0)] HALF_D_PLUS_2 [6196] [] [] [] [] [6200,6201,6198,6199] CONDITIONAL_S
DISCARD 6201 [(0,1)] 0 [6196] [] [] [] [] [6200,6201,6198,6199] CONDITIONAL_S
IDLE 6202 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 6203 [(1,0)] D [] [] [] [] [] [] none
MERGE 6204 [(1,0),(0,0)] D [] [6208,6209,6206,6207] [] [] [((0,0),(1,0))] [] none
DISCARD 6205 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6206 [(1,0),(0,0)] D [6204] [] [] [] [((0,0),(1,0))] [6208,6209,6206,6207] CONDITIONAL_S
Y_MEAS 6207 [(1,0)] HALF_D_PLUS_2 [6204] [] [] [] [] [6208,6209,6206,6207] CONDITIONAL_S
IDLE 6208 [(0,0)] HALF_D_PLUS_2 [6204] [] [] [] [] [6208,6209,6206,6207] CONDITIONAL_S
DISCARD 6209 [(1,0)] 0 [6204] [] [] [] [] [6208,6209,6206,6207] CONDITIONAL_S
IDLE 6210 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6211 [(0,1)] D [] [] [] [] [] [] none
MERGE 6212 [(0,1),(0,0)] D [] [6216,6217,6214,6215] [] [] [((0,0),(0,1))] [] none
DISCARD 6213 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6214 [(0,1),(0,0)] D [6212] [] [] [] [((0,0),(0,1))] [6216,6217,6214,6215] CONDITIONAL_S
Y_MEAS 6215 [(0,1)] HALF_D_PLUS_2 [6212] [] [] [] [] [6216,6217,6214,6215] CONDITIONAL_S
IDLE 6216 [(0,0)] HALF_D_PLUS_2 [6212] [] [] [] [] [6216,6217,6214,6215] CONDITIONAL_S
DISCARD 6217 [(0,1)] 0 [6212] [] [] [] [] [6216,6217,6214,6215] CONDITIONAL_S
IDLE 6218 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 6219 [(1,0)] D [] [] [] [] [] [] none
MERGE 6220 [(1,0),(0,0)] D [] [6224,6225,6222,6223] [] [] [((0,0),(1,0))] [] none
DISCARD 6221 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6222 [(1,0),(0,0)] D [6220] [] [] [] [((0,0),(1,0))] [6224,6225,6222,6223] CONDITIONAL_S
Y_MEAS 6223 [(1,0)] HALF_D_PLUS_2 [6220] [] [] [] [] [6224,6225,6222,6223] CONDITIONAL_S
IDLE 6224 [(0,0)] HALF_D_PLUS_2 [6220] [] [] [] [] [6224,6225,6222,6223] CONDITIONAL_S
DISCARD 6225 [(1,0)] 0 [6220] [] [] [] [] [6224,6225,6222,6223] CONDITIONAL_S
IDLE 6226 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 6227 [(0,1)] D [] [] [] [] [] [] none
MERGE 6228 [(0,1),(0,0)] D [] [6232,6233,6230,6231] [] [] [((0,0),(0,1))] [] none
DISCARD 6229 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6230 [(0,1),(0,0)] D [6228] [] [] [] [((0,0),(0,1))] [6232,6233,6230,6231] CONDITIONAL_S
Y_MEAS 6231 [(0,1)] HALF_D_PLUS_2 [6228] [] [] [] [] [6232,6233,6230,6231] CONDITIONAL_S
IDLE 6232 [(0,0)] HALF_D_PLUS_2 [6228] [] [] [] [] [6232,6233,6230,6231] CONDITIONAL_S
DISCARD 6233 [(0,1)] 0 [6228] [] [] [] [] [6232,6233,6230,6231] CONDITIONAL_S
IDLE 6234 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 6235 [(1,0)] D [] [] [] [] [] [] none
MERGE 6236 [(1,0),(0,0)] D [] [6240,6241,6238,6239] [] [] [((0,0),(1,0))] [] none
DISCARD 6237 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6238 [(1,0),(0,0)] D [6236] [] [] [] [((0,0),(1,0))] [6240,6241,6238,6239] CONDITIONAL_S
Y_MEAS 6239 [(1,0)] HALF_D_PLUS_2 [6236] [] [] [] [] [6240,6241,6238,6239] CONDITIONAL_S
IDLE 6240 [(0,0)] HALF_D_PLUS_2 [6236] [] [] [] [] [6240,6241,6238,6239] CONDITIONAL_S
DISCARD 6241 [(1,0)] 0 [6236] [] [] [] [] [6240,6241,6238,6239] CONDITIONAL_S
IDLE 6242 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 6243 [(0,1)] D [] [] [] [] [] [] none
MERGE 6244 [(0,1),(0,0)] D [] [6248,6249,6246,6247] [] [] [((0,0),(0,1))] [] none
DISCARD 6245 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6246 [(0,1),(0,0)] D [6244] [] [] [] [((0,0),(0,1))] [6248,6249,6246,6247] CONDITIONAL_S
Y_MEAS 6247 [(0,1)] HALF_D_PLUS_2 [6244] [] [] [] [] [6248,6249,6246,6247] CONDITIONAL_S
IDLE 6248 [(0,0)] HALF_D_PLUS_2 [6244] [] [] [] [] [6248,6249,6246,6247] CONDITIONAL_S
DISCARD 6249 [(0,1)] 0 [6244] [] [] [] [] [6248,6249,6246,6247] CONDITIONAL_S
IDLE 6250 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 6251 [(1,0)] D [] [] [] [] [] [] none
MERGE 6252 [(1,0),(0,0)] D [] [6256,6257,6254,6255] [] [] [((0,0),(1,0))] [] none
DISCARD 6253 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6254 [(1,0),(0,0)] D [6252] [] [] [] [((0,0),(1,0))] [6256,6257,6254,6255] CONDITIONAL_S
Y_MEAS 6255 [(1,0)] HALF_D_PLUS_2 [6252] [] [] [] [] [6256,6257,6254,6255] CONDITIONAL_S
IDLE 6256 [(0,0)] HALF_D_PLUS_2 [6252] [] [] [] [] [6256,6257,6254,6255] CONDITIONAL_S
DISCARD 6257 [(1,0)] 0 [6252] [] [] [] [] [6256,6257,6254,6255] CONDITIONAL_S
IDLE 6258 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 6259 [(0,1)] D [] [] [] [] [] [] none
MERGE 6260 [(0,1),(0,0)] D [] [6264,6265,6262,6263] [] [] [((0,0),(0,1))] [] none
DISCARD 6261 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6262 [(0,1),(0,0)] D [6260] [] [] [] [((0,0),(0,1))] [6264,6265,6262,6263] CONDITIONAL_S
Y_MEAS 6263 [(0,1)] HALF_D_PLUS_2 [6260] [] [] [] [] [6264,6265,6262,6263] CONDITIONAL_S
IDLE 6264 [(0,0)] HALF_D_PLUS_2 [6260] [] [] [] [] [6264,6265,6262,6263] CONDITIONAL_S
DISCARD 6265 [(0,1)] 0 [6260] [] [] [] [] [6264,6265,6262,6263] CONDITIONAL_S
IDLE 6266 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 6267 [(1,0)] D [] [] [] [] [] [] none
MERGE 6268 [(1,0),(0,0)] D [] [6272,6273,6270,6271] [] [] [((0,0),(1,0))] [] none
DISCARD 6269 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6270 [(1,0),(0,0)] D [6268] [] [] [] [((0,0),(1,0))] [6272,6273,6270,6271] CONDITIONAL_S
Y_MEAS 6271 [(1,0)] HALF_D_PLUS_2 [6268] [] [] [] [] [6272,6273,6270,6271] CONDITIONAL_S
IDLE 6272 [(0,0)] HALF_D_PLUS_2 [6268] [] [] [] [] [6272,6273,6270,6271] CONDITIONAL_S
DISCARD 6273 [(1,0)] 0 [6268] [] [] [] [] [6272,6273,6270,6271] CONDITIONAL_S
IDLE 6274 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6275 [(0,1)] D [] [] [] [] [] [] none
MERGE 6276 [(0,1),(0,0)] D [] [6280,6281,6278,6279] [] [] [((0,0),(0,1))] [] none
DISCARD 6277 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6278 [(0,1),(0,0)] D [6276] [] [] [] [((0,0),(0,1))] [6280,6281,6278,6279] CONDITIONAL_S
Y_MEAS 6279 [(0,1)] HALF_D_PLUS_2 [6276] [] [] [] [] [6280,6281,6278,6279] CONDITIONAL_S
IDLE 6280 [(0,0)] HALF_D_PLUS_2 [6276] [] [] [] [] [6280,6281,6278,6279] CONDITIONAL_S
DISCARD 6281 [(0,1)] 0 [6276] [] [] [] [] [6280,6281,6278,6279] CONDITIONAL_S
IDLE 6282 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6283 [(1,0)] D [] [] [] [] [] [] none
MERGE 6284 [(1,0),(0,0)] D [] [6288,6289,6286,6287] [] [] [((0,0),(1,0))] [] none
DISCARD 6285 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6286 [(1,0),(0,0)] D [6284] [] [] [] [((0,0),(1,0))] [6288,6289,6286,6287] CONDITIONAL_S
Y_MEAS 6287 [(1,0)] HALF_D_PLUS_2 [6284] [] [] [] [] [6288,6289,6286,6287] CONDITIONAL_S
IDLE 6288 [(0,0)] HALF_D_PLUS_2 [6284] [] [] [] [] [6288,6289,6286,6287] CONDITIONAL_S
DISCARD 6289 [(1,0)] 0 [6284] [] [] [] [] [6288,6289,6286,6287] CONDITIONAL_S
IDLE 6290 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6291 [(0,1)] D [] [] [] [] [] [] none
MERGE 6292 [(0,1),(0,0)] D [] [6296,6297,6294,6295] [] [] [((0,0),(0,1))] [] none
DISCARD 6293 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6294 [(0,1),(0,0)] D [6292] [] [] [] [((0,0),(0,1))] [6296,6297,6294,6295] CONDITIONAL_S
Y_MEAS 6295 [(0,1)] HALF_D_PLUS_2 [6292] [] [] [] [] [6296,6297,6294,6295] CONDITIONAL_S
IDLE 6296 [(0,0)] HALF_D_PLUS_2 [6292] [] [] [] [] [6296,6297,6294,6295] CONDITIONAL_S
DISCARD 6297 [(0,1)] 0 [6292] [] [] [] [] [6296,6297,6294,6295] CONDITIONAL_S
IDLE 6298 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6299 [(1,0)] D [] [] [] [] [] [] none
MERGE 6300 [(1,0),(0,0)] D [] [6304,6305,6302,6303] [] [] [((0,0),(1,0))] [] none
DISCARD 6301 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6302 [(1,0),(0,0)] D [6300] [] [] [] [((0,0),(1,0))] [6304,6305,6302,6303] CONDITIONAL_S
Y_MEAS 6303 [(1,0)] HALF_D_PLUS_2 [6300] [] [] [] [] [6304,6305,6302,6303] CONDITIONAL_S
IDLE 6304 [(0,0)] HALF_D_PLUS_2 [6300] [] [] [] [] [6304,6305,6302,6303] CONDITIONAL_S
DISCARD 6305 [(1,0)] 0 [6300] [] [] [] [] [6304,6305,6302,6303] CONDITIONAL_S
IDLE 6306 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 6307 [(0,1)] D [] [] [] [] [] [] none
MERGE 6308 [(0,1),(0,0)] D [] [6312,6313,6310,6311] [] [] [((0,0),(0,1))] [] none
DISCARD 6309 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6310 [(0,1),(0,0)] D [6308] [] [] [] [((0,0),(0,1))] [6312,6313,6310,6311] CONDITIONAL_S
Y_MEAS 6311 [(0,1)] HALF_D_PLUS_2 [6308] [] [] [] [] [6312,6313,6310,6311] CONDITIONAL_S
IDLE 6312 [(0,0)] HALF_D_PLUS_2 [6308] [] [] [] [] [6312,6313,6310,6311] CONDITIONAL_S
DISCARD 6313 [(0,1)] 0 [6308] [] [] [] [] [6312,6313,6310,6311] CONDITIONAL_S
IDLE 6314 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6315 [(1,0)] D [] [] [] [] [] [] none
MERGE 6316 [(1,0),(0,0)] D [] [6320,6321,6318,6319] [] [] [((0,0),(1,0))] [] none
DISCARD 6317 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6318 [(1,0),(0,0)] D [6316] [] [] [] [((0,0),(1,0))] [6320,6321,6318,6319] CONDITIONAL_S
Y_MEAS 6319 [(1,0)] HALF_D_PLUS_2 [6316] [] [] [] [] [6320,6321,6318,6319] CONDITIONAL_S
IDLE 6320 [(0,0)] HALF_D_PLUS_2 [6316] [] [] [] [] [6320,6321,6318,6319] CONDITIONAL_S
DISCARD 6321 [(1,0)] 0 [6316] [] [] [] [] [6320,6321,6318,6319] CONDITIONAL_S
IDLE 6322 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 6323 [(0,1)] D [] [] [] [] [] [] none
MERGE 6324 [(0,1),(0,0)] D [] [6328,6329,6326,6327] [] [] [((0,0),(0,1))] [] none
DISCARD 6325 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6326 [(0,1),(0,0)] D [6324] [] [] [] [((0,0),(0,1))] [6328,6329,6326,6327] CONDITIONAL_S
Y_MEAS 6327 [(0,1)] HALF_D_PLUS_2 [6324] [] [] [] [] [6328,6329,6326,6327] CONDITIONAL_S
IDLE 6328 [(0,0)] HALF_D_PLUS_2 [6324] [] [] [] [] [6328,6329,6326,6327] CONDITIONAL_S
DISCARD 6329 [(0,1)] 0 [6324] [] [] [] [] [6328,6329,6326,6327] CONDITIONAL_S
IDLE 6330 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 6331 [(1,0)] D [] [] [] [] [] [] none
MERGE 6332 [(1,0),(0,0)] D [] [6336,6337,6334,6335] [] [] [((0,0),(1,0))] [] none
DISCARD 6333 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6334 [(1,0),(0,0)] D [6332] [] [] [] [((0,0),(1,0))] [6336,6337,6334,6335] CONDITIONAL_S
Y_MEAS 6335 [(1,0)] HALF_D_PLUS_2 [6332] [] [] [] [] [6336,6337,6334,6335] CONDITIONAL_S
IDLE 6336 [(0,0)] HALF_D_PLUS_2 [6332] [] [] [] [] [6336,6337,6334,6335] CONDITIONAL_S
DISCARD 6337 [(1,0)] 0 [6332] [] [] [] [] [6336,6337,6334,6335] CONDITIONAL_S
IDLE 6338 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6339 [(0,1)] D [] [] [] [] [] [] none
MERGE 6340 [(0,1),(0,0)] D [] [6344,6345,6342,6343] [] [] [((0,0),(0,1))] [] none
DISCARD 6341 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6342 [(0,1),(0,0)] D [6340] [] [] [] [((0,0),(0,1))] [6344,6345,6342,6343] CONDITIONAL_S
Y_MEAS 6343 [(0,1)] HALF_D_PLUS_2 [6340] [] [] [] [] [6344,6345,6342,6343] CONDITIONAL_S
IDLE 6344 [(0,0)] HALF_D_PLUS_2 [6340] [] [] [] [] [6344,6345,6342,6343] CONDITIONAL_S
DISCARD 6345 [(0,1)] 0 [6340] [] [] [] [] [6344,6345,6342,6343] CONDITIONAL_S
IDLE 6346 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6347 [(1,0)] D [] [] [] [] [] [] none
MERGE 6348 [(1,0),(0,0)] D [] [6352,6353,6350,6351] [] [] [((0,0),(1,0))] [] none
DISCARD 6349 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6350 [(1,0),(0,0)] D [6348] [] [] [] [((0,0),(1,0))] [6352,6353,6350,6351] CONDITIONAL_S
Y_MEAS 6351 [(1,0)] HALF_D_PLUS_2 [6348] [] [] [] [] [6352,6353,6350,6351] CONDITIONAL_S
IDLE 6352 [(0,0)] HALF_D_PLUS_2 [6348] [] [] [] [] [6352,6353,6350,6351] CONDITIONAL_S
DISCARD 6353 [(1,0)] 0 [6348] [] [] [] [] [6352,6353,6350,6351] CONDITIONAL_S
IDLE 6354 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6355 [(0,1)] D [] [] [] [] [] [] none
MERGE 6356 [(0,1),(0,0)] D [] [6360,6361,6358,6359] [] [] [((0,0),(0,1))] [] none
DISCARD 6357 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6358 [(0,1),(0,0)] D [6356] [] [] [] [((0,0),(0,1))] [6360,6361,6358,6359] CONDITIONAL_S
Y_MEAS 6359 [(0,1)] HALF_D_PLUS_2 [6356] [] [] [] [] [6360,6361,6358,6359] CONDITIONAL_S
IDLE 6360 [(0,0)] HALF_D_PLUS_2 [6356] [] [] [] [] [6360,6361,6358,6359] CONDITIONAL_S
DISCARD 6361 [(0,1)] 0 [6356] [] [] [] [] [6360,6361,6358,6359] CONDITIONAL_S
IDLE 6362 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6363 [(1,0)] D [] [] [] [] [] [] none
MERGE 6364 [(1,0),(0,0)] D [] [6368,6369,6366,6367] [] [] [((0,0),(1,0))] [] none
DISCARD 6365 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6366 [(1,0),(0,0)] D [6364] [] [] [] [((0,0),(1,0))] [6368,6369,6366,6367] CONDITIONAL_S
Y_MEAS 6367 [(1,0)] HALF_D_PLUS_2 [6364] [] [] [] [] [6368,6369,6366,6367] CONDITIONAL_S
IDLE 6368 [(0,0)] HALF_D_PLUS_2 [6364] [] [] [] [] [6368,6369,6366,6367] CONDITIONAL_S
DISCARD 6369 [(1,0)] 0 [6364] [] [] [] [] [6368,6369,6366,6367] CONDITIONAL_S
IDLE 6370 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 6371 [(0,1)] D [] [] [] [] [] [] none
MERGE 6372 [(0,1),(0,0)] D [] [6376,6377,6374,6375] [] [] [((0,0),(0,1))] [] none
DISCARD 6373 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6374 [(0,1),(0,0)] D [6372] [] [] [] [((0,0),(0,1))] [6376,6377,6374,6375] CONDITIONAL_S
Y_MEAS 6375 [(0,1)] HALF_D_PLUS_2 [6372] [] [] [] [] [6376,6377,6374,6375] CONDITIONAL_S
IDLE 6376 [(0,0)] HALF_D_PLUS_2 [6372] [] [] [] [] [6376,6377,6374,6375] CONDITIONAL_S
DISCARD 6377 [(0,1)] 0 [6372] [] [] [] [] [6376,6377,6374,6375] CONDITIONAL_S
IDLE 6378 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 6379 [(1,0)] D [] [] [] [] [] [] none
MERGE 6380 [(1,0),(0,0)] D [] [6384,6385,6382,6383] [] [] [((0,0),(1,0))] [] none
DISCARD 6381 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6382 [(1,0),(0,0)] D [6380] [] [] [] [((0,0),(1,0))] [6384,6385,6382,6383] CONDITIONAL_S
Y_MEAS 6383 [(1,0)] HALF_D_PLUS_2 [6380] [] [] [] [] [6384,6385,6382,6383] CONDITIONAL_S
IDLE 6384 [(0,0)] HALF_D_PLUS_2 [6380] [] [] [] [] [6384,6385,6382,6383] CONDITIONAL_S
DISCARD 6385 [(1,0)] 0 [6380] [] [] [] [] [6384,6385,6382,6383] CONDITIONAL_S
IDLE 6386 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 6387 [(0,1)] D [] [] [] [] [] [] none
MERGE 6388 [(0,1),(0,0)] D [] [6392,6393,6390,6391] [] [] [((0,0),(0,1))] [] none
DISCARD 6389 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6390 [(0,1),(0,0)] D [6388] [] [] [] [((0,0),(0,1))] [6392,6393,6390,6391] CONDITIONAL_S
Y_MEAS 6391 [(0,1)] HALF_D_PLUS_2 [6388] [] [] [] [] [6392,6393,6390,6391] CONDITIONAL_S
IDLE 6392 [(0,0)] HALF_D_PLUS_2 [6388] [] [] [] [] [6392,6393,6390,6391] CONDITIONAL_S
DISCARD 6393 [(0,1)] 0 [6388] [] [] [] [] [6392,6393,6390,6391] CONDITIONAL_S
IDLE 6394 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 6395 [(1,0)] D [] [] [] [] [] [] none
MERGE 6396 [(1,0),(0,0)] D [] [6400,6401,6398,6399] [] [] [((0,0),(1,0))] [] none
DISCARD 6397 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6398 [(1,0),(0,0)] D [6396] [] [] [] [((0,0),(1,0))] [6400,6401,6398,6399] CONDITIONAL_S
Y_MEAS 6399 [(1,0)] HALF_D_PLUS_2 [6396] [] [] [] [] [6400,6401,6398,6399] CONDITIONAL_S
IDLE 6400 [(0,0)] HALF_D_PLUS_2 [6396] [] [] [] [] [6400,6401,6398,6399] CONDITIONAL_S
DISCARD 6401 [(1,0)] 0 [6396] [] [] [] [] [6400,6401,6398,6399] CONDITIONAL_S
IDLE 6402 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6403 [(0,1)] D [] [] [] [] [] [] none
MERGE 6404 [(0,1),(0,0)] D [] [6408,6409,6406,6407] [] [] [((0,0),(0,1))] [] none
DISCARD 6405 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6406 [(0,1),(0,0)] D [6404] [] [] [] [((0,0),(0,1))] [6408,6409,6406,6407] CONDITIONAL_S
Y_MEAS 6407 [(0,1)] HALF_D_PLUS_2 [6404] [] [] [] [] [6408,6409,6406,6407] CONDITIONAL_S
IDLE 6408 [(0,0)] HALF_D_PLUS_2 [6404] [] [] [] [] [6408,6409,6406,6407] CONDITIONAL_S
DISCARD 6409 [(0,1)] 0 [6404] [] [] [] [] [6408,6409,6406,6407] CONDITIONAL_S
IDLE 6410 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6411 [(1,0)] D [] [] [] [] [] [] none
MERGE 6412 [(1,0),(0,0)] D [] [6416,6417,6414,6415] [] [] [((0,0),(1,0))] [] none
DISCARD 6413 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6414 [(1,0),(0,0)] D [6412] [] [] [] [((0,0),(1,0))] [6416,6417,6414,6415] CONDITIONAL_S
Y_MEAS 6415 [(1,0)] HALF_D_PLUS_2 [6412] [] [] [] [] [6416,6417,6414,6415] CONDITIONAL_S
IDLE 6416 [(0,0)] HALF_D_PLUS_2 [6412] [] [] [] [] [6416,6417,6414,6415] CONDITIONAL_S
DISCARD 6417 [(1,0)] 0 [6412] [] [] [] [] [6416,6417,6414,6415] CONDITIONAL_S
IDLE 6418 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 6419 [(0,1)] D [] [] [] [] [] [] none
MERGE 6420 [(0,1),(0,0)] D [] [6424,6425,6422,6423] [] [] [((0,0),(0,1))] [] none
DISCARD 6421 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6422 [(0,1),(0,0)] D [6420] [] [] [] [((0,0),(0,1))] [6424,6425,6422,6423] CONDITIONAL_S
Y_MEAS 6423 [(0,1)] HALF_D_PLUS_2 [6420] [] [] [] [] [6424,6425,6422,6423] CONDITIONAL_S
IDLE 6424 [(0,0)] HALF_D_PLUS_2 [6420] [] [] [] [] [6424,6425,6422,6423] CONDITIONAL_S
DISCARD 6425 [(0,1)] 0 [6420] [] [] [] [] [6424,6425,6422,6423] CONDITIONAL_S
IDLE 6426 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6427 [(1,0)] D [] [] [] [] [] [] none
MERGE 6428 [(1,0),(0,0)] D [] [6432,6433,6430,6431] [] [] [((0,0),(1,0))] [] none
DISCARD 6429 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6430 [(1,0),(0,0)] D [6428] [] [] [] [((0,0),(1,0))] [6432,6433,6430,6431] CONDITIONAL_S
Y_MEAS 6431 [(1,0)] HALF_D_PLUS_2 [6428] [] [] [] [] [6432,6433,6430,6431] CONDITIONAL_S
IDLE 6432 [(0,0)] HALF_D_PLUS_2 [6428] [] [] [] [] [6432,6433,6430,6431] CONDITIONAL_S
DISCARD 6433 [(1,0)] 0 [6428] [] [] [] [] [6432,6433,6430,6431] CONDITIONAL_S
IDLE 6434 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6435 [(0,1)] D [] [] [] [] [] [] none
MERGE 6436 [(0,1),(0,0)] D [] [6440,6441,6438,6439] [] [] [((0,0),(0,1))] [] none
DISCARD 6437 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6438 [(0,1),(0,0)] D [6436] [] [] [] [((0,0),(0,1))] [6440,6441,6438,6439] CONDITIONAL_S
Y_MEAS 6439 [(0,1)] HALF_D_PLUS_2 [6436] [] [] [] [] [6440,6441,6438,6439] CONDITIONAL_S
IDLE 6440 [(0,0)] HALF_D_PLUS_2 [6436] [] [] [] [] [6440,6441,6438,6439] CONDITIONAL_S
DISCARD 6441 [(0,1)] 0 [6436] [] [] [] [] [6440,6441,6438,6439] CONDITIONAL_S
IDLE 6442 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 6443 [(1,0)] D [] [] [] [] [] [] none
MERGE 6444 [(1,0),(0,0)] D [] [6448,6449,6446,6447] [] [] [((0,0),(1,0))] [] none
DISCARD 6445 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6446 [(1,0),(0,0)] D [6444] [] [] [] [((0,0),(1,0))] [6448,6449,6446,6447] CONDITIONAL_S
Y_MEAS 6447 [(1,0)] HALF_D_PLUS_2 [6444] [] [] [] [] [6448,6449,6446,6447] CONDITIONAL_S
IDLE 6448 [(0,0)] HALF_D_PLUS_2 [6444] [] [] [] [] [6448,6449,6446,6447] CONDITIONAL_S
DISCARD 6449 [(1,0)] 0 [6444] [] [] [] [] [6448,6449,6446,6447] CONDITIONAL_S
IDLE 6450 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6451 [(0,1)] D [] [] [] [] [] [] none
MERGE 6452 [(0,1),(0,0)] D [] [6456,6457,6454,6455] [] [] [((0,0),(0,1))] [] none
DISCARD 6453 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6454 [(0,1),(0,0)] D [6452] [] [] [] [((0,0),(0,1))] [6456,6457,6454,6455] CONDITIONAL_S
Y_MEAS 6455 [(0,1)] HALF_D_PLUS_2 [6452] [] [] [] [] [6456,6457,6454,6455] CONDITIONAL_S
IDLE 6456 [(0,0)] HALF_D_PLUS_2 [6452] [] [] [] [] [6456,6457,6454,6455] CONDITIONAL_S
DISCARD 6457 [(0,1)] 0 [6452] [] [] [] [] [6456,6457,6454,6455] CONDITIONAL_S
IDLE 6458 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 6459 [(1,0)] D [] [] [] [] [] [] none
MERGE 6460 [(1,0),(0,0)] D [] [6464,6465,6462,6463] [] [] [((0,0),(1,0))] [] none
DISCARD 6461 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6462 [(1,0),(0,0)] D [6460] [] [] [] [((0,0),(1,0))] [6464,6465,6462,6463] CONDITIONAL_S
Y_MEAS 6463 [(1,0)] HALF_D_PLUS_2 [6460] [] [] [] [] [6464,6465,6462,6463] CONDITIONAL_S
IDLE 6464 [(0,0)] HALF_D_PLUS_2 [6460] [] [] [] [] [6464,6465,6462,6463] CONDITIONAL_S
DISCARD 6465 [(1,0)] 0 [6460] [] [] [] [] [6464,6465,6462,6463] CONDITIONAL_S
IDLE 6466 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6467 [(0,1)] D [] [] [] [] [] [] none
MERGE 6468 [(0,1),(0,0)] D [] [6472,6473,6470,6471] [] [] [((0,0),(0,1))] [] none
DISCARD 6469 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6470 [(0,1),(0,0)] D [6468] [] [] [] [((0,0),(0,1))] [6472,6473,6470,6471] CONDITIONAL_S
Y_MEAS 6471 [(0,1)] HALF_D_PLUS_2 [6468] [] [] [] [] [6472,6473,6470,6471] CONDITIONAL_S
IDLE 6472 [(0,0)] HALF_D_PLUS_2 [6468] [] [] [] [] [6472,6473,6470,6471] CONDITIONAL_S
DISCARD 6473 [(0,1)] 0 [6468] [] [] [] [] [6472,6473,6470,6471] CONDITIONAL_S
IDLE 6474 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6475 [(1,0)] D [] [] [] [] [] [] none
MERGE 6476 [(1,0),(0,0)] D [] [6480,6481,6478,6479] [] [] [((0,0),(1,0))] [] none
DISCARD 6477 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6478 [(1,0),(0,0)] D [6476] [] [] [] [((0,0),(1,0))] [6480,6481,6478,6479] CONDITIONAL_S
Y_MEAS 6479 [(1,0)] HALF_D_PLUS_2 [6476] [] [] [] [] [6480,6481,6478,6479] CONDITIONAL_S
IDLE 6480 [(0,0)] HALF_D_PLUS_2 [6476] [] [] [] [] [6480,6481,6478,6479] CONDITIONAL_S
DISCARD 6481 [(1,0)] 0 [6476] [] [] [] [] [6480,6481,6478,6479] CONDITIONAL_S
IDLE 6482 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6483 [(0,1)] D [] [] [] [] [] [] none
MERGE 6484 [(0,1),(0,0)] D [] [6488,6489,6486,6487] [] [] [((0,0),(0,1))] [] none
DISCARD 6485 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6486 [(0,1),(0,0)] D [6484] [] [] [] [((0,0),(0,1))] [6488,6489,6486,6487] CONDITIONAL_S
Y_MEAS 6487 [(0,1)] HALF_D_PLUS_2 [6484] [] [] [] [] [6488,6489,6486,6487] CONDITIONAL_S
IDLE 6488 [(0,0)] HALF_D_PLUS_2 [6484] [] [] [] [] [6488,6489,6486,6487] CONDITIONAL_S
DISCARD 6489 [(0,1)] 0 [6484] [] [] [] [] [6488,6489,6486,6487] CONDITIONAL_S
IDLE 6490 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 6491 [(1,0)] D [] [] [] [] [] [] none
MERGE 6492 [(1,0),(0,0)] D [] [6496,6497,6494,6495] [] [] [((0,0),(1,0))] [] none
DISCARD 6493 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6494 [(1,0),(0,0)] D [6492] [] [] [] [((0,0),(1,0))] [6496,6497,6494,6495] CONDITIONAL_S
Y_MEAS 6495 [(1,0)] HALF_D_PLUS_2 [6492] [] [] [] [] [6496,6497,6494,6495] CONDITIONAL_S
IDLE 6496 [(0,0)] HALF_D_PLUS_2 [6492] [] [] [] [] [6496,6497,6494,6495] CONDITIONAL_S
DISCARD 6497 [(1,0)] 0 [6492] [] [] [] [] [6496,6497,6494,6495] CONDITIONAL_S
IDLE 6498 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6499 [(0,1)] D [] [] [] [] [] [] none
MERGE 6500 [(0,1),(0,0)] D [] [6504,6505,6502,6503] [] [] [((0,0),(0,1))] [] none
DISCARD 6501 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6502 [(0,1),(0,0)] D [6500] [] [] [] [((0,0),(0,1))] [6504,6505,6502,6503] CONDITIONAL_S
Y_MEAS 6503 [(0,1)] HALF_D_PLUS_2 [6500] [] [] [] [] [6504,6505,6502,6503] CONDITIONAL_S
IDLE 6504 [(0,0)] HALF_D_PLUS_2 [6500] [] [] [] [] [6504,6505,6502,6503] CONDITIONAL_S
DISCARD 6505 [(0,1)] 0 [6500] [] [] [] [] [6504,6505,6502,6503] CONDITIONAL_S
IDLE 6506 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 6507 [(1,0)] D [] [] [] [] [] [] none
MERGE 6508 [(1,0),(0,0)] D [] [6512,6513,6510,6511] [] [] [((0,0),(1,0))] [] none
DISCARD 6509 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6510 [(1,0),(0,0)] D [6508] [] [] [] [((0,0),(1,0))] [6512,6513,6510,6511] CONDITIONAL_S
Y_MEAS 6511 [(1,0)] HALF_D_PLUS_2 [6508] [] [] [] [] [6512,6513,6510,6511] CONDITIONAL_S
IDLE 6512 [(0,0)] HALF_D_PLUS_2 [6508] [] [] [] [] [6512,6513,6510,6511] CONDITIONAL_S
DISCARD 6513 [(1,0)] 0 [6508] [] [] [] [] [6512,6513,6510,6511] CONDITIONAL_S
IDLE 6514 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 6515 [(0,1)] D [] [] [] [] [] [] none
MERGE 6516 [(0,1),(0,0)] D [] [6520,6521,6518,6519] [] [] [((0,0),(0,1))] [] none
DISCARD 6517 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6518 [(0,1),(0,0)] D [6516] [] [] [] [((0,0),(0,1))] [6520,6521,6518,6519] CONDITIONAL_S
Y_MEAS 6519 [(0,1)] HALF_D_PLUS_2 [6516] [] [] [] [] [6520,6521,6518,6519] CONDITIONAL_S
IDLE 6520 [(0,0)] HALF_D_PLUS_2 [6516] [] [] [] [] [6520,6521,6518,6519] CONDITIONAL_S
DISCARD 6521 [(0,1)] 0 [6516] [] [] [] [] [6520,6521,6518,6519] CONDITIONAL_S
IDLE 6522 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6523 [(1,0)] D [] [] [] [] [] [] none
MERGE 6524 [(1,0),(0,0)] D [] [6528,6529,6526,6527] [] [] [((0,0),(1,0))] [] none
DISCARD 6525 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6526 [(1,0),(0,0)] D [6524] [] [] [] [((0,0),(1,0))] [6528,6529,6526,6527] CONDITIONAL_S
Y_MEAS 6527 [(1,0)] HALF_D_PLUS_2 [6524] [] [] [] [] [6528,6529,6526,6527] CONDITIONAL_S
IDLE 6528 [(0,0)] HALF_D_PLUS_2 [6524] [] [] [] [] [6528,6529,6526,6527] CONDITIONAL_S
DISCARD 6529 [(1,0)] 0 [6524] [] [] [] [] [6528,6529,6526,6527] CONDITIONAL_S
IDLE 6530 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 6531 [(0,1)] D [] [] [] [] [] [] none
MERGE 6532 [(0,1),(0,0)] D [] [6536,6537,6534,6535] [] [] [((0,0),(0,1))] [] none
DISCARD 6533 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6534 [(0,1),(0,0)] D [6532] [] [] [] [((0,0),(0,1))] [6536,6537,6534,6535] CONDITIONAL_S
Y_MEAS 6535 [(0,1)] HALF_D_PLUS_2 [6532] [] [] [] [] [6536,6537,6534,6535] CONDITIONAL_S
IDLE 6536 [(0,0)] HALF_D_PLUS_2 [6532] [] [] [] [] [6536,6537,6534,6535] CONDITIONAL_S
DISCARD 6537 [(0,1)] 0 [6532] [] [] [] [] [6536,6537,6534,6535] CONDITIONAL_S
IDLE 6538 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 6539 [(1,0)] D [] [] [] [] [] [] none
MERGE 6540 [(1,0),(0,0)] D [] [6544,6545,6542,6543] [] [] [((0,0),(1,0))] [] none
DISCARD 6541 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6542 [(1,0),(0,0)] D [6540] [] [] [] [((0,0),(1,0))] [6544,6545,6542,6543] CONDITIONAL_S
Y_MEAS 6543 [(1,0)] HALF_D_PLUS_2 [6540] [] [] [] [] [6544,6545,6542,6543] CONDITIONAL_S
IDLE 6544 [(0,0)] HALF_D_PLUS_2 [6540] [] [] [] [] [6544,6545,6542,6543] CONDITIONAL_S
DISCARD 6545 [(1,0)] 0 [6540] [] [] [] [] [6544,6545,6542,6543] CONDITIONAL_S
IDLE 6546 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6547 [(0,1)] D [] [] [] [] [] [] none
MERGE 6548 [(0,1),(0,0)] D [] [6552,6553,6550,6551] [] [] [((0,0),(0,1))] [] none
DISCARD 6549 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6550 [(0,1),(0,0)] D [6548] [] [] [] [((0,0),(0,1))] [6552,6553,6550,6551] CONDITIONAL_S
Y_MEAS 6551 [(0,1)] HALF_D_PLUS_2 [6548] [] [] [] [] [6552,6553,6550,6551] CONDITIONAL_S
IDLE 6552 [(0,0)] HALF_D_PLUS_2 [6548] [] [] [] [] [6552,6553,6550,6551] CONDITIONAL_S
DISCARD 6553 [(0,1)] 0 [6548] [] [] [] [] [6552,6553,6550,6551] CONDITIONAL_S
IDLE 6554 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6555 [(1,0)] D [] [] [] [] [] [] none
MERGE 6556 [(1,0),(0,0)] D [] [6560,6561,6558,6559] [] [] [((0,0),(1,0))] [] none
DISCARD 6557 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6558 [(1,0),(0,0)] D [6556] [] [] [] [((0,0),(1,0))] [6560,6561,6558,6559] CONDITIONAL_S
Y_MEAS 6559 [(1,0)] HALF_D_PLUS_2 [6556] [] [] [] [] [6560,6561,6558,6559] CONDITIONAL_S
IDLE 6560 [(0,0)] HALF_D_PLUS_2 [6556] [] [] [] [] [6560,6561,6558,6559] CONDITIONAL_S
DISCARD 6561 [(1,0)] 0 [6556] [] [] [] [] [6560,6561,6558,6559] CONDITIONAL_S
IDLE 6562 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6563 [(0,1)] D [] [] [] [] [] [] none
MERGE 6564 [(0,1),(0,0)] D [] [6568,6569,6566,6567] [] [] [((0,0),(0,1))] [] none
DISCARD 6565 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6566 [(0,1),(0,0)] D [6564] [] [] [] [((0,0),(0,1))] [6568,6569,6566,6567] CONDITIONAL_S
Y_MEAS 6567 [(0,1)] HALF_D_PLUS_2 [6564] [] [] [] [] [6568,6569,6566,6567] CONDITIONAL_S
IDLE 6568 [(0,0)] HALF_D_PLUS_2 [6564] [] [] [] [] [6568,6569,6566,6567] CONDITIONAL_S
DISCARD 6569 [(0,1)] 0 [6564] [] [] [] [] [6568,6569,6566,6567] CONDITIONAL_S
IDLE 6570 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6571 [(1,0)] D [] [] [] [] [] [] none
MERGE 6572 [(1,0),(0,0)] D [] [6576,6577,6574,6575] [] [] [((0,0),(1,0))] [] none
DISCARD 6573 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6574 [(1,0),(0,0)] D [6572] [] [] [] [((0,0),(1,0))] [6576,6577,6574,6575] CONDITIONAL_S
Y_MEAS 6575 [(1,0)] HALF_D_PLUS_2 [6572] [] [] [] [] [6576,6577,6574,6575] CONDITIONAL_S
IDLE 6576 [(0,0)] HALF_D_PLUS_2 [6572] [] [] [] [] [6576,6577,6574,6575] CONDITIONAL_S
DISCARD 6577 [(1,0)] 0 [6572] [] [] [] [] [6576,6577,6574,6575] CONDITIONAL_S
IDLE 6578 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6579 [(0,1)] D [] [] [] [] [] [] none
MERGE 6580 [(0,1),(0,0)] D [] [6584,6585,6582,6583] [] [] [((0,0),(0,1))] [] none
DISCARD 6581 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6582 [(0,1),(0,0)] D [6580] [] [] [] [((0,0),(0,1))] [6584,6585,6582,6583] CONDITIONAL_S
Y_MEAS 6583 [(0,1)] HALF_D_PLUS_2 [6580] [] [] [] [] [6584,6585,6582,6583] CONDITIONAL_S
IDLE 6584 [(0,0)] HALF_D_PLUS_2 [6580] [] [] [] [] [6584,6585,6582,6583] CONDITIONAL_S
DISCARD 6585 [(0,1)] 0 [6580] [] [] [] [] [6584,6585,6582,6583] CONDITIONAL_S
IDLE 6586 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 6587 [(1,0)] D [] [] [] [] [] [] none
MERGE 6588 [(1,0),(0,0)] D [] [6592,6593,6590,6591] [] [] [((0,0),(1,0))] [] none
DISCARD 6589 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6590 [(1,0),(0,0)] D [6588] [] [] [] [((0,0),(1,0))] [6592,6593,6590,6591] CONDITIONAL_S
Y_MEAS 6591 [(1,0)] HALF_D_PLUS_2 [6588] [] [] [] [] [6592,6593,6590,6591] CONDITIONAL_S
IDLE 6592 [(0,0)] HALF_D_PLUS_2 [6588] [] [] [] [] [6592,6593,6590,6591] CONDITIONAL_S
DISCARD 6593 [(1,0)] 0 [6588] [] [] [] [] [6592,6593,6590,6591] CONDITIONAL_S
IDLE 6594 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6595 [(0,1)] D [] [] [] [] [] [] none
MERGE 6596 [(0,1),(0,0)] D [] [6600,6601,6598,6599] [] [] [((0,0),(0,1))] [] none
DISCARD 6597 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6598 [(0,1),(0,0)] D [6596] [] [] [] [((0,0),(0,1))] [6600,6601,6598,6599] CONDITIONAL_S
Y_MEAS 6599 [(0,1)] HALF_D_PLUS_2 [6596] [] [] [] [] [6600,6601,6598,6599] CONDITIONAL_S
IDLE 6600 [(0,0)] HALF_D_PLUS_2 [6596] [] [] [] [] [6600,6601,6598,6599] CONDITIONAL_S
DISCARD 6601 [(0,1)] 0 [6596] [] [] [] [] [6600,6601,6598,6599] CONDITIONAL_S
IDLE 6602 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6603 [(1,0)] D [] [] [] [] [] [] none
MERGE 6604 [(1,0),(0,0)] D [] [6608,6609,6606,6607] [] [] [((0,0),(1,0))] [] none
DISCARD 6605 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6606 [(1,0),(0,0)] D [6604] [] [] [] [((0,0),(1,0))] [6608,6609,6606,6607] CONDITIONAL_S
Y_MEAS 6607 [(1,0)] HALF_D_PLUS_2 [6604] [] [] [] [] [6608,6609,6606,6607] CONDITIONAL_S
IDLE 6608 [(0,0)] HALF_D_PLUS_2 [6604] [] [] [] [] [6608,6609,6606,6607] CONDITIONAL_S
DISCARD 6609 [(1,0)] 0 [6604] [] [] [] [] [6608,6609,6606,6607] CONDITIONAL_S
IDLE 6610 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 6611 [(0,1)] D [] [] [] [] [] [] none
MERGE 6612 [(0,1),(0,0)] D [] [6616,6617,6614,6615] [] [] [((0,0),(0,1))] [] none
DISCARD 6613 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6614 [(0,1),(0,0)] D [6612] [] [] [] [((0,0),(0,1))] [6616,6617,6614,6615] CONDITIONAL_S
Y_MEAS 6615 [(0,1)] HALF_D_PLUS_2 [6612] [] [] [] [] [6616,6617,6614,6615] CONDITIONAL_S
IDLE 6616 [(0,0)] HALF_D_PLUS_2 [6612] [] [] [] [] [6616,6617,6614,6615] CONDITIONAL_S
DISCARD 6617 [(0,1)] 0 [6612] [] [] [] [] [6616,6617,6614,6615] CONDITIONAL_S
IDLE 6618 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 6619 [(1,0)] D [] [] [] [] [] [] none
MERGE 6620 [(1,0),(0,0)] D [] [6624,6625,6622,6623] [] [] [((0,0),(1,0))] [] none
DISCARD 6621 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6622 [(1,0),(0,0)] D [6620] [] [] [] [((0,0),(1,0))] [6624,6625,6622,6623] CONDITIONAL_S
Y_MEAS 6623 [(1,0)] HALF_D_PLUS_2 [6620] [] [] [] [] [6624,6625,6622,6623] CONDITIONAL_S
IDLE 6624 [(0,0)] HALF_D_PLUS_2 [6620] [] [] [] [] [6624,6625,6622,6623] CONDITIONAL_S
DISCARD 6625 [(1,0)] 0 [6620] [] [] [] [] [6624,6625,6622,6623] CONDITIONAL_S
IDLE 6626 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6627 [(0,1)] D [] [] [] [] [] [] none
MERGE 6628 [(0,1),(0,0)] D [] [6632,6633,6630,6631] [] [] [((0,0),(0,1))] [] none
DISCARD 6629 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6630 [(0,1),(0,0)] D [6628] [] [] [] [((0,0),(0,1))] [6632,6633,6630,6631] CONDITIONAL_S
Y_MEAS 6631 [(0,1)] HALF_D_PLUS_2 [6628] [] [] [] [] [6632,6633,6630,6631] CONDITIONAL_S
IDLE 6632 [(0,0)] HALF_D_PLUS_2 [6628] [] [] [] [] [6632,6633,6630,6631] CONDITIONAL_S
DISCARD 6633 [(0,1)] 0 [6628] [] [] [] [] [6632,6633,6630,6631] CONDITIONAL_S
IDLE 6634 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 6635 [(1,0)] D [] [] [] [] [] [] none
MERGE 6636 [(1,0),(0,0)] D [] [6640,6641,6638,6639] [] [] [((0,0),(1,0))] [] none
DISCARD 6637 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6638 [(1,0),(0,0)] D [6636] [] [] [] [((0,0),(1,0))] [6640,6641,6638,6639] CONDITIONAL_S
Y_MEAS 6639 [(1,0)] HALF_D_PLUS_2 [6636] [] [] [] [] [6640,6641,6638,6639] CONDITIONAL_S
IDLE 6640 [(0,0)] HALF_D_PLUS_2 [6636] [] [] [] [] [6640,6641,6638,6639] CONDITIONAL_S
DISCARD 6641 [(1,0)] 0 [6636] [] [] [] [] [6640,6641,6638,6639] CONDITIONAL_S
IDLE 6642 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6643 [(0,1)] D [] [] [] [] [] [] none
MERGE 6644 [(0,1),(0,0)] D [] [6648,6649,6646,6647] [] [] [((0,0),(0,1))] [] none
DISCARD 6645 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6646 [(0,1),(0,0)] D [6644] [] [] [] [((0,0),(0,1))] [6648,6649,6646,6647] CONDITIONAL_S
Y_MEAS 6647 [(0,1)] HALF_D_PLUS_2 [6644] [] [] [] [] [6648,6649,6646,6647] CONDITIONAL_S
IDLE 6648 [(0,0)] HALF_D_PLUS_2 [6644] [] [] [] [] [6648,6649,6646,6647] CONDITIONAL_S
DISCARD 6649 [(0,1)] 0 [6644] [] [] [] [] [6648,6649,6646,6647] CONDITIONAL_S
IDLE 6650 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6651 [(1,0)] D [] [] [] [] [] [] none
MERGE 6652 [(1,0),(0,0)] D [] [6656,6657,6654,6655] [] [] [((0,0),(1,0))] [] none
DISCARD 6653 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6654 [(1,0),(0,0)] D [6652] [] [] [] [((0,0),(1,0))] [6656,6657,6654,6655] CONDITIONAL_S
Y_MEAS 6655 [(1,0)] HALF_D_PLUS_2 [6652] [] [] [] [] [6656,6657,6654,6655] CONDITIONAL_S
IDLE 6656 [(0,0)] HALF_D_PLUS_2 [6652] [] [] [] [] [6656,6657,6654,6655] CONDITIONAL_S
DISCARD 6657 [(1,0)] 0 [6652] [] [] [] [] [6656,6657,6654,6655] CONDITIONAL_S
IDLE 6658 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 6659 [(0,1)] D [] [] [] [] [] [] none
MERGE 6660 [(0,1),(0,0)] D [] [6664,6665,6662,6663] [] [] [((0,0),(0,1))] [] none
DISCARD 6661 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6662 [(0,1),(0,0)] D [6660] [] [] [] [((0,0),(0,1))] [6664,6665,6662,6663] CONDITIONAL_S
Y_MEAS 6663 [(0,1)] HALF_D_PLUS_2 [6660] [] [] [] [] [6664,6665,6662,6663] CONDITIONAL_S
IDLE 6664 [(0,0)] HALF_D_PLUS_2 [6660] [] [] [] [] [6664,6665,6662,6663] CONDITIONAL_S
DISCARD 6665 [(0,1)] 0 [6660] [] [] [] [] [6664,6665,6662,6663] CONDITIONAL_S
IDLE 6666 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6667 [(1,0)] D [] [] [] [] [] [] none
MERGE 6668 [(1,0),(0,0)] D [] [6672,6673,6670,6671] [] [] [((0,0),(1,0))] [] none
DISCARD 6669 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6670 [(1,0),(0,0)] D [6668] [] [] [] [((0,0),(1,0))] [6672,6673,6670,6671] CONDITIONAL_S
Y_MEAS 6671 [(1,0)] HALF_D_PLUS_2 [6668] [] [] [] [] [6672,6673,6670,6671] CONDITIONAL_S
IDLE 6672 [(0,0)] HALF_D_PLUS_2 [6668] [] [] [] [] [6672,6673,6670,6671] CONDITIONAL_S
DISCARD 6673 [(1,0)] 0 [6668] [] [] [] [] [6672,6673,6670,6671] CONDITIONAL_S
IDLE 6674 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 6675 [(0,1)] D [] [] [] [] [] [] none
MERGE 6676 [(0,1),(0,0)] D [] [6680,6681,6678,6679] [] [] [((0,0),(0,1))] [] none
DISCARD 6677 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6678 [(0,1),(0,0)] D [6676] [] [] [] [((0,0),(0,1))] [6680,6681,6678,6679] CONDITIONAL_S
Y_MEAS 6679 [(0,1)] HALF_D_PLUS_2 [6676] [] [] [] [] [6680,6681,6678,6679] CONDITIONAL_S
IDLE 6680 [(0,0)] HALF_D_PLUS_2 [6676] [] [] [] [] [6680,6681,6678,6679] CONDITIONAL_S
DISCARD 6681 [(0,1)] 0 [6676] [] [] [] [] [6680,6681,6678,6679] CONDITIONAL_S
IDLE 6682 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6683 [(1,0)] D [] [] [] [] [] [] none
MERGE 6684 [(1,0),(0,0)] D [] [6688,6689,6686,6687] [] [] [((0,0),(1,0))] [] none
DISCARD 6685 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6686 [(1,0),(0,0)] D [6684] [] [] [] [((0,0),(1,0))] [6688,6689,6686,6687] CONDITIONAL_S
Y_MEAS 6687 [(1,0)] HALF_D_PLUS_2 [6684] [] [] [] [] [6688,6689,6686,6687] CONDITIONAL_S
IDLE 6688 [(0,0)] HALF_D_PLUS_2 [6684] [] [] [] [] [6688,6689,6686,6687] CONDITIONAL_S
DISCARD 6689 [(1,0)] 0 [6684] [] [] [] [] [6688,6689,6686,6687] CONDITIONAL_S
IDLE 6690 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 6691 [(0,1)] D [] [] [] [] [] [] none
MERGE 6692 [(0,1),(0,0)] D [] [6696,6697,6694,6695] [] [] [((0,0),(0,1))] [] none
DISCARD 6693 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6694 [(0,1),(0,0)] D [6692] [] [] [] [((0,0),(0,1))] [6696,6697,6694,6695] CONDITIONAL_S
Y_MEAS 6695 [(0,1)] HALF_D_PLUS_2 [6692] [] [] [] [] [6696,6697,6694,6695] CONDITIONAL_S
IDLE 6696 [(0,0)] HALF_D_PLUS_2 [6692] [] [] [] [] [6696,6697,6694,6695] CONDITIONAL_S
DISCARD 6697 [(0,1)] 0 [6692] [] [] [] [] [6696,6697,6694,6695] CONDITIONAL_S
IDLE 6698 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6699 [(1,0)] D [] [] [] [] [] [] none
MERGE 6700 [(1,0),(0,0)] D [] [6704,6705,6702,6703] [] [] [((0,0),(1,0))] [] none
DISCARD 6701 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6702 [(1,0),(0,0)] D [6700] [] [] [] [((0,0),(1,0))] [6704,6705,6702,6703] CONDITIONAL_S
Y_MEAS 6703 [(1,0)] HALF_D_PLUS_2 [6700] [] [] [] [] [6704,6705,6702,6703] CONDITIONAL_S
IDLE 6704 [(0,0)] HALF_D_PLUS_2 [6700] [] [] [] [] [6704,6705,6702,6703] CONDITIONAL_S
DISCARD 6705 [(1,0)] 0 [6700] [] [] [] [] [6704,6705,6702,6703] CONDITIONAL_S
IDLE 6706 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6707 [(0,1)] D [] [] [] [] [] [] none
MERGE 6708 [(0,1),(0,0)] D [] [6712,6713,6710,6711] [] [] [((0,0),(0,1))] [] none
DISCARD 6709 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6710 [(0,1),(0,0)] D [6708] [] [] [] [((0,0),(0,1))] [6712,6713,6710,6711] CONDITIONAL_S
Y_MEAS 6711 [(0,1)] HALF_D_PLUS_2 [6708] [] [] [] [] [6712,6713,6710,6711] CONDITIONAL_S
IDLE 6712 [(0,0)] HALF_D_PLUS_2 [6708] [] [] [] [] [6712,6713,6710,6711] CONDITIONAL_S
DISCARD 6713 [(0,1)] 0 [6708] [] [] [] [] [6712,6713,6710,6711] CONDITIONAL_S
IDLE 6714 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 6715 [(1,0)] D [] [] [] [] [] [] none
MERGE 6716 [(1,0),(0,0)] D [] [6720,6721,6718,6719] [] [] [((0,0),(1,0))] [] none
DISCARD 6717 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6718 [(1,0),(0,0)] D [6716] [] [] [] [((0,0),(1,0))] [6720,6721,6718,6719] CONDITIONAL_S
Y_MEAS 6719 [(1,0)] HALF_D_PLUS_2 [6716] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
IDLE 6720 [(0,0)] HALF_D_PLUS_2 [6716] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
DISCARD 6721 [(1,0)] 0 [6716] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
IDLE 6722 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6723 [(0,1)] D [] [] [] [] [] [] none
MERGE 6724 [(0,1),(0,0)] D [] [6728,6729,6726,6727] [] [] [((0,0),(0,1))] [] none
DISCARD 6725 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6726 [(0,1),(0,0)] D [6724] [] [] [] [((0,0),(0,1))] [6728,6729,6726,6727] CONDITIONAL_S
Y_MEAS 6727 [(0,1)] HALF_D_PLUS_2 [6724] [] [] [] [] [6728,6729,6726,6727] CONDITIONAL_S
IDLE 6728 [(0,0)] HALF_D_PLUS_2 [6724] [] [] [] [] [6728,6729,6726,6727] CONDITIONAL_S
DISCARD 6729 [(0,1)] 0 [6724] [] [] [] [] [6728,6729,6726,6727] CONDITIONAL_S
IDLE 6730 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 6731 [(1,0)] D [] [] [] [] [] [] none
MERGE 6732 [(1,0),(0,0)] D [] [6736,6737,6734,6735] [] [] [((0,0),(1,0))] [] none
DISCARD 6733 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6734 [(1,0),(0,0)] D [6732] [] [] [] [((0,0),(1,0))] [6736,6737,6734,6735] CONDITIONAL_S
Y_MEAS 6735 [(1,0)] HALF_D_PLUS_2 [6732] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
IDLE 6736 [(0,0)] HALF_D_PLUS_2 [6732] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
DISCARD 6737 [(1,0)] 0 [6732] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
IDLE 6738 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6739 [(0,1)] D [] [] [] [] [] [] none
MERGE 6740 [(0,1),(0,0)] D [] [6744,6745,6742,6743] [] [] [((0,0),(0,1))] [] none
DISCARD 6741 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6742 [(0,1),(0,0)] D [6740] [] [] [] [((0,0),(0,1))] [6744,6745,6742,6743] CONDITIONAL_S
Y_MEAS 6743 [(0,1)] HALF_D_PLUS_2 [6740] [] [] [] [] [6744,6745,6742,6743] CONDITIONAL_S
IDLE 6744 [(0,0)] HALF_D_PLUS_2 [6740] [] [] [] [] [6744,6745,6742,6743] CONDITIONAL_S
DISCARD 6745 [(0,1)] 0 [6740] [] [] [] [] [6744,6745,6742,6743] CONDITIONAL_S
IDLE 6746 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6747 [(1,0)] D [] [] [] [] [] [] none
MERGE 6748 [(1,0),(0,0)] D [] [6752,6753,6750,6751] [] [] [((0,0),(1,0))] [] none
DISCARD 6749 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6750 [(1,0),(0,0)] D [6748] [] [] [] [((0,0),(1,0))] [6752,6753,6750,6751] CONDITIONAL_S
Y_MEAS 6751 [(1,0)] HALF_D_PLUS_2 [6748] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
IDLE 6752 [(0,0)] HALF_D_PLUS_2 [6748] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
DISCARD 6753 [(1,0)] 0 [6748] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
IDLE 6754 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6755 [(0,1)] D [] [] [] [] [] [] none
MERGE 6756 [(0,1),(0,0)] D [] [6760,6761,6758,6759] [] [] [((0,0),(0,1))] [] none
DISCARD 6757 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6758 [(0,1),(0,0)] D [6756] [] [] [] [((0,0),(0,1))] [6760,6761,6758,6759] CONDITIONAL_S
Y_MEAS 6759 [(0,1)] HALF_D_PLUS_2 [6756] [] [] [] [] [6760,6761,6758,6759] CONDITIONAL_S
IDLE 6760 [(0,0)] HALF_D_PLUS_2 [6756] [] [] [] [] [6760,6761,6758,6759] CONDITIONAL_S
DISCARD 6761 [(0,1)] 0 [6756] [] [] [] [] [6760,6761,6758,6759] CONDITIONAL_S
IDLE 6762 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 6763 [(1,0)] D [] [] [] [] [] [] none
MERGE 6764 [(1,0),(0,0)] D [] [6768,6769,6766,6767] [] [] [((0,0),(1,0))] [] none
DISCARD 6765 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6766 [(1,0),(0,0)] D [6764] [] [] [] [((0,0),(1,0))] [6768,6769,6766,6767] CONDITIONAL_S
Y_MEAS 6767 [(1,0)] HALF_D_PLUS_2 [6764] [] [] [] [] [6768,6769,6766,6767] CONDITIONAL_S
IDLE 6768 [(0,0)] HALF_D_PLUS_2 [6764] [] [] [] [] [6768,6769,6766,6767] CONDITIONAL_S
DISCARD 6769 [(1,0)] 0 [6764] [] [] [] [] [6768,6769,6766,6767] CONDITIONAL_S
IDLE 6770 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6771 [(0,1)] D [] [] [] [] [] [] none
MERGE 6772 [(0,1),(0,0)] D [] [6776,6777,6774,6775] [] [] [((0,0),(0,1))] [] none
DISCARD 6773 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6774 [(0,1),(0,0)] D [6772] [] [] [] [((0,0),(0,1))] [6776,6777,6774,6775] CONDITIONAL_S
Y_MEAS 6775 [(0,1)] HALF_D_PLUS_2 [6772] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
IDLE 6776 [(0,0)] HALF_D_PLUS_2 [6772] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
DISCARD 6777 [(0,1)] 0 [6772] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
IDLE 6778 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6779 [(1,0)] D [] [] [] [] [] [] none
MERGE 6780 [(1,0),(0,0)] D [] [6784,6785,6782,6783] [] [] [((0,0),(1,0))] [] none
DISCARD 6781 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6782 [(1,0),(0,0)] D [6780] [] [] [] [((0,0),(1,0))] [6784,6785,6782,6783] CONDITIONAL_S
Y_MEAS 6783 [(1,0)] HALF_D_PLUS_2 [6780] [] [] [] [] [6784,6785,6782,6783] CONDITIONAL_S
IDLE 6784 [(0,0)] HALF_D_PLUS_2 [6780] [] [] [] [] [6784,6785,6782,6783] CONDITIONAL_S
DISCARD 6785 [(1,0)] 0 [6780] [] [] [] [] [6784,6785,6782,6783] CONDITIONAL_S
IDLE 6786 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 6787 [(0,1)] D [] [] [] [] [] [] none
MERGE 6788 [(0,1),(0,0)] D [] [6792,6793,6790,6791] [] [] [((0,0),(0,1))] [] none
DISCARD 6789 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6790 [(0,1),(0,0)] D [6788] [] [] [] [((0,0),(0,1))] [6792,6793,6790,6791] CONDITIONAL_S
Y_MEAS 6791 [(0,1)] HALF_D_PLUS_2 [6788] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
IDLE 6792 [(0,0)] HALF_D_PLUS_2 [6788] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
DISCARD 6793 [(0,1)] 0 [6788] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
IDLE 6794 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 6795 [(1,0)] D [] [] [] [] [] [] none
MERGE 6796 [(1,0),(0,0)] D [] [6800,6801,6798,6799] [] [] [((0,0),(1,0))] [] none
DISCARD 6797 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6798 [(1,0),(0,0)] D [6796] [] [] [] [((0,0),(1,0))] [6800,6801,6798,6799] CONDITIONAL_S
Y_MEAS 6799 [(1,0)] HALF_D_PLUS_2 [6796] [] [] [] [] [6800,6801,6798,6799] CONDITIONAL_S
IDLE 6800 [(0,0)] HALF_D_PLUS_2 [6796] [] [] [] [] [6800,6801,6798,6799] CONDITIONAL_S
DISCARD 6801 [(1,0)] 0 [6796] [] [] [] [] [6800,6801,6798,6799] CONDITIONAL_S
IDLE 6802 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 6803 [(0,1)] D [] [] [] [] [] [] none
MERGE 6804 [(0,1),(0,0)] D [] [6808,6809,6806,6807] [] [] [((0,0),(0,1))] [] none
DISCARD 6805 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6806 [(0,1),(0,0)] D [6804] [] [] [] [((0,0),(0,1))] [6808,6809,6806,6807] CONDITIONAL_S
Y_MEAS 6807 [(0,1)] HALF_D_PLUS_2 [6804] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
IDLE 6808 [(0,0)] HALF_D_PLUS_2 [6804] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
DISCARD 6809 [(0,1)] 0 [6804] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
IDLE 6810 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 6811 [(1,0)] D [] [] [] [] [] [] none
MERGE 6812 [(1,0),(0,0)] D [] [6816,6817,6814,6815] [] [] [((0,0),(1,0))] [] none
DISCARD 6813 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6814 [(1,0),(0,0)] D [6812] [] [] [] [((0,0),(1,0))] [6816,6817,6814,6815] CONDITIONAL_S
Y_MEAS 6815 [(1,0)] HALF_D_PLUS_2 [6812] [] [] [] [] [6816,6817,6814,6815] CONDITIONAL_S
IDLE 6816 [(0,0)] HALF_D_PLUS_2 [6812] [] [] [] [] [6816,6817,6814,6815] CONDITIONAL_S
DISCARD 6817 [(1,0)] 0 [6812] [] [] [] [] [6816,6817,6814,6815] CONDITIONAL_S
IDLE 6818 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 6819 [(0,1)] D [] [] [] [] [] [] none
MERGE 6820 [(0,1),(0,0)] D [] [6824,6825,6822,6823] [] [] [((0,0),(0,1))] [] none
DISCARD 6821 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6822 [(0,1),(0,0)] D [6820] [] [] [] [((0,0),(0,1))] [6824,6825,6822,6823] CONDITIONAL_S
Y_MEAS 6823 [(0,1)] HALF_D_PLUS_2 [6820] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
IDLE 6824 [(0,0)] HALF_D_PLUS_2 [6820] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
DISCARD 6825 [(0,1)] 0 [6820] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
IDLE 6826 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6827 [(1,0)] D [] [] [] [] [] [] none
MERGE 6828 [(1,0),(0,0)] D [] [6832,6833,6830,6831] [] [] [((0,0),(1,0))] [] none
DISCARD 6829 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6830 [(1,0),(0,0)] D [6828] [] [] [] [((0,0),(1,0))] [6832,6833,6830,6831] CONDITIONAL_S
Y_MEAS 6831 [(1,0)] HALF_D_PLUS_2 [6828] [] [] [] [] [6832,6833,6830,6831] CONDITIONAL_S
IDLE 6832 [(0,0)] HALF_D_PLUS_2 [6828] [] [] [] [] [6832,6833,6830,6831] CONDITIONAL_S
DISCARD 6833 [(1,0)] 0 [6828] [] [] [] [] [6832,6833,6830,6831] CONDITIONAL_S
IDLE 6834 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 6835 [(0,1)] D [] [] [] [] [] [] none
MERGE 6836 [(0,1),(0,0)] D [] [6840,6841,6838,6839] [] [] [((0,0),(0,1))] [] none
DISCARD 6837 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6838 [(0,1),(0,0)] D [6836] [] [] [] [((0,0),(0,1))] [6840,6841,6838,6839] CONDITIONAL_S
Y_MEAS 6839 [(0,1)] HALF_D_PLUS_2 [6836] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
IDLE 6840 [(0,0)] HALF_D_PLUS_2 [6836] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
DISCARD 6841 [(0,1)] 0 [6836] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
IDLE 6842 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6843 [(1,0)] D [] [] [] [] [] [] none
MERGE 6844 [(1,0),(0,0)] D [] [6848,6849,6846,6847] [] [] [((0,0),(1,0))] [] none
DISCARD 6845 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6846 [(1,0),(0,0)] D [6844] [] [] [] [((0,0),(1,0))] [6848,6849,6846,6847] CONDITIONAL_S
Y_MEAS 6847 [(1,0)] HALF_D_PLUS_2 [6844] [] [] [] [] [6848,6849,6846,6847] CONDITIONAL_S
IDLE 6848 [(0,0)] HALF_D_PLUS_2 [6844] [] [] [] [] [6848,6849,6846,6847] CONDITIONAL_S
DISCARD 6849 [(1,0)] 0 [6844] [] [] [] [] [6848,6849,6846,6847] CONDITIONAL_S
IDLE 6850 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6851 [(0,1)] D [] [] [] [] [] [] none
MERGE 6852 [(0,1),(0,0)] D [] [6856,6857,6854,6855] [] [] [((0,0),(0,1))] [] none
DISCARD 6853 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6854 [(0,1),(0,0)] D [6852] [] [] [] [((0,0),(0,1))] [6856,6857,6854,6855] CONDITIONAL_S
Y_MEAS 6855 [(0,1)] HALF_D_PLUS_2 [6852] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
IDLE 6856 [(0,0)] HALF_D_PLUS_2 [6852] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
DISCARD 6857 [(0,1)] 0 [6852] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
IDLE 6858 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6859 [(1,0)] D [] [] [] [] [] [] none
MERGE 6860 [(1,0),(0,0)] D [] [6864,6865,6862,6863] [] [] [((0,0),(1,0))] [] none
DISCARD 6861 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6862 [(1,0),(0,0)] D [6860] [] [] [] [((0,0),(1,0))] [6864,6865,6862,6863] CONDITIONAL_S
Y_MEAS 6863 [(1,0)] HALF_D_PLUS_2 [6860] [] [] [] [] [6864,6865,6862,6863] CONDITIONAL_S
IDLE 6864 [(0,0)] HALF_D_PLUS_2 [6860] [] [] [] [] [6864,6865,6862,6863] CONDITIONAL_S
DISCARD 6865 [(1,0)] 0 [6860] [] [] [] [] [6864,6865,6862,6863] CONDITIONAL_S
IDLE 6866 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6867 [(0,1)] D [] [] [] [] [] [] none
MERGE 6868 [(0,1),(0,0)] D [] [6872,6873,6870,6871] [] [] [((0,0),(0,1))] [] none
DISCARD 6869 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6870 [(0,1),(0,0)] D [6868] [] [] [] [((0,0),(0,1))] [6872,6873,6870,6871] CONDITIONAL_S
Y_MEAS 6871 [(0,1)] HALF_D_PLUS_2 [6868] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
IDLE 6872 [(0,0)] HALF_D_PLUS_2 [6868] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
DISCARD 6873 [(0,1)] 0 [6868] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
IDLE 6874 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6875 [(1,0)] D [] [] [] [] [] [] none
MERGE 6876 [(1,0),(0,0)] D [] [6880,6881,6878,6879] [] [] [((0,0),(1,0))] [] none
DISCARD 6877 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6878 [(1,0),(0,0)] D [6876] [] [] [] [((0,0),(1,0))] [6880,6881,6878,6879] CONDITIONAL_S
Y_MEAS 6879 [(1,0)] HALF_D_PLUS_2 [6876] [] [] [] [] [6880,6881,6878,6879] CONDITIONAL_S
IDLE 6880 [(0,0)] HALF_D_PLUS_2 [6876] [] [] [] [] [6880,6881,6878,6879] CONDITIONAL_S
DISCARD 6881 [(1,0)] 0 [6876] [] [] [] [] [6880,6881,6878,6879] CONDITIONAL_S
IDLE 6882 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 6883 [(0,1)] D [] [] [] [] [] [] none
MERGE 6884 [(0,1),(0,0)] D [] [6888,6889,6886,6887] [] [] [((0,0),(0,1))] [] none
DISCARD 6885 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6886 [(0,1),(0,0)] D [6884] [] [] [] [((0,0),(0,1))] [6888,6889,6886,6887] CONDITIONAL_S
Y_MEAS 6887 [(0,1)] HALF_D_PLUS_2 [6884] [] [] [] [] [6888,6889,6886,6887] CONDITIONAL_S
IDLE 6888 [(0,0)] HALF_D_PLUS_2 [6884] [] [] [] [] [6888,6889,6886,6887] CONDITIONAL_S
DISCARD 6889 [(0,1)] 0 [6884] [] [] [] [] [6888,6889,6886,6887] CONDITIONAL_S
IDLE 6890 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 6891 [(1,0)] D [] [] [] [] [] [] none
MERGE 6892 [(1,0),(0,0)] D [] [6896,6897,6894,6895] [] [] [((0,0),(1,0))] [] none
DISCARD 6893 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6894 [(1,0),(0,0)] D [6892] [] [] [] [((0,0),(1,0))] [6896,6897,6894,6895] CONDITIONAL_S
Y_MEAS 6895 [(1,0)] HALF_D_PLUS_2 [6892] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
IDLE 6896 [(0,0)] HALF_D_PLUS_2 [6892] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
DISCARD 6897 [(1,0)] 0 [6892] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
IDLE 6898 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6899 [(0,1)] D [] [] [] [] [] [] none
MERGE 6900 [(0,1),(0,0)] D [] [6904,6905,6902,6903] [] [] [((0,0),(0,1))] [] none
DISCARD 6901 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6902 [(0,1),(0,0)] D [6900] [] [] [] [((0,0),(0,1))] [6904,6905,6902,6903] CONDITIONAL_S
Y_MEAS 6903 [(0,1)] HALF_D_PLUS_2 [6900] [] [] [] [] [6904,6905,6902,6903] CONDITIONAL_S
IDLE 6904 [(0,0)] HALF_D_PLUS_2 [6900] [] [] [] [] [6904,6905,6902,6903] CONDITIONAL_S
DISCARD 6905 [(0,1)] 0 [6900] [] [] [] [] [6904,6905,6902,6903] CONDITIONAL_S
IDLE 6906 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 6907 [(1,0)] D [] [] [] [] [] [] none
MERGE 6908 [(1,0),(0,0)] D [] [6912,6913,6910,6911] [] [] [((0,0),(1,0))] [] none
DISCARD 6909 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6910 [(1,0),(0,0)] D [6908] [] [] [] [((0,0),(1,0))] [6912,6913,6910,6911] CONDITIONAL_S
Y_MEAS 6911 [(1,0)] HALF_D_PLUS_2 [6908] [] [] [] [] [6912,6913,6910,6911] CONDITIONAL_S
IDLE 6912 [(0,0)] HALF_D_PLUS_2 [6908] [] [] [] [] [6912,6913,6910,6911] CONDITIONAL_S
DISCARD 6913 [(1,0)] 0 [6908] [] [] [] [] [6912,6913,6910,6911] CONDITIONAL_S
IDLE 6914 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6915 [(0,1)] D [] [] [] [] [] [] none
MERGE 6916 [(0,1),(0,0)] D [] [6920,6921,6918,6919] [] [] [((0,0),(0,1))] [] none
DISCARD 6917 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6918 [(0,1),(0,0)] D [6916] [] [] [] [((0,0),(0,1))] [6920,6921,6918,6919] CONDITIONAL_S
Y_MEAS 6919 [(0,1)] HALF_D_PLUS_2 [6916] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
IDLE 6920 [(0,0)] HALF_D_PLUS_2 [6916] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
DISCARD 6921 [(0,1)] 0 [6916] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
IDLE 6922 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6923 [(1,0)] D [] [] [] [] [] [] none
MERGE 6924 [(1,0),(0,0)] D [] [6928,6929,6926,6927] [] [] [((0,0),(1,0))] [] none
DISCARD 6925 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6926 [(1,0),(0,0)] D [6924] [] [] [] [((0,0),(1,0))] [6928,6929,6926,6927] CONDITIONAL_S
Y_MEAS 6927 [(1,0)] HALF_D_PLUS_2 [6924] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
IDLE 6928 [(0,0)] HALF_D_PLUS_2 [6924] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
DISCARD 6929 [(1,0)] 0 [6924] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
IDLE 6930 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 6931 [(0,1)] D [] [] [] [] [] [] none
MERGE 6932 [(0,1),(0,0)] D [] [6936,6937,6934,6935] [] [] [((0,0),(0,1))] [] none
DISCARD 6933 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6934 [(0,1),(0,0)] D [6932] [] [] [] [((0,0),(0,1))] [6936,6937,6934,6935] CONDITIONAL_S
Y_MEAS 6935 [(0,1)] HALF_D_PLUS_2 [6932] [] [] [] [] [6936,6937,6934,6935] CONDITIONAL_S
IDLE 6936 [(0,0)] HALF_D_PLUS_2 [6932] [] [] [] [] [6936,6937,6934,6935] CONDITIONAL_S
DISCARD 6937 [(0,1)] 0 [6932] [] [] [] [] [6936,6937,6934,6935] CONDITIONAL_S
IDLE 6938 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6939 [(1,0)] D [] [] [] [] [] [] none
MERGE 6940 [(1,0),(0,0)] D [] [6944,6945,6942,6943] [] [] [((0,0),(1,0))] [] none
DISCARD 6941 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6942 [(1,0),(0,0)] D [6940] [] [] [] [((0,0),(1,0))] [6944,6945,6942,6943] CONDITIONAL_S
Y_MEAS 6943 [(1,0)] HALF_D_PLUS_2 [6940] [] [] [] [] [6944,6945,6942,6943] CONDITIONAL_S
IDLE 6944 [(0,0)] HALF_D_PLUS_2 [6940] [] [] [] [] [6944,6945,6942,6943] CONDITIONAL_S
DISCARD 6945 [(1,0)] 0 [6940] [] [] [] [] [6944,6945,6942,6943] CONDITIONAL_S
IDLE 6946 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6947 [(0,1)] D [] [] [] [] [] [] none
MERGE 6948 [(0,1),(0,0)] D [] [6952,6953,6950,6951] [] [] [((0,0),(0,1))] [] none
DISCARD 6949 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6950 [(0,1),(0,0)] D [6948] [] [] [] [((0,0),(0,1))] [6952,6953,6950,6951] CONDITIONAL_S
Y_MEAS 6951 [(0,1)] HALF_D_PLUS_2 [6948] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
IDLE 6952 [(0,0)] HALF_D_PLUS_2 [6948] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
DISCARD 6953 [(0,1)] 0 [6948] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
IDLE 6954 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 6955 [(1,0)] D [] [] [] [] [] [] none
MERGE 6956 [(1,0),(0,0)] D [] [6960,6961,6958,6959] [] [] [((0,0),(1,0))] [] none
DISCARD 6957 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6958 [(1,0),(0,0)] D [6956] [] [] [] [((0,0),(1,0))] [6960,6961,6958,6959] CONDITIONAL_S
Y_MEAS 6959 [(1,0)] HALF_D_PLUS_2 [6956] [] [] [] [] [6960,6961,6958,6959] CONDITIONAL_S
IDLE 6960 [(0,0)] HALF_D_PLUS_2 [6956] [] [] [] [] [6960,6961,6958,6959] CONDITIONAL_S
DISCARD 6961 [(1,0)] 0 [6956] [] [] [] [] [6960,6961,6958,6959] CONDITIONAL_S
IDLE 6962 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6963 [(0,1)] D [] [] [] [] [] [] none
MERGE 6964 [(0,1),(0,0)] D [] [6968,6969,6966,6967] [] [] [((0,0),(0,1))] [] none
DISCARD 6965 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6966 [(0,1),(0,0)] D [6964] [] [] [] [((0,0),(0,1))] [6968,6969,6966,6967] CONDITIONAL_S
Y_MEAS 6967 [(0,1)] HALF_D_PLUS_2 [6964] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
IDLE 6968 [(0,0)] HALF_D_PLUS_2 [6964] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
DISCARD 6969 [(0,1)] 0 [6964] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
IDLE 6970 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6971 [(1,0)] D [] [] [] [] [] [] none
MERGE 6972 [(1,0),(0,0)] D [] [6976,6977,6974,6975] [] [] [((0,0),(1,0))] [] none
DISCARD 6973 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6974 [(1,0),(0,0)] D [6972] [] [] [] [((0,0),(1,0))] [6976,6977,6974,6975] CONDITIONAL_S
Y_MEAS 6975 [(1,0)] HALF_D_PLUS_2 [6972] [] [] [] [] [6976,6977,6974,6975] CONDITIONAL_S
IDLE 6976 [(0,0)] HALF_D_PLUS_2 [6972] [] [] [] [] [6976,6977,6974,6975] CONDITIONAL_S
DISCARD 6977 [(1,0)] 0 [6972] [] [] [] [] [6976,6977,6974,6975] CONDITIONAL_S
IDLE 6978 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 6979 [(0,1)] D [] [] [] [] [] [] none
MERGE 6980 [(0,1),(0,0)] D [] [6984,6985,6982,6983] [] [] [((0,0),(0,1))] [] none
DISCARD 6981 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6982 [(0,1),(0,0)] D [6980] [] [] [] [((0,0),(0,1))] [6984,6985,6982,6983] CONDITIONAL_S
Y_MEAS 6983 [(0,1)] HALF_D_PLUS_2 [6980] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
IDLE 6984 [(0,0)] HALF_D_PLUS_2 [6980] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
DISCARD 6985 [(0,1)] 0 [6980] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
IDLE 6986 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 6987 [(1,0)] D [] [] [] [] [] [] none
MERGE 6988 [(1,0),(0,0)] D [] [6992,6993,6990,6991] [] [] [((0,0),(1,0))] [] none
DISCARD 6989 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6990 [(1,0),(0,0)] D [6988] [] [] [] [((0,0),(1,0))] [6992,6993,6990,6991] CONDITIONAL_S
Y_MEAS 6991 [(1,0)] HALF_D_PLUS_2 [6988] [] [] [] [] [6992,6993,6990,6991] CONDITIONAL_S
IDLE 6992 [(0,0)] HALF_D_PLUS_2 [6988] [] [] [] [] [6992,6993,6990,6991] CONDITIONAL_S
DISCARD 6993 [(1,0)] 0 [6988] [] [] [] [] [6992,6993,6990,6991] CONDITIONAL_S
IDLE 6994 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6995 [(0,1)] D [] [] [] [] [] [] none
MERGE 6996 [(0,1),(0,0)] D [] [7000,7001,6998,6999] [] [] [((0,0),(0,1))] [] none
DISCARD 6997 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6998 [(0,1),(0,0)] D [6996] [] [] [] [((0,0),(0,1))] [7000,7001,6998,6999] CONDITIONAL_S
Y_MEAS 6999 [(0,1)] HALF_D_PLUS_2 [6996] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
IDLE 7000 [(0,0)] HALF_D_PLUS_2 [6996] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
DISCARD 7001 [(0,1)] 0 [6996] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
IDLE 7002 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 7003 [(1,0)] D [] [] [] [] [] [] none
MERGE 7004 [(1,0),(0,0)] D [] [7008,7009,7006,7007] [] [] [((0,0),(1,0))] [] none
DISCARD 7005 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7006 [(1,0),(0,0)] D [7004] [] [] [] [((0,0),(1,0))] [7008,7009,7006,7007] CONDITIONAL_S
Y_MEAS 7007 [(1,0)] HALF_D_PLUS_2 [7004] [] [] [] [] [7008,7009,7006,7007] CONDITIONAL_S
IDLE 7008 [(0,0)] HALF_D_PLUS_2 [7004] [] [] [] [] [7008,7009,7006,7007] CONDITIONAL_S
DISCARD 7009 [(1,0)] 0 [7004] [] [] [] [] [7008,7009,7006,7007] CONDITIONAL_S
IDLE 7010 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7011 [(0,1)] D [] [] [] [] [] [] none
MERGE 7012 [(0,1),(0,0)] D [] [7016,7017,7014,7015] [] [] [((0,0),(0,1))] [] none
DISCARD 7013 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7014 [(0,1),(0,0)] D [7012] [] [] [] [((0,0),(0,1))] [7016,7017,7014,7015] CONDITIONAL_S
Y_MEAS 7015 [(0,1)] HALF_D_PLUS_2 [7012] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
IDLE 7016 [(0,0)] HALF_D_PLUS_2 [7012] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
DISCARD 7017 [(0,1)] 0 [7012] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
IDLE 7018 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 7019 [(1,0)] D [] [] [] [] [] [] none
MERGE 7020 [(1,0),(0,0)] D [] [7024,7025,7022,7023] [] [] [((0,0),(1,0))] [] none
DISCARD 7021 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7022 [(1,0),(0,0)] D [7020] [] [] [] [((0,0),(1,0))] [7024,7025,7022,7023] CONDITIONAL_S
Y_MEAS 7023 [(1,0)] HALF_D_PLUS_2 [7020] [] [] [] [] [7024,7025,7022,7023] CONDITIONAL_S
IDLE 7024 [(0,0)] HALF_D_PLUS_2 [7020] [] [] [] [] [7024,7025,7022,7023] CONDITIONAL_S
DISCARD 7025 [(1,0)] 0 [7020] [] [] [] [] [7024,7025,7022,7023] CONDITIONAL_S
IDLE 7026 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7027 [(0,1)] D [] [] [] [] [] [] none
MERGE 7028 [(0,1),(0,0)] D [] [7032,7033,7030,7031] [] [] [((0,0),(0,1))] [] none
DISCARD 7029 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7030 [(0,1),(0,0)] D [7028] [] [] [] [((0,0),(0,1))] [7032,7033,7030,7031] CONDITIONAL_S
Y_MEAS 7031 [(0,1)] HALF_D_PLUS_2 [7028] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
IDLE 7032 [(0,0)] HALF_D_PLUS_2 [7028] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
DISCARD 7033 [(0,1)] 0 [7028] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
IDLE 7034 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 7035 [(1,0)] D [] [] [] [] [] [] none
MERGE 7036 [(1,0),(0,0)] D [] [7040,7041,7038,7039] [] [] [((0,0),(1,0))] [] none
DISCARD 7037 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7038 [(1,0),(0,0)] D [7036] [] [] [] [((0,0),(1,0))] [7040,7041,7038,7039] CONDITIONAL_S
Y_MEAS 7039 [(1,0)] HALF_D_PLUS_2 [7036] [] [] [] [] [7040,7041,7038,7039] CONDITIONAL_S
IDLE 7040 [(0,0)] HALF_D_PLUS_2 [7036] [] [] [] [] [7040,7041,7038,7039] CONDITIONAL_S
DISCARD 7041 [(1,0)] 0 [7036] [] [] [] [] [7040,7041,7038,7039] CONDITIONAL_S
IDLE 7042 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7043 [(0,1)] D [] [] [] [] [] [] none
MERGE 7044 [(0,1),(0,0)] D [] [7048,7049,7046,7047] [] [] [((0,0),(0,1))] [] none
DISCARD 7045 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7046 [(0,1),(0,0)] D [7044] [] [] [] [((0,0),(0,1))] [7048,7049,7046,7047] CONDITIONAL_S
Y_MEAS 7047 [(0,1)] HALF_D_PLUS_2 [7044] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
IDLE 7048 [(0,0)] HALF_D_PLUS_2 [7044] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
DISCARD 7049 [(0,1)] 0 [7044] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
IDLE 7050 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7051 [(1,0)] D [] [] [] [] [] [] none
MERGE 7052 [(1,0),(0,0)] D [] [7056,7057,7054,7055] [] [] [((0,0),(1,0))] [] none
DISCARD 7053 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7054 [(1,0),(0,0)] D [7052] [] [] [] [((0,0),(1,0))] [7056,7057,7054,7055] CONDITIONAL_S
Y_MEAS 7055 [(1,0)] HALF_D_PLUS_2 [7052] [] [] [] [] [7056,7057,7054,7055] CONDITIONAL_S
IDLE 7056 [(0,0)] HALF_D_PLUS_2 [7052] [] [] [] [] [7056,7057,7054,7055] CONDITIONAL_S
DISCARD 7057 [(1,0)] 0 [7052] [] [] [] [] [7056,7057,7054,7055] CONDITIONAL_S
IDLE 7058 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7059 [(0,1)] D [] [] [] [] [] [] none
MERGE 7060 [(0,1),(0,0)] D [] [7064,7065,7062,7063] [] [] [((0,0),(0,1))] [] none
DISCARD 7061 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7062 [(0,1),(0,0)] D [7060] [] [] [] [((0,0),(0,1))] [7064,7065,7062,7063] CONDITIONAL_S
Y_MEAS 7063 [(0,1)] HALF_D_PLUS_2 [7060] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
IDLE 7064 [(0,0)] HALF_D_PLUS_2 [7060] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
DISCARD 7065 [(0,1)] 0 [7060] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
IDLE 7066 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7067 [(1,0)] D [] [] [] [] [] [] none
MERGE 7068 [(1,0),(0,0)] D [] [7072,7073,7070,7071] [] [] [((0,0),(1,0))] [] none
DISCARD 7069 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7070 [(1,0),(0,0)] D [7068] [] [] [] [((0,0),(1,0))] [7072,7073,7070,7071] CONDITIONAL_S
Y_MEAS 7071 [(1,0)] HALF_D_PLUS_2 [7068] [] [] [] [] [7072,7073,7070,7071] CONDITIONAL_S
IDLE 7072 [(0,0)] HALF_D_PLUS_2 [7068] [] [] [] [] [7072,7073,7070,7071] CONDITIONAL_S
DISCARD 7073 [(1,0)] 0 [7068] [] [] [] [] [7072,7073,7070,7071] CONDITIONAL_S
IDLE 7074 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 7075 [(0,1)] D [] [] [] [] [] [] none
MERGE 7076 [(0,1),(0,0)] D [] [7080,7081,7078,7079] [] [] [((0,0),(0,1))] [] none
DISCARD 7077 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7078 [(0,1),(0,0)] D [7076] [] [] [] [((0,0),(0,1))] [7080,7081,7078,7079] CONDITIONAL_S
Y_MEAS 7079 [(0,1)] HALF_D_PLUS_2 [7076] [] [] [] [] [7080,7081,7078,7079] CONDITIONAL_S
IDLE 7080 [(0,0)] HALF_D_PLUS_2 [7076] [] [] [] [] [7080,7081,7078,7079] CONDITIONAL_S
DISCARD 7081 [(0,1)] 0 [7076] [] [] [] [] [7080,7081,7078,7079] CONDITIONAL_S
IDLE 7082 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7083 [(1,0)] D [] [] [] [] [] [] none
MERGE 7084 [(1,0),(0,0)] D [] [7088,7089,7086,7087] [] [] [((0,0),(1,0))] [] none
DISCARD 7085 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7086 [(1,0),(0,0)] D [7084] [] [] [] [((0,0),(1,0))] [7088,7089,7086,7087] CONDITIONAL_S
Y_MEAS 7087 [(1,0)] HALF_D_PLUS_2 [7084] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
IDLE 7088 [(0,0)] HALF_D_PLUS_2 [7084] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
DISCARD 7089 [(1,0)] 0 [7084] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
IDLE 7090 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 7091 [(0,1)] D [] [] [] [] [] [] none
MERGE 7092 [(0,1),(0,0)] D [] [7096,7097,7094,7095] [] [] [((0,0),(0,1))] [] none
DISCARD 7093 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7094 [(0,1),(0,0)] D [7092] [] [] [] [((0,0),(0,1))] [7096,7097,7094,7095] CONDITIONAL_S
Y_MEAS 7095 [(0,1)] HALF_D_PLUS_2 [7092] [] [] [] [] [7096,7097,7094,7095] CONDITIONAL_S
IDLE 7096 [(0,0)] HALF_D_PLUS_2 [7092] [] [] [] [] [7096,7097,7094,7095] CONDITIONAL_S
DISCARD 7097 [(0,1)] 0 [7092] [] [] [] [] [7096,7097,7094,7095] CONDITIONAL_S
IDLE 7098 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7099 [(1,0)] D [] [] [] [] [] [] none
MERGE 7100 [(1,0),(0,0)] D [] [7104,7105,7102,7103] [] [] [((0,0),(1,0))] [] none
DISCARD 7101 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7102 [(1,0),(0,0)] D [7100] [] [] [] [((0,0),(1,0))] [7104,7105,7102,7103] CONDITIONAL_S
Y_MEAS 7103 [(1,0)] HALF_D_PLUS_2 [7100] [] [] [] [] [7104,7105,7102,7103] CONDITIONAL_S
IDLE 7104 [(0,0)] HALF_D_PLUS_2 [7100] [] [] [] [] [7104,7105,7102,7103] CONDITIONAL_S
DISCARD 7105 [(1,0)] 0 [7100] [] [] [] [] [7104,7105,7102,7103] CONDITIONAL_S
IDLE 7106 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 7107 [(0,1)] D [] [] [] [] [] [] none
MERGE 7108 [(0,1),(0,0)] D [] [7112,7113,7110,7111] [] [] [((0,0),(0,1))] [] none
DISCARD 7109 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7110 [(0,1),(0,0)] D [7108] [] [] [] [((0,0),(0,1))] [7112,7113,7110,7111] CONDITIONAL_S
Y_MEAS 7111 [(0,1)] HALF_D_PLUS_2 [7108] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
IDLE 7112 [(0,0)] HALF_D_PLUS_2 [7108] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
DISCARD 7113 [(0,1)] 0 [7108] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
IDLE 7114 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7115 [(1,0)] D [] [] [] [] [] [] none
MERGE 7116 [(1,0),(0,0)] D [] [7120,7121,7118,7119] [] [] [((0,0),(1,0))] [] none
DISCARD 7117 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7118 [(1,0),(0,0)] D [7116] [] [] [] [((0,0),(1,0))] [7120,7121,7118,7119] CONDITIONAL_S
Y_MEAS 7119 [(1,0)] HALF_D_PLUS_2 [7116] [] [] [] [] [7120,7121,7118,7119] CONDITIONAL_S
IDLE 7120 [(0,0)] HALF_D_PLUS_2 [7116] [] [] [] [] [7120,7121,7118,7119] CONDITIONAL_S
DISCARD 7121 [(1,0)] 0 [7116] [] [] [] [] [7120,7121,7118,7119] CONDITIONAL_S
IDLE 7122 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7123 [(0,1)] D [] [] [] [] [] [] none
MERGE 7124 [(0,1),(0,0)] D [] [7128,7129,7126,7127] [] [] [((0,0),(0,1))] [] none
DISCARD 7125 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7126 [(0,1),(0,0)] D [7124] [] [] [] [((0,0),(0,1))] [7128,7129,7126,7127] CONDITIONAL_S
Y_MEAS 7127 [(0,1)] HALF_D_PLUS_2 [7124] [] [] [] [] [7128,7129,7126,7127] CONDITIONAL_S
IDLE 7128 [(0,0)] HALF_D_PLUS_2 [7124] [] [] [] [] [7128,7129,7126,7127] CONDITIONAL_S
DISCARD 7129 [(0,1)] 0 [7124] [] [] [] [] [7128,7129,7126,7127] CONDITIONAL_S
IDLE 7130 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 7131 [(1,0)] D [] [] [] [] [] [] none
MERGE 7132 [(1,0),(0,0)] D [] [7136,7137,7134,7135] [] [] [((0,0),(1,0))] [] none
DISCARD 7133 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7134 [(1,0),(0,0)] D [7132] [] [] [] [((0,0),(1,0))] [7136,7137,7134,7135] CONDITIONAL_S
Y_MEAS 7135 [(1,0)] HALF_D_PLUS_2 [7132] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
IDLE 7136 [(0,0)] HALF_D_PLUS_2 [7132] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
DISCARD 7137 [(1,0)] 0 [7132] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
IDLE 7138 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 7139 [(0,1)] D [] [] [] [] [] [] none
MERGE 7140 [(0,1),(0,0)] D [] [7144,7145,7142,7143] [] [] [((0,0),(0,1))] [] none
DISCARD 7141 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7142 [(0,1),(0,0)] D [7140] [] [] [] [((0,0),(0,1))] [7144,7145,7142,7143] CONDITIONAL_S
Y_MEAS 7143 [(0,1)] HALF_D_PLUS_2 [7140] [] [] [] [] [7144,7145,7142,7143] CONDITIONAL_S
IDLE 7144 [(0,0)] HALF_D_PLUS_2 [7140] [] [] [] [] [7144,7145,7142,7143] CONDITIONAL_S
DISCARD 7145 [(0,1)] 0 [7140] [] [] [] [] [7144,7145,7142,7143] CONDITIONAL_S
IDLE 7146 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 7147 [(1,0)] D [] [] [] [] [] [] none
MERGE 7148 [(1,0),(0,0)] D [] [7152,7153,7150,7151] [] [] [((0,0),(1,0))] [] none
DISCARD 7149 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7150 [(1,0),(0,0)] D [7148] [] [] [] [((0,0),(1,0))] [7152,7153,7150,7151] CONDITIONAL_S
Y_MEAS 7151 [(1,0)] HALF_D_PLUS_2 [7148] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
IDLE 7152 [(0,0)] HALF_D_PLUS_2 [7148] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
DISCARD 7153 [(1,0)] 0 [7148] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
IDLE 7154 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7155 [(0,1)] D [] [] [] [] [] [] none
MERGE 7156 [(0,1),(0,0)] D [] [7160,7161,7158,7159] [] [] [((0,0),(0,1))] [] none
DISCARD 7157 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7158 [(0,1),(0,0)] D [7156] [] [] [] [((0,0),(0,1))] [7160,7161,7158,7159] CONDITIONAL_S
Y_MEAS 7159 [(0,1)] HALF_D_PLUS_2 [7156] [] [] [] [] [7160,7161,7158,7159] CONDITIONAL_S
IDLE 7160 [(0,0)] HALF_D_PLUS_2 [7156] [] [] [] [] [7160,7161,7158,7159] CONDITIONAL_S
DISCARD 7161 [(0,1)] 0 [7156] [] [] [] [] [7160,7161,7158,7159] CONDITIONAL_S
IDLE 7162 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7163 [(1,0)] D [] [] [] [] [] [] none
MERGE 7164 [(1,0),(0,0)] D [] [7168,7169,7166,7167] [] [] [((0,0),(1,0))] [] none
DISCARD 7165 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7166 [(1,0),(0,0)] D [7164] [] [] [] [((0,0),(1,0))] [7168,7169,7166,7167] CONDITIONAL_S
Y_MEAS 7167 [(1,0)] HALF_D_PLUS_2 [7164] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
IDLE 7168 [(0,0)] HALF_D_PLUS_2 [7164] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
DISCARD 7169 [(1,0)] 0 [7164] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
IDLE 7170 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7171 [(0,1)] D [] [] [] [] [] [] none
MERGE 7172 [(0,1),(0,0)] D [] [7176,7177,7174,7175] [] [] [((0,0),(0,1))] [] none
DISCARD 7173 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7174 [(0,1),(0,0)] D [7172] [] [] [] [((0,0),(0,1))] [7176,7177,7174,7175] CONDITIONAL_S
Y_MEAS 7175 [(0,1)] HALF_D_PLUS_2 [7172] [] [] [] [] [7176,7177,7174,7175] CONDITIONAL_S
IDLE 7176 [(0,0)] HALF_D_PLUS_2 [7172] [] [] [] [] [7176,7177,7174,7175] CONDITIONAL_S
DISCARD 7177 [(0,1)] 0 [7172] [] [] [] [] [7176,7177,7174,7175] CONDITIONAL_S
IDLE 7178 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7179 [(1,0)] D [] [] [] [] [] [] none
MERGE 7180 [(1,0),(0,0)] D [] [7184,7185,7182,7183] [] [] [((0,0),(1,0))] [] none
DISCARD 7181 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7182 [(1,0),(0,0)] D [7180] [] [] [] [((0,0),(1,0))] [7184,7185,7182,7183] CONDITIONAL_S
Y_MEAS 7183 [(1,0)] HALF_D_PLUS_2 [7180] [] [] [] [] [7184,7185,7182,7183] CONDITIONAL_S
IDLE 7184 [(0,0)] HALF_D_PLUS_2 [7180] [] [] [] [] [7184,7185,7182,7183] CONDITIONAL_S
DISCARD 7185 [(1,0)] 0 [7180] [] [] [] [] [7184,7185,7182,7183] CONDITIONAL_S
IDLE 7186 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7187 [(0,1)] D [] [] [] [] [] [] none
MERGE 7188 [(0,1),(0,0)] D [] [7192,7193,7190,7191] [] [] [((0,0),(0,1))] [] none
DISCARD 7189 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7190 [(0,1),(0,0)] D [7188] [] [] [] [((0,0),(0,1))] [7192,7193,7190,7191] CONDITIONAL_S
Y_MEAS 7191 [(0,1)] HALF_D_PLUS_2 [7188] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
IDLE 7192 [(0,0)] HALF_D_PLUS_2 [7188] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
DISCARD 7193 [(0,1)] 0 [7188] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
IDLE 7194 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7195 [(1,0)] D [] [] [] [] [] [] none
MERGE 7196 [(1,0),(0,0)] D [] [7200,7201,7198,7199] [] [] [((0,0),(1,0))] [] none
DISCARD 7197 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7198 [(1,0),(0,0)] D [7196] [] [] [] [((0,0),(1,0))] [7200,7201,7198,7199] CONDITIONAL_S
Y_MEAS 7199 [(1,0)] HALF_D_PLUS_2 [7196] [] [] [] [] [7200,7201,7198,7199] CONDITIONAL_S
IDLE 7200 [(0,0)] HALF_D_PLUS_2 [7196] [] [] [] [] [7200,7201,7198,7199] CONDITIONAL_S
DISCARD 7201 [(1,0)] 0 [7196] [] [] [] [] [7200,7201,7198,7199] CONDITIONAL_S
IDLE 7202 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 7203 [(0,1)] D [] [] [] [] [] [] none
MERGE 7204 [(0,1),(0,0)] D [] [7208,7209,7206,7207] [] [] [((0,0),(0,1))] [] none
DISCARD 7205 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7206 [(0,1),(0,0)] D [7204] [] [] [] [((0,0),(0,1))] [7208,7209,7206,7207] CONDITIONAL_S
Y_MEAS 7207 [(0,1)] HALF_D_PLUS_2 [7204] [] [] [] [] [7208,7209,7206,7207] CONDITIONAL_S
IDLE 7208 [(0,0)] HALF_D_PLUS_2 [7204] [] [] [] [] [7208,7209,7206,7207] CONDITIONAL_S
DISCARD 7209 [(0,1)] 0 [7204] [] [] [] [] [7208,7209,7206,7207] CONDITIONAL_S
IDLE 7210 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7211 [(1,0)] D [] [] [] [] [] [] none
MERGE 7212 [(1,0),(0,0)] D [] [7216,7217,7214,7215] [] [] [((0,0),(1,0))] [] none
DISCARD 7213 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7214 [(1,0),(0,0)] D [7212] [] [] [] [((0,0),(1,0))] [7216,7217,7214,7215] CONDITIONAL_S
Y_MEAS 7215 [(1,0)] HALF_D_PLUS_2 [7212] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
IDLE 7216 [(0,0)] HALF_D_PLUS_2 [7212] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
DISCARD 7217 [(1,0)] 0 [7212] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
IDLE 7218 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7219 [(0,1)] D [] [] [] [] [] [] none
MERGE 7220 [(0,1),(0,0)] D [] [7224,7225,7222,7223] [] [] [((0,0),(0,1))] [] none
DISCARD 7221 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7222 [(0,1),(0,0)] D [7220] [] [] [] [((0,0),(0,1))] [7224,7225,7222,7223] CONDITIONAL_S
Y_MEAS 7223 [(0,1)] HALF_D_PLUS_2 [7220] [] [] [] [] [7224,7225,7222,7223] CONDITIONAL_S
IDLE 7224 [(0,0)] HALF_D_PLUS_2 [7220] [] [] [] [] [7224,7225,7222,7223] CONDITIONAL_S
DISCARD 7225 [(0,1)] 0 [7220] [] [] [] [] [7224,7225,7222,7223] CONDITIONAL_S
IDLE 7226 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7227 [(1,0)] D [] [] [] [] [] [] none
MERGE 7228 [(1,0),(0,0)] D [] [7232,7233,7230,7231] [] [] [((0,0),(1,0))] [] none
DISCARD 7229 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7230 [(1,0),(0,0)] D [7228] [] [] [] [((0,0),(1,0))] [7232,7233,7230,7231] CONDITIONAL_S
Y_MEAS 7231 [(1,0)] HALF_D_PLUS_2 [7228] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
IDLE 7232 [(0,0)] HALF_D_PLUS_2 [7228] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
DISCARD 7233 [(1,0)] 0 [7228] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
IDLE 7234 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 7235 [(0,1)] D [] [] [] [] [] [] none
MERGE 7236 [(0,1),(0,0)] D [] [7240,7241,7238,7239] [] [] [((0,0),(0,1))] [] none
DISCARD 7237 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7238 [(0,1),(0,0)] D [7236] [] [] [] [((0,0),(0,1))] [7240,7241,7238,7239] CONDITIONAL_S
Y_MEAS 7239 [(0,1)] HALF_D_PLUS_2 [7236] [] [] [] [] [7240,7241,7238,7239] CONDITIONAL_S
IDLE 7240 [(0,0)] HALF_D_PLUS_2 [7236] [] [] [] [] [7240,7241,7238,7239] CONDITIONAL_S
DISCARD 7241 [(0,1)] 0 [7236] [] [] [] [] [7240,7241,7238,7239] CONDITIONAL_S
IDLE 7242 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 7243 [(1,0)] D [] [] [] [] [] [] none
MERGE 7244 [(1,0),(0,0)] D [] [7248,7249,7246,7247] [] [] [((0,0),(1,0))] [] none
DISCARD 7245 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7246 [(1,0),(0,0)] D [7244] [] [] [] [((0,0),(1,0))] [7248,7249,7246,7247] CONDITIONAL_S
Y_MEAS 7247 [(1,0)] HALF_D_PLUS_2 [7244] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
IDLE 7248 [(0,0)] HALF_D_PLUS_2 [7244] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
DISCARD 7249 [(1,0)] 0 [7244] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
IDLE 7250 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 7251 [(0,1)] D [] [] [] [] [] [] none
MERGE 7252 [(0,1),(0,0)] D [] [7256,7257,7254,7255] [] [] [((0,0),(0,1))] [] none
DISCARD 7253 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7254 [(0,1),(0,0)] D [7252] [] [] [] [((0,0),(0,1))] [7256,7257,7254,7255] CONDITIONAL_S
Y_MEAS 7255 [(0,1)] HALF_D_PLUS_2 [7252] [] [] [] [] [7256,7257,7254,7255] CONDITIONAL_S
IDLE 7256 [(0,0)] HALF_D_PLUS_2 [7252] [] [] [] [] [7256,7257,7254,7255] CONDITIONAL_S
DISCARD 7257 [(0,1)] 0 [7252] [] [] [] [] [7256,7257,7254,7255] CONDITIONAL_S
IDLE 7258 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7259 [(1,0)] D [] [] [] [] [] [] none
MERGE 7260 [(1,0),(0,0)] D [] [7264,7265,7262,7263] [] [] [((0,0),(1,0))] [] none
DISCARD 7261 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7262 [(1,0),(0,0)] D [7260] [] [] [] [((0,0),(1,0))] [7264,7265,7262,7263] CONDITIONAL_S
Y_MEAS 7263 [(1,0)] HALF_D_PLUS_2 [7260] [] [] [] [] [7264,7265,7262,7263] CONDITIONAL_S
IDLE 7264 [(0,0)] HALF_D_PLUS_2 [7260] [] [] [] [] [7264,7265,7262,7263] CONDITIONAL_S
DISCARD 7265 [(1,0)] 0 [7260] [] [] [] [] [7264,7265,7262,7263] CONDITIONAL_S
IDLE 7266 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7267 [(0,1)] D [] [] [] [] [] [] none
MERGE 7268 [(0,1),(0,0)] D [] [7272,7273,7270,7271] [] [] [((0,0),(0,1))] [] none
DISCARD 7269 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7270 [(0,1),(0,0)] D [7268] [] [] [] [((0,0),(0,1))] [7272,7273,7270,7271] CONDITIONAL_S
Y_MEAS 7271 [(0,1)] HALF_D_PLUS_2 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
IDLE 7272 [(0,0)] HALF_D_PLUS_2 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
DISCARD 7273 [(0,1)] 0 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
IDLE 7274 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7275 [(1,0)] D [] [] [] [] [] [] none
MERGE 7276 [(1,0),(0,0)] D [] [7280,7281,7278,7279] [] [] [((0,0),(1,0))] [] none
DISCARD 7277 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7278 [(1,0),(0,0)] D [7276] [] [] [] [((0,0),(1,0))] [7280,7281,7278,7279] CONDITIONAL_S
Y_MEAS 7279 [(1,0)] HALF_D_PLUS_2 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
IDLE 7280 [(0,0)] HALF_D_PLUS_2 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
DISCARD 7281 [(1,0)] 0 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
IDLE 7282 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 7283 [(0,1)] D [] [] [] [] [] [] none
MERGE 7284 [(0,1),(0,0)] D [] [7288,7289,7286,7287] [] [] [((0,0),(0,1))] [] none
DISCARD 7285 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7286 [(0,1),(0,0)] D [7284] [] [] [] [((0,0),(0,1))] [7288,7289,7286,7287] CONDITIONAL_S
Y_MEAS 7287 [(0,1)] HALF_D_PLUS_2 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
IDLE 7288 [(0,0)] HALF_D_PLUS_2 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
DISCARD 7289 [(0,1)] 0 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
IDLE 7290 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7291 [(1,0)] D [] [] [] [] [] [] none
MERGE 7292 [(1,0),(0,0)] D [] [7296,7297,7294,7295] [] [] [((0,0),(1,0))] [] none
DISCARD 7293 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7294 [(1,0),(0,0)] D [7292] [] [] [] [((0,0),(1,0))] [7296,7297,7294,7295] CONDITIONAL_S
Y_MEAS 7295 [(1,0)] HALF_D_PLUS_2 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
IDLE 7296 [(0,0)] HALF_D_PLUS_2 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
DISCARD 7297 [(1,0)] 0 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
IDLE 7298 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7299 [(0,1)] D [] [] [] [] [] [] none
MERGE 7300 [(0,1),(0,0)] D [] [7304,7305,7302,7303] [] [] [((0,0),(0,1))] [] none
DISCARD 7301 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7302 [(0,1),(0,0)] D [7300] [] [] [] [((0,0),(0,1))] [7304,7305,7302,7303] CONDITIONAL_S
Y_MEAS 7303 [(0,1)] HALF_D_PLUS_2 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
IDLE 7304 [(0,0)] HALF_D_PLUS_2 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
DISCARD 7305 [(0,1)] 0 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
IDLE 7306 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7307 [(1,0)] D [] [] [] [] [] [] none
MERGE 7308 [(1,0),(0,0)] D [] [7312,7313,7310,7311] [] [] [((0,0),(1,0))] [] none
DISCARD 7309 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7310 [(1,0),(0,0)] D [7308] [] [] [] [((0,0),(1,0))] [7312,7313,7310,7311] CONDITIONAL_S
Y_MEAS 7311 [(1,0)] HALF_D_PLUS_2 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
IDLE 7312 [(0,0)] HALF_D_PLUS_2 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
DISCARD 7313 [(1,0)] 0 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
IDLE 7314 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7315 [(0,1)] D [] [] [] [] [] [] none
MERGE 7316 [(0,1),(0,0)] D [] [7320,7321,7318,7319] [] [] [((0,0),(0,1))] [] none
DISCARD 7317 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7318 [(0,1),(0,0)] D [7316] [] [] [] [((0,0),(0,1))] [7320,7321,7318,7319] CONDITIONAL_S
Y_MEAS 7319 [(0,1)] HALF_D_PLUS_2 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
IDLE 7320 [(0,0)] HALF_D_PLUS_2 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
DISCARD 7321 [(0,1)] 0 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
IDLE 7322 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 7323 [(1,0)] D [] [] [] [] [] [] none
MERGE 7324 [(1,0),(0,0)] D [] [7328,7329,7326,7327] [] [] [((0,0),(1,0))] [] none
DISCARD 7325 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7326 [(1,0),(0,0)] D [7324] [] [] [] [((0,0),(1,0))] [7328,7329,7326,7327] CONDITIONAL_S
Y_MEAS 7327 [(1,0)] HALF_D_PLUS_2 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
IDLE 7328 [(0,0)] HALF_D_PLUS_2 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
DISCARD 7329 [(1,0)] 0 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
IDLE 7330 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7331 [(0,1)] D [] [] [] [] [] [] none
MERGE 7332 [(0,1),(0,0)] D [] [7336,7337,7334,7335] [] [] [((0,0),(0,1))] [] none
DISCARD 7333 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7334 [(0,1),(0,0)] D [7332] [] [] [] [((0,0),(0,1))] [7336,7337,7334,7335] CONDITIONAL_S
Y_MEAS 7335 [(0,1)] HALF_D_PLUS_2 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
IDLE 7336 [(0,0)] HALF_D_PLUS_2 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
DISCARD 7337 [(0,1)] 0 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
IDLE 7338 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 7339 [(1,0)] D [] [] [] [] [] [] none
MERGE 7340 [(1,0),(0,0)] D [] [7344,7345,7342,7343] [] [] [((0,0),(1,0))] [] none
DISCARD 7341 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7342 [(1,0),(0,0)] D [7340] [] [] [] [((0,0),(1,0))] [7344,7345,7342,7343] CONDITIONAL_S
Y_MEAS 7343 [(1,0)] HALF_D_PLUS_2 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
IDLE 7344 [(0,0)] HALF_D_PLUS_2 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
DISCARD 7345 [(1,0)] 0 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
IDLE 7346 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7347 [(0,1)] D [] [] [] [] [] [] none
MERGE 7348 [(0,1),(0,0)] D [] [7352,7353,7350,7351] [] [] [((0,0),(0,1))] [] none
DISCARD 7349 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7350 [(0,1),(0,0)] D [7348] [] [] [] [((0,0),(0,1))] [7352,7353,7350,7351] CONDITIONAL_S
Y_MEAS 7351 [(0,1)] HALF_D_PLUS_2 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
IDLE 7352 [(0,0)] HALF_D_PLUS_2 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
DISCARD 7353 [(0,1)] 0 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
IDLE 7354 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 7355 [(1,0)] D [] [] [] [] [] [] none
MERGE 7356 [(1,0),(0,0)] D [] [7360,7361,7358,7359] [] [] [((0,0),(1,0))] [] none
DISCARD 7357 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7358 [(1,0),(0,0)] D [7356] [] [] [] [((0,0),(1,0))] [7360,7361,7358,7359] CONDITIONAL_S
Y_MEAS 7359 [(1,0)] HALF_D_PLUS_2 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
IDLE 7360 [(0,0)] HALF_D_PLUS_2 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
DISCARD 7361 [(1,0)] 0 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
IDLE 7362 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 7363 [(0,1)] D [] [] [] [] [] [] none
MERGE 7364 [(0,1),(0,0)] D [] [7368,7369,7366,7367] [] [] [((0,0),(0,1))] [] none
DISCARD 7365 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7366 [(0,1),(0,0)] D [7364] [] [] [] [((0,0),(0,1))] [7368,7369,7366,7367] CONDITIONAL_S
Y_MEAS 7367 [(0,1)] HALF_D_PLUS_2 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
IDLE 7368 [(0,0)] HALF_D_PLUS_2 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
DISCARD 7369 [(0,1)] 0 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
IDLE 7370 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 7371 [(1,0)] D [] [] [] [] [] [] none
MERGE 7372 [(1,0),(0,0)] D [] [7376,7377,7374,7375] [] [] [((0,0),(1,0))] [] none
DISCARD 7373 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7374 [(1,0),(0,0)] D [7372] [] [] [] [((0,0),(1,0))] [7376,7377,7374,7375] CONDITIONAL_S
Y_MEAS 7375 [(1,0)] HALF_D_PLUS_2 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
IDLE 7376 [(0,0)] HALF_D_PLUS_2 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
DISCARD 7377 [(1,0)] 0 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
IDLE 7378 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 7379 [(0,1)] D [] [] [] [] [] [] none
MERGE 7380 [(0,1),(0,0)] D [] [7384,7385,7382,7383] [] [] [((0,0),(0,1))] [] none
DISCARD 7381 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7382 [(0,1),(0,0)] D [7380] [] [] [] [((0,0),(0,1))] [7384,7385,7382,7383] CONDITIONAL_S
Y_MEAS 7383 [(0,1)] HALF_D_PLUS_2 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
IDLE 7384 [(0,0)] HALF_D_PLUS_2 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
DISCARD 7385 [(0,1)] 0 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
IDLE 7386 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 7387 [(1,0)] D [] [] [] [] [] [] none
MERGE 7388 [(1,0),(0,0)] D [] [7392,7393,7390,7391] [] [] [((0,0),(1,0))] [] none
DISCARD 7389 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7390 [(1,0),(0,0)] D [7388] [] [] [] [((0,0),(1,0))] [7392,7393,7390,7391] CONDITIONAL_S
Y_MEAS 7391 [(1,0)] HALF_D_PLUS_2 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
IDLE 7392 [(0,0)] HALF_D_PLUS_2 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
DISCARD 7393 [(1,0)] 0 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
IDLE 7394 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 7395 [(0,1)] D [] [] [] [] [] [] none
MERGE 7396 [(0,1),(0,0)] D [] [7400,7401,7398,7399] [] [] [((0,0),(0,1))] [] none
DISCARD 7397 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7398 [(0,1),(0,0)] D [7396] [] [] [] [((0,0),(0,1))] [7400,7401,7398,7399] CONDITIONAL_S
Y_MEAS 7399 [(0,1)] HALF_D_PLUS_2 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
IDLE 7400 [(0,0)] HALF_D_PLUS_2 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
DISCARD 7401 [(0,1)] 0 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
IDLE 7402 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7403 [(1,0)] D [] [] [] [] [] [] none
MERGE 7404 [(1,0),(0,0)] D [] [7408,7409,7406,7407] [] [] [((0,0),(1,0))] [] none
DISCARD 7405 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7406 [(1,0),(0,0)] D [7404] [] [] [] [((0,0),(1,0))] [7408,7409,7406,7407] CONDITIONAL_S
Y_MEAS 7407 [(1,0)] HALF_D_PLUS_2 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
IDLE 7408 [(0,0)] HALF_D_PLUS_2 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
DISCARD 7409 [(1,0)] 0 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
IDLE 7410 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7411 [(0,1)] D [] [] [] [] [] [] none
MERGE 7412 [(0,1),(0,0)] D [] [7416,7417,7414,7415] [] [] [((0,0),(0,1))] [] none
DISCARD 7413 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7414 [(0,1),(0,0)] D [7412] [] [] [] [((0,0),(0,1))] [7416,7417,7414,7415] CONDITIONAL_S
Y_MEAS 7415 [(0,1)] HALF_D_PLUS_2 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
IDLE 7416 [(0,0)] HALF_D_PLUS_2 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
DISCARD 7417 [(0,1)] 0 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
IDLE 7418 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 7419 [(1,0)] D [] [] [] [] [] [] none
MERGE 7420 [(1,0),(0,0)] D [] [7424,7425,7422,7423] [] [] [((0,0),(1,0))] [] none
DISCARD 7421 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7422 [(1,0),(0,0)] D [7420] [] [] [] [((0,0),(1,0))] [7424,7425,7422,7423] CONDITIONAL_S
Y_MEAS 7423 [(1,0)] HALF_D_PLUS_2 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
IDLE 7424 [(0,0)] HALF_D_PLUS_2 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
DISCARD 7425 [(1,0)] 0 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
IDLE 7426 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7427 [(0,1)] D [] [] [] [] [] [] none
MERGE 7428 [(0,1),(0,0)] D [] [7432,7433,7430,7431] [] [] [((0,0),(0,1))] [] none
DISCARD 7429 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7430 [(0,1),(0,0)] D [7428] [] [] [] [((0,0),(0,1))] [7432,7433,7430,7431] CONDITIONAL_S
Y_MEAS 7431 [(0,1)] HALF_D_PLUS_2 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
IDLE 7432 [(0,0)] HALF_D_PLUS_2 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
DISCARD 7433 [(0,1)] 0 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
IDLE 7434 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7435 [(1,0)] D [] [] [] [] [] [] none
MERGE 7436 [(1,0),(0,0)] D [] [7440,7441,7438,7439] [] [] [((0,0),(1,0))] [] none
DISCARD 7437 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7438 [(1,0),(0,0)] D [7436] [] [] [] [((0,0),(1,0))] [7440,7441,7438,7439] CONDITIONAL_S
Y_MEAS 7439 [(1,0)] HALF_D_PLUS_2 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
IDLE 7440 [(0,0)] HALF_D_PLUS_2 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
DISCARD 7441 [(1,0)] 0 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
IDLE 7442 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 7443 [(0,1)] D [] [] [] [] [] [] none
MERGE 7444 [(0,1),(0,0)] D [] [7448,7449,7446,7447] [] [] [((0,0),(0,1))] [] none
DISCARD 7445 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7446 [(0,1),(0,0)] D [7444] [] [] [] [((0,0),(0,1))] [7448,7449,7446,7447] CONDITIONAL_S
Y_MEAS 7447 [(0,1)] HALF_D_PLUS_2 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
IDLE 7448 [(0,0)] HALF_D_PLUS_2 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
DISCARD 7449 [(0,1)] 0 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
IDLE 7450 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7451 [(1,0)] D [] [] [] [] [] [] none
MERGE 7452 [(1,0),(0,0)] D [] [7456,7457,7454,7455] [] [] [((0,0),(1,0))] [] none
DISCARD 7453 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7454 [(1,0),(0,0)] D [7452] [] [] [] [((0,0),(1,0))] [7456,7457,7454,7455] CONDITIONAL_S
Y_MEAS 7455 [(1,0)] HALF_D_PLUS_2 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
IDLE 7456 [(0,0)] HALF_D_PLUS_2 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
DISCARD 7457 [(1,0)] 0 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
IDLE 7458 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 7459 [(0,1)] D [] [] [] [] [] [] none
MERGE 7460 [(0,1),(0,0)] D [] [7464,7465,7462,7463] [] [] [((0,0),(0,1))] [] none
DISCARD 7461 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7462 [(0,1),(0,0)] D [7460] [] [] [] [((0,0),(0,1))] [7464,7465,7462,7463] CONDITIONAL_S
Y_MEAS 7463 [(0,1)] HALF_D_PLUS_2 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
IDLE 7464 [(0,0)] HALF_D_PLUS_2 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
DISCARD 7465 [(0,1)] 0 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
IDLE 7466 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 7467 [(1,0)] D [] [] [] [] [] [] none
MERGE 7468 [(1,0),(0,0)] D [] [7472,7473,7470,7471] [] [] [((0,0),(1,0))] [] none
DISCARD 7469 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7470 [(1,0),(0,0)] D [7468] [] [] [] [((0,0),(1,0))] [7472,7473,7470,7471] CONDITIONAL_S
Y_MEAS 7471 [(1,0)] HALF_D_PLUS_2 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
IDLE 7472 [(0,0)] HALF_D_PLUS_2 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
DISCARD 7473 [(1,0)] 0 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
IDLE 7474 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7475 [(0,1)] D [] [] [] [] [] [] none
MERGE 7476 [(0,1),(0,0)] D [] [7480,7481,7478,7479] [] [] [((0,0),(0,1))] [] none
DISCARD 7477 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7478 [(0,1),(0,0)] D [7476] [] [] [] [((0,0),(0,1))] [7480,7481,7478,7479] CONDITIONAL_S
Y_MEAS 7479 [(0,1)] HALF_D_PLUS_2 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
IDLE 7480 [(0,0)] HALF_D_PLUS_2 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
DISCARD 7481 [(0,1)] 0 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
IDLE 7482 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7483 [(1,0)] D [] [] [] [] [] [] none
MERGE 7484 [(1,0),(0,0)] D [] [7488,7489,7486,7487] [] [] [((0,0),(1,0))] [] none
DISCARD 7485 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7486 [(1,0),(0,0)] D [7484] [] [] [] [((0,0),(1,0))] [7488,7489,7486,7487] CONDITIONAL_S
Y_MEAS 7487 [(1,0)] HALF_D_PLUS_2 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
IDLE 7488 [(0,0)] HALF_D_PLUS_2 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
DISCARD 7489 [(1,0)] 0 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
IDLE 7490 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7491 [(0,1)] D [] [] [] [] [] [] none
MERGE 7492 [(0,1),(0,0)] D [] [7496,7497,7494,7495] [] [] [((0,0),(0,1))] [] none
DISCARD 7493 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7494 [(0,1),(0,0)] D [7492] [] [] [] [((0,0),(0,1))] [7496,7497,7494,7495] CONDITIONAL_S
Y_MEAS 7495 [(0,1)] HALF_D_PLUS_2 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
IDLE 7496 [(0,0)] HALF_D_PLUS_2 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
DISCARD 7497 [(0,1)] 0 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
IDLE 7498 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 7499 [(1,0)] D [] [] [] [] [] [] none
MERGE 7500 [(1,0),(0,0)] D [] [7504,7505,7502,7503] [] [] [((0,0),(1,0))] [] none
DISCARD 7501 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7502 [(1,0),(0,0)] D [7500] [] [] [] [((0,0),(1,0))] [7504,7505,7502,7503] CONDITIONAL_S
Y_MEAS 7503 [(1,0)] HALF_D_PLUS_2 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
IDLE 7504 [(0,0)] HALF_D_PLUS_2 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
DISCARD 7505 [(1,0)] 0 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
IDLE 7506 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 7507 [(0,1)] D [] [] [] [] [] [] none
MERGE 7508 [(0,1),(0,0)] D [] [7512,7513,7510,7511] [] [] [((0,0),(0,1))] [] none
DISCARD 7509 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7510 [(0,1),(0,0)] D [7508] [] [] [] [((0,0),(0,1))] [7512,7513,7510,7511] CONDITIONAL_S
Y_MEAS 7511 [(0,1)] HALF_D_PLUS_2 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
IDLE 7512 [(0,0)] HALF_D_PLUS_2 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
DISCARD 7513 [(0,1)] 0 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
IDLE 7514 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 7515 [(1,0)] D [] [] [] [] [] [] none
MERGE 7516 [(1,0),(0,0)] D [] [7520,7521,7518,7519] [] [] [((0,0),(1,0))] [] none
DISCARD 7517 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7518 [(1,0),(0,0)] D [7516] [] [] [] [((0,0),(1,0))] [7520,7521,7518,7519] CONDITIONAL_S
Y_MEAS 7519 [(1,0)] HALF_D_PLUS_2 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
IDLE 7520 [(0,0)] HALF_D_PLUS_2 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
DISCARD 7521 [(1,0)] 0 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
IDLE 7522 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7523 [(0,1)] D [] [] [] [] [] [] none
MERGE 7524 [(0,1),(0,0)] D [] [7528,7529,7526,7527] [] [] [((0,0),(0,1))] [] none
DISCARD 7525 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7526 [(0,1),(0,0)] D [7524] [] [] [] [((0,0),(0,1))] [7528,7529,7526,7527] CONDITIONAL_S
Y_MEAS 7527 [(0,1)] HALF_D_PLUS_2 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
IDLE 7528 [(0,0)] HALF_D_PLUS_2 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
DISCARD 7529 [(0,1)] 0 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
IDLE 7530 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 7531 [(1,0)] D [] [] [] [] [] [] none
MERGE 7532 [(1,0),(0,0)] D [] [7536,7537,7534,7535] [] [] [((0,0),(1,0))] [] none
DISCARD 7533 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7534 [(1,0),(0,0)] D [7532] [] [] [] [((0,0),(1,0))] [7536,7537,7534,7535] CONDITIONAL_S
Y_MEAS 7535 [(1,0)] HALF_D_PLUS_2 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
IDLE 7536 [(0,0)] HALF_D_PLUS_2 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
DISCARD 7537 [(1,0)] 0 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
IDLE 7538 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 7539 [(0,1)] D [] [] [] [] [] [] none
MERGE 7540 [(0,1),(0,0)] D [] [7544,7545,7542,7543] [] [] [((0,0),(0,1))] [] none
DISCARD 7541 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7542 [(0,1),(0,0)] D [7540] [] [] [] [((0,0),(0,1))] [7544,7545,7542,7543] CONDITIONAL_S
Y_MEAS 7543 [(0,1)] HALF_D_PLUS_2 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
IDLE 7544 [(0,0)] HALF_D_PLUS_2 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
DISCARD 7545 [(0,1)] 0 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
IDLE 7546 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 7547 [(1,0)] D [] [] [] [] [] [] none
MERGE 7548 [(1,0),(0,0)] D [] [7552,7553,7550,7551] [] [] [((0,0),(1,0))] [] none
DISCARD 7549 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7550 [(1,0),(0,0)] D [7548] [] [] [] [((0,0),(1,0))] [7552,7553,7550,7551] CONDITIONAL_S
Y_MEAS 7551 [(1,0)] HALF_D_PLUS_2 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
IDLE 7552 [(0,0)] HALF_D_PLUS_2 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
DISCARD 7553 [(1,0)] 0 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
IDLE 7554 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7555 [(0,1)] D [] [] [] [] [] [] none
MERGE 7556 [(0,1),(0,0)] D [] [7560,7561,7558,7559] [] [] [((0,0),(0,1))] [] none
DISCARD 7557 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7558 [(0,1),(0,0)] D [7556] [] [] [] [((0,0),(0,1))] [7560,7561,7558,7559] CONDITIONAL_S
Y_MEAS 7559 [(0,1)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7560 [(0,0)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
DISCARD 7561 [(0,1)] 0 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7562 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 7563 [(1,0)] D [] [] [] [] [] [] none
MERGE 7564 [(1,0),(0,0)] D [] [7568,7569,7566,7567] [] [] [((0,0),(1,0))] [] none
DISCARD 7565 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7566 [(1,0),(0,0)] D [7564] [] [] [] [((0,0),(1,0))] [7568,7569,7566,7567] CONDITIONAL_S
Y_MEAS 7567 [(1,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7568 [(0,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
DISCARD 7569 [(1,0)] 0 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7570 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7571 [(0,1)] D [] [] [] [] [] [] none
MERGE 7572 [(0,1),(0,0)] D [] [7576,7577,7574,7575] [] [] [((0,0),(0,1))] [] none
DISCARD 7573 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7574 [(0,1),(0,0)] D [7572] [] [] [] [((0,0),(0,1))] [7576,7577,7574,7575] CONDITIONAL_S
Y_MEAS 7575 [(0,1)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7576 [(0,0)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
DISCARD 7577 [(0,1)] 0 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7578 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 7579 [(1,0)] D [] [] [] [] [] [] none
MERGE 7580 [(1,0),(0,0)] D [] [7584,7585,7582,7583] [] [] [((0,0),(1,0))] [] none
DISCARD 7581 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7582 [(1,0),(0,0)] D [7580] [] [] [] [((0,0),(1,0))] [7584,7585,7582,7583] CONDITIONAL_S
Y_MEAS 7583 [(1,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7584 [(0,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
DISCARD 7585 [(1,0)] 0 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7586 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 7587 [(0,1)] D [] [] [] [] [] [] none
MERGE 7588 [(0,1),(0,0)] D [] [7592,7593,7590,7591] [] [] [((0,0),(0,1))] [] none
DISCARD 7589 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7590 [(0,1),(0,0)] D [7588] [] [] [] [((0,0),(0,1))] [7592,7593,7590,7591] CONDITIONAL_S
Y_MEAS 7591 [(0,1)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7592 [(0,0)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
DISCARD 7593 [(0,1)] 0 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7594 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 7595 [(1,0)] D [] [] [] [] [] [] none
MERGE 7596 [(1,0),(0,0)] D [] [7600,7601,7598,7599] [] [] [((0,0),(1,0))] [] none
DISCARD 7597 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7598 [(1,0),(0,0)] D [7596] [] [] [] [((0,0),(1,0))] [7600,7601,7598,7599] CONDITIONAL_S
Y_MEAS 7599 [(1,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7600 [(0,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
DISCARD 7601 [(1,0)] 0 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7602 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7603 [(0,1)] D [] [] [] [] [] [] none
MERGE 7604 [(0,1),(0,0)] D [] [7608,7609,7606,7607] [] [] [((0,0),(0,1))] [] none
DISCARD 7605 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7606 [(0,1),(0,0)] D [7604] [] [] [] [((0,0),(0,1))] [7608,7609,7606,7607] CONDITIONAL_S
Y_MEAS 7607 [(0,1)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7608 [(0,0)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
DISCARD 7609 [(0,1)] 0 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7610 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7611 [(1,0)] D [] [] [] [] [] [] none
MERGE 7612 [(1,0),(0,0)] D [] [7616,7617,7614,7615] [] [] [((0,0),(1,0))] [] none
DISCARD 7613 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7614 [(1,0),(0,0)] D [7612] [] [] [] [((0,0),(1,0))] [7616,7617,7614,7615] CONDITIONAL_S
Y_MEAS 7615 [(1,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7616 [(0,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
DISCARD 7617 [(1,0)] 0 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7618 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 7619 [(0,1)] D [] [] [] [] [] [] none
MERGE 7620 [(0,1),(0,0)] D [] [7624,7625,7622,7623] [] [] [((0,0),(0,1))] [] none
DISCARD 7621 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7622 [(0,1),(0,0)] D [7620] [] [] [] [((0,0),(0,1))] [7624,7625,7622,7623] CONDITIONAL_S
Y_MEAS 7623 [(0,1)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7624 [(0,0)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
DISCARD 7625 [(0,1)] 0 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7626 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7627 [(1,0)] D [] [] [] [] [] [] none
MERGE 7628 [(1,0),(0,0)] D [] [7632,7633,7630,7631] [] [] [((0,0),(1,0))] [] none
DISCARD 7629 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7630 [(1,0),(0,0)] D [7628] [] [] [] [((0,0),(1,0))] [7632,7633,7630,7631] CONDITIONAL_S
Y_MEAS 7631 [(1,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7632 [(0,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
DISCARD 7633 [(1,0)] 0 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7634 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 7635 [(0,1)] D [] [] [] [] [] [] none
MERGE 7636 [(0,1),(0,0)] D [] [7640,7641,7638,7639] [] [] [((0,0),(0,1))] [] none
DISCARD 7637 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7638 [(0,1),(0,0)] D [7636] [] [] [] [((0,0),(0,1))] [7640,7641,7638,7639] CONDITIONAL_S
Y_MEAS 7639 [(0,1)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7640 [(0,0)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
DISCARD 7641 [(0,1)] 0 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7642 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7643 [(1,0)] D [] [] [] [] [] [] none
MERGE 7644 [(1,0),(0,0)] D [] [7648,7649,7646,7647] [] [] [((0,0),(1,0))] [] none
DISCARD 7645 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7646 [(1,0),(0,0)] D [7644] [] [] [] [((0,0),(1,0))] [7648,7649,7646,7647] CONDITIONAL_S
Y_MEAS 7647 [(1,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7648 [(0,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
DISCARD 7649 [(1,0)] 0 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7650 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7651 [(0,1)] D [] [] [] [] [] [] none
MERGE 7652 [(0,1),(0,0)] D [] [7656,7657,7654,7655] [] [] [((0,0),(0,1))] [] none
DISCARD 7653 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7654 [(0,1),(0,0)] D [7652] [] [] [] [((0,0),(0,1))] [7656,7657,7654,7655] CONDITIONAL_S
Y_MEAS 7655 [(0,1)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7656 [(0,0)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
DISCARD 7657 [(0,1)] 0 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7658 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 7659 [(1,0)] D [] [] [] [] [] [] none
MERGE 7660 [(1,0),(0,0)] D [] [7664,7665,7662,7663] [] [] [((0,0),(1,0))] [] none
DISCARD 7661 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7662 [(1,0),(0,0)] D [7660] [] [] [] [((0,0),(1,0))] [7664,7665,7662,7663] CONDITIONAL_S
Y_MEAS 7663 [(1,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7664 [(0,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
DISCARD 7665 [(1,0)] 0 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7666 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7667 [(0,1)] D [] [] [] [] [] [] none
MERGE 7668 [(0,1),(0,0)] D [] [7672,7673,7670,7671] [] [] [((0,0),(0,1))] [] none
DISCARD 7669 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7670 [(0,1),(0,0)] D [7668] [] [] [] [((0,0),(0,1))] [7672,7673,7670,7671] CONDITIONAL_S
Y_MEAS 7671 [(0,1)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7672 [(0,0)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
DISCARD 7673 [(0,1)] 0 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7674 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 7675 [(1,0)] D [] [] [] [] [] [] none
MERGE 7676 [(1,0),(0,0)] D [] [7680,7681,7678,7679] [] [] [((0,0),(1,0))] [] none
DISCARD 7677 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7678 [(1,0),(0,0)] D [7676] [] [] [] [((0,0),(1,0))] [7680,7681,7678,7679] CONDITIONAL_S
Y_MEAS 7679 [(1,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7680 [(0,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
DISCARD 7681 [(1,0)] 0 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7682 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7683 [(0,1)] D [] [] [] [] [] [] none
MERGE 7684 [(0,1),(0,0)] D [] [7688,7689,7686,7687] [] [] [((0,0),(0,1))] [] none
DISCARD 7685 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7686 [(0,1),(0,0)] D [7684] [] [] [] [((0,0),(0,1))] [7688,7689,7686,7687] CONDITIONAL_S
Y_MEAS 7687 [(0,1)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7688 [(0,0)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
DISCARD 7689 [(0,1)] 0 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7690 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7691 [(1,0)] D [] [] [] [] [] [] none
MERGE 7692 [(1,0),(0,0)] D [] [7696,7697,7694,7695] [] [] [((0,0),(1,0))] [] none
DISCARD 7693 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7694 [(1,0),(0,0)] D [7692] [] [] [] [((0,0),(1,0))] [7696,7697,7694,7695] CONDITIONAL_S
Y_MEAS 7695 [(1,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7696 [(0,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
DISCARD 7697 [(1,0)] 0 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7698 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 7699 [(0,1)] D [] [] [] [] [] [] none
MERGE 7700 [(0,1),(0,0)] D [] [7704,7705,7702,7703] [] [] [((0,0),(0,1))] [] none
DISCARD 7701 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7702 [(0,1),(0,0)] D [7700] [] [] [] [((0,0),(0,1))] [7704,7705,7702,7703] CONDITIONAL_S
Y_MEAS 7703 [(0,1)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7704 [(0,0)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
DISCARD 7705 [(0,1)] 0 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7706 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 7707 [(1,0)] D [] [] [] [] [] [] none
MERGE 7708 [(1,0),(0,0)] D [] [7712,7713,7710,7711] [] [] [((0,0),(1,0))] [] none
DISCARD 7709 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7710 [(1,0),(0,0)] D [7708] [] [] [] [((0,0),(1,0))] [7712,7713,7710,7711] CONDITIONAL_S
Y_MEAS 7711 [(1,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7712 [(0,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
DISCARD 7713 [(1,0)] 0 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7714 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 7715 [(0,1)] D [] [] [] [] [] [] none
MERGE 7716 [(0,1),(0,0)] D [] [7720,7721,7718,7719] [] [] [((0,0),(0,1))] [] none
DISCARD 7717 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7718 [(0,1),(0,0)] D [7716] [] [] [] [((0,0),(0,1))] [7720,7721,7718,7719] CONDITIONAL_S
Y_MEAS 7719 [(0,1)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7720 [(0,0)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
DISCARD 7721 [(0,1)] 0 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7722 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 7723 [(1,0)] D [] [] [] [] [] [] none
MERGE 7724 [(1,0),(0,0)] D [] [7728,7729,7726,7727] [] [] [((0,0),(1,0))] [] none
DISCARD 7725 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7726 [(1,0),(0,0)] D [7724] [] [] [] [((0,0),(1,0))] [7728,7729,7726,7727] CONDITIONAL_S
Y_MEAS 7727 [(1,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7728 [(0,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
DISCARD 7729 [(1,0)] 0 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7730 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 7731 [(0,1)] D [] [] [] [] [] [] none
MERGE 7732 [(0,1),(0,0)] D [] [7736,7737,7734,7735] [] [] [((0,0),(0,1))] [] none
DISCARD 7733 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7734 [(0,1),(0,0)] D [7732] [] [] [] [((0,0),(0,1))] [7736,7737,7734,7735] CONDITIONAL_S
Y_MEAS 7735 [(0,1)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7736 [(0,0)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
DISCARD 7737 [(0,1)] 0 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7738 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7739 [(1,0)] D [] [] [] [] [] [] none
MERGE 7740 [(1,0),(0,0)] D [] [7744,7745,7742,7743] [] [] [((0,0),(1,0))] [] none
DISCARD 7741 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7742 [(1,0),(0,0)] D [7740] [] [] [] [((0,0),(1,0))] [7744,7745,7742,7743] CONDITIONAL_S
Y_MEAS 7743 [(1,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7744 [(0,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
DISCARD 7745 [(1,0)] 0 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7746 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7747 [(0,1)] D [] [] [] [] [] [] none
MERGE 7748 [(0,1),(0,0)] D [] [7752,7753,7750,7751] [] [] [((0,0),(0,1))] [] none
DISCARD 7749 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7750 [(0,1),(0,0)] D [7748] [] [] [] [((0,0),(0,1))] [7752,7753,7750,7751] CONDITIONAL_S
Y_MEAS 7751 [(0,1)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7752 [(0,0)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
DISCARD 7753 [(0,1)] 0 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7754 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7755 [(1,0)] D [] [] [] [] [] [] none
MERGE 7756 [(1,0),(0,0)] D [] [7760,7761,7758,7759] [] [] [((0,0),(1,0))] [] none
DISCARD 7757 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7758 [(1,0),(0,0)] D [7756] [] [] [] [((0,0),(1,0))] [7760,7761,7758,7759] CONDITIONAL_S
Y_MEAS 7759 [(1,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7760 [(0,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
DISCARD 7761 [(1,0)] 0 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7762 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 7763 [(0,1)] D [] [] [] [] [] [] none
MERGE 7764 [(0,1),(0,0)] D [] [7768,7769,7766,7767] [] [] [((0,0),(0,1))] [] none
DISCARD 7765 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7766 [(0,1),(0,0)] D [7764] [] [] [] [((0,0),(0,1))] [7768,7769,7766,7767] CONDITIONAL_S
Y_MEAS 7767 [(0,1)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7768 [(0,0)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
DISCARD 7769 [(0,1)] 0 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7770 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7771 [(1,0)] D [] [] [] [] [] [] none
MERGE 7772 [(1,0),(0,0)] D [] [7776,7777,7774,7775] [] [] [((0,0),(1,0))] [] none
DISCARD 7773 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7774 [(1,0),(0,0)] D [7772] [] [] [] [((0,0),(1,0))] [7776,7777,7774,7775] CONDITIONAL_S
Y_MEAS 7775 [(1,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7776 [(0,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
DISCARD 7777 [(1,0)] 0 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7778 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7779 [(0,1)] D [] [] [] [] [] [] none
MERGE 7780 [(0,1),(0,0)] D [] [7784,7785,7782,7783] [] [] [((0,0),(0,1))] [] none
DISCARD 7781 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7782 [(0,1),(0,0)] D [7780] [] [] [] [((0,0),(0,1))] [7784,7785,7782,7783] CONDITIONAL_S
Y_MEAS 7783 [(0,1)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7784 [(0,0)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
DISCARD 7785 [(0,1)] 0 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7786 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7787 [(1,0)] D [] [] [] [] [] [] none
MERGE 7788 [(1,0),(0,0)] D [] [7792,7793,7790,7791] [] [] [((0,0),(1,0))] [] none
DISCARD 7789 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7790 [(1,0),(0,0)] D [7788] [] [] [] [((0,0),(1,0))] [7792,7793,7790,7791] CONDITIONAL_S
Y_MEAS 7791 [(1,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7792 [(0,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
DISCARD 7793 [(1,0)] 0 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7794 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 7795 [(0,1)] D [] [] [] [] [] [] none
MERGE 7796 [(0,1),(0,0)] D [] [7800,7801,7798,7799] [] [] [((0,0),(0,1))] [] none
DISCARD 7797 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7798 [(0,1),(0,0)] D [7796] [] [] [] [((0,0),(0,1))] [7800,7801,7798,7799] CONDITIONAL_S
Y_MEAS 7799 [(0,1)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7800 [(0,0)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
DISCARD 7801 [(0,1)] 0 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7802 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7803 [(1,0)] D [] [] [] [] [] [] none
MERGE 7804 [(1,0),(0,0)] D [] [7808,7809,7806,7807] [] [] [((0,0),(1,0))] [] none
DISCARD 7805 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7806 [(1,0),(0,0)] D [7804] [] [] [] [((0,0),(1,0))] [7808,7809,7806,7807] CONDITIONAL_S
Y_MEAS 7807 [(1,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7808 [(0,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
DISCARD 7809 [(1,0)] 0 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7810 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 7811 [(0,1)] D [] [] [] [] [] [] none
MERGE 7812 [(0,1),(0,0)] D [] [7816,7817,7814,7815] [] [] [((0,0),(0,1))] [] none
DISCARD 7813 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7814 [(0,1),(0,0)] D [7812] [] [] [] [((0,0),(0,1))] [7816,7817,7814,7815] CONDITIONAL_S
Y_MEAS 7815 [(0,1)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7816 [(0,0)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
DISCARD 7817 [(0,1)] 0 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7818 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7819 [(1,0)] D [] [] [] [] [] [] none
MERGE 7820 [(1,0),(0,0)] D [] [7824,7825,7822,7823] [] [] [((0,0),(1,0))] [] none
DISCARD 7821 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7822 [(1,0),(0,0)] D [7820] [] [] [] [((0,0),(1,0))] [7824,7825,7822,7823] CONDITIONAL_S
Y_MEAS 7823 [(1,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7824 [(0,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
DISCARD 7825 [(1,0)] 0 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7826 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 7827 [(0,1)] D [] [] [] [] [] [] none
MERGE 7828 [(0,1),(0,0)] D [] [7832,7833,7830,7831] [] [] [((0,0),(0,1))] [] none
DISCARD 7829 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7830 [(0,1),(0,0)] D [7828] [] [] [] [((0,0),(0,1))] [7832,7833,7830,7831] CONDITIONAL_S
Y_MEAS 7831 [(0,1)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7832 [(0,0)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
DISCARD 7833 [(0,1)] 0 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7834 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 7835 [(1,0)] D [] [] [] [] [] [] none
MERGE 7836 [(1,0),(0,0)] D [] [7840,7841,7838,7839] [] [] [((0,0),(1,0))] [] none
DISCARD 7837 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7838 [(1,0),(0,0)] D [7836] [] [] [] [((0,0),(1,0))] [7840,7841,7838,7839] CONDITIONAL_S
Y_MEAS 7839 [(1,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7840 [(0,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
DISCARD 7841 [(1,0)] 0 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7842 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7843 [(0,1)] D [] [] [] [] [] [] none
MERGE 7844 [(0,1),(0,0)] D [] [7848,7849,7846,7847] [] [] [((0,0),(0,1))] [] none
DISCARD 7845 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7846 [(0,1),(0,0)] D [7844] [] [] [] [((0,0),(0,1))] [7848,7849,7846,7847] CONDITIONAL_S
Y_MEAS 7847 [(0,1)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7848 [(0,0)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
DISCARD 7849 [(0,1)] 0 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7850 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7851 [(1,0)] D [] [] [] [] [] [] none
MERGE 7852 [(1,0),(0,0)] D [] [7856,7857,7854,7855] [] [] [((0,0),(1,0))] [] none
DISCARD 7853 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7854 [(1,0),(0,0)] D [7852] [] [] [] [((0,0),(1,0))] [7856,7857,7854,7855] CONDITIONAL_S
Y_MEAS 7855 [(1,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7856 [(0,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
DISCARD 7857 [(1,0)] 0 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7858 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 7859 [(0,1)] D [] [] [] [] [] [] none
MERGE 7860 [(0,1),(0,0)] D [] [7864,7865,7862,7863] [] [] [((0,0),(0,1))] [] none
DISCARD 7861 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7862 [(0,1),(0,0)] D [7860] [] [] [] [((0,0),(0,1))] [7864,7865,7862,7863] CONDITIONAL_S
Y_MEAS 7863 [(0,1)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7864 [(0,0)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
DISCARD 7865 [(0,1)] 0 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7866 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7867 [(1,0)] D [] [] [] [] [] [] none
MERGE 7868 [(1,0),(0,0)] D [] [7872,7873,7870,7871] [] [] [((0,0),(1,0))] [] none
DISCARD 7869 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7870 [(1,0),(0,0)] D [7868] [] [] [] [((0,0),(1,0))] [7872,7873,7870,7871] CONDITIONAL_S
Y_MEAS 7871 [(1,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7872 [(0,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
DISCARD 7873 [(1,0)] 0 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7874 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 7875 [(0,1)] D [] [] [] [] [] [] none
MERGE 7876 [(0,1),(0,0)] D [] [7880,7881,7878,7879] [] [] [((0,0),(0,1))] [] none
DISCARD 7877 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7878 [(0,1),(0,0)] D [7876] [] [] [] [((0,0),(0,1))] [7880,7881,7878,7879] CONDITIONAL_S
Y_MEAS 7879 [(0,1)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7880 [(0,0)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
DISCARD 7881 [(0,1)] 0 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7882 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7883 [(1,0)] D [] [] [] [] [] [] none
MERGE 7884 [(1,0),(0,0)] D [] [7888,7889,7886,7887] [] [] [((0,0),(1,0))] [] none
DISCARD 7885 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7886 [(1,0),(0,0)] D [7884] [] [] [] [((0,0),(1,0))] [7888,7889,7886,7887] CONDITIONAL_S
Y_MEAS 7887 [(1,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7888 [(0,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
DISCARD 7889 [(1,0)] 0 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7890 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7891 [(0,1)] D [] [] [] [] [] [] none
MERGE 7892 [(0,1),(0,0)] D [] [7896,7897,7894,7895] [] [] [((0,0),(0,1))] [] none
DISCARD 7893 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7894 [(0,1),(0,0)] D [7892] [] [] [] [((0,0),(0,1))] [7896,7897,7894,7895] CONDITIONAL_S
Y_MEAS 7895 [(0,1)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7896 [(0,0)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
DISCARD 7897 [(0,1)] 0 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7898 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7899 [(1,0)] D [] [] [] [] [] [] none
MERGE 7900 [(1,0),(0,0)] D [] [7904,7905,7902,7903] [] [] [((0,0),(1,0))] [] none
DISCARD 7901 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7902 [(1,0),(0,0)] D [7900] [] [] [] [((0,0),(1,0))] [7904,7905,7902,7903] CONDITIONAL_S
Y_MEAS 7903 [(1,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7904 [(0,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
DISCARD 7905 [(1,0)] 0 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7906 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7907 [(0,1)] D [] [] [] [] [] [] none
MERGE 7908 [(0,1),(0,0)] D [] [7912,7913,7910,7911] [] [] [((0,0),(0,1))] [] none
DISCARD 7909 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7910 [(0,1),(0,0)] D [7908] [] [] [] [((0,0),(0,1))] [7912,7913,7910,7911] CONDITIONAL_S
Y_MEAS 7911 [(0,1)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7912 [(0,0)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
DISCARD 7913 [(0,1)] 0 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7914 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 7915 [(1,0)] D [] [] [] [] [] [] none
MERGE 7916 [(1,0),(0,0)] D [] [7920,7921,7918,7919] [] [] [((0,0),(1,0))] [] none
DISCARD 7917 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7918 [(1,0),(0,0)] D [7916] [] [] [] [((0,0),(1,0))] [7920,7921,7918,7919] CONDITIONAL_S
Y_MEAS 7919 [(1,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7920 [(0,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
DISCARD 7921 [(1,0)] 0 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7922 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 7923 [(0,1)] D [] [] [] [] [] [] none
MERGE 7924 [(0,1),(0,0)] D [] [7928,7929,7926,7927] [] [] [((0,0),(0,1))] [] none
DISCARD 7925 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7926 [(0,1),(0,0)] D [7924] [] [] [] [((0,0),(0,1))] [7928,7929,7926,7927] CONDITIONAL_S
Y_MEAS 7927 [(0,1)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7928 [(0,0)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
DISCARD 7929 [(0,1)] 0 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7930 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7931 [(1,0)] D [] [] [] [] [] [] none
MERGE 7932 [(1,0),(0,0)] D [] [7936,7937,7934,7935] [] [] [((0,0),(1,0))] [] none
DISCARD 7933 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7934 [(1,0),(0,0)] D [7932] [] [] [] [((0,0),(1,0))] [7936,7937,7934,7935] CONDITIONAL_S
Y_MEAS 7935 [(1,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7936 [(0,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
DISCARD 7937 [(1,0)] 0 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7938 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 7939 [(0,1)] D [] [] [] [] [] [] none
MERGE 7940 [(0,1),(0,0)] D [] [7944,7945,7942,7943] [] [] [((0,0),(0,1))] [] none
DISCARD 7941 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7942 [(0,1),(0,0)] D [7940] [] [] [] [((0,0),(0,1))] [7944,7945,7942,7943] CONDITIONAL_S
Y_MEAS 7943 [(0,1)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7944 [(0,0)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
DISCARD 7945 [(0,1)] 0 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7946 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 7947 [(1,0)] D [] [] [] [] [] [] none
MERGE 7948 [(1,0),(0,0)] D [] [7952,7953,7950,7951] [] [] [((0,0),(1,0))] [] none
DISCARD 7949 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7950 [(1,0),(0,0)] D [7948] [] [] [] [((0,0),(1,0))] [7952,7953,7950,7951] CONDITIONAL_S
Y_MEAS 7951 [(1,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7952 [(0,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
DISCARD 7953 [(1,0)] 0 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7954 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7955 [(0,1)] D [] [] [] [] [] [] none
MERGE 7956 [(0,1),(0,0)] D [] [7960,7961,7958,7959] [] [] [((0,0),(0,1))] [] none
DISCARD 7957 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7958 [(0,1),(0,0)] D [7956] [] [] [] [((0,0),(0,1))] [7960,7961,7958,7959] CONDITIONAL_S
Y_MEAS 7959 [(0,1)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7960 [(0,0)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
DISCARD 7961 [(0,1)] 0 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7962 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7963 [(1,0)] D [] [] [] [] [] [] none
MERGE 7964 [(1,0),(0,0)] D [] [7968,7969,7966,7967] [] [] [((0,0),(1,0))] [] none
DISCARD 7965 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7966 [(1,0),(0,0)] D [7964] [] [] [] [((0,0),(1,0))] [7968,7969,7966,7967] CONDITIONAL_S
Y_MEAS 7967 [(1,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7968 [(0,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
DISCARD 7969 [(1,0)] 0 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7970 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 7971 [(0,1)] D [] [] [] [] [] [] none
MERGE 7972 [(0,1),(0,0)] D [] [7976,7977,7974,7975] [] [] [((0,0),(0,1))] [] none
DISCARD 7973 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7974 [(0,1),(0,0)] D [7972] [] [] [] [((0,0),(0,1))] [7976,7977,7974,7975] CONDITIONAL_S
Y_MEAS 7975 [(0,1)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7976 [(0,0)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
DISCARD 7977 [(0,1)] 0 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7978 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7979 [(1,0)] D [] [] [] [] [] [] none
MERGE 7980 [(1,0),(0,0)] D [] [7984,7985,7982,7983] [] [] [((0,0),(1,0))] [] none
DISCARD 7981 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7982 [(1,0),(0,0)] D [7980] [] [] [] [((0,0),(1,0))] [7984,7985,7982,7983] CONDITIONAL_S
Y_MEAS 7983 [(1,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7984 [(0,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
DISCARD 7985 [(1,0)] 0 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7986 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7987 [(0,1)] D [] [] [] [] [] [] none
MERGE 7988 [(0,1),(0,0)] D [] [7992,7993,7990,7991] [] [] [((0,0),(0,1))] [] none
DISCARD 7989 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7990 [(0,1),(0,0)] D [7988] [] [] [] [((0,0),(0,1))] [7992,7993,7990,7991] CONDITIONAL_S
Y_MEAS 7991 [(0,1)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
IDLE 7992 [(0,0)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7993 [(0,1)] 0 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7994 [(0,0)] 0 [] [] [] [] [] [] none