unsigned long F_1 ( T_1 V_1 , T_2 V_2 ,\r\nunsigned long V_3 , T_3 V_4 )\r\n{\r\nT_4 V_5 = F_2 ( V_1 ) ;\r\nunsigned V_6 ;\r\nif ( ( V_3 % V_7 ) + V_4 <= V_7 )\r\nreturn F_3 ( V_5 , V_2 ) + ( V_3 % V_7 ) ;\r\nif ( ( V_3 % V_8 ) + V_4 > V_8 ) {\r\nF_4 ( V_9 L_1\r\nL_2 ,\r\nV_5 , V_2 , V_3 , V_4 ) ;\r\nreturn 0 ;\r\n}\r\nV_3 &= ~ ( V_8 - 1 ) ;\r\nfor ( V_6 = 0 ; V_6 < V_10 ; V_6 ++ ) {\r\nif ( F_5 ( V_6 , F_6 ( V_1 ) -> V_11 ) )\r\ncontinue;\r\nF_7 ( V_5 , V_6 , V_12 , V_2 , V_3 ) ;\r\n( void ) F_8 ( F_9 ( V_5 , V_6 ) ) ;\r\nreturn F_10 ( V_5 , V_2 ) + ( V_3 % V_8 ) ;\r\n}\r\nF_4 ( V_9 L_3\r\nL_4 ,\r\nV_5 , V_2 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( T_4 V_5 , int V_13 , int V_14 )\r\n{\r\nT_5 V_15 ;\r\nint V_16 ;\r\nV_16 = F_12 ( V_13 ) ;\r\nV_15 . V_17 = F_13 ( V_5 , V_16 ) ;\r\nV_15 . V_18 = 1 ;\r\nV_15 . V_19 = 0 ;\r\nV_15 . V_20 = 0 ;\r\nV_15 . V_21 = V_22 ? 1 : 0 ;\r\nV_15 . V_23 = V_14 ;\r\nF_14 ( V_5 , V_16 , V_15 . V_17 ) ;\r\n}\r\nstatic void F_15 ( T_4 V_5 )\r\n{\r\nT_6 V_24 ;\r\nT_7 V_25 ;\r\nunsigned V_6 ;\r\nV_24 = F_13 ( V_5 , V_26 ) ;\r\nF_14 ( V_5 , V_26 , 0 ) ;\r\nV_25 . V_27 = F_13 ( V_5 , V_28 ) ;\r\nif ( V_25 . V_29 ) {\r\nF_11 ( V_5 , 0 , 3 ) ;\r\n} else {\r\nF_11 ( V_5 , 0 , 1 ) ;\r\n}\r\nfor ( V_6 = V_30 ; V_6 <= V_31 ; V_6 ++ )\r\nF_11 ( V_5 , V_6 , 3 ) ;\r\nF_14 ( V_5 , V_26 , V_24 ) ;\r\n}\r\nvoid F_16 ( T_1 V_1 )\r\n{\r\nT_4 V_5 = F_2 ( V_1 ) ;\r\nunsigned V_6 ;\r\nF_17 ( F_6 ( V_1 ) -> V_11 , V_10 ) ;\r\nfor ( V_6 = 0 ; V_6 < V_10 ; V_6 ++ )\r\nF_18 ( V_5 , V_6 ) ;\r\nF_15 ( V_5 ) ;\r\n}
