Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:53:32 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.604        0.000                      0                 2561        0.044        0.000                      0                 2561        3.225        0.000                       0                   965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.604        0.000                      0                 2561        0.044        0.000                      0                 2561        3.225        0.000                       0                   965  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[11]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[14]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[14]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.397ns (32.648%)  route 2.882ns (67.352%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.789     4.315    div_pipe0/out_reg[31]_0
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y114        FDRE                                         r  div_pipe0/out_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y114        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.397ns (32.778%)  route 2.865ns (67.222%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.772     4.298    div_pipe0/out_reg[31]_0
    SLICE_X29Y111        FDRE                                         r  div_pipe0/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X29Y111        FDRE                                         r  div_pipe0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y111        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.397ns (32.817%)  route 2.860ns (67.183%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm5/clk
    SLICE_X22Y97         FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm5/out_reg[2]/Q
                         net (fo=18, routed)          0.332     0.464    fsm5/out_reg_n_1_[2]
    SLICE_X22Y97         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.657 f  fsm5/out[3]_i_6/O
                         net (fo=2, routed)           0.264     0.921    fsm5/out[3]_i_6_n_1
    SLICE_X23Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.035 f  fsm5/out[31]_i_5__0/O
                         net (fo=3, routed)           0.124     1.159    fsm2/out_reg[31]_0
    SLICE_X25Y97         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     1.223 f  fsm2/running_i_2/O
                         net (fo=143, routed)         0.418     1.641    add2/out_reg[31]
    SLICE_X26Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.789 r  add2/dividend[7]_i_29/O
                         net (fo=1, routed)           0.012     1.801    add2/dividend[7]_i_29_n_1
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.998 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.060     2.058    add2/dividend_reg[7]_i_18_n_1
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.081 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.109    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.132 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.160    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.305 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.374     2.679    add2/out[29]
    SLICE_X31Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     2.717 f  add2/out[31]_i_10/O
                         net (fo=1, routed)           0.120     2.837    add2/out[31]_i_10_n_1
    SLICE_X31Y92         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     3.011 f  add2/out[31]_i_3/O
                         net (fo=3, routed)           0.333     3.344    add2/out[31]_i_3_n_1
    SLICE_X28Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.526 r  add2/out[31]_i_1/O
                         net (fo=32, routed)          0.767     4.293    div_pipe0/out_reg[31]_0
    SLICE_X30Y113        FDRE                                         r  div_pipe0/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.024     7.024    div_pipe0/clk
    SLICE_X30Y113        FDRE                                         r  div_pipe0/out_reg[16]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y113        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     6.917    div_pipe0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X28Y96         FDRE                                         r  mult_pipe1/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_reg[29]/Q
                         net (fo=1, routed)           0.060     0.110    bin_read1_0/Q[29]
    SLICE_X27Y96         FDRE                                         r  bin_read1_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X27Y96         FDRE                                         r  bin_read1_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y96         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X30Y96         FDRE                                         r  mult_pipe1/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.058     0.109    mult_pipe1/p_1_in[3]
    SLICE_X30Y97         FDRE                                         r  mult_pipe1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    mult_pipe1/clk
    SLICE_X30Y97         FDRE                                         r  mult_pipe1/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y97         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X30Y114        FDRE                                         r  div_pipe0/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[11]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[11]
    SLICE_X30Y114        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[11]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[11]_i_1_n_1
    SLICE_X30Y114        FDRE                                         r  div_pipe0/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X30Y114        FDRE                                         r  div_pipe0/quotient_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y114        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X30Y117        FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[18]
    SLICE_X30Y117        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[18]_i_1_n_1
    SLICE_X30Y117        FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X30Y117        FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X30Y112        FDRE                                         r  div_pipe0/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[3]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[3]
    SLICE_X30Y112        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[3]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[3]_i_1_n_1
    SLICE_X30Y112        FDRE                                         r  div_pipe0/quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X30Y112        FDRE                                         r  div_pipe0/quotient_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X30Y112        FDRE                                         r  div_pipe0/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[6]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[6]
    SLICE_X30Y112        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[6]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[6]_i_1_n_1
    SLICE_X30Y112        FDRE                                         r  div_pipe0/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X30Y112        FDRE                                         r  div_pipe0/quotient_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y112        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X30Y116        FDRE                                         r  div_pipe0/quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[9]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[9]
    SLICE_X30Y116        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[9]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[9]_i_1_n_1
    SLICE_X30Y116        FDRE                                         r  div_pipe0/quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X30Y116        FDRE                                         r  div_pipe0/quotient_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y116        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X26Y100        FDRE                                         r  mult_pipe0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[11]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read0_0/Q[11]
    SLICE_X26Y99         FDRE                                         r  bin_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X26Y99         FDRE                                         r  bin_read0_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y99         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X30Y117        FDRE                                         r  div_pipe0/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[19]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[19]
    SLICE_X30Y117        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe0/quotient[19]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[19]_i_1_n_1
    SLICE_X30Y117        FDRE                                         r  div_pipe0/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X30Y117        FDRE                                         r  div_pipe0/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y117        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X23Y96         FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.080    par_reset0/par_done_reg3_out
    SLICE_X23Y96         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  par_reset0/out[0]_i_1__14/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg3/out_reg[0]_0
    SLICE_X23Y96         FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    par_done_reg3/clk
    SLICE_X23Y96         FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y96         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y43  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y42  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y38  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y40  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y47  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y46  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y97   alpha_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y113  alpha_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y97   alpha_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y113  alpha_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y115  alpha_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y97   alpha_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y97   alpha_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y113  alpha_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y113  alpha_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y115  alpha_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y115  alpha_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y114  alpha_0/out_reg[12]/C



