Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 27 22:23:26 2026
| Host         : C27-5CG3121G2J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               23          
TIMING-18  Warning           Missing input or output delay                       6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.598      -33.291                     23                  367        0.071        0.000                      0                  367        3.000        0.000                       0                   206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                  ------------         ----------      --------------
sys_clk_pin                                            {0.000 5.000}        10.000          100.000         
video_final/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                   {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                   {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                  4.844        0.000                      0                  170        0.179        0.000                      0                  170        4.500        0.000                       0                    71  
video_final/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                        16.706        0.000                      0                  138        0.071        0.000                      0                  138       19.500        0.000                       0                    85  
  clk_out2_clk_wiz_0                                         2.463        0.000                      0                   53        0.093        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -1.598      -33.291                     23                   23        1.610        0.000                      0                   23  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.352        0.000                      0                   30        0.186        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.589%)  route 3.911ns (79.411%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.229    10.362    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y133       FDSE                                         r  numeric_stepper_t/db_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.630    15.130    numeric_stepper_t/clk
    SLICE_X154Y133       FDSE                                         r  numeric_stepper_t/db_cnt_reg[10]/C
                         clock pessimism              0.280    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X154Y133       FDSE (Setup_fdse_C_CE)      -0.169    15.206    numeric_stepper_t/db_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.589%)  route 3.911ns (79.411%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.229    10.362    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.630    15.130    numeric_stepper_t/clk
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[11]/C
                         clock pessimism              0.280    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X154Y133       FDRE (Setup_fdre_C_CE)      -0.169    15.206    numeric_stepper_t/db_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.589%)  route 3.911ns (79.411%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.229    10.362    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.630    15.130    numeric_stepper_t/clk
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[8]/C
                         clock pessimism              0.280    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X154Y133       FDRE (Setup_fdre_C_CE)      -0.169    15.206    numeric_stepper_t/db_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.589%)  route 3.911ns (79.411%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.229    10.362    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.630    15.130    numeric_stepper_t/clk
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[9]/C
                         clock pessimism              0.280    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X154Y133       FDRE (Setup_fdre_C_CE)      -0.169    15.206    numeric_stepper_t/db_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.014ns (21.250%)  route 3.758ns (78.750%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.076    10.209    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y135       FDRE                                         r  numeric_stepper_t/db_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632    15.132    numeric_stepper_t/clk
    SLICE_X154Y135       FDRE                                         r  numeric_stepper_t/db_cnt_reg[16]/C
                         clock pessimism              0.280    15.412    
                         clock uncertainty           -0.035    15.377    
    SLICE_X154Y135       FDRE (Setup_fdre_C_CE)      -0.169    15.208    numeric_stepper_t/db_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.014ns (21.250%)  route 3.758ns (78.750%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.076    10.209    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632    15.132    numeric_stepper_t/clk
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[17]/C
                         clock pessimism              0.280    15.412    
                         clock uncertainty           -0.035    15.377    
    SLICE_X154Y135       FDSE (Setup_fdse_C_CE)      -0.169    15.208    numeric_stepper_t/db_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.014ns (21.250%)  route 3.758ns (78.750%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.076    10.209    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632    15.132    numeric_stepper_t/clk
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[18]/C
                         clock pessimism              0.280    15.412    
                         clock uncertainty           -0.035    15.377    
    SLICE_X154Y135       FDSE (Setup_fdse_C_CE)      -0.169    15.208    numeric_stepper_t/db_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.014ns (21.250%)  route 3.758ns (78.750%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.076    10.209    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632    15.132    numeric_stepper_t/clk
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[19]/C
                         clock pessimism              0.280    15.412    
                         clock uncertainty           -0.035    15.377    
    SLICE_X154Y135       FDSE (Setup_fdse_C_CE)      -0.169    15.208    numeric_stepper_t/db_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.014ns (21.426%)  route 3.719ns (78.574%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.036    10.170    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y131       FDRE                                         r  numeric_stepper_t/db_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.627    15.127    numeric_stepper_t/clk
    SLICE_X154Y131       FDRE                                         r  numeric_stepper_t/db_cnt_reg[0]/C
                         clock pessimism              0.280    15.407    
                         clock uncertainty           -0.035    15.372    
    SLICE_X154Y131       FDRE (Setup_fdre_C_CE)      -0.169    15.203    numeric_stepper_t/db_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 numeric_stepper_t/db_cnt_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.014ns (21.426%)  route 3.719ns (78.574%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.752     5.437    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y136       FDSE (Prop_fdse_C_Q)         0.518     5.955 r  numeric_stepper_t/db_cnt_reg[20]/Q
                         net (fo=2, routed)           0.949     6.904    numeric_stepper_t/db_cnt_reg[20]
    SLICE_X155Y134       LUT5 (Prop_lut5_I2_O)        0.124     7.028 r  numeric_stepper_t/is_decrement_i_6/O
                         net (fo=1, routed)           0.433     7.461    numeric_stepper_t/is_decrement_i_6_n_0
    SLICE_X155Y134       LUT6 (Prop_lut6_I5_O)        0.124     7.585 r  numeric_stepper_t/is_decrement_i_3/O
                         net (fo=1, routed)           0.577     8.162    numeric_stepper_t/is_decrement_i_3_n_0
    SLICE_X155Y132       LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  numeric_stepper_t/is_decrement_i_2/O
                         net (fo=3, routed)           0.724     9.009    numeric_stepper_t/is_decrement_i_2_n_0
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  numeric_stepper_t/db_cnt[0]_i_2/O
                         net (fo=21, routed)          1.036    10.170    numeric_stepper_t/db_cnt[0]_i_2_n_0
    SLICE_X154Y131       FDRE                                         r  numeric_stepper_t/db_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.627    15.127    numeric_stepper_t/clk
    SLICE_X154Y131       FDRE                                         r  numeric_stepper_t/db_cnt_reg[1]/C
                         clock pessimism              0.280    15.407    
                         clock uncertainty           -0.035    15.372    
    SLICE_X154Y131       FDRE (Setup_fdre_C_CE)      -0.169    15.203    numeric_stepper_t/db_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  5.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 numeric_stepper_t/prev_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/is_decrement_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.645     1.590    numeric_stepper_t/clk
    SLICE_X157Y138       FDRE                                         r  numeric_stepper_t/prev_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y138       FDRE (Prop_fdre_C_Q)         0.141     1.731 f  numeric_stepper_t/prev_down_reg/Q
                         net (fo=1, routed)           0.097     1.828    numeric_stepper_t/prev_down
    SLICE_X156Y138       LUT4 (Prop_lut4_I0_O)        0.045     1.873 r  numeric_stepper_t/is_decrement_i_1/O
                         net (fo=1, routed)           0.000     1.873    numeric_stepper_t/is_decrement0
    SLICE_X156Y138       FDRE                                         r  numeric_stepper_t/is_decrement_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.918     2.111    numeric_stepper_t/clk
    SLICE_X156Y138       FDRE                                         r  numeric_stepper_t/is_decrement_reg/C
                         clock pessimism             -0.508     1.603    
    SLICE_X156Y138       FDRE (Hold_fdre_C_D)         0.091     1.694    numeric_stepper_t/is_decrement_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 numeric_stepper_t/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/process_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_t/clk
    SLICE_X160Y142       FDRE                                         r  numeric_stepper_t/process_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_t/process_q_reg[5]/Q
                         net (fo=4, routed)           0.081     1.814    numeric_stepper_t/Q[4]
    SLICE_X160Y142       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.941 r  numeric_stepper_t/process_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    numeric_stepper_t/process_q_reg[7]_i_1_n_4
    SLICE_X160Y142       FDRE                                         r  numeric_stepper_t/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.920     2.113    numeric_stepper_t/clk
    SLICE_X160Y142       FDRE                                         r  numeric_stepper_t/process_q_reg[7]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X160Y142       FDRE (Hold_fdre_C_D)         0.105     1.697    numeric_stepper_t/process_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 numeric_stepper_t/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/process_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.312ns (79.398%)  route 0.081ns (20.602%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_t/clk
    SLICE_X160Y142       FDRE                                         r  numeric_stepper_t/process_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_t/process_q_reg[5]/Q
                         net (fo=4, routed)           0.081     1.814    numeric_stepper_t/Q[4]
    SLICE_X160Y142       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.931 r  numeric_stepper_t/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    numeric_stepper_t/process_q_reg[7]_i_1_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  numeric_stepper_t/process_q_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.985    numeric_stepper_t/process_q_reg[10]_i_2_n_7
    SLICE_X160Y143       FDRE                                         r  numeric_stepper_t/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.921     2.114    numeric_stepper_t/clk
    SLICE_X160Y143       FDRE                                         r  numeric_stepper_t/process_q_reg[8]/C
                         clock pessimism             -0.505     1.609    
    SLICE_X160Y143       FDRE (Hold_fdre_C_D)         0.105     1.714    numeric_stepper_t/process_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 numeric_stepper_t/db_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.616     1.561    numeric_stepper_t/clk
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y133       FDRE (Prop_fdre_C_Q)         0.164     1.725 f  numeric_stepper_t/db_cnt_reg[11]/Q
                         net (fo=2, routed)           0.149     1.874    numeric_stepper_t/db_cnt_reg[11]
    SLICE_X154Y133       LUT2 (Prop_lut2_I0_O)        0.045     1.919 r  numeric_stepper_t/db_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.919    numeric_stepper_t/db_cnt[8]_i_2_n_0
    SLICE_X154Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.983 r  numeric_stepper_t/db_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    numeric_stepper_t/db_cnt_reg[8]_i_1_n_4
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.886     2.079    numeric_stepper_t/clk
    SLICE_X154Y133       FDRE                                         r  numeric_stepper_t/db_cnt_reg[11]/C
                         clock pessimism             -0.518     1.561    
    SLICE_X154Y133       FDRE (Hold_fdre_C_D)         0.134     1.695    numeric_stepper_t/db_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 numeric_stepper_v/db_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_v/db_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.619     1.564    numeric_stepper_v/clk
    SLICE_X148Y142       FDRE                                         r  numeric_stepper_v/db_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y142       FDRE (Prop_fdre_C_Q)         0.164     1.728 f  numeric_stepper_v/db_cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.877    numeric_stepper_v/db_cnt_reg[3]
    SLICE_X148Y142       LUT2 (Prop_lut2_I0_O)        0.045     1.922 r  numeric_stepper_v/db_cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000     1.922    numeric_stepper_v/db_cnt[0]_i_4__0_n_0
    SLICE_X148Y142       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.986 r  numeric_stepper_v/db_cnt_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.986    numeric_stepper_v/db_cnt_reg[0]_i_3__0_n_4
    SLICE_X148Y142       FDRE                                         r  numeric_stepper_v/db_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.891     2.084    numeric_stepper_v/clk
    SLICE_X148Y142       FDRE                                         r  numeric_stepper_v/db_cnt_reg[3]/C
                         clock pessimism             -0.520     1.564    
    SLICE_X148Y142       FDRE (Hold_fdre_C_D)         0.134     1.698    numeric_stepper_v/db_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 numeric_stepper_t/db_cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.617     1.562    numeric_stepper_t/clk
    SLICE_X154Y134       FDSE                                         r  numeric_stepper_t/db_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y134       FDSE (Prop_fdse_C_Q)         0.164     1.726 f  numeric_stepper_t/db_cnt_reg[15]/Q
                         net (fo=2, routed)           0.149     1.875    numeric_stepper_t/db_cnt_reg[15]
    SLICE_X154Y134       LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  numeric_stepper_t/db_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.920    numeric_stepper_t/db_cnt[12]_i_2_n_0
    SLICE_X154Y134       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.984 r  numeric_stepper_t/db_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    numeric_stepper_t/db_cnt_reg[12]_i_1_n_4
    SLICE_X154Y134       FDSE                                         r  numeric_stepper_t/db_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.887     2.080    numeric_stepper_t/clk
    SLICE_X154Y134       FDSE                                         r  numeric_stepper_t/db_cnt_reg[15]/C
                         clock pessimism             -0.518     1.562    
    SLICE_X154Y134       FDSE (Hold_fdse_C_D)         0.134     1.696    numeric_stepper_t/db_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 numeric_stepper_t/db_cnt_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.617     1.562    numeric_stepper_t/clk
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDSE (Prop_fdse_C_Q)         0.164     1.726 f  numeric_stepper_t/db_cnt_reg[19]/Q
                         net (fo=2, routed)           0.149     1.875    numeric_stepper_t/db_cnt_reg[19]
    SLICE_X154Y135       LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  numeric_stepper_t/db_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.920    numeric_stepper_t/db_cnt[16]_i_2_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.984 r  numeric_stepper_t/db_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    numeric_stepper_t/db_cnt_reg[16]_i_1_n_4
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.888     2.081    numeric_stepper_t/clk
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[19]/C
                         clock pessimism             -0.519     1.562    
    SLICE_X154Y135       FDSE (Hold_fdse_C_D)         0.134     1.696    numeric_stepper_t/db_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 numeric_stepper_t/db_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.614     1.559    numeric_stepper_t/clk
    SLICE_X154Y131       FDRE                                         r  numeric_stepper_t/db_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y131       FDRE (Prop_fdre_C_Q)         0.164     1.723 f  numeric_stepper_t/db_cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.872    numeric_stepper_t/db_cnt_reg[3]
    SLICE_X154Y131       LUT2 (Prop_lut2_I0_O)        0.045     1.917 r  numeric_stepper_t/db_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.917    numeric_stepper_t/db_cnt[0]_i_4_n_0
    SLICE_X154Y131       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.981 r  numeric_stepper_t/db_cnt_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.981    numeric_stepper_t/db_cnt_reg[0]_i_3_n_4
    SLICE_X154Y131       FDRE                                         r  numeric_stepper_t/db_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.884     2.077    numeric_stepper_t/clk
    SLICE_X154Y131       FDRE                                         r  numeric_stepper_t/db_cnt_reg[3]/C
                         clock pessimism             -0.518     1.559    
    SLICE_X154Y131       FDRE (Hold_fdre_C_D)         0.134     1.693    numeric_stepper_t/db_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 numeric_stepper_t/db_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_t/db_cnt_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.615     1.560    numeric_stepper_t/clk
    SLICE_X154Y132       FDSE                                         r  numeric_stepper_t/db_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y132       FDSE (Prop_fdse_C_Q)         0.164     1.724 f  numeric_stepper_t/db_cnt_reg[7]/Q
                         net (fo=2, routed)           0.149     1.873    numeric_stepper_t/db_cnt_reg[7]
    SLICE_X154Y132       LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  numeric_stepper_t/db_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.918    numeric_stepper_t/db_cnt[4]_i_2_n_0
    SLICE_X154Y132       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.982 r  numeric_stepper_t/db_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.982    numeric_stepper_t/db_cnt_reg[4]_i_1_n_4
    SLICE_X154Y132       FDSE                                         r  numeric_stepper_t/db_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.885     2.078    numeric_stepper_t/clk
    SLICE_X154Y132       FDSE                                         r  numeric_stepper_t/db_cnt_reg[7]/C
                         clock pessimism             -0.518     1.560    
    SLICE_X154Y132       FDSE (Hold_fdse_C_D)         0.134     1.694    numeric_stepper_t/db_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 numeric_stepper_v/db_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numeric_stepper_v/db_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.620     1.565    numeric_stepper_v/clk
    SLICE_X148Y144       FDRE                                         r  numeric_stepper_v/db_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y144       FDRE (Prop_fdre_C_Q)         0.164     1.729 f  numeric_stepper_v/db_cnt_reg[11]/Q
                         net (fo=2, routed)           0.149     1.878    numeric_stepper_v/db_cnt_reg[11]
    SLICE_X148Y144       LUT2 (Prop_lut2_I0_O)        0.045     1.923 r  numeric_stepper_v/db_cnt[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.923    numeric_stepper_v/db_cnt[8]_i_2__0_n_0
    SLICE_X148Y144       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.987 r  numeric_stepper_v/db_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.987    numeric_stepper_v/db_cnt_reg[8]_i_1__0_n_4
    SLICE_X148Y144       FDRE                                         r  numeric_stepper_v/db_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y144       FDRE                                         r  numeric_stepper_v/db_cnt_reg[11]/C
                         clock pessimism             -0.520     1.565    
    SLICE_X148Y144       FDRE (Hold_fdre_C_D)         0.134     1.699    numeric_stepper_v/db_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X154Y131  numeric_stepper_t/db_cnt_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X154Y135  numeric_stepper_t/db_cnt_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X154Y135  numeric_stepper_t/db_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y131  numeric_stepper_t/db_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y131  numeric_stepper_t/db_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y131  numeric_stepper_t/db_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y131  numeric_stepper_t/db_cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y133  numeric_stepper_t/db_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X154Y134  numeric_stepper_t/db_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_final/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_final/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.706ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.238ns  (logic 6.470ns (27.842%)  route 16.768ns (72.158%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.957    22.554    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.124    22.678 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           1.188    23.866    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    23.990 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_3/O
                         net (fo=5, routed)           0.843    24.833    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X163Y148       LUT5 (Prop_lut5_I2_O)        0.150    24.983 r  video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    24.983    video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism             -0.005    41.709    
                         clock uncertainty           -0.095    41.615    
    SLICE_X163Y148       FDRE (Setup_fdre_C_D)        0.075    41.690    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.690    
                         arrival time                         -24.983    
  -------------------------------------------------------------------
                         slack                                 16.706    

Slack (MET) :             16.889ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.936ns  (logic 6.444ns (28.096%)  route 16.492ns (71.904%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 41.712 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.957    22.554    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.124    22.678 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.999    23.677    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X160Y147       LUT6 (Prop_lut6_I2_O)        0.124    23.801 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.406    24.207    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.124    24.331 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.350    24.681    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.712    41.712    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/C
                         clock pessimism             -0.005    41.707    
                         clock uncertainty           -0.095    41.613    
    SLICE_X159Y148       FDRE (Setup_fdre_C_D)       -0.043    41.570    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         41.570    
                         arrival time                         -24.681    
  -------------------------------------------------------------------
                         slack                                 16.889    

Slack (MET) :             16.908ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.922ns  (logic 6.444ns (28.113%)  route 16.478ns (71.887%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.957    22.554    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.124    22.678 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.999    23.677    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X160Y147       LUT6 (Prop_lut6_I2_O)        0.124    23.801 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.406    24.207    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.124    24.331 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.336    24.667    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism             -0.005    41.709    
                         clock uncertainty           -0.095    41.615    
    SLICE_X163Y147       FDSE (Setup_fdse_C_D)       -0.040    41.575    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.575    
                         arrival time                         -24.667    
  -------------------------------------------------------------------
                         slack                                 16.908    

Slack (MET) :             17.046ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.856ns  (logic 6.444ns (28.194%)  route 16.412ns (71.806%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.675    22.272    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124    22.396 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8/O
                         net (fo=2, routed)           1.286    23.682    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I1_O)        0.124    23.806 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.671    24.477    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X161Y147       LUT2 (Prop_lut2_I0_O)        0.124    24.601 r  video_final/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    24.601    video_final/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism             -0.005    41.709    
                         clock uncertainty           -0.095    41.615    
    SLICE_X161Y147       FDRE (Setup_fdre_C_D)        0.032    41.647    video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.647    
                         arrival time                         -24.601    
  -------------------------------------------------------------------
                         slack                                 17.046    

Slack (MET) :             17.050ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 6.444ns (28.205%)  route 16.403ns (71.795%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.675    22.272    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124    22.396 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8/O
                         net (fo=2, routed)           1.286    23.682    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I1_O)        0.124    23.806 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.662    24.468    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124    24.592 r  video_final/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    24.592    video_final/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.713    41.713    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism             -0.005    41.708    
                         clock uncertainty           -0.095    41.614    
    SLICE_X163Y145       FDRE (Setup_fdre_C_D)        0.029    41.643    video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.643    
                         arrival time                         -24.592    
  -------------------------------------------------------------------
                         slack                                 17.050    

Slack (MET) :             17.058ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.843ns  (logic 6.444ns (28.210%)  route 16.399ns (71.790%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.675    22.272    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124    22.396 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8/O
                         net (fo=2, routed)           1.412    23.808    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124    23.932 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_comp_1/O
                         net (fo=10, routed)          0.532    24.464    video_final/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X163Y146       LUT6 (Prop_lut6_I4_O)        0.124    24.588 r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    24.588    video_final/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X163Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.713    41.713    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism             -0.005    41.708    
                         clock uncertainty           -0.095    41.614    
    SLICE_X163Y146       FDRE (Setup_fdre_C_D)        0.032    41.646    video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         41.646    
                         arrival time                         -24.588    
  -------------------------------------------------------------------
                         slack                                 17.058    

Slack (MET) :             17.076ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.823ns  (logic 6.444ns (28.235%)  route 16.379ns (71.765%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.675    22.272    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124    22.396 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8/O
                         net (fo=2, routed)           1.412    23.808    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124    23.932 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_comp_1/O
                         net (fo=10, routed)          0.512    24.444    video_final/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I4_O)        0.124    24.568 r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    24.568    video_final/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism             -0.005    41.709    
                         clock uncertainty           -0.095    41.615    
    SLICE_X163Y147       FDRE (Setup_fdre_C_D)        0.029    41.644    video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.644    
                         arrival time                         -24.568    
  -------------------------------------------------------------------
                         slack                                 17.076    

Slack (MET) :             17.092ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.809ns  (logic 6.444ns (28.252%)  route 16.365ns (71.748%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.957    22.554    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.124    22.678 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           1.188    23.866    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    23.990 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_3/O
                         net (fo=5, routed)           0.440    24.430    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I4_O)        0.124    24.554 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    24.554    video_final/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism             -0.005    41.709    
                         clock uncertainty           -0.095    41.615    
    SLICE_X163Y147       FDRE (Setup_fdre_C_D)        0.031    41.646    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.646    
                         arrival time                         -24.554    
  -------------------------------------------------------------------
                         slack                                 17.092    

Slack (MET) :             17.094ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.808ns  (logic 6.444ns (28.253%)  route 16.364ns (71.747%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.957    22.554    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.124    22.678 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           1.188    23.866    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    23.990 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_3/O
                         net (fo=5, routed)           0.439    24.429    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I4_O)        0.124    24.553 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    24.553    video_final/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism             -0.005    41.709    
                         clock uncertainty           -0.095    41.615    
    SLICE_X163Y147       FDRE (Setup_fdre_C_D)        0.032    41.647    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.647    
                         arrival time                         -24.553    
  -------------------------------------------------------------------
                         slack                                 17.094    

Slack (MET) :             17.096ns  (required time - arrival time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.849ns  (logic 6.437ns (28.172%)  route 16.412ns (71.828%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.745     1.745    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.456     2.201 f  video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][4]/Q
                         net (fo=15, routed)          2.422     4.623    video_final/Inst_vga/vga_signal_generator_Final/Q[4]
    SLICE_X158Y143       LUT3 (Prop_lut3_I2_O)        0.150     4.773 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234/O
                         net (fo=7, routed)           0.886     5.659    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_234_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I3_O)        0.328     5.987 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_195/O
                         net (fo=57, routed)          1.578     7.565    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_5
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_555/O
                         net (fo=2, routed)           1.195     8.885    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_704_0[0]
    SLICE_X153Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.411 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.411    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_547_n_0
    SLICE_X153Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_425/CO[3]
                         net (fo=43, routed)          1.729    11.254    video_final/Inst_vga/color_mapper_Final/position_reg[row][9]_2[0]
    SLICE_X159Y136       LUT3 (Prop_lut3_I2_O)        0.152    11.406 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452/O
                         net (fo=2, routed)           0.924    12.330    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_452_n_0
    SLICE_X154Y141       LUT4 (Prop_lut4_I3_O)        0.326    12.656 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000    12.656    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_455_n_0
    SLICE_X154Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.911 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342/O[3]
                         net (fo=3, routed)           0.734    13.645    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_342_n_4
    SLICE_X154Y144       LUT3 (Prop_lut3_I2_O)        0.299    13.944 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344/O
                         net (fo=2, routed)           1.099    15.043    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_344_n_0
    SLICE_X153Y141       LUT5 (Prop_lut5_I0_O)        0.328    15.371 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283/O
                         net (fo=2, routed)           0.796    16.166    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_283_n_0
    SLICE_X155Y141       LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287/O
                         net (fo=1, routed)           0.000    16.290    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_287_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.688 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.688    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_222_n_0
    SLICE_X155Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.910 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278/O[0]
                         net (fo=2, routed)           0.506    17.416    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_278_n_7
    SLICE_X153Y142       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    18.139 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_221/O[1]
                         net (fo=1, routed)           0.457    18.596    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_126[1]
    SLICE_X152Y144       LUT2 (Prop_lut2_I1_O)        0.303    18.899 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_173/O
                         net (fo=1, routed)           0.000    18.899    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_79_1[3]
    SLICE_X152Y144       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.275 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    19.275    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_126_n_0
    SLICE_X152Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.494 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128/O[0]
                         net (fo=2, routed)           0.830    20.324    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_128_n_7
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.321    20.645 f  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80/O
                         net (fo=1, routed)           0.623    21.269    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_80_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I4_O)        0.328    21.597 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_31/O
                         net (fo=2, routed)           0.675    22.272    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_2
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124    22.396 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8/O
                         net (fo=2, routed)           1.286    23.682    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_8_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I1_O)        0.124    23.806 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.671    24.477    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X161Y147       LUT3 (Prop_lut3_I0_O)        0.117    24.594 r  video_final/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    24.594    video_final/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism             -0.005    41.709    
                         clock uncertainty           -0.095    41.615    
    SLICE_X161Y147       FDRE (Setup_fdre_C_D)        0.075    41.690    video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.690    
                         arrival time                         -24.594    
  -------------------------------------------------------------------
                         slack                                 17.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.698%)  route 0.249ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.648     0.648    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164     0.812 r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.249     1.061    video_final/inst_dvid/TDMS_encoder_blue_n_2
    SLICE_X161Y150       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.919    video_final/inst_dvid/clk_out1
    SLICE_X161Y150       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism              0.000     0.919    
    SLICE_X161Y150       FDRE (Hold_fdre_C_D)         0.070     0.989    video_final/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/vga_reg[hsync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.596%)  route 0.368ns (66.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.646     0.646    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X156Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/vga_reg[hsync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y152       FDRE (Prop_fdre_C_Q)         0.141     0.787 f  video_final/Inst_vga/vga_signal_generator_Final/vga_reg[hsync]/Q
                         net (fo=6, routed)           0.368     1.154    video_final/inst_dvid/TDMS_encoder_blue/vga_reg[hsync]
    SLICE_X162Y146       LUT3 (Prop_lut3_I0_O)        0.045     1.199 r  video_final/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     1.199    video_final/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X162Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.921     0.921    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.000     0.921    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.121     1.042    video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/vga_reg[hsync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.388%)  route 0.340ns (64.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.646     0.646    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X156Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/vga_reg[hsync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y152       FDRE (Prop_fdre_C_Q)         0.141     0.787 f  video_final/Inst_vga/vga_signal_generator_Final/vga_reg[hsync]/Q
                         net (fo=6, routed)           0.340     1.126    video_final/Inst_vga/vga_signal_generator_Final/vga_reg[hsync]_0
    SLICE_X161Y146       LUT6 (Prop_lut6_I0_O)        0.045     1.171 r  video_final/Inst_vga/vga_signal_generator_Final/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000     1.171    video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[2]
    SLICE_X161Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.921     0.921    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.000     0.921    
    SLICE_X161Y146       FDRE (Hold_fdre_C_D)         0.091     1.012    video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/vertical_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/vga_reg[vsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.754%)  route 0.074ns (26.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.620     0.620    video_final/Inst_vga/vga_signal_generator_Final/vertical_counter/clk_out1
    SLICE_X152Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/vertical_counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y152       FDRE (Prop_fdre_C_Q)         0.164     0.784 r  video_final/Inst_vga/vga_signal_generator_Final/vertical_counter/processQ_reg[9]/Q
                         net (fo=6, routed)           0.074     0.858    video_final/Inst_vga/vga_signal_generator_Final/vertical_counter/Q[9]
    SLICE_X153Y152       LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  video_final/Inst_vga/vga_signal_generator_Final/vertical_counter/vga[vsync]_i_1/O
                         net (fo=1, routed)           0.000     0.903    video_final/Inst_vga/vga_signal_generator_Final/vertical_counter_n_10
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/vga_reg[vsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.892     0.891    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X153Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/vga_reg[vsync]/C
                         clock pessimism             -0.259     0.633    
    SLICE_X153Y152       FDRE (Hold_fdre_C_D)         0.092     0.725    video_final/Inst_vga/vga_signal_generator_Final/vga_reg[vsync]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.911%)  route 0.142ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.646     0.646    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y151       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[0]/Q
                         net (fo=8, routed)           0.142     0.928    video_final/Inst_vga/vga_signal_generator_Final/current_pos[col][0]
    SLICE_X156Y150       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X156Y150       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X156Y150       FDRE (Hold_fdre_C_D)         0.070     0.732    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.659%)  route 0.143ns (50.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.143     0.933    video_final/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X160Y149       FDRE                                         r  video_final/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/clk_out1
    SLICE_X160Y149       FDRE                                         r  video_final/inst_dvid/latched_green_reg[8]/C
                         clock pessimism             -0.257     0.665    
    SLICE_X160Y149       FDRE (Hold_fdre_C_D)         0.055     0.720    video_final/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.648     0.648    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y146       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.154     0.943    video_final/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X162Y147       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/clk_out1
    SLICE_X162Y147       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism             -0.257     0.665    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.728    video_final/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.247%)  route 0.171ns (54.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.645     0.645    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y153       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[6]/Q
                         net (fo=10, routed)          0.171     0.956    video_final/Inst_vga/vga_signal_generator_Final/current_pos[col][6]
    SLICE_X156Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X156Y152       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][6]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X156Y152       FDRE (Hold_fdre_C_D)         0.075     0.737    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][6]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.011%)  route 0.159ns (52.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.646     0.646    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y151       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[2]/Q
                         net (fo=6, routed)           0.159     0.946    video_final/Inst_vga/vga_signal_generator_Final/current_pos[col][2]
    SLICE_X157Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/clk_out1
    SLICE_X157Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/C
                         clock pessimism             -0.260     0.659    
    SLICE_X157Y151       FDRE (Hold_fdre_C_D)         0.059     0.718    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.648     0.648    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y145       FDRE (Prop_fdre_C_Q)         0.141     0.789 f  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/Q
                         net (fo=2, routed)           0.156     0.945    video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[2]
    SLICE_X163Y145       LUT5 (Prop_lut5_I1_O)        0.042     0.987 r  video_final/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.987    video_final/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.921     0.921    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism             -0.273     0.648    
    SLICE_X163Y145       FDRE (Hold_fdre_C_D)         0.107     0.755    video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y151   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y152   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y152   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y151   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y151   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y151   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y151   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y150   video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.890ns (18.455%)  route 3.932ns (81.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 f  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 f  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 f  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.913     5.635    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     6.642    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     9.105    video_final/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.890ns (18.455%)  route 3.932ns (81.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 f  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 f  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 f  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.913     5.635    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     6.642    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     9.105    video_final/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.890ns (18.455%)  route 3.932ns (81.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 f  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 f  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 f  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.913     5.635    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     6.642    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     9.105    video_final/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.890ns (18.455%)  route 3.932ns (81.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 f  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 f  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 f  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.913     5.635    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     6.642    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     9.105    video_final/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.890ns (18.455%)  route 3.932ns (81.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 f  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 f  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 f  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.913     5.635    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.124     5.759 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     6.642    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     9.105    video_final/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.890ns (20.529%)  route 3.445ns (79.471%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 r  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 r  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 r  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.309     6.031    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     6.155 r  video_final/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     6.155    video_final/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_D)        0.077     9.706    video_final/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.890ns (20.567%)  route 3.437ns (79.433%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 r  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 r  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 r  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.301     6.023    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     6.147 r  video_final/inst_dvid/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     6.147    video_final/inst_dvid/shift_red[3]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_D)        0.081     9.710    video_final/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.912ns (20.930%)  route 3.445ns (79.070%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 r  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 r  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 r  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.309     6.031    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.146     6.177 r  video_final/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     6.177    video_final/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_D)        0.118     9.747    video_final/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.918ns (21.077%)  route 3.437ns (78.923%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 r  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 r  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 r  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.301     6.023    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.152     6.175 r  video_final/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     6.175    video_final/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_D)        0.118     9.747    video_final/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.303%)  route 3.100ns (77.697%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820     1.820    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.518     2.338 r  video_final/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     3.167    video_final/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y153       LUT6 (Prop_lut6_I3_O)        0.124     3.291 r  video_final/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.599    video_final/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y152       LUT5 (Prop_lut5_I0_O)        0.124     3.723 r  video_final/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.964     5.686    video_final/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     5.810 r  video_final/inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000     5.810    video_final/inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.005     9.701    
                         clock uncertainty           -0.072     9.629    
    SLICE_X162Y133       FDSE (Setup_fdse_C_D)        0.079     9.708    video_final/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  3.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.208ns (41.694%)  route 0.291ns (58.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647     0.647    video_final/inst_dvid/clk_out2
    SLICE_X162Y150       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  video_final/inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.291     1.102    video_final/inst_dvid/shift_blue[9]
    SLICE_X162Y149       LUT3 (Prop_lut3_I0_O)        0.044     1.146 r  video_final/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.146    video_final/inst_dvid/shift_blue_0[7]
    SLICE_X162Y149       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X162Y149       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.000     0.922    
    SLICE_X162Y149       FDRE (Hold_fdre_C_D)         0.131     1.053    video_final/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.043%)  route 0.129ns (40.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    video_final/inst_dvid/clk_out2
    SLICE_X160Y148       FDRE                                         r  video_final/inst_dvid/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.129     0.919    video_final/inst_dvid/shift_green[8]
    SLICE_X162Y148       LUT3 (Prop_lut3_I0_O)        0.045     0.964 r  video_final/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.964    video_final/inst_dvid/shift_green_1[6]
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_green_reg[6]/C
                         clock pessimism             -0.257     0.665    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.121     0.786    video_final/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    video_final/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y153       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  video_final/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.125     0.912    video_final/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_final/inst_dvid/clk_out2
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism             -0.257     0.663    
    SLICE_X162Y152       FDRE (Hold_fdre_C_D)         0.063     0.726    video_final/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    video_final/inst_dvid/clk_out2
    SLICE_X160Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.137     0.927    video_final/inst_dvid/shift_blue[8]
    SLICE_X161Y148       LUT3 (Prop_lut3_I0_O)        0.046     0.973 r  video_final/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.973    video_final/inst_dvid/shift_blue_0[6]
    SLICE_X161Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X161Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X161Y148       FDRE (Hold_fdre_C_D)         0.107     0.769    video_final/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    video_final/inst_dvid/clk_out2
    SLICE_X162Y149       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  video_final/inst_dvid/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.145     0.958    video_final/inst_dvid/shift_blue[5]
    SLICE_X162Y148       LUT3 (Prop_lut3_I0_O)        0.048     1.006 r  video_final/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.006    video_final/inst_dvid/shift_blue_0[3]
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism             -0.257     0.665    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.131     0.796    video_final/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (58.991%)  route 0.147ns (41.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164     0.807 r  video_final/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.147     0.954    video_final/inst_dvid/data1[1]
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.048     1.002 r  video_final/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.002    video_final/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X162Y133       FDSE (Hold_fdse_C_D)         0.131     0.774    video_final/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647     0.647    video_final/inst_dvid/clk_out2
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  video_final/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.938    video_final/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_final/inst_dvid/clk_out2
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X162Y152       FDRE (Hold_fdre_C_D)         0.059     0.706    video_final/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  video_final/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128     0.937    video_final/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918     0.918    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y153       FDRE (Hold_fdre_C_D)         0.059     0.705    video_final/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647     0.647    video_final/inst_dvid/clk_out2
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  video_final/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.121     0.932    video_final/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    video_final/inst_dvid/clk_out2
    SLICE_X162Y152       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X162Y152       FDRE (Hold_fdre_C_D)         0.052     0.699    video_final/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_final/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  video_final/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121     0.931    video_final/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918     0.918    video_final/inst_dvid/clk_out2
    SLICE_X162Y153       FDRE                                         r  video_final/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y153       FDRE (Hold_fdre_C_D)         0.052     0.698    video_final/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_final/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_final/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_final/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_final/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y148   video_final/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y148   video_final/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y148   video_final/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y148   video_final/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y148   video_final/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    video_final/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           23  Failing Endpoints,  Worst Slack       -1.598ns,  Total Violation      -33.291ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.598ns  (required time - arrival time)
  Source:                 numeric_stepper_t/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.679ns  (logic 2.778ns (36.179%)  route 4.900ns (63.821%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    5.516ns = ( 35.516 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.831    35.516    numeric_stepper_t/clk
    SLICE_X160Y141       FDRE                                         r  numeric_stepper_t/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.456    35.972 r  numeric_stepper_t/process_q_reg[1]/Q
                         net (fo=3, routed)           0.292    36.264    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_10[0]
    SLICE_X161Y141       LUT2 (Prop_lut2_I1_O)        0.124    36.388 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_133/O
                         net (fo=1, routed)           0.000    36.388    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_191[1]
    SLICE_X161Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.938 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    36.938    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84_n_0
    SLICE_X161Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.052    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34_n_0
    SLICE_X161Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.166 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.257    38.423    video_final/Inst_vga/color_mapper_Final/position_reg[col][9][0]
    SLICE_X158Y142       LUT6 (Prop_lut6_I4_O)        0.124    38.547 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33/O
                         net (fo=6, routed)           0.599    39.146    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I0_O)        0.124    39.270 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_9/O
                         net (fo=3, routed)           0.317    39.587    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_89_1
    SLICE_X163Y144       LUT6 (Prop_lut6_I0_O)        0.124    39.711 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3__0/O
                         net (fo=16, routed)          0.546    40.258    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][9]_0
    SLICE_X162Y144       LUT1 (Prop_lut1_I0_O)        0.124    40.382 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    40.382    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16_0[1]
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.915 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.915    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.032 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16/CO[3]
                         net (fo=5, routed)           1.045    42.077    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_0[0]
    SLICE_X161Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.201 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_3/O
                         net (fo=5, routed)           0.843    43.045    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X163Y148       LUT5 (Prop_lut5_I2_O)        0.150    43.195 r  video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    43.195    video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.193    41.521    
    SLICE_X163Y148       FDRE (Setup_fdre_C_D)        0.075    41.596    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.596    
                         arrival time                         -43.195    
  -------------------------------------------------------------------
                         slack                                 -1.598    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.557ns  (logic 3.078ns (40.730%)  route 4.479ns (59.270%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 41.712 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns = ( 35.515 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.830    35.515    numeric_stepper_v/clk
    SLICE_X158Y144       FDRE                                         r  numeric_stepper_v/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    36.033 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=3, routed)           0.163    36.196    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[0]
    SLICE_X159Y144       LUT2 (Prop_lut2_I1_O)        0.124    36.320 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000    36.320    video_final/Inst_vga/color_mapper_Final/S[1]
    SLICE_X159Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.870 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    36.870    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94_n_0
    SLICE_X159Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.204 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49/O[1]
                         net (fo=8, routed)           0.915    38.119    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49_n_6
    SLICE_X161Y146       LUT6 (Prop_lut6_I0_O)        0.303    38.422 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54/O
                         net (fo=2, routed)           0.647    39.069    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54_n_0
    SLICE_X161Y146       LUT3 (Prop_lut3_I1_O)        0.124    39.193 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.275    39.468    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_3
    SLICE_X161Y146       LUT6 (Prop_lut6_I3_O)        0.124    39.592 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.767    40.359    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X157Y145       LUT1 (Prop_lut1_I0_O)        0.124    40.483 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_147/O
                         net (fo=1, routed)           0.000    40.483    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_2[3]
    SLICE_X157Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.884 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    40.884    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99_n_0
    SLICE_X157Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.998 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.998    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_n_0
    SLICE_X157Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.112 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_21/CO[3]
                         net (fo=6, routed)           0.956    42.068    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_3[0]
    SLICE_X160Y147       LUT6 (Prop_lut6_I4_O)        0.124    42.192 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.406    42.598    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.124    42.722 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.350    43.072    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.712    41.712    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/C
                         clock pessimism              0.000    41.712    
                         clock uncertainty           -0.193    41.519    
    SLICE_X159Y148       FDRE (Setup_fdre_C_D)       -0.043    41.476    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         41.476    
                         arrival time                         -43.072    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.543ns  (logic 3.078ns (40.808%)  route 4.465ns (59.192%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns = ( 35.515 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.830    35.515    numeric_stepper_v/clk
    SLICE_X158Y144       FDRE                                         r  numeric_stepper_v/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    36.033 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=3, routed)           0.163    36.196    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[0]
    SLICE_X159Y144       LUT2 (Prop_lut2_I1_O)        0.124    36.320 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000    36.320    video_final/Inst_vga/color_mapper_Final/S[1]
    SLICE_X159Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.870 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    36.870    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94_n_0
    SLICE_X159Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.204 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49/O[1]
                         net (fo=8, routed)           0.915    38.119    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49_n_6
    SLICE_X161Y146       LUT6 (Prop_lut6_I0_O)        0.303    38.422 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54/O
                         net (fo=2, routed)           0.647    39.069    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54_n_0
    SLICE_X161Y146       LUT3 (Prop_lut3_I1_O)        0.124    39.193 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.275    39.468    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_3
    SLICE_X161Y146       LUT6 (Prop_lut6_I3_O)        0.124    39.592 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.767    40.359    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X157Y145       LUT1 (Prop_lut1_I0_O)        0.124    40.483 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_147/O
                         net (fo=1, routed)           0.000    40.483    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_2[3]
    SLICE_X157Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.884 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    40.884    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99_n_0
    SLICE_X157Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.998 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.998    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_n_0
    SLICE_X157Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.112 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_21/CO[3]
                         net (fo=6, routed)           0.956    42.068    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_3[0]
    SLICE_X160Y147       LUT6 (Prop_lut6_I4_O)        0.124    42.192 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.406    42.598    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.124    42.722 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.336    43.058    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.193    41.521    
    SLICE_X163Y147       FDSE (Setup_fdse_C_D)       -0.040    41.481    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                         -43.058    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.596ns  (logic 3.202ns (42.152%)  route 4.394ns (57.847%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns = ( 35.515 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.830    35.515    numeric_stepper_v/clk
    SLICE_X158Y144       FDRE                                         r  numeric_stepper_v/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    36.033 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=3, routed)           0.163    36.196    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[0]
    SLICE_X159Y144       LUT2 (Prop_lut2_I1_O)        0.124    36.320 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000    36.320    video_final/Inst_vga/color_mapper_Final/S[1]
    SLICE_X159Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.870 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    36.870    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94_n_0
    SLICE_X159Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.204 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49/O[1]
                         net (fo=8, routed)           0.915    38.119    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49_n_6
    SLICE_X161Y146       LUT6 (Prop_lut6_I0_O)        0.303    38.422 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54/O
                         net (fo=2, routed)           0.647    39.069    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54_n_0
    SLICE_X161Y146       LUT3 (Prop_lut3_I1_O)        0.124    39.193 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.275    39.468    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_3
    SLICE_X161Y146       LUT6 (Prop_lut6_I3_O)        0.124    39.592 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.767    40.359    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X157Y145       LUT1 (Prop_lut1_I0_O)        0.124    40.483 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_147/O
                         net (fo=1, routed)           0.000    40.483    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_2[3]
    SLICE_X157Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.884 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    40.884    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99_n_0
    SLICE_X157Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.998 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.998    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_n_0
    SLICE_X157Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.112 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_21/CO[3]
                         net (fo=6, routed)           0.670    41.782    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_3[0]
    SLICE_X160Y147       LUT6 (Prop_lut6_I0_O)        0.124    41.906 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.514    42.419    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.543 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.444    42.987    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X160Y147       LUT6 (Prop_lut6_I5_O)        0.124    43.111 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    43.111    video_final/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X160Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.193    41.521    
    SLICE_X160Y147       FDRE (Setup_fdre_C_D)        0.032    41.553    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         41.553    
                         arrival time                         -43.111    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.590ns  (logic 3.202ns (42.185%)  route 4.388ns (57.815%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns = ( 35.515 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.830    35.515    numeric_stepper_v/clk
    SLICE_X158Y144       FDRE                                         r  numeric_stepper_v/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    36.033 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=3, routed)           0.163    36.196    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[0]
    SLICE_X159Y144       LUT2 (Prop_lut2_I1_O)        0.124    36.320 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000    36.320    video_final/Inst_vga/color_mapper_Final/S[1]
    SLICE_X159Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.870 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    36.870    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94_n_0
    SLICE_X159Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.204 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49/O[1]
                         net (fo=8, routed)           0.915    38.119    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49_n_6
    SLICE_X161Y146       LUT6 (Prop_lut6_I0_O)        0.303    38.422 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54/O
                         net (fo=2, routed)           0.647    39.069    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54_n_0
    SLICE_X161Y146       LUT3 (Prop_lut3_I1_O)        0.124    39.193 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.275    39.468    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_3
    SLICE_X161Y146       LUT6 (Prop_lut6_I3_O)        0.124    39.592 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.767    40.359    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X157Y145       LUT1 (Prop_lut1_I0_O)        0.124    40.483 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_147/O
                         net (fo=1, routed)           0.000    40.483    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_2[3]
    SLICE_X157Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.884 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    40.884    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99_n_0
    SLICE_X157Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.998 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.998    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_n_0
    SLICE_X157Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.112 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_21/CO[3]
                         net (fo=6, routed)           0.670    41.782    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_3[0]
    SLICE_X160Y147       LUT6 (Prop_lut6_I0_O)        0.124    41.906 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.514    42.419    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.543 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.438    42.981    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X163Y148       LUT2 (Prop_lut2_I0_O)        0.124    43.105 r  video_final/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    43.105    video_final/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.193    41.521    
    SLICE_X163Y148       FDRE (Setup_fdre_C_D)        0.032    41.553    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.553    
                         arrival time                         -43.105    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 numeric_stepper_t/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.565ns  (logic 2.752ns (36.377%)  route 4.813ns (63.623%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    5.516ns = ( 35.516 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.831    35.516    numeric_stepper_t/clk
    SLICE_X160Y141       FDRE                                         r  numeric_stepper_t/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.456    35.972 r  numeric_stepper_t/process_q_reg[1]/Q
                         net (fo=3, routed)           0.292    36.264    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_10[0]
    SLICE_X161Y141       LUT2 (Prop_lut2_I1_O)        0.124    36.388 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_133/O
                         net (fo=1, routed)           0.000    36.388    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_191[1]
    SLICE_X161Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.938 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    36.938    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84_n_0
    SLICE_X161Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.052    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34_n_0
    SLICE_X161Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.166 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.257    38.423    video_final/Inst_vga/color_mapper_Final/position_reg[col][9][0]
    SLICE_X158Y142       LUT6 (Prop_lut6_I4_O)        0.124    38.547 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33/O
                         net (fo=6, routed)           0.599    39.146    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I0_O)        0.124    39.270 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_9/O
                         net (fo=3, routed)           0.317    39.587    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_89_1
    SLICE_X163Y144       LUT6 (Prop_lut6_I0_O)        0.124    39.711 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3__0/O
                         net (fo=16, routed)          0.546    40.258    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][9]_0
    SLICE_X162Y144       LUT1 (Prop_lut1_I0_O)        0.124    40.382 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    40.382    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16_0[1]
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.915 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.915    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.032 f  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16/CO[3]
                         net (fo=5, routed)           1.131    42.162    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_0[0]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.286 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.671    42.957    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X161Y147       LUT2 (Prop_lut2_I0_O)        0.124    43.081 r  video_final/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    43.081    video_final/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.193    41.521    
    SLICE_X161Y147       FDRE (Setup_fdre_C_D)        0.032    41.553    video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.553    
                         arrival time                         -43.081    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 numeric_stepper_t/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.557ns  (logic 2.752ns (36.418%)  route 4.805ns (63.582%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    5.516ns = ( 35.516 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.831    35.516    numeric_stepper_t/clk
    SLICE_X160Y141       FDRE                                         r  numeric_stepper_t/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.456    35.972 r  numeric_stepper_t/process_q_reg[1]/Q
                         net (fo=3, routed)           0.292    36.264    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_10[0]
    SLICE_X161Y141       LUT2 (Prop_lut2_I1_O)        0.124    36.388 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_133/O
                         net (fo=1, routed)           0.000    36.388    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_191[1]
    SLICE_X161Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.938 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    36.938    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84_n_0
    SLICE_X161Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.052    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34_n_0
    SLICE_X161Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.166 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.257    38.423    video_final/Inst_vga/color_mapper_Final/position_reg[col][9][0]
    SLICE_X158Y142       LUT6 (Prop_lut6_I4_O)        0.124    38.547 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33/O
                         net (fo=6, routed)           0.599    39.146    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I0_O)        0.124    39.270 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_9/O
                         net (fo=3, routed)           0.317    39.587    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_89_1
    SLICE_X163Y144       LUT6 (Prop_lut6_I0_O)        0.124    39.711 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3__0/O
                         net (fo=16, routed)          0.546    40.258    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][9]_0
    SLICE_X162Y144       LUT1 (Prop_lut1_I0_O)        0.124    40.382 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    40.382    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16_0[1]
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.915 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.915    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.032 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16/CO[3]
                         net (fo=5, routed)           1.131    42.162    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_0[0]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.286 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.662    42.949    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124    43.073 r  video_final/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    43.073    video_final/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.713    41.713    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.000    41.713    
                         clock uncertainty           -0.193    41.520    
    SLICE_X163Y145       FDRE (Setup_fdre_C_D)        0.029    41.549    video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.549    
                         arrival time                         -43.073    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.492ns  (required time - arrival time)
  Source:                 numeric_stepper_v/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.529ns  (logic 3.202ns (42.530%)  route 4.327ns (57.470%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    5.515ns = ( 35.515 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.830    35.515    numeric_stepper_v/clk
    SLICE_X158Y144       FDRE                                         r  numeric_stepper_v/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518    36.033 r  numeric_stepper_v/process_q_reg[1]/Q
                         net (fo=3, routed)           0.163    36.196    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[0]
    SLICE_X159Y144       LUT2 (Prop_lut2_I1_O)        0.124    36.320 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_143/O
                         net (fo=1, routed)           0.000    36.320    video_final/Inst_vga/color_mapper_Final/S[1]
    SLICE_X159Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.870 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    36.870    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_94_n_0
    SLICE_X159Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.204 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49/O[1]
                         net (fo=8, routed)           0.915    38.119    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_49_n_6
    SLICE_X161Y146       LUT6 (Prop_lut6_I0_O)        0.303    38.422 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54/O
                         net (fo=2, routed)           0.647    39.069    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_54_n_0
    SLICE_X161Y146       LUT3 (Prop_lut3_I1_O)        0.124    39.193 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.275    39.468    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_3
    SLICE_X161Y146       LUT6 (Prop_lut6_I3_O)        0.124    39.592 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.767    40.359    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X157Y145       LUT1 (Prop_lut1_I0_O)        0.124    40.483 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_147/O
                         net (fo=1, routed)           0.000    40.483    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_2[3]
    SLICE_X157Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.884 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    40.884    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_99_n_0
    SLICE_X157Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.998 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.998    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_55_n_0
    SLICE_X157Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.112 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_21/CO[3]
                         net (fo=6, routed)           0.670    41.782    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_3[0]
    SLICE_X160Y147       LUT6 (Prop_lut6_I0_O)        0.124    41.906 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.514    42.419    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.543 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.376    42.920    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124    43.044 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    43.044    video_final/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.193    41.521    
    SLICE_X163Y147       FDRE (Setup_fdre_C_D)        0.031    41.552    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.552    
                         arrival time                         -43.044    
  -------------------------------------------------------------------
                         slack                                 -1.492    

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 numeric_stepper_t/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.558ns  (logic 2.745ns (36.318%)  route 4.813ns (63.682%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    5.516ns = ( 35.516 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.831    35.516    numeric_stepper_t/clk
    SLICE_X160Y141       FDRE                                         r  numeric_stepper_t/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.456    35.972 r  numeric_stepper_t/process_q_reg[1]/Q
                         net (fo=3, routed)           0.292    36.264    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_10[0]
    SLICE_X161Y141       LUT2 (Prop_lut2_I1_O)        0.124    36.388 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_133/O
                         net (fo=1, routed)           0.000    36.388    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_191[1]
    SLICE_X161Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.938 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    36.938    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84_n_0
    SLICE_X161Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.052    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34_n_0
    SLICE_X161Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.166 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.257    38.423    video_final/Inst_vga/color_mapper_Final/position_reg[col][9][0]
    SLICE_X158Y142       LUT6 (Prop_lut6_I4_O)        0.124    38.547 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33/O
                         net (fo=6, routed)           0.599    39.146    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I0_O)        0.124    39.270 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_9/O
                         net (fo=3, routed)           0.317    39.587    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_89_1
    SLICE_X163Y144       LUT6 (Prop_lut6_I0_O)        0.124    39.711 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3__0/O
                         net (fo=16, routed)          0.546    40.258    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][9]_0
    SLICE_X162Y144       LUT1 (Prop_lut1_I0_O)        0.124    40.382 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    40.382    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16_0[1]
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.915 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.915    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.032 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16/CO[3]
                         net (fo=5, routed)           1.131    42.162    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_0[0]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.286 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.671    42.957    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X161Y147       LUT3 (Prop_lut3_I0_O)        0.117    43.074 r  video_final/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    43.074    video_final/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714    41.714    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.193    41.521    
    SLICE_X161Y147       FDRE (Setup_fdre_C_D)        0.075    41.596    video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.596    
                         arrival time                         -43.074    
  -------------------------------------------------------------------
                         slack                                 -1.478    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 numeric_stepper_t/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.551ns  (logic 2.746ns (36.368%)  route 4.805ns (63.632%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    5.516ns = ( 35.516 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.831    35.516    numeric_stepper_t/clk
    SLICE_X160Y141       FDRE                                         r  numeric_stepper_t/process_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.456    35.972 r  numeric_stepper_t/process_q_reg[1]/Q
                         net (fo=3, routed)           0.292    36.264    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_10[0]
    SLICE_X161Y141       LUT2 (Prop_lut2_I1_O)        0.124    36.388 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_133/O
                         net (fo=1, routed)           0.000    36.388    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_191[1]
    SLICE_X161Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.938 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    36.938    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_84_n_0
    SLICE_X161Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.052    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_34_n_0
    SLICE_X161Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.166 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_10/CO[3]
                         net (fo=18, routed)          1.257    38.423    video_final/Inst_vga/color_mapper_Final/position_reg[col][9][0]
    SLICE_X158Y142       LUT6 (Prop_lut6_I4_O)        0.124    38.547 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33/O
                         net (fo=6, routed)           0.599    39.146    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_33_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I0_O)        0.124    39.270 r  video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_9/O
                         net (fo=3, routed)           0.317    39.587    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_89_1
    SLICE_X163Y144       LUT6 (Prop_lut6_I0_O)        0.124    39.711 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3__0/O
                         net (fo=16, routed)          0.546    40.258    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][9]_0
    SLICE_X162Y144       LUT1 (Prop_lut1_I0_O)        0.124    40.382 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    40.382    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16_0[1]
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.915 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.915    video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_43_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.032 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_16/CO[3]
                         net (fo=5, routed)           1.131    42.162    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_0[0]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124    42.286 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.662    42.949    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.118    43.067 r  video_final/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    43.067    video_final/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972    41.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.713    41.713    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.000    41.713    
                         clock uncertainty           -0.193    41.520    
    SLICE_X163Y145       FDRE (Setup_fdre_C_D)        0.075    41.595    video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.595    
                         arrival time                         -43.067    
  -------------------------------------------------------------------
                         slack                                 -1.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.448ns (37.005%)  route 0.763ns (62.995%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.177     2.461    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X160Y147       LUT6 (Prop_lut6_I3_O)        0.045     2.506 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.138     2.645    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.045     2.690 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.113     2.802    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X163Y147       FDSE (Hold_fdse_C_D)         0.078     1.193    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.448ns (36.407%)  route 0.783ns (63.593%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.301     2.586    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X162Y147       LUT6 (Prop_lut6_I2_O)        0.045     2.631 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.146     2.777    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.045     2.822 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.822    video_final/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.092     1.207    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.448ns (36.331%)  route 0.785ns (63.669%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.301     2.586    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X162Y147       LUT6 (Prop_lut6_I2_O)        0.045     2.631 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.149     2.780    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.045     2.825 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.825    video_final/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.092     1.207    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.448ns (36.243%)  route 0.788ns (63.757%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.301     2.586    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X162Y147       LUT6 (Prop_lut6_I2_O)        0.045     2.631 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.152     2.783    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.045     2.828 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.828    video_final/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.092     1.207    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.448ns (36.542%)  route 0.778ns (63.458%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.177     2.461    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X160Y147       LUT6 (Prop_lut6_I3_O)        0.045     2.506 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.138     2.645    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.045     2.690 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.128     2.818    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.921     0.921    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.193     1.114    
    SLICE_X159Y148       FDRE (Hold_fdre_C_D)         0.076     1.190    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.452ns (35.842%)  route 0.809ns (64.158%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.301     2.586    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X162Y147       LUT6 (Prop_lut6_I2_O)        0.045     2.631 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.173     2.804    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X163Y148       LUT5 (Prop_lut5_I1_O)        0.049     2.853 r  video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     2.853    video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.107     1.222    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.448ns (35.638%)  route 0.809ns (64.362%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.301     2.586    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X162Y147       LUT6 (Prop_lut6_I2_O)        0.045     2.631 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.173     2.804    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X163Y148       LUT2 (Prop_lut2_I0_O)        0.045     2.849 r  video_final/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     2.849    video_final/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.092     1.207    video_final/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.448ns (35.584%)  route 0.811ns (64.416%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.301     2.586    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X162Y147       LUT6 (Prop_lut6_I2_O)        0.045     2.631 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3_comp_1/O
                         net (fo=6, routed)           0.175     2.806    video_final/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X160Y147       LUT6 (Prop_lut6_I5_O)        0.045     2.851 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.851    video_final/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X160Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.922     0.922    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X160Y147       FDRE (Hold_fdre_C_D)         0.092     1.207    video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 numeric_stepper_t/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.495ns (36.320%)  route 0.868ns (63.680%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.648     1.593    numeric_stepper_t/clk
    SLICE_X160Y143       FDRE                                         r  numeric_stepper_t/process_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y143       FDRE (Prop_fdre_C_Q)         0.141     1.734 f  numeric_stepper_t/process_q_reg[10]/Q
                         net (fo=2, routed)           0.062     1.796    numeric_stepper_t/time_trigger_value[10]
    SLICE_X161Y143       LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  numeric_stepper_t/dc_bias[3]_i_36/O
                         net (fo=1, routed)           0.000     1.841    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_3__0[2]
    SLICE_X161Y143       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.907 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_10/O[2]
                         net (fo=2, routed)           0.256     2.162    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_89[2]
    SLICE_X163Y144       LUT6 (Prop_lut6_I5_O)        0.108     2.270 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_3__0/O
                         net (fo=16, routed)          0.271     2.542    video_final/Inst_vga/vga_signal_generator_Final/position_reg[col][9]_0
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.045     2.587 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4_comp_2/O
                         net (fo=1, routed)           0.161     2.747    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4_n_0_repN_2
    SLICE_X163Y146       LUT6 (Prop_lut6_I2_O)        0.045     2.792 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2_comp_1/O
                         net (fo=10, routed)          0.118     2.911    video_final/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X163Y146       LUT6 (Prop_lut6_I4_O)        0.045     2.956 r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     2.956    video_final/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X163Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.921     0.921    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X163Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.193     1.114    
    SLICE_X163Y146       FDRE (Hold_fdre_C_D)         0.092     1.206    video_final/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 numeric_stepper_v/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.493ns (35.208%)  route 0.907ns (64.792%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.647     1.592    numeric_stepper_v/clk
    SLICE_X157Y146       FDRE                                         r  numeric_stepper_v/process_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y146       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  numeric_stepper_v/process_q_reg[9]/Q
                         net (fo=3, routed)           0.106     1.839    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_19[8]
    SLICE_X159Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_52/O
                         net (fo=1, routed)           0.000     1.884    video_final/Inst_vga/color_mapper_Final/dc_bias[3]_i_5[1]
    SLICE_X159Y146       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  video_final/Inst_vga/color_mapper_Final/dc_bias_reg[3]_i_19/O[1]
                         net (fo=3, routed)           0.229     2.178    video_final/Inst_vga/vga_signal_generator_Final/dc_bias_reg[3]_i_99_2[1]
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.107     2.285 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_5/O
                         net (fo=17, routed)          0.246     2.531    video_final/Inst_vga/vga_signal_generator_Final/position_reg[row][9]_13
    SLICE_X163Y149       LUT6 (Prop_lut6_I5_O)        0.045     2.576 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6_comp_2/O
                         net (fo=1, routed)           0.151     2.726    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_6_n_0_repN_2
    SLICE_X162Y147       LUT6 (Prop_lut6_I5_O)        0.045     2.771 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.176     2.947    video_final/Inst_vga/vga_signal_generator_Final/pixel[color][2]
    SLICE_X162Y146       LUT6 (Prop_lut6_I4_O)        0.045     2.992 r  video_final/Inst_vga/vga_signal_generator_Final/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     2.992    video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X162Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.921     0.921    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.193     1.114    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.121     1.235    video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  1.757    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.642ns (24.115%)  route 2.020ns (75.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.825     1.825    video_final/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_final/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     2.343 r  video_final/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.137     3.481    video_final/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     4.488    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     8.840    video_final/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.642ns (24.115%)  route 2.020ns (75.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.825     1.825    video_final/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_final/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     2.343 r  video_final/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.137     3.481    video_final/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     4.488    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     8.840    video_final/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.642ns (24.115%)  route 2.020ns (75.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.825     1.825    video_final/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_final/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     2.343 r  video_final/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.137     3.481    video_final/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     4.488    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     8.840    video_final/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.642ns (24.115%)  route 2.020ns (75.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.825     1.825    video_final/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_final/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     2.343 r  video_final/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.137     3.481    video_final/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     4.488    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     8.840    video_final/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.642ns (24.115%)  route 2.020ns (75.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.825     1.825    video_final/inst_dvid/clk_out1
    SLICE_X162Y134       FDRE                                         r  video_final/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     2.343 r  video_final/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.137     3.481    video_final/inst_dvid/latched_red[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  video_final/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     4.488    video_final/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    video_final/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_final/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     8.840    video_final/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.642ns (22.544%)  route 2.206ns (77.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.833     1.833    video_final/inst_dvid/clk_out1
    SLICE_X162Y147       FDRE                                         r  video_final/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  video_final/inst_dvid/latched_green_reg[1]/Q
                         net (fo=5, routed)           2.206     4.557    video_final/inst_dvid/latched_green[1]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.124     4.681 r  video_final/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.681    video_final/inst_dvid/shift_green_1[0]
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    video_final/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[0]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.077     9.446    video_final/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.446    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.642ns (22.667%)  route 2.190ns (77.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.833     1.833    video_final/inst_dvid/clk_out1
    SLICE_X162Y147       FDRE                                         r  video_final/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  video_final/inst_dvid/latched_green_reg[1]/Q
                         net (fo=5, routed)           2.190     4.542    video_final/inst_dvid/latched_green[1]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.124     4.666 r  video_final/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.666    video_final/inst_dvid/shift_green_1[3]
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    video_final/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[3]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.081     9.450    video_final/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.668ns (23.371%)  route 2.190ns (76.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.833     1.833    video_final/inst_dvid/clk_out1
    SLICE_X162Y147       FDRE                                         r  video_final/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  video_final/inst_dvid/latched_green_reg[1]/Q
                         net (fo=5, routed)           2.190     4.542    video_final/inst_dvid/latched_green[1]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.150     4.692 r  video_final/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     4.692    video_final/inst_dvid/shift_green_1[5]
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    video_final/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[5]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.118     9.487    video_final/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.487    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.634ns (22.326%)  route 2.206ns (77.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.833     1.833    video_final/inst_dvid/clk_out1
    SLICE_X162Y147       FDRE                                         r  video_final/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  video_final/inst_dvid/latched_green_reg[1]/Q
                         net (fo=5, routed)           2.206     4.557    video_final/inst_dvid/latched_green[1]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.116     4.673 r  video_final/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     4.673    video_final/inst_dvid/shift_green_1[1]
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    video_final/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_green_reg[1]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.118     9.487    video_final/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.487    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 video_final/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.580ns (21.334%)  route 2.139ns (78.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     2.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.833     1.833    video_final/inst_dvid/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456     2.289 r  video_final/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           2.139     4.428    video_final/inst_dvid/latched_green[2]
    SLICE_X162Y148       LUT3 (Prop_lut3_I2_O)        0.124     4.552 r  video_final/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     4.552    video_final/inst_dvid/shift_green_1[6]
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     9.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.714     9.714    video_final/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_green_reg[6]/C
                         clock pessimism             -0.128     9.586    
                         clock uncertainty           -0.215     9.372    
    SLICE_X162Y148       FDRE (Setup_fdre_C_D)        0.079     9.451    video_final/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.451    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  4.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.183ns (21.260%)  route 0.678ns (78.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.678     1.467    video_final/inst_dvid/latched_blue[4]
    SLICE_X161Y148       LUT3 (Prop_lut3_I2_O)        0.042     1.509 r  video_final/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.509    video_final/inst_dvid/shift_blue_0[6]
    SLICE_X161Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X161Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.080     1.002    
                         clock uncertainty            0.215     1.216    
    SLICE_X161Y148       FDRE (Hold_fdre_C_D)         0.107     1.323    video_final/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.313%)  route 0.673ns (82.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/clk_out1
    SLICE_X160Y149       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y149       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.673     1.463    video_final/inst_dvid/latched_blue[8]
    SLICE_X160Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X160Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.080     1.002    
                         clock uncertainty            0.215     1.216    
    SLICE_X160Y148       FDRE (Hold_fdre_C_D)         0.059     1.275    video_final/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.209ns (23.873%)  route 0.666ns (76.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/clk_out1
    SLICE_X162Y147       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  video_final/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.666     1.479    video_final/inst_dvid/latched_blue[0]
    SLICE_X162Y148       LUT3 (Prop_lut3_I2_O)        0.045     1.524 r  video_final/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.524    video_final/inst_dvid/shift_blue_0[0]
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.080     1.002    
                         clock uncertainty            0.215     1.216    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.120     1.336    video_final/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.534%)  route 0.678ns (78.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.678     1.467    video_final/inst_dvid/latched_blue[4]
    SLICE_X161Y148       LUT3 (Prop_lut3_I2_O)        0.045     1.512 r  video_final/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.512    video_final/inst_dvid/shift_blue_0[4]
    SLICE_X161Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X161Y148       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.080     1.002    
                         clock uncertainty            0.215     1.216    
    SLICE_X161Y148       FDRE (Hold_fdre_C_D)         0.091     1.307    video_final/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.815%)  route 0.698ns (83.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/clk_out1
    SLICE_X161Y149       FDRE                                         r  video_final/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.698     1.487    video_final/inst_dvid/latched_green[9]
    SLICE_X160Y148       FDRE                                         r  video_final/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X160Y148       FDRE                                         r  video_final/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.080     1.002    
                         clock uncertainty            0.215     1.216    
    SLICE_X160Y148       FDRE (Hold_fdre_C_D)         0.060     1.276    video_final/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.112%)  route 0.734ns (83.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.647     0.647    video_final/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_final/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  video_final/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.734     1.522    video_final/inst_dvid/latched_red[9]
    SLICE_X162Y137       FDRE                                         r  video_final/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    video_final/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_final/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.080     0.997    
                         clock uncertainty            0.215     1.211    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.090     1.301    video_final/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.189ns (19.941%)  route 0.759ns (80.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.759     1.548    video_final/inst_dvid/latched_blue[1]
    SLICE_X162Y149       LUT3 (Prop_lut3_I2_O)        0.048     1.596 r  video_final/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.596    video_final/inst_dvid/shift_blue_0[7]
    SLICE_X162Y149       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X162Y149       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.080     1.002    
                         clock uncertainty            0.215     1.216    
    SLICE_X162Y149       FDRE (Hold_fdre_C_D)         0.131     1.347    video_final/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.686%)  route 0.759ns (80.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.649     0.649    video_final/inst_dvid/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  video_final/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.759     1.548    video_final/inst_dvid/latched_blue[1]
    SLICE_X162Y149       LUT3 (Prop_lut3_I2_O)        0.045     1.593 r  video_final/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.593    video_final/inst_dvid/shift_blue_0[5]
    SLICE_X162Y149       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    video_final/inst_dvid/clk_out2
    SLICE_X162Y149       FDRE                                         r  video_final/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.080     1.002    
                         clock uncertainty            0.215     1.216    
    SLICE_X162Y149       FDRE (Hold_fdre_C_D)         0.120     1.336    video_final/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.708%)  route 0.757ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.647     0.647    video_final/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_final/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  video_final/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.757     1.544    video_final/inst_dvid/latched_red[8]
    SLICE_X161Y140       FDRE                                         r  video_final/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    video_final/inst_dvid/clk_out2
    SLICE_X161Y140       FDRE                                         r  video_final/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X161Y140       FDRE (Hold_fdre_C_D)         0.070     1.284    video_final/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 video_final/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_final/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.029%)  route 0.740ns (77.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.647     0.647    video_final/inst_dvid/clk_out1
    SLICE_X162Y141       FDRE                                         r  video_final/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  video_final/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.740     1.550    video_final/inst_dvid/latched_red[2]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.045     1.595 r  video_final/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.595    video_final/inst_dvid/shift_red[6]
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    video_final/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_final/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X162Y140       FDRE (Hold_fdre_C_D)         0.121     1.335    video_final/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.260    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_final/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  video_final/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    video_final/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  video_final/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_final/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  video_final/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    video_final/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  video_final/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_final/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  video_final/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    video_final/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  video_final/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_final/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  video_final/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    video_final/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  video_final/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_final/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  video_final/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    video_final/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  video_final/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_final/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  video_final/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    video_final/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  video_final/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_final/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  video_final/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    video_final/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  video_final/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     6.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_final/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  video_final/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    video_final/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  video_final/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_final/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  video_final/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    video_final/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  video_final/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_final/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  video_final/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    video_final/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  video_final/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_final/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  video_final/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    video_final/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  video_final/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_final/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  video_final/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    video_final/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  video_final/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_final/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_final/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    video_final/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  video_final/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_final/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_final/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    video_final/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  video_final/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_final/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_final/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    video_final/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  video_final/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_final/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    video_final/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_final/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  video_final/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    video_final/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  video_final/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          2.106     7.106    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    video_final/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  video_final/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    video_final/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    video_final/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    video_final/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.161ns  (logic 1.589ns (13.070%)  route 10.572ns (86.930%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           7.384     8.452    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[1]
    SLICE_X153Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.576 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28/O
                         net (fo=2, routed)           1.156     9.731    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28_n_0
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124     9.855 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           1.188    11.044    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    11.168 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_3/O
                         net (fo=5, routed)           0.843    12.011    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X163Y148       LUT5 (Prop_lut5_I2_O)        0.150    12.161 r  video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.161    video_final/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714     1.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.859ns  (logic 1.563ns (13.184%)  route 10.295ns (86.816%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           7.384     8.452    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[1]
    SLICE_X153Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.576 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28/O
                         net (fo=2, routed)           1.156     9.731    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28_n_0
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124     9.855 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.999    10.854    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X160Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.978 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.406    11.385    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.124    11.509 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.350    11.859    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.712     1.712    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y148       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.846ns  (logic 1.452ns (12.257%)  route 10.394ns (87.743%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           8.202     9.282    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[0]
    SLICE_X157Y149       LUT3 (Prop_lut3_I2_O)        0.124     9.406 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7/O
                         net (fo=6, routed)           1.521    10.927    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124    11.051 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.671    11.722    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X161Y147       LUT2 (Prop_lut2_I0_O)        0.124    11.846 r  video_final/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    11.846    video_final/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714     1.714    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.845ns  (logic 1.563ns (13.200%)  route 10.281ns (86.800%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        1.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           7.384     8.452    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[1]
    SLICE_X153Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.576 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28/O
                         net (fo=2, routed)           1.156     9.731    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28_n_0
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124     9.855 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.999    10.854    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X160Y147       LUT6 (Prop_lut6_I2_O)        0.124    10.978 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.406    11.385    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]_repN_1_alias
    SLICE_X161Y148       LUT6 (Prop_lut6_I3_O)        0.124    11.509 r  video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_comp_1/O
                         net (fo=2, routed)           0.336    11.845    video_final/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714     1.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDSE                                         r  video_final/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.839ns  (logic 1.445ns (12.205%)  route 10.394ns (87.795%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           8.202     9.282    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[0]
    SLICE_X157Y149       LUT3 (Prop_lut3_I2_O)        0.124     9.406 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7/O
                         net (fo=6, routed)           1.521    10.927    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.671    11.722    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X161Y147       LUT3 (Prop_lut3_I0_O)        0.117    11.839 r  video_final/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.839    video_final/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714     1.714    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.837ns  (logic 1.452ns (12.266%)  route 10.385ns (87.734%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           8.202     9.282    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[0]
    SLICE_X157Y149       LUT3 (Prop_lut3_I2_O)        0.124     9.406 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7/O
                         net (fo=6, routed)           1.521    10.927    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.662    11.713    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124    11.837 r  video_final/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.837    video_final/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.713     1.713    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.831ns  (logic 1.446ns (12.222%)  route 10.385ns (87.778%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           8.202     9.282    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[0]
    SLICE_X157Y149       LUT3 (Prop_lut3_I2_O)        0.124     9.406 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7/O
                         net (fo=6, routed)           1.521    10.927    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.662    11.713    video_final/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.118    11.831 r  video_final/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    11.831    video_final/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.713     1.713    video_final/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X163Y145       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.747ns  (logic 1.452ns (12.361%)  route 10.295ns (87.639%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           8.202     9.282    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[0]
    SLICE_X157Y149       LUT3 (Prop_lut3_I2_O)        0.124     9.406 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7/O
                         net (fo=6, routed)           1.521    10.927    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_7_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124    11.051 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__1_comp_1/O
                         net (fo=14, routed)          0.572    11.623    video_final/inst_dvid/TDMS_encoder_blue/pixel[color][1]
    SLICE_X162Y146       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  video_final/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.747    video_final/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.713     1.713    video_final/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y146       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.732ns  (logic 1.563ns (13.326%)  route 10.169ns (86.674%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        1.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           7.384     8.452    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[1]
    SLICE_X153Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.576 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28/O
                         net (fo=2, routed)           1.156     9.731    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28_n_0
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124     9.855 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           1.188    11.044    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    11.168 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_3/O
                         net (fo=5, routed)           0.440    11.608    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I4_O)        0.124    11.732 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.732    video_final/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714     1.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.731ns  (logic 1.563ns (13.328%)  route 10.168ns (86.672%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        1.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           7.384     8.452    video_final/Inst_vga/vga_signal_generator_Final/sw_IBUF[1]
    SLICE_X153Y150       LUT2 (Prop_lut2_I0_O)        0.124     8.576 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28/O
                         net (fo=2, routed)           1.156     9.731    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_28_n_0
    SLICE_X157Y149       LUT6 (Prop_lut6_I4_O)        0.124     9.855 f  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           1.188    11.044    video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_4__0_n_0
    SLICE_X161Y147       LUT6 (Prop_lut6_I1_O)        0.124    11.168 r  video_final/Inst_vga/vga_signal_generator_Final/dc_bias[3]_i_2__0_comp_3/O
                         net (fo=5, routed)           0.439    11.607    video_final/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I4_O)        0.124    11.731 r  video_final/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.731    video_final/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.972     1.972    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.714     1.714    video_final/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X163Y147       FDRE                                         r  video_final/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.171ns (13.074%)  route 1.136ns (86.926%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.194     1.307    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.171ns (13.074%)  route 1.136ns (86.926%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.194     1.307    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.171ns (13.074%)  route 1.136ns (86.926%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.194     1.307    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.171ns (13.074%)  route 1.136ns (86.926%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.194     1.307    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.171ns (13.074%)  route 1.136ns (86.926%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.194     1.307    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.171ns (13.074%)  route 1.136ns (86.926%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.194     1.307    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.919     0.918    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y151       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.171ns (13.002%)  route 1.144ns (86.998%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.202     1.314    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X157Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.917     0.917    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X157Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.171ns (12.959%)  route 1.148ns (87.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.206     1.319    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.917     0.917    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.171ns (12.959%)  route 1.148ns (87.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.206     1.319    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.917     0.917    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.171ns (12.959%)  route 1.148ns (87.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=90, routed)          0.942     1.068    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/reset_n_IBUF
    SLICE_X156Y153       LUT6 (Prop_lut6_I5_O)        0.045     1.113 r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1/O
                         net (fo=10, routed)          0.206     1.319    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ[8]_i_1_n_0
    SLICE_X156Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.022     1.022    video_final/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  video_final/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    video_final/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  video_final/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.917     0.917    video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/clk_out1
    SLICE_X156Y153       FDRE                                         r  video_final/Inst_vga/vga_signal_generator_Final/horizontal_counter/processQ_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/is_increment_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.162ns  (logic 1.219ns (11.999%)  route 8.943ns (88.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           8.943    10.012    numeric_stepper_v/btn_IBUF[0]
    SLICE_X149Y146       LUT4 (Prop_lut4_I2_O)        0.150    10.162 r  numeric_stepper_v/is_increment_i_1__0/O
                         net (fo=1, routed)           0.000    10.162    numeric_stepper_v/is_increment0
    SLICE_X149Y146       FDRE                                         r  numeric_stepper_v/is_increment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.636     5.136    numeric_stepper_v/clk
    SLICE_X149Y146       FDRE                                         r  numeric_stepper_v/is_increment_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/is_decrement_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.136ns  (logic 1.193ns (11.774%)  route 8.943ns (88.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           8.943    10.012    numeric_stepper_v/btn_IBUF[0]
    SLICE_X149Y146       LUT4 (Prop_lut4_I1_O)        0.124    10.136 r  numeric_stepper_v/is_decrement_i_1__0/O
                         net (fo=1, routed)           0.000    10.136    numeric_stepper_v/is_decrement0
    SLICE_X149Y146       FDRE                                         r  numeric_stepper_v/is_decrement_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.636     5.136    numeric_stepper_v/clk
    SLICE_X149Y146       FDRE                                         r  numeric_stepper_v/is_decrement_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            numeric_stepper_t/is_increment_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.755ns  (logic 1.242ns (12.734%)  route 8.512ns (87.266%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    C22                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           8.512     9.603    numeric_stepper_t/btn_IBUF[1]
    SLICE_X156Y138       LUT4 (Prop_lut4_I2_O)        0.152     9.755 r  numeric_stepper_t/is_increment_i_1/O
                         net (fo=1, routed)           0.000     9.755    numeric_stepper_t/is_increment0
    SLICE_X156Y138       FDRE                                         r  numeric_stepper_t/is_increment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.208    numeric_stepper_t/clk
    SLICE_X156Y138       FDRE                                         r  numeric_stepper_t/is_increment_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            numeric_stepper_t/is_decrement_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.727ns  (logic 1.214ns (12.483%)  route 8.512ns (87.517%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    C22                  IBUF (Prop_ibuf_I_O)         1.090     1.090 r  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           8.512     9.603    numeric_stepper_t/btn_IBUF[1]
    SLICE_X156Y138       LUT4 (Prop_lut4_I1_O)        0.124     9.727 r  numeric_stepper_t/is_decrement_i_1/O
                         net (fo=1, routed)           0.000     9.727    numeric_stepper_t/is_decrement0
    SLICE_X156Y138       FDRE                                         r  numeric_stepper_t/is_decrement_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.208    numeric_stepper_t/clk
    SLICE_X156Y138       FDRE                                         r  numeric_stepper_t/is_decrement_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            numeric_stepper_v/prev_down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.569ns  (logic 1.069ns (11.176%)  route 8.500ns (88.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           8.500     9.569    numeric_stepper_v/btn_IBUF[0]
    SLICE_X149Y147       FDRE                                         r  numeric_stepper_v/prev_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.637     5.137    numeric_stepper_v/clk
    SLICE_X149Y147       FDRE                                         r  numeric_stepper_v/prev_down_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            numeric_stepper_t/prev_down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.947ns  (logic 1.090ns (12.184%)  route 7.857ns (87.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    C22                  IBUF (Prop_ibuf_I_O)         1.090     1.090 r  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           7.857     8.947    numeric_stepper_t/btn_IBUF[1]
    SLICE_X157Y138       FDRE                                         r  numeric_stepper_t/prev_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.208    numeric_stepper_t/clk
    SLICE_X157Y138       FDRE                                         r  numeric_stepper_t/prev_down_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            numeric_stepper_t/prev_up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.837ns  (logic 1.085ns (12.273%)  route 7.752ns (87.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[1]_inst/O
                         net (fo=3, routed)           7.752     8.837    numeric_stepper_t/btn_IBUF[0]
    SLICE_X157Y138       FDRE                                         r  numeric_stepper_t/prev_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.208    numeric_stepper_t/clk
    SLICE_X157Y138       FDRE                                         r  numeric_stepper_t/prev_up_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            numeric_stepper_v/prev_up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.231ns  (logic 1.082ns (13.143%)  route 7.149ns (86.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D22                  IBUF (Prop_ibuf_I_O)         1.082     1.082 r  btn_IBUF[3]_inst/O
                         net (fo=3, routed)           7.149     8.231    numeric_stepper_v/btn_IBUF[1]
    SLICE_X149Y147       FDRE                                         r  numeric_stepper_v/prev_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.637     5.137    numeric_stepper_v/clk
    SLICE_X149Y147       FDRE                                         r  numeric_stepper_v/prev_up_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_t/db_cnt_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.512ns  (logic 2.313ns (30.787%)  route 5.199ns (69.213%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          5.199     6.168    numeric_stepper_t/reset_n_IBUF
    SLICE_X154Y131       LUT2 (Prop_lut2_I1_O)        0.124     6.292 r  numeric_stepper_t/db_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.292    numeric_stepper_t/db_cnt[0]_i_6_n_0
    SLICE_X154Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.825 r  numeric_stepper_t/db_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.825    numeric_stepper_t/db_cnt_reg[0]_i_3_n_0
    SLICE_X154Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.942 r  numeric_stepper_t/db_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    numeric_stepper_t/db_cnt_reg[4]_i_1_n_0
    SLICE_X154Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.059 r  numeric_stepper_t/db_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.059    numeric_stepper_t/db_cnt_reg[8]_i_1_n_0
    SLICE_X154Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.176 r  numeric_stepper_t/db_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    numeric_stepper_t/db_cnt_reg[12]_i_1_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  numeric_stepper_t/db_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    numeric_stepper_t/db_cnt_reg[16]_i_1_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.512 r  numeric_stepper_t/db_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.512    numeric_stepper_t/db_cnt_reg[20]_i_1_n_7
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.132    numeric_stepper_t/clk
    SLICE_X154Y136       FDSE                                         r  numeric_stepper_t/db_cnt_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_t/db_cnt_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 2.300ns (30.667%)  route 5.199ns (69.333%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          5.199     6.168    numeric_stepper_t/reset_n_IBUF
    SLICE_X154Y131       LUT2 (Prop_lut2_I1_O)        0.124     6.292 r  numeric_stepper_t/db_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     6.292    numeric_stepper_t/db_cnt[0]_i_6_n_0
    SLICE_X154Y131       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.825 r  numeric_stepper_t/db_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.825    numeric_stepper_t/db_cnt_reg[0]_i_3_n_0
    SLICE_X154Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.942 r  numeric_stepper_t/db_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    numeric_stepper_t/db_cnt_reg[4]_i_1_n_0
    SLICE_X154Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.059 r  numeric_stepper_t/db_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.059    numeric_stepper_t/db_cnt_reg[8]_i_1_n_0
    SLICE_X154Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.176 r  numeric_stepper_t/db_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    numeric_stepper_t/db_cnt_reg[12]_i_1_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.499 r  numeric_stepper_t/db_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.499    numeric_stepper_t/db_cnt_reg[16]_i_1_n_6
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.132    numeric_stepper_t/clk
    SLICE_X154Y135       FDSE                                         r  numeric_stepper_t/db_cnt_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.241ns (16.322%)  route 1.235ns (83.678%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.235     1.361    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y147       LUT2 (Prop_lut2_I1_O)        0.045     1.406 r  numeric_stepper_v/db_cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.406    numeric_stepper_v/db_cnt[20]_i_2__0_n_0
    SLICE_X148Y147       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.476 r  numeric_stepper_v/db_cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.476    numeric_stepper_v/db_cnt_reg[20]_i_1__0_n_7
    SLICE_X148Y147       FDSE                                         r  numeric_stepper_v/db_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.893     2.086    numeric_stepper_v/clk
    SLICE_X148Y147       FDSE                                         r  numeric_stepper_v/db_cnt_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.235ns (15.579%)  route 1.273ns (84.421%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.273     1.399    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y145       LUT2 (Prop_lut2_I1_O)        0.045     1.444 r  numeric_stepper_v/db_cnt[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.444    numeric_stepper_v/db_cnt[12]_i_2__0_n_0
    SLICE_X148Y145       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.508 r  numeric_stepper_v/db_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.508    numeric_stepper_v/db_cnt_reg[12]_i_1__0_n_4
    SLICE_X148Y145       FDSE                                         r  numeric_stepper_v/db_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y145       FDSE                                         r  numeric_stepper_v/db_cnt_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.236ns (15.614%)  route 1.275ns (84.386%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.275     1.401    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y145       LUT2 (Prop_lut2_I1_O)        0.045     1.446 r  numeric_stepper_v/db_cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.000     1.446    numeric_stepper_v/db_cnt[12]_i_3__0_n_0
    SLICE_X148Y145       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.511 r  numeric_stepper_v/db_cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.511    numeric_stepper_v/db_cnt_reg[12]_i_1__0_n_5
    SLICE_X148Y145       FDRE                                         r  numeric_stepper_v/db_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y145       FDRE                                         r  numeric_stepper_v/db_cnt_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.235ns (14.778%)  route 1.355ns (85.222%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.355     1.481    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.526 r  numeric_stepper_v/db_cnt[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.526    numeric_stepper_v/db_cnt[16]_i_2__0_n_0
    SLICE_X148Y146       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.590 r  numeric_stepper_v/db_cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.590    numeric_stepper_v/db_cnt_reg[16]_i_1__0_n_4
    SLICE_X148Y146       FDSE                                         r  numeric_stepper_v/db_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y146       FDSE                                         r  numeric_stepper_v/db_cnt_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.236ns (14.813%)  route 1.357ns (85.187%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.357     1.483    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y146       LUT2 (Prop_lut2_I1_O)        0.045     1.528 r  numeric_stepper_v/db_cnt[16]_i_3__0/O
                         net (fo=1, routed)           0.000     1.528    numeric_stepper_v/db_cnt[16]_i_3__0_n_0
    SLICE_X148Y146       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.593 r  numeric_stepper_v/db_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.593    numeric_stepper_v/db_cnt_reg[16]_i_1__0_n_5
    SLICE_X148Y146       FDSE                                         r  numeric_stepper_v/db_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y146       FDSE                                         r  numeric_stepper_v/db_cnt_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.241ns (15.039%)  route 1.361ns (84.961%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.361     1.487    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y145       LUT2 (Prop_lut2_I1_O)        0.045     1.532 r  numeric_stepper_v/db_cnt[12]_i_5__0/O
                         net (fo=1, routed)           0.000     1.532    numeric_stepper_v/db_cnt[12]_i_5__0_n_0
    SLICE_X148Y145       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.602 r  numeric_stepper_v/db_cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.602    numeric_stepper_v/db_cnt_reg[12]_i_1__0_n_7
    SLICE_X148Y145       FDRE                                         r  numeric_stepper_v/db_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y145       FDRE                                         r  numeric_stepper_v/db_cnt_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.255ns (15.877%)  route 1.351ns (84.123%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.351     1.476    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y144       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.605 r  numeric_stepper_v/db_cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.605    numeric_stepper_v/db_cnt_reg[8]_i_1__0_n_4
    SLICE_X148Y144       FDRE                                         r  numeric_stepper_v/db_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y144       FDRE                                         r  numeric_stepper_v/db_cnt_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.333ns (20.731%)  route 1.273ns (79.269%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.273     1.399    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y145       LUT2 (Prop_lut2_I1_O)        0.045     1.444 r  numeric_stepper_v/db_cnt[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.444    numeric_stepper_v/db_cnt[12]_i_2__0_n_0
    SLICE_X148Y145       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.553 r  numeric_stepper_v/db_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    numeric_stepper_v/db_cnt_reg[12]_i_1__0_n_0
    SLICE_X148Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.606 r  numeric_stepper_v/db_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.606    numeric_stepper_v/db_cnt_reg[16]_i_1__0_n_7
    SLICE_X148Y146       FDRE                                         r  numeric_stepper_v/db_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y146       FDRE                                         r  numeric_stepper_v/db_cnt_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.275ns (16.923%)  route 1.350ns (83.077%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.350     1.475    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y144       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.624 r  numeric_stepper_v/db_cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.624    numeric_stepper_v/db_cnt_reg[8]_i_1__0_n_5
    SLICE_X148Y144       FDSE                                         r  numeric_stepper_v/db_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y144       FDSE                                         r  numeric_stepper_v/db_cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            numeric_stepper_v/db_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.276ns (16.856%)  route 1.361ns (83.144%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=90, routed)          1.361     1.487    numeric_stepper_v/reset_n_IBUF
    SLICE_X148Y145       LUT2 (Prop_lut2_I1_O)        0.045     1.532 r  numeric_stepper_v/db_cnt[12]_i_5__0/O
                         net (fo=1, routed)           0.000     1.532    numeric_stepper_v/db_cnt[12]_i_5__0_n_0
    SLICE_X148Y145       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.637 r  numeric_stepper_v/db_cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.637    numeric_stepper_v/db_cnt_reg[12]_i_1__0_n_6
    SLICE_X148Y145       FDRE                                         r  numeric_stepper_v/db_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.892     2.085    numeric_stepper_v/clk
    SLICE_X148Y145       FDRE                                         r  numeric_stepper_v/db_cnt_reg[13]/C





