\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Software fault tolerance}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Introduction}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Software Failure and Classification of Software Faults}{section.2}% 4
\BOOKMARK [3][-]{subsubsection.2.2.1}{What is a software failure?}{subsection.2.2}% 5
\BOOKMARK [3][-]{subsubsection.2.2.2}{Classification of software faults}{subsection.2.2}% 6
\BOOKMARK [2][-]{subsection.2.3}{Techniques for Fault Tolerance in Software}{section.2}% 7
\BOOKMARK [3][-]{subsubsection.2.3.1}{Design diversity}{subsection.2.3}% 8
\BOOKMARK [3][-]{subsubsection.2.3.2}{Data diversity}{subsection.2.3}% 9
\BOOKMARK [3][-]{subsubsection.2.3.3}{Environment diversity}{subsection.2.3}% 10
\BOOKMARK [3][-]{subsubsection.2.3.4}{Checkpointing and Recovery}{subsection.2.3}% 11
\BOOKMARK [2][-]{subsection.2.4}{SpiNNaker architecture}{section.2}% 12
\BOOKMARK [3][-]{subsubsection.2.4.1}{Short description of the SpiNNaker chip}{subsection.2.4}% 13
\BOOKMARK [3][-]{subsubsection.2.4.2}{Hardware fault tolerance mechanisms in the SpiNNaker chip}{subsection.2.4}% 14
\BOOKMARK [1][-]{section.3}{Network congestion}{}% 15
\BOOKMARK [2][-]{subsection.3.1}{Network tester}{section.3}% 16
\BOOKMARK [2][-]{subsection.3.2}{Backpressure}{section.3}% 17
\BOOKMARK [1][-]{section.4}{Process migration}{}% 18
\BOOKMARK [1][-]{section.5}{CRC error correction}{}% 19
\BOOKMARK [2][-]{subsection.5.1}{Wikipedia description of discrete logarithm}{section.5}% 20
\BOOKMARK [3][-]{subsubsection.5.1.1}{Example}{subsection.5.1}% 21
\BOOKMARK [3][-]{subsubsection.5.1.2}{Algorithms}{subsection.5.1}% 22
\BOOKMARK [3][-]{subsubsection.5.1.3}{Comparison to integer factorization}{subsection.5.1}% 23
\BOOKMARK [2][-]{subsection.5.2}{Abstract}{section.5}% 24
\BOOKMARK [2][-]{subsection.5.3}{Introduction}{section.5}% 25
\BOOKMARK [2][-]{subsection.5.4}{Objectives}{section.5}% 26
\BOOKMARK [2][-]{subsection.5.5}{Contribution}{section.5}% 27
\BOOKMARK [2][-]{subsection.5.6}{Overview}{section.5}% 28
\BOOKMARK [3][-]{subsubsection.5.6.1}{Chapter 4}{subsection.5.6}% 29
\BOOKMARK [3][-]{subsubsection.5.6.2}{Chapter 5}{subsection.5.6}% 30
\BOOKMARK [3][-]{subsubsection.5.6.3}{Chapter 6}{subsection.5.6}% 31
\BOOKMARK [3][-]{subsubsection.5.6.4}{Chapter 7}{subsection.5.6}% 32
\BOOKMARK [2][-]{subsection.5.7}{Excerpts from Chapter 4 \205 SpiNNaker}{section.5}% 33
\BOOKMARK [3][-]{subsubsection.5.7.1}{Memory}{subsection.5.7}% 34
\BOOKMARK [3][-]{subsubsection.5.7.2}{CRC unit}{subsection.5.7}% 35
\BOOKMARK [3][-]{subsubsection.5.7.3}{Conclusion}{subsection.5.7}% 36
\BOOKMARK [2][-]{subsection.5.8}{Excerpts from Chapter 5 \205 Programmable CRC hardware}{section.5}% 37
\BOOKMARK [2][-]{subsection.5.9}{Excerpts from Chapter 8 Conclusion \205 Cyclic codes}{section.5}% 38
\BOOKMARK [3][-]{subsubsection.5.9.1}{Programmable CRC}{subsection.5.9}% 39
\BOOKMARK [3][-]{subsubsection.5.9.2}{Future work in Programmable CRC}{subsection.5.9}% 40
\BOOKMARK [3][-]{subsubsection.5.9.3}{Error Correction}{subsection.5.9}% 41
\BOOKMARK [2][-]{subsection.5.10}{Summary}{section.5}% 42
\BOOKMARK [3][-]{subsubsection.5.10.1}{Efficient Programmable CRC Circuits}{subsection.5.10}% 43
\BOOKMARK [3][-]{subsubsection.5.10.2}{Algorithms for Computing Discrete Logarithms}{subsection.5.10}% 44
\BOOKMARK [1][-]{Appendix.a.A}{Code listings}{}% 45
