Experiment 1 - Single Precision Floating Point Adder using Recursive Doubling Adder (Verilog)

Experiment 2 - Single Precision Floating Point Multiplier using Wallace Tree Multiplier (Verilog)

Experiment 3 - Processor Register File (Verilog)

Experiment 4 - Direct Cache Memory (Verilog)

Experiment 5 - Pipeline 32- bit Recursive Doubling Adder (Verilog)

Experiment 6 - Pipeline 32- bit Wallace Tree Multiplier (Verilog)

Experiment 7 - Pipeline Single Precision Floating Point Adder (Verilog)

Experiment 8 - Pipeline Single Precision Floating Point Adder (Verilog)

Experiment 9 - 32-bit Logic Unit [Operations - AND, XOR, NAND, OR, NOT, NOR, 2's Complement, XNOR] (Verilog)
