// Seed: 1547971399
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  generate
    if (1) begin : id_3
      logic id_4;
      assign id_0 = 1'b0;
      assign id_0 = sample;
      always @(id_3) id_0 <= 1;
    end
  endgenerate
endmodule
