<?xml version="1.0"?>
<!--                                                                                         -->
<!--   Copyright (2021) Intel Corporation.                                                                                                                        -->
<!--                                                                                                                                                              -->
<!--   Redistribution. Redistribution and use in binary form, without modification, are permitted provided that the following conditions are met:                 -->
<!--                                                                                                                                                              -->
<!--    * Redistributions must reproduce the above copyright notice and the following disclaimer in the documentation and/or other materials provided with        -->
<!--   the distribution.                                                                                                                                          -->
<!--    * Neither the name of Intel Corporation nor the names of its suppliers may be used to endorse or promote products derived from this software              -->
<!--   without specific prior written permission.                                                                                                                 -->
<!--    * No reverse engineering, decompilation, or disassembly of this software is permitted.                                                                    -->
<!--                                                                                                                                                              -->
<!--   Limited patent license.  Intel Corporation grants a world-wide, royalty-free, non-exclusive license under patents it now or hereafter                      -->
<!--   owns or controls to make, have made, use, import, offer to sell and sell ("Utilize") this software, but solely to the extent that any                      -->
<!--   such patent is necessary to Utilize the software in the form provided by Intel. The patent license shall not apply to any combinations which include       -->
<!--   this software.  No hardware per se is licensed hereunder.                                                                                                  -->
<!--                                                                                         -->

<TestConfig>
    <numSlots>1</numSlots>
    <phy_maintains_bch>0</phy_maintains_bch>
    <start_frame_number>0</start_frame_number>
    <start_slot_number>3</start_slot_number>
    <ul_ref_out>rxsduparse_tst40.txt</ul_ref_out>
    <uliq_car0_ant0>uliq00_tst40.bin</uliq_car0_ant0>
    <uliq_car0_ant1>uliq01_tst40.bin</uliq_car0_ant1>
</TestConfig>

<ConfigReq>
    <nCarrierIdx>0</nCarrierIdx>
    <nDMRSTypeAPos>2</nDMRSTypeAPos>
    <nPhyCellId>50</nPhyCellId>
    <nDLAbsFrePointA>27968160</nDLAbsFrePointA>
    <nULAbsFrePointA>27968160</nULAbsFrePointA>
    <nDLBandwidth>100</nDLBandwidth>
    <nULBandwidth>100</nULBandwidth>
    <nDLFftSize>1024</nDLFftSize>
    <nULFftSize>1024</nULFftSize>
    <nSSBPwr>0</nSSBPwr>
    <nSSBAbsFre>0</nSSBAbsFre>
    <nSSBPeriod>4</nSSBPeriod>
    <nSSBSubcSpacing>0</nSSBSubcSpacing>
    <nSSBSubcOffset>0</nSSBSubcOffset>
    <nMIB0>255</nMIB0>
    <nMIB1>255</nMIB1>
    <nMIB2>255</nMIB2>
    <nDLK0>0</nDLK0>
    <nULK0>0</nULK0>
    <nSSBPrbOffset>0</nSSBPrbOffset>
    <nSSBMask0>0</nSSBMask0>
    <nSSBMask1>0</nSSBMask1>
    <nNrOfTxAnt>2</nNrOfTxAnt>
    <nNrOfRxAnt>2</nNrOfRxAnt>
    <nCarrierAggregationLevel>0</nCarrierAggregationLevel>
    <nFrameDuplexType>1</nFrameDuplexType>
    <nSubcCommon>3</nSubcCommon>
    <nTddPeriod>1</nTddPeriod>
    <sSlotConfig0>1,1,1,1,1,1,1,1,1,1,1,1,1,1</sSlotConfig0>
    <nPrachConfIdx>0</nPrachConfIdx>
    <nPrachSubcSpacing>3</nPrachSubcSpacing>
    <nPrachZeroCorrConf>0</nPrachZeroCorrConf>
    <nPrachRestrictSet>0</nPrachRestrictSet>
    <nPrachRootSeqIdx>0</nPrachRootSeqIdx>
    <nPrachFreqStart>0</nPrachFreqStart>
    <nPrachFdm>1</nPrachFdm>
    <nPrachSsbRach>0</nPrachSsbRach>
    <nCyclicPrefix>0</nCyclicPrefix>
</ConfigReq>

<Ul_Config_Req>
    <UlConfigReqL1L2Header>
        <nSFN>0</nSFN>
        <nSlot>0</nSlot>
        <nPDU>1</nPDU>
        <nGroup>1</nGroup>
        <nUlsch>1</nUlsch>
        <nUlcch>0</nUlcch>
        <nRachPresent>0</nRachPresent>
    </UlConfigReqL1L2Header>

    <UL_SCH_PDU0>
        <nRNTI>61</nRNTI>
        <nUEId>0</nUEId>

        <nBWPSize>20</nBWPSize>
        <nBWPStart>0</nBWPSize>

        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nULType>0</nULType>
        <nMcsTable>0</nMcsTable>

        <nMCS>6</nMCS>
        <nTransPrecode>0</nTransPrecode>
        <nTransmissionScheme>1</nTransmissionScheme>
        <nNrOfLayers>2</nNrOfLayers>

        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>

        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>300</nNIDnSCID>

        <nNrOfAntennaPorts>2</nNrOfAntennaPorts>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nPMI>0</nPMI>

        <nStartSymbolIndex>3</nStartSymbolIndex>
        <nNrOfSymbols>8</nNrOfSymbols>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>

        <nRBStart>0</nRBStart>
        <nRBSize>64</nRBSize>

        <nRBGIndex0>0</nRBGIndex0>

        <nTBSize>1185</nTBSize>

        <nRBGSize>2</nRBGSize>
        <nRV>0</nRV>
        <nHARQID>2</nHARQID>
        <nNDI>1</nNDI>

        <nMappingType>1</nMappingType>
        <nDMRSConfigType>1</nDMRSConfigType>
        <nNrOfCDMs>3</nNrOfCDMs>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>

        <nDMRSAddPos>0</nDMRSAddPos>
        <nPTRSPresent>1</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>

        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nPTRSFreqDensity>2</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
    </UL_SCH_PDU0>

    <PUSCH_GROUP_INFO0>
        <nUE>1</nUE>
        <nPduIdx0>0</nPduIdx0>
    </PUSCH_GROUP_INFO0>
</Ul_Config_Req>
