 `include "hqm_list_sel_pipe_reg_def.rdl"
regfile CFG_CQ2PRIOV_rf { cfg_cq2priov_r CFG_CQ2PRIOV @0x00000000 ; };
regfile CFG_CQ2QID0_rf { cfg_cq2qid0_r CFG_CQ2QID0 @0x00000000 ; };
regfile CFG_CQ2QID1_rf { cfg_cq2qid1_r CFG_CQ2QID1 @0x00000000 ; };
regfile CFG_CQ_DIR_DISABLE_rf { cfg_cq_dir_disable_r CFG_CQ_DIR_DISABLE @0x00000000 ; };
regfile CFG_CQ_DIR_TOKEN_COUNT_rf { cfg_cq_dir_token_count_r CFG_CQ_DIR_TOKEN_COUNT @0x00000000 ; };
regfile CFG_CQ_DIR_TOKEN_DEPTH_SELECT_DSI_rf { cfg_cq_dir_token_depth_select_dsi_r CFG_CQ_DIR_TOKEN_DEPTH_SELECT_DSI @0x00000000 ; };
regfile CFG_CQ_DIR_TOT_SCH_CNTL_rf { cfg_cq_dir_tot_sch_cntl_r CFG_CQ_DIR_TOT_SCH_CNTL @0x00000000 ; };
regfile CFG_CQ_DIR_TOT_SCH_CNTH_rf { cfg_cq_dir_tot_sch_cnth_r CFG_CQ_DIR_TOT_SCH_CNTH @0x00000000 ; };
regfile CFG_CQ_LDB_DISABLE_rf { cfg_cq_ldb_disable_r CFG_CQ_LDB_DISABLE @0x00000000 ; };
regfile CFG_CQ_LDB_INFLIGHT_COUNT_rf { cfg_cq_ldb_inflight_count_r CFG_CQ_LDB_INFLIGHT_COUNT @0x00000000 ; };
regfile CFG_CQ_LDB_INFLIGHT_LIMIT_rf { cfg_cq_ldb_inflight_limit_r CFG_CQ_LDB_INFLIGHT_LIMIT @0x00000000 ; };
regfile CFG_CQ_LDB_INFLIGHT_THRESHOLD_rf { cfg_cq_ldb_inflight_threshold_r CFG_CQ_LDB_INFLIGHT_THRESHOLD @0x00000000 ; };
regfile CFG_CQ_LDB_TOKEN_COUNT_rf { cfg_cq_ldb_token_count_r CFG_CQ_LDB_TOKEN_COUNT @0x00000000 ; };
regfile CFG_CQ_LDB_TOKEN_DEPTH_SELECT_rf { cfg_cq_ldb_token_depth_select_r CFG_CQ_LDB_TOKEN_DEPTH_SELECT @0x00000000 ; };
regfile CFG_CQ_LDB_TOT_SCH_CNTL_rf { cfg_cq_ldb_tot_sch_cntl_r CFG_CQ_LDB_TOT_SCH_CNTL @0x00000000 ; };
regfile CFG_CQ_LDB_TOT_SCH_CNTH_rf { cfg_cq_ldb_tot_sch_cnth_r CFG_CQ_LDB_TOT_SCH_CNTH @0x00000000 ; };
regfile CFG_QID_DIR_MAX_DEPTH_rf { cfg_qid_dir_max_depth_r CFG_QID_DIR_MAX_DEPTH @0x00000000 ; };
regfile CFG_QID_DIR_TOT_ENQ_CNTL_rf { cfg_qid_dir_tot_enq_cntl_r CFG_QID_DIR_TOT_ENQ_CNTL @0x00000000 ; };
regfile CFG_QID_DIR_TOT_ENQ_CNTH_rf { cfg_qid_dir_tot_enq_cnth_r CFG_QID_DIR_TOT_ENQ_CNTH @0x00000000 ; };
regfile CFG_QID_DIR_ENQUEUE_COUNT_rf { cfg_qid_dir_enqueue_count_r CFG_QID_DIR_ENQUEUE_COUNT @0x00000000 ; };
regfile CFG_DIR_QID_DPTH_THRSH_rf { cfg_dir_qid_dpth_thrsh_r CFG_DIR_QID_DPTH_THRSH @0x00000000 ; };
regfile CFG_CQ_LDB_WU_COUNT_rf { cfg_cq_ldb_wu_count_r CFG_CQ_LDB_WU_COUNT @0x00000000 ; };
regfile CFG_CQ_LDB_WU_LIMIT_rf { cfg_cq_ldb_wu_limit_r CFG_CQ_LDB_WU_LIMIT @0x00000000 ; };
regfile CFG_QID_AQED_ACTIVE_COUNT_rf { cfg_qid_aqed_active_count_r CFG_QID_AQED_ACTIVE_COUNT @0x00000000 ; };
regfile CFG_QID_AQED_ACTIVE_LIMIT_rf { cfg_qid_aqed_active_limit_r CFG_QID_AQED_ACTIVE_LIMIT @0x00000000 ; };
regfile CFG_QID_ATM_TOT_ENQ_CNTL_rf { cfg_qid_atm_tot_enq_cntl_r CFG_QID_ATM_TOT_ENQ_CNTL @0x00000000 ; };
regfile CFG_QID_ATM_TOT_ENQ_CNTH_rf { cfg_qid_atm_tot_enq_cnth_r CFG_QID_ATM_TOT_ENQ_CNTH @0x00000000 ; };
regfile CFG_QID_ATQ_ENQUEUE_COUNT_rf { cfg_qid_atq_enqueue_count_r CFG_QID_ATQ_ENQUEUE_COUNT @0x00000000 ; };
regfile CFG_QID_LDB_ENQUEUE_COUNT_rf { cfg_qid_ldb_enqueue_count_r CFG_QID_LDB_ENQUEUE_COUNT @0x00000000 ; };
regfile CFG_QID_LDB_INFLIGHT_COUNT_rf { cfg_qid_ldb_inflight_count_r CFG_QID_LDB_INFLIGHT_COUNT @0x00000000 ; };
regfile CFG_QID_LDB_INFLIGHT_LIMIT_rf { cfg_qid_ldb_inflight_limit_r CFG_QID_LDB_INFLIGHT_LIMIT @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_00_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_00 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_01_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_01 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_02_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_02 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_03_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_03 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_04_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_04 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_05_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_05 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_06_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_06 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_07_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_07 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_08_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_08 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_09_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_09 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_10_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_10 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_11_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_11 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_12_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_12 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_13_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_13 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_14_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_14 @0x00000000 ; };
regfile CFG_LSP_QID_LDB_QID2CQIDIX_15_rf { cfg_lsp_qid_ldb_qid2cqidix_r CFG_QID_LDB_QID2CQIDIX_15 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_00_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_00 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_01_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_01 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_02_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_02 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_03_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_03 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_04_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_04 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_05_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_05 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_06_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_06 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_07_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_07 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_08_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_08 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_09_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_09 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_10_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_10 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_11_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_11 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_12_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_12 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_13_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_13 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_14_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_14 @0x00000000 ; };
regfile CFG_QID_LDB_QID2CQIDIX2_15_rf { cfg_qid_ldb_qid2cqidix2_r CFG_QID_LDB_QID2CQIDIX2_15 @0x00000000 ; };
regfile CFG_QID_LDB_REPLAY_COUNT_rf { cfg_qid_ldb_replay_count_r CFG_QID_LDB_REPLAY_COUNT @0x00000000 ; };
regfile CFG_QID_DIR_REPLAY_COUNT_rf { cfg_qid_dir_replay_count_r CFG_QID_DIR_REPLAY_COUNT @0x00000000 ; };
regfile CFG_QID_NALDB_MAX_DEPTH_rf { cfg_qid_naldb_max_depth_r CFG_QID_NALDB_MAX_DEPTH @0x00000000 ; };
regfile CFG_QID_NALDB_TOT_ENQ_CNTL_rf { cfg_qid_naldb_tot_enq_cntl_r CFG_QID_NALDB_TOT_ENQ_CNTL @0x00000000 ; };
regfile CFG_QID_NALDB_TOT_ENQ_CNTH_rf { cfg_qid_naldb_tot_enq_cnth_r CFG_QID_NALDB_TOT_ENQ_CNTH @0x00000000 ; };
regfile CFG_ATM_QID_DPTH_THRSH_rf { cfg_atm_qid_dpth_thrsh_r CFG_ATM_QID_DPTH_THRSH @0x00000000 ; };
regfile CFG_NALB_QID_DPTH_THRSH_rf { cfg_nalb_qid_dpth_thrsh_r CFG_NALB_QID_DPTH_THRSH @0x00000000 ; };
regfile CFG_QID_ATM_ACTIVE_rf { cfg_qid_atm_active_r CFG_QID_ATM_ACTIVE @0x00000000 ; };
addrmap hqm_list_sel_pipe_map {
       Space = "MEM";
       BaseAddress = "0x00000000";

  cfg_control_general_0_r                       CFG_CONTROL_GENERAL_0                         @0x0c000000 ;
  cfg_control_general_1_r                       CFG_CONTROL_GENERAL_1                         @0x0c000004 ;
  cfg_control_pipeline_credits_r                CFG_CONTROL_PIPELINE_CREDITS                  @0x0c000008 ;
  cfg_diagnostic_aw_status_r                    CFG_DIAGNOSTIC_AW_STATUS                      @0x0c00000c ;
  cfg_diagnostic_status_0_r                     CFG_DIAGNOSTIC_STATUS_0                       @0x0c000010 ;
  cfg_error_inject_r                            CFG_ERROR_INJECT                              @0x0c000014 ;
  cfg_hw_agitate_control_r                      CFG_HW_AGITATE_CONTROL                        @0x0c000018 ;
  cfg_hw_agitate_select_r                       CFG_HW_AGITATE_SELECT                         @0x0c00001c ;
  cfg_interface_status_r                        CFG_INTERFACE_STATUS                          @0x0c000020 ;
  cfg_pipe_health_hold_00_r                     CFG_PIPE_HEALTH_HOLD_00                       @0x0c000024 ;
  cfg_pipe_health_hold_01_r                     CFG_PIPE_HEALTH_HOLD_01                       @0x0c000028 ;
  cfg_pipe_health_valid_00_r                    CFG_PIPE_HEALTH_VALID_00                      @0x0c00002c ;
  cfg_pipe_health_valid_01_r                    CFG_PIPE_HEALTH_VALID_01                      @0x0c000030 ;
  aw_smon_compare0_r                            CFG_SMON0_COMPARE0                            @0x0c000034 ;
  aw_smon_compare1_r                            CFG_SMON0_COMPARE1                            @0x0c000038 ;
  aw_smon_configuration0_r                      CFG_SMON0_CONFIGURATION0                      @0x0c00003c ;
  aw_smon_configuration1_r                      CFG_SMON0_CONFIGURATION1                      @0x0c000040 ;
  aw_smon_activitycounter0_r                    CFG_SMON0_ACTIVITYCOUNTER0                    @0x0c000044 ;
  aw_smon_activitycounter1_r                    CFG_SMON0_ACTIVITYCOUNTER1                    @0x0c000048 ;
  aw_smon_maximum_timer_r                       CFG_SMON0_MAXIMUM_TIMER                       @0x0c00004c ;
  aw_smon_timer_r                               CFG_SMON0_TIMER                               @0x0c000050 ;
  cfg_syndrome_hw_r                             CFG_SYNDROME_HW                               @0x0c000054 ;
  cfg_unit_idle_r                               CFG_UNIT_IDLE                                 @0x0c000058 ;
  cfg_unit_timeout_r                            CFG_UNIT_TIMEOUT                              @0x0c00005c ;
  cfg_patch_control_r                           CFG_PATCH_CONTROL                             @0x0c000060 ;
  cfg_aqed_tot_enqueue_count_r                  CFG_AQED_TOT_ENQUEUE_COUNT                    @0x04000000 ;
  cfg_aqed_tot_enqueue_limit_r                  CFG_AQED_TOT_ENQUEUE_LIMIT                    @0x04000004 ;
  cfg_arb_weight_atm_nalb_qid_0_r               CFG_ARB_WEIGHT_ATM_NALB_QID_0                 @0x04000008 ;
  cfg_arb_weight_atm_nalb_qid_1_r               CFG_ARB_WEIGHT_ATM_NALB_QID_1                 @0x0400000c ;
  cfg_arb_weight_ldb_issue_0_r                  CFG_ARB_WEIGHT_LDB_ISSUE_0                    @0x04000010 ;
  cfg_arb_weight_ldb_qid_0_r                    CFG_ARB_WEIGHT_LDB_QID_0                      @0x04000014 ;
  cfg_arb_weight_ldb_qid_1_r                    CFG_ARB_WEIGHT_LDB_QID_1                      @0x04000018 ;
  cfg_cq_ldb_tot_inflight_count_r               CFG_CQ_LDB_TOT_INFLIGHT_COUNT                 @0x0400001c ;
  cfg_cq_ldb_tot_inflight_limit_r               CFG_CQ_LDB_TOT_INFLIGHT_LIMIT                 @0x04000020 ;
  cfg_fid_inflight_limit_r                      CFG_FID_INFLIGHT_LIMIT                        @0x04000024 ;
  cfg_fid_inflight_count_r                      CFG_FID_INFLIGHT_COUNT                        @0x04000028 ;
  cfg_ldb_sched_control_r                       CFG_LDB_SCHED_CONTROL                         @0x0400002c ;
  cfg_lsp_csr_control_r                         CFG_LSP_CSR_CONTROL                           @0x04000030 ;
  cfg_lsp_perf_dir_sch_count_l_r                CFG_LSP_PERF_DIR_SCH_COUNT_L                  @0x04000034 ;
  cfg_lsp_perf_dir_sch_count_h_r                CFG_LSP_PERF_DIR_SCH_COUNT_H                  @0x04000038 ;
  cfg_lsp_perf_ldb_sch_count_l_r                CFG_LSP_PERF_LDB_SCH_COUNT_L                  @0x0400003c ;
  cfg_lsp_perf_ldb_sch_count_h_r                CFG_LSP_PERF_LDB_SCH_COUNT_H                  @0x04000040 ;
  cfg_syndrome_sw_r                             CFG_SYNDROME_SW                               @0x04000044 ;
  cfg_unit_version_r                            CFG_UNIT_VERSION                              @0x04000048 ;
  cfg_cos_ctrl_r                                CFG_COS_CTRL                                  @0x0400004c ;
  cfg_credit_sat_cos0_r                         CFG_CREDIT_SAT_COS0                           @0x04000050 ;
  cfg_credit_sat_cos1_r                         CFG_CREDIT_SAT_COS1                           @0x04000054 ;
  cfg_credit_sat_cos2_r                         CFG_CREDIT_SAT_COS2                           @0x04000058 ;
  cfg_credit_sat_cos3_r                         CFG_CREDIT_SAT_COS3                           @0x0400005c ;
  cfg_credit_cnt_cos0_r                         CFG_CREDIT_CNT_COS0                           @0x04000060 ;
  cfg_credit_cnt_cos1_r                         CFG_CREDIT_CNT_COS1                           @0x04000064 ;
  cfg_credit_cnt_cos2_r                         CFG_CREDIT_CNT_COS2                           @0x04000068 ;
  cfg_credit_cnt_cos3_r                         CFG_CREDIT_CNT_COS3                           @0x0400006c ;
  cfg_shdw_ctrl_r                               CFG_SHDW_CTRL                                 @0x04000070 ;
  cfg_shdw_range_cos0_r                         CFG_SHDW_RANGE_COS0                           @0x04000074 ;
  cfg_shdw_range_cos1_r                         CFG_SHDW_RANGE_COS1                           @0x04000078 ;
  cfg_shdw_range_cos2_r                         CFG_SHDW_RANGE_COS2                           @0x0400007c ;
  cfg_shdw_range_cos3_r                         CFG_SHDW_RANGE_COS3                           @0x04000080 ;
  cfg_sch_rdy_l_r                               CFG_SCH_RDY_L                                 @0x04000084 ;
  cfg_sch_rdy_h_r                               CFG_SCH_RDY_H                                 @0x04000088 ;
  cfg_schd_cos0_l_r                             CFG_SCHD_COS0_L                               @0x0400008c ;
  cfg_schd_cos0_h_r                             CFG_SCHD_COS0_H                               @0x04000090 ;
  cfg_schd_cos1_l_r                             CFG_SCHD_COS1_L                               @0x04000094 ;
  cfg_schd_cos1_h_r                             CFG_SCHD_COS1_H                               @0x04000098 ;
  cfg_schd_cos2_l_r                             CFG_SCHD_COS2_L                               @0x0400009c ;
  cfg_schd_cos2_h_r                             CFG_SCHD_COS2_H                               @0x040000a0 ;
  cfg_schd_cos3_l_r                             CFG_SCHD_COS3_L                               @0x040000a4 ;
  cfg_schd_cos3_h_r                             CFG_SCHD_COS3_H                               @0x040000a8 ;
  cfg_rdy_cos0_l_r                              CFG_RDY_COS0_L                                @0x040000ac ;
  cfg_rdy_cos0_h_r                              CFG_RDY_COS0_H                                @0x040000b0 ;
  cfg_rdy_cos1_l_r                              CFG_RDY_COS1_L                                @0x040000b4 ;
  cfg_rdy_cos1_h_r                              CFG_RDY_COS1_H                                @0x040000b8 ;
  cfg_rdy_cos2_l_r                              CFG_RDY_COS2_L                                @0x040000bc ;
  cfg_rdy_cos2_h_r                              CFG_RDY_COS2_H                                @0x040000c0 ;
  cfg_rdy_cos3_l_r                              CFG_RDY_COS3_L                                @0x040000c4 ;
  cfg_rdy_cos3_h_r                              CFG_RDY_COS3_H                                @0x040000c8 ;
  cfg_rnd_loss_cos0_l_r                         CFG_RND_LOSS_COS0_L                           @0x040000cc ;
  cfg_rnd_loss_cos0_h_r                         CFG_RND_LOSS_COS0_H                           @0x040000d0 ;
  cfg_rnd_loss_cos1_l_r                         CFG_RND_LOSS_COS1_L                           @0x040000d4 ;
  cfg_rnd_loss_cos1_h_r                         CFG_RND_LOSS_COS1_H                           @0x040000d8 ;
  cfg_rnd_loss_cos2_l_r                         CFG_RND_LOSS_COS2_L                           @0x040000dc ;
  cfg_rnd_loss_cos2_h_r                         CFG_RND_LOSS_COS2_H                           @0x040000e0 ;
  cfg_rnd_loss_cos3_l_r                         CFG_RND_LOSS_COS3_L                           @0x040000e4 ;
  cfg_rnd_loss_cos3_h_r                         CFG_RND_LOSS_COS3_H                           @0x040000e8 ;
  cfg_cnt_win_cos0_l_r                          CFG_CNT_WIN_COS0_L                            @0x040000ec ;
  cfg_cnt_win_cos0_h_r                          CFG_CNT_WIN_COS0_H                            @0x040000f0 ;
  cfg_cnt_win_cos1_l_r                          CFG_CNT_WIN_COS1_L                            @0x040000f4 ;
  cfg_cnt_win_cos1_h_r                          CFG_CNT_WIN_COS1_H                            @0x040000f8 ;
  cfg_cnt_win_cos2_l_r                          CFG_CNT_WIN_COS2_L                            @0x040000fc ;
  cfg_cnt_win_cos2_h_r                          CFG_CNT_WIN_COS2_H                            @0x04000100 ;
  cfg_cnt_win_cos3_l_r                          CFG_CNT_WIN_COS3_L                            @0x04000104 ;
  cfg_cnt_win_cos3_h_r                          CFG_CNT_WIN_COS3_H                            @0x04000108 ;
  cfg_ldb_sched_perf_0_l_r                      CFG_LDB_SCHED_PERF_0_L                        @0x0400010c ;
  cfg_ldb_sched_perf_0_h_r                      CFG_LDB_SCHED_PERF_0_H                        @0x04000110 ;
  cfg_ldb_sched_perf_1_l_r                      CFG_LDB_SCHED_PERF_1_L                        @0x04000114 ;
  cfg_ldb_sched_perf_1_h_r                      CFG_LDB_SCHED_PERF_1_H                        @0x04000118 ;
  cfg_ldb_sched_perf_2_l_r                      CFG_LDB_SCHED_PERF_2_L                        @0x0400011c ;
  cfg_ldb_sched_perf_2_h_r                      CFG_LDB_SCHED_PERF_2_H                        @0x04000120 ;
  cfg_ldb_sched_perf_3_l_r                      CFG_LDB_SCHED_PERF_3_L                        @0x04000124 ;
  cfg_ldb_sched_perf_3_h_r                      CFG_LDB_SCHED_PERF_3_H                        @0x04000128 ;
  cfg_ldb_sched_perf_4_l_r                      CFG_LDB_SCHED_PERF_4_L                        @0x0400012c ;
  cfg_ldb_sched_perf_4_h_r                      CFG_LDB_SCHED_PERF_4_H                        @0x04000130 ;
  cfg_ldb_sched_perf_5_l_r                      CFG_LDB_SCHED_PERF_5_L                        @0x04000134 ;
  cfg_ldb_sched_perf_5_h_r                      CFG_LDB_SCHED_PERF_5_H                        @0x04000138 ;
  cfg_ldb_sched_perf_6_l_r                      CFG_LDB_SCHED_PERF_6_L                        @0x0400013c ;
  cfg_ldb_sched_perf_6_h_r                      CFG_LDB_SCHED_PERF_6_H                        @0x04000140 ;
  cfg_ldb_sched_perf_7_l_r                      CFG_LDB_SCHED_PERF_7_L                        @0x04000144 ;
  cfg_ldb_sched_perf_7_h_r                      CFG_LDB_SCHED_PERF_7_H                        @0x04000148 ;
  cfg_ldb_sched_perf_control_r                  CFG_LDB_SCHED_PERF_CONTROL                    @0x0400014c ;
  cfg_cq_ldb_sched_slot_count_0_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_0_L               @0x04001000 ;
  cfg_cq_ldb_sched_slot_count_0_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_0_H               @0x04001004 ;
  cfg_cq_ldb_sched_slot_count_1_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_1_L               @0x04001008 ;
  cfg_cq_ldb_sched_slot_count_1_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_1_H               @0x0400100c ;
  cfg_cq_ldb_sched_slot_count_2_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_2_L               @0x04001010 ;
  cfg_cq_ldb_sched_slot_count_2_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_2_H               @0x04001014 ;
  cfg_cq_ldb_sched_slot_count_3_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_3_L               @0x04001018 ;
  cfg_cq_ldb_sched_slot_count_3_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_3_H               @0x0400101c ;
  cfg_cq_ldb_sched_slot_count_4_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_4_L               @0x04001020 ;
  cfg_cq_ldb_sched_slot_count_4_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_4_H               @0x04001024 ;
  cfg_cq_ldb_sched_slot_count_5_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_5_L               @0x04001028 ;
  cfg_cq_ldb_sched_slot_count_5_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_5_H               @0x0400102c ;
  cfg_cq_ldb_sched_slot_count_6_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_6_L               @0x04001030 ;
  cfg_cq_ldb_sched_slot_count_6_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_6_H               @0x04001034 ;
  cfg_cq_ldb_sched_slot_count_7_l_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_7_L               @0x04001038 ;
  cfg_cq_ldb_sched_slot_count_7_h_r             CFG_CQ_LDB_SCHED_SLOT_COUNT_7_H               @0x0400103c ;
  cfg_control_sched_slot_count_r                CFG_CONTROL_SCHED_SLOT_COUNT                  @0x04002000 ;
CFG_CQ2PRIOV_rf CFG_CQ2PRIOV[64] @0x00000000+=0x1000 ;
CFG_CQ2QID0_rf CFG_CQ2QID0[64] @0x00080000+=0x1000 ;
CFG_CQ2QID1_rf CFG_CQ2QID1[64] @0x00100000+=0x1000 ;
CFG_CQ_DIR_DISABLE_rf CFG_CQ_DIR_DISABLE[64] @0x00180000+=0x1000 ;
CFG_CQ_DIR_TOKEN_COUNT_rf CFG_CQ_DIR_TOKEN_COUNT[64] @0x00200000+=0x1000 ;
CFG_CQ_DIR_TOKEN_DEPTH_SELECT_DSI_rf CFG_CQ_DIR_TOKEN_DEPTH_SELECT_DSI[64] @0x00280000+=0x1000 ;
CFG_CQ_DIR_TOT_SCH_CNTL_rf CFG_CQ_DIR_TOT_SCH_CNTL[64] @0x00300000+=0x1000 ;
CFG_CQ_DIR_TOT_SCH_CNTH_rf CFG_CQ_DIR_TOT_SCH_CNTH[64] @0x00380000+=0x1000 ;
CFG_CQ_LDB_DISABLE_rf CFG_CQ_LDB_DISABLE[64] @0x00400000+=0x1000 ;
CFG_CQ_LDB_INFLIGHT_COUNT_rf CFG_CQ_LDB_INFLIGHT_COUNT[64] @0x00480000+=0x1000 ;
CFG_CQ_LDB_INFLIGHT_LIMIT_rf CFG_CQ_LDB_INFLIGHT_LIMIT[64] @0x00500000+=0x1000 ;
CFG_CQ_LDB_INFLIGHT_THRESHOLD_rf CFG_CQ_LDB_INFLIGHT_THRESHOLD[64] @0x00580000+=0x1000 ;
CFG_CQ_LDB_TOKEN_COUNT_rf CFG_CQ_LDB_TOKEN_COUNT[64] @0x00600000+=0x1000 ;
CFG_CQ_LDB_TOKEN_DEPTH_SELECT_rf CFG_CQ_LDB_TOKEN_DEPTH_SELECT[64] @0x00680000+=0x1000 ;
CFG_CQ_LDB_TOT_SCH_CNTL_rf CFG_CQ_LDB_TOT_SCH_CNTL[64] @0x00700000+=0x1000 ;
CFG_CQ_LDB_TOT_SCH_CNTH_rf CFG_CQ_LDB_TOT_SCH_CNTH[64] @0x00780000+=0x1000 ;
CFG_QID_DIR_MAX_DEPTH_rf CFG_QID_DIR_MAX_DEPTH[64] @0x00800000+=0x1000 ;
CFG_QID_DIR_TOT_ENQ_CNTL_rf CFG_QID_DIR_TOT_ENQ_CNTL[64] @0x00880000+=0x1000 ;
CFG_QID_DIR_TOT_ENQ_CNTH_rf CFG_QID_DIR_TOT_ENQ_CNTH[64] @0x00900000+=0x1000 ;
CFG_QID_DIR_ENQUEUE_COUNT_rf CFG_QID_DIR_ENQUEUE_COUNT[64] @0x00980000+=0x1000 ;
CFG_DIR_QID_DPTH_THRSH_rf CFG_DIR_QID_DPTH_THRSH[64] @0x00a00000+=0x1000 ;
CFG_CQ_LDB_WU_COUNT_rf CFG_CQ_LDB_WU_COUNT[64] @0x00a80000+=0x1000 ;
CFG_CQ_LDB_WU_LIMIT_rf CFG_CQ_LDB_WU_LIMIT[64] @0x00b00000+=0x1000 ;
CFG_QID_AQED_ACTIVE_COUNT_rf CFG_QID_AQED_ACTIVE_COUNT[32] @0x00b80000+=0x1000 ;
CFG_QID_AQED_ACTIVE_LIMIT_rf CFG_QID_AQED_ACTIVE_LIMIT[32] @0x00c00000+=0x1000 ;
CFG_QID_ATM_TOT_ENQ_CNTL_rf CFG_QID_ATM_TOT_ENQ_CNTL[32] @0x00c80000+=0x1000 ;
CFG_QID_ATM_TOT_ENQ_CNTH_rf CFG_QID_ATM_TOT_ENQ_CNTH[32] @0x00d00000+=0x1000 ;
CFG_QID_ATQ_ENQUEUE_COUNT_rf CFG_QID_ATQ_ENQUEUE_COUNT[32] @0x00d80000+=0x1000 ;
CFG_QID_LDB_ENQUEUE_COUNT_rf CFG_QID_LDB_ENQUEUE_COUNT[32] @0x00e00000+=0x1000 ;
CFG_QID_LDB_INFLIGHT_COUNT_rf CFG_QID_LDB_INFLIGHT_COUNT[32] @0x00e80000+=0x1000 ;
CFG_QID_LDB_INFLIGHT_LIMIT_rf CFG_QID_LDB_INFLIGHT_LIMIT[32] @0x00f00000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_00_rf CFG_LSP_QID_LDB_QID2CQIDIX_00[32] @0x00f80000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_01_rf CFG_LSP_QID_LDB_QID2CQIDIX_01[32] @0x01000000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_02_rf CFG_LSP_QID_LDB_QID2CQIDIX_02[32] @0x01080000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_03_rf CFG_LSP_QID_LDB_QID2CQIDIX_03[32] @0x01100000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_04_rf CFG_LSP_QID_LDB_QID2CQIDIX_04[32] @0x01180000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_05_rf CFG_LSP_QID_LDB_QID2CQIDIX_05[32] @0x01200000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_06_rf CFG_LSP_QID_LDB_QID2CQIDIX_06[32] @0x01280000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_07_rf CFG_LSP_QID_LDB_QID2CQIDIX_07[32] @0x01300000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_08_rf CFG_LSP_QID_LDB_QID2CQIDIX_08[32] @0x01380000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_09_rf CFG_LSP_QID_LDB_QID2CQIDIX_09[32] @0x01400000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_10_rf CFG_LSP_QID_LDB_QID2CQIDIX_10[32] @0x01480000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_11_rf CFG_LSP_QID_LDB_QID2CQIDIX_11[32] @0x01500000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_12_rf CFG_LSP_QID_LDB_QID2CQIDIX_12[32] @0x01580000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_13_rf CFG_LSP_QID_LDB_QID2CQIDIX_13[32] @0x01600000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_14_rf CFG_LSP_QID_LDB_QID2CQIDIX_14[32] @0x01680000+=0x1000 ;
CFG_LSP_QID_LDB_QID2CQIDIX_15_rf CFG_LSP_QID_LDB_QID2CQIDIX_15[32] @0x01700000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_00_rf CFG_QID_LDB_QID2CQIDIX2_00[32] @0x01780000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_01_rf CFG_QID_LDB_QID2CQIDIX2_01[32] @0x01800000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_02_rf CFG_QID_LDB_QID2CQIDIX2_02[32] @0x01880000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_03_rf CFG_QID_LDB_QID2CQIDIX2_03[32] @0x01900000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_04_rf CFG_QID_LDB_QID2CQIDIX2_04[32] @0x01980000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_05_rf CFG_QID_LDB_QID2CQIDIX2_05[32] @0x01a00000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_06_rf CFG_QID_LDB_QID2CQIDIX2_06[32] @0x01a80000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_07_rf CFG_QID_LDB_QID2CQIDIX2_07[32] @0x01b00000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_08_rf CFG_QID_LDB_QID2CQIDIX2_08[32] @0x01b80000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_09_rf CFG_QID_LDB_QID2CQIDIX2_09[32] @0x01c00000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_10_rf CFG_QID_LDB_QID2CQIDIX2_10[32] @0x01c80000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_11_rf CFG_QID_LDB_QID2CQIDIX2_11[32] @0x01d00000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_12_rf CFG_QID_LDB_QID2CQIDIX2_12[32] @0x01d80000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_13_rf CFG_QID_LDB_QID2CQIDIX2_13[32] @0x01e00000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_14_rf CFG_QID_LDB_QID2CQIDIX2_14[32] @0x01e80000+=0x1000 ;
CFG_QID_LDB_QID2CQIDIX2_15_rf CFG_QID_LDB_QID2CQIDIX2_15[32] @0x01f00000+=0x1000 ;
CFG_QID_LDB_REPLAY_COUNT_rf CFG_QID_LDB_REPLAY_COUNT[32] @0x01f80000+=0x1000 ;
CFG_QID_DIR_REPLAY_COUNT_rf CFG_QID_DIR_REPLAY_COUNT[32] @0x02000000+=0x1000 ;
CFG_QID_NALDB_MAX_DEPTH_rf CFG_QID_NALDB_MAX_DEPTH[32] @0x02080000+=0x1000 ;
CFG_QID_NALDB_TOT_ENQ_CNTL_rf CFG_QID_NALDB_TOT_ENQ_CNTL[32] @0x02100000+=0x1000 ;
CFG_QID_NALDB_TOT_ENQ_CNTH_rf CFG_QID_NALDB_TOT_ENQ_CNTH[32] @0x02180000+=0x1000 ;
CFG_ATM_QID_DPTH_THRSH_rf CFG_ATM_QID_DPTH_THRSH[32] @0x02200000+=0x1000 ;
CFG_NALB_QID_DPTH_THRSH_rf CFG_NALB_QID_DPTH_THRSH[32] @0x02280000+=0x1000 ;
CFG_QID_ATM_ACTIVE_rf CFG_QID_ATM_ACTIVE[32] @0x02300000+=0x1000 ;

  //BEGIN OVERRIDES

enum enum_smon0_select {
mode00 = 8'd0  { desc = "dp_lsp_enq_dir requests. evs0:taken evs1:stalled  cmps0:qid  incs0:1" ; } ;
mode01 = 8'd1  { desc = "chp_lsp_token requests. evs0:taken evs1:stalled evs2:taken_dir evs3:taken_ldb  cmps0:cq  incs0:cnt incs1:1" ; } ;
mode02 = 8'd2  { desc = "nalb_lsp_enq_lb requests. evs0:taken evs1:stalled evs2:taken_nalb evs3:taken_atm  cmps0:qid  incs0:1" ; } ;
mode03 = 8'd3  { desc = "chp_lsp_cmp requests. evs0:taken evs1:stalled evs2:taken_nalb evs3:taken_atm  cmps0:qid cmps1:cq cmps2:fid  incs0:1" ; } ;
mode04 = 8'd4  { desc = "aqed_lsp_sch (send_atm_to_cq) requests. evs0:taken evs1:stalled  cmps0:qid  incs0:1" ; } ;
mode05 = 8'd5  { desc = "rop_lsp_reordercmp requests. evs0:taken evs1:stalled  cmps0:qid cmps1:cq  incs0:1" ; } ;
mode06 = 8'd6  { desc = "dp_lsp_enq_rorply requests. evs0:taken evs1:stalled  cmps0:qid  incs0:cnt incs1:1" ; } ;
mode07 = 8'd7  { desc = "nalb_lsp_enq_rorply requests. evs0:taken evs1:stalled  cmps0:qid  incs0:cnt incs1:1" ; } ;
mode08 = 8'd8  { desc = "qed_lsp_deq requests. evs0:taken  cmps0:cq  incs0:1" ; } ;
mode09 = 8'd9  { desc = "lsp_dp_sch_dir requests. evs0:taken evs1:stalled evs2:wbuf_opt evs3:cong_mgt  cmps0:cq  incs0:1 incs1:ex_beats" ; } ;
mode10 = 8'd10 { desc = "lsp_nalb_sch_unoord/lsp_ap_atm_sch (LDB) requests. evs0:taken evs1:stalled  incs0:1 or 2" ; } ;
mode11 = 8'd11 { desc = "lsp_nalb_sch_atq requests. evs0:taken evs1:stalled  cmps0:qid  incs0:1" ; } ;
mode12 = 8'd12 { desc = "lsp_ap_atm SCH requests. evs0:taken evs1:stalled evs2:rlist evs3:slist  cmps0:cq cmps1:qid  incs0:1" ; } ;
mode13 = 8'd13 { desc = "lsp_ap_atm CMP requests. evs0:taken evs1:stalled  cmps0:cq cmps1:qid cmps2:fid  incs0:1" ; } ;
mode14 = 8'd14 { desc = "lsp_nalb_sch_unoord requests. evs0:taken evs1:stalled  cmps0:cq cmps1:qid  incs0:1" ; } ;
mode15 = 8'd15 { desc = "lsp_dp_sch_rorply requests. evs0:taken evs1:stalled  cmps0:qid  incs0:1" ; } ;
mode16 = 8'd16 { desc = "lsp_nalb_sch_rorply requests. evs0:taken evs1:stalled  cmps0:qid  incs0:1" ; } ;
mode08 = 8'd17 { desc = "aqed_lsp_deq requests. evs0:taken  cmps0:cq  incs0:1" ; } ;
} ;
CFG_SMON0_CONFIGURATION1.MODE0->encode = enum_smon0_select ;
CFG_SMON0_CONFIGURATION1.MODE1->encode = enum_smon0_select ;


CFG_UNIT_VERSION.UNIT_VERSION-> reset = 8'h04 ;
//END OVERRIDES
//BEGIN COMMON VALRTLSIGNALS
CFG_HW_AGITATE_CONTROL.DUTY-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_control.internal_f[4:2]";
CFG_HW_AGITATE_CONTROL.MODE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_control.internal_f[1:0]";
CFG_HW_AGITATE_CONTROL.PERIOD-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_control.internal_f[15:5]";
CFG_HW_AGITATE_CONTROL.PROB1ST-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_control.internal_f[23:16]";
CFG_HW_AGITATE_CONTROL.PROB2ND-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_control.internal_f[31:24]";
CFG_HW_AGITATE_SELECT.AGG_IF_00-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[0:0]";
CFG_HW_AGITATE_SELECT.AGG_IF_01-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[1:1]";
CFG_HW_AGITATE_SELECT.AGG_IF_02-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[2:2]";
CFG_HW_AGITATE_SELECT.AGG_IF_03-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[3:3]";
CFG_HW_AGITATE_SELECT.AGG_IF_04-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[4:4]";
CFG_HW_AGITATE_SELECT.AGG_IF_05-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[5:5]";
CFG_HW_AGITATE_SELECT.AGG_IF_06-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[6:6]";
CFG_HW_AGITATE_SELECT.AGG_IF_07-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[7:7]";
CFG_HW_AGITATE_SELECT.AGG_IF_08-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[8:8]";
CFG_HW_AGITATE_SELECT.AGG_IF_09-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[9:9]";
CFG_HW_AGITATE_SELECT.AGG_IF_10-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[10:10]";
CFG_HW_AGITATE_SELECT.AGG_IF_11-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[11:11]";
CFG_HW_AGITATE_SELECT.AGG_IF_12-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[12:12]";
CFG_HW_AGITATE_SELECT.AGG_IF_13-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[13:13]";
CFG_HW_AGITATE_SELECT.AGG_IF_14-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[14:14]";
CFG_HW_AGITATE_SELECT.AGG_IF_15-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[15:15]";
CFG_HW_AGITATE_SELECT.RSVZ-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_hw_agitate_select.internal_f[31:16]";
CFG_SMON0_ACTIVITYCOUNTER0.COUNTER0-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]";
CFG_SMON0_ACTIVITYCOUNTER1.COUNTER1-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]";
CFG_SMON0_COMPARE0.COMPARE0-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_comp0_q[31:0]";
CFG_SMON0_COMPARE1.COMPARE1-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_comp1_q[31:0]";
CFG_SMON0_CONFIGURATION0.INTCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]";
CFG_SMON0_CONFIGURATION0.INTTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]";
CFG_SMON0_CONFIGURATION0.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]";
CFG_SMON0_CONFIGURATION0.RSVZ1-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]";
CFG_SMON0_CONFIGURATION0.RSVZ2-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]";
CFG_SMON0_CONFIGURATION0.SMON0_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]";
CFG_SMON0_CONFIGURATION0.SMON0_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]";
CFG_SMON0_CONFIGURATION0.SMON1_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]";
CFG_SMON0_CONFIGURATION0.SMON1_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]";
CFG_SMON0_CONFIGURATION0.SMON_0TRIGGER_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]";
CFG_SMON0_CONFIGURATION0.SMON_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]";
CFG_SMON0_CONFIGURATION0.SMON_MODE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]";
CFG_SMON0_CONFIGURATION0.STATCOUNTER0OVFL-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]";
CFG_SMON0_CONFIGURATION0.STATCOUNTER1OVFL-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]";
CFG_SMON0_CONFIGURATION0.STATTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]";
CFG_SMON0_CONFIGURATION0.STOPCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]";
CFG_SMON0_CONFIGURATION0.STOPTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]";
CFG_SMON0_CONFIGURATION0.TIMER_PRESCALE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]";
CFG_SMON0_CONFIGURATION0.VERSION-> ValRTLSignal = "NoSignal"; // i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.
CFG_SMON0_CONFIGURATION1.MODE0-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]";
CFG_SMON0_CONFIGURATION1.MODE1-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]";
CFG_SMON0_CONFIGURATION1.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]";
CFG_SMON0_MAXIMUM_TIMER.MAXVALUE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_maxval_q[31:0]";
CFG_SMON0_TIMER.TIMER-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_smon0.i_hqm_AW_smon.reg_smon_timer_q[31:0]";
CFG_UNIT_IDLE.PIPE_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_idle.internal_f[0:0]";
CFG_UNIT_IDLE.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_idle.internal_f[31:2]";
CFG_UNIT_IDLE.UNIT_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_idle.internal_f[1:1]";
CFG_UNIT_TIMEOUT.ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_timeout.internal_f[31:31]";
CFG_UNIT_TIMEOUT.MULTIPLIER-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_timeout.internal_f[4:0]";
CFG_UNIT_TIMEOUT.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_timeout.internal_f[30:16]";
CFG_UNIT_TIMEOUT.THRESHOLD-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_timeout.internal_f[15:5]";
CFG_UNIT_VERSION.UNIT_VERSION-> ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_pipe_register_pfcsr.i_hqm_lsp_target_cfg_unit_version.status[31:24]";
//END COMMON VALRTLSIGNALS
}; 
