
C:\Users\Henry\Desktop\4de Jaar\E-Design2018\edesign19231865\Debug\edesign19231865.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005350  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  080054d8  080054d8  000154d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005598  08005598  00015598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080055a0  080055a0  000155a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080055a4  080055a4  000155a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  20000000  080055a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  8 .bss          000001dc  20000088  20000088  00020088  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20000264  20000264  00020088  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001c54c  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000030f0  00000000  00000000  0003c600  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00008efa  00000000  00000000  0003f6f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ba8  00000000  00000000  000485f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ee0  00000000  00000000  00049198  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00007dcb  00000000  00000000  0004a078  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000ab1d6  00000000  00000000  00051e43  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000fd019  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000290c  00000000  00000000  000fd098  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macro  0001be37  00000000  00000000  000ff9a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080054c0 	.word	0x080054c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	080054c0 	.word	0x080054c0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpun>:
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	d102      	bne.n	8000a7c <__aeabi_dcmpun+0x10>
 8000a76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7a:	d10a      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x20>
 8000a86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_uldivmod>:
 8000a98:	b953      	cbnz	r3, 8000ab0 <__aeabi_uldivmod+0x18>
 8000a9a:	b94a      	cbnz	r2, 8000ab0 <__aeabi_uldivmod+0x18>
 8000a9c:	2900      	cmp	r1, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	2800      	cmpeq	r0, #0
 8000aa2:	bf1c      	itt	ne
 8000aa4:	f04f 31ff 	movne.w	r1, #4294967295
 8000aa8:	f04f 30ff 	movne.w	r0, #4294967295
 8000aac:	f000 b99e 	b.w	8000dec <__aeabi_idiv0>
 8000ab0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab8:	f000 f82a 	bl	8000b10 <__udivmoddi4>
 8000abc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac4:	b004      	add	sp, #16
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2ulz>:
 8000ac8:	b5d0      	push	{r4, r6, r7, lr}
 8000aca:	2200      	movs	r2, #0
 8000acc:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <__aeabi_d2ulz+0x40>)
 8000ace:	4606      	mov	r6, r0
 8000ad0:	460f      	mov	r7, r1
 8000ad2:	f7ff fd31 	bl	8000538 <__aeabi_dmul>
 8000ad6:	f000 f98b 	bl	8000df0 <__aeabi_d2uiz>
 8000ada:	4604      	mov	r4, r0
 8000adc:	f7ff fcb6 	bl	800044c <__aeabi_ui2d>
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <__aeabi_d2ulz+0x44>)
 8000ae4:	f7ff fd28 	bl	8000538 <__aeabi_dmul>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	460b      	mov	r3, r1
 8000aec:	4630      	mov	r0, r6
 8000aee:	4639      	mov	r1, r7
 8000af0:	f7ff fb6e 	bl	80001d0 <__aeabi_dsub>
 8000af4:	f000 f97c 	bl	8000df0 <__aeabi_d2uiz>
 8000af8:	4623      	mov	r3, r4
 8000afa:	2200      	movs	r2, #0
 8000afc:	ea42 0200 	orr.w	r2, r2, r0
 8000b00:	4610      	mov	r0, r2
 8000b02:	4619      	mov	r1, r3
 8000b04:	bdd0      	pop	{r4, r6, r7, pc}
 8000b06:	bf00      	nop
 8000b08:	3df00000 	.word	0x3df00000
 8000b0c:	41f00000 	.word	0x41f00000

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	468c      	mov	ip, r1
 8000b16:	460d      	mov	r5, r1
 8000b18:	4604      	mov	r4, r0
 8000b1a:	9e08      	ldr	r6, [sp, #32]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d151      	bne.n	8000bc4 <__udivmoddi4+0xb4>
 8000b20:	428a      	cmp	r2, r1
 8000b22:	4617      	mov	r7, r2
 8000b24:	d96d      	bls.n	8000c02 <__udivmoddi4+0xf2>
 8000b26:	fab2 fe82 	clz	lr, r2
 8000b2a:	f1be 0f00 	cmp.w	lr, #0
 8000b2e:	d00b      	beq.n	8000b48 <__udivmoddi4+0x38>
 8000b30:	f1ce 0c20 	rsb	ip, lr, #32
 8000b34:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b40:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b4c:	0c25      	lsrs	r5, r4, #16
 8000b4e:	fbbc f8fa 	udiv	r8, ip, sl
 8000b52:	fa1f f987 	uxth.w	r9, r7
 8000b56:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b5e:	fb08 f309 	mul.w	r3, r8, r9
 8000b62:	42ab      	cmp	r3, r5
 8000b64:	d90a      	bls.n	8000b7c <__udivmoddi4+0x6c>
 8000b66:	19ed      	adds	r5, r5, r7
 8000b68:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b6c:	f080 8123 	bcs.w	8000db6 <__udivmoddi4+0x2a6>
 8000b70:	42ab      	cmp	r3, r5
 8000b72:	f240 8120 	bls.w	8000db6 <__udivmoddi4+0x2a6>
 8000b76:	f1a8 0802 	sub.w	r8, r8, #2
 8000b7a:	443d      	add	r5, r7
 8000b7c:	1aed      	subs	r5, r5, r3
 8000b7e:	b2a4      	uxth	r4, r4
 8000b80:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b84:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b8c:	fb00 f909 	mul.w	r9, r0, r9
 8000b90:	45a1      	cmp	r9, r4
 8000b92:	d909      	bls.n	8000ba8 <__udivmoddi4+0x98>
 8000b94:	19e4      	adds	r4, r4, r7
 8000b96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9a:	f080 810a 	bcs.w	8000db2 <__udivmoddi4+0x2a2>
 8000b9e:	45a1      	cmp	r9, r4
 8000ba0:	f240 8107 	bls.w	8000db2 <__udivmoddi4+0x2a2>
 8000ba4:	3802      	subs	r0, #2
 8000ba6:	443c      	add	r4, r7
 8000ba8:	eba4 0409 	sub.w	r4, r4, r9
 8000bac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	d061      	beq.n	8000c7a <__udivmoddi4+0x16a>
 8000bb6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bba:	2300      	movs	r3, #0
 8000bbc:	6034      	str	r4, [r6, #0]
 8000bbe:	6073      	str	r3, [r6, #4]
 8000bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc4:	428b      	cmp	r3, r1
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0xc8>
 8000bc8:	2e00      	cmp	r6, #0
 8000bca:	d054      	beq.n	8000c76 <__udivmoddi4+0x166>
 8000bcc:	2100      	movs	r1, #0
 8000bce:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bd2:	4608      	mov	r0, r1
 8000bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd8:	fab3 f183 	clz	r1, r3
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	f040 808e 	bne.w	8000cfe <__udivmoddi4+0x1ee>
 8000be2:	42ab      	cmp	r3, r5
 8000be4:	d302      	bcc.n	8000bec <__udivmoddi4+0xdc>
 8000be6:	4282      	cmp	r2, r0
 8000be8:	f200 80fa 	bhi.w	8000de0 <__udivmoddi4+0x2d0>
 8000bec:	1a84      	subs	r4, r0, r2
 8000bee:	eb65 0503 	sbc.w	r5, r5, r3
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	46ac      	mov	ip, r5
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	d03f      	beq.n	8000c7a <__udivmoddi4+0x16a>
 8000bfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	b912      	cbnz	r2, 8000c0a <__udivmoddi4+0xfa>
 8000c04:	2701      	movs	r7, #1
 8000c06:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c0a:	fab7 fe87 	clz	lr, r7
 8000c0e:	f1be 0f00 	cmp.w	lr, #0
 8000c12:	d134      	bne.n	8000c7e <__udivmoddi4+0x16e>
 8000c14:	1beb      	subs	r3, r5, r7
 8000c16:	0c3a      	lsrs	r2, r7, #16
 8000c18:	fa1f fc87 	uxth.w	ip, r7
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c22:	0c25      	lsrs	r5, r4, #16
 8000c24:	fb02 3318 	mls	r3, r2, r8, r3
 8000c28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c2c:	fb0c f308 	mul.w	r3, ip, r8
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x134>
 8000c34:	19ed      	adds	r5, r5, r7
 8000c36:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x132>
 8000c3c:	42ab      	cmp	r3, r5
 8000c3e:	f200 80d1 	bhi.w	8000de4 <__udivmoddi4+0x2d4>
 8000c42:	4680      	mov	r8, r0
 8000c44:	1aed      	subs	r5, r5, r3
 8000c46:	b2a3      	uxth	r3, r4
 8000c48:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c4c:	fb02 5510 	mls	r5, r2, r0, r5
 8000c50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c54:	fb0c fc00 	mul.w	ip, ip, r0
 8000c58:	45a4      	cmp	ip, r4
 8000c5a:	d907      	bls.n	8000c6c <__udivmoddi4+0x15c>
 8000c5c:	19e4      	adds	r4, r4, r7
 8000c5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c62:	d202      	bcs.n	8000c6a <__udivmoddi4+0x15a>
 8000c64:	45a4      	cmp	ip, r4
 8000c66:	f200 80b8 	bhi.w	8000dda <__udivmoddi4+0x2ca>
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	eba4 040c 	sub.w	r4, r4, ip
 8000c70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c74:	e79d      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000c76:	4631      	mov	r1, r6
 8000c78:	4630      	mov	r0, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	f1ce 0420 	rsb	r4, lr, #32
 8000c82:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c8a:	fa20 f804 	lsr.w	r8, r0, r4
 8000c8e:	0c3a      	lsrs	r2, r7, #16
 8000c90:	fa25 f404 	lsr.w	r4, r5, r4
 8000c94:	ea48 0803 	orr.w	r8, r8, r3
 8000c98:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ca0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ca4:	fa1f fc87 	uxth.w	ip, r7
 8000ca8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000cac:	fb01 f30c 	mul.w	r3, r1, ip
 8000cb0:	42ab      	cmp	r3, r5
 8000cb2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1bc>
 8000cb8:	19ed      	adds	r5, r5, r7
 8000cba:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cbe:	f080 808a 	bcs.w	8000dd6 <__udivmoddi4+0x2c6>
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	f240 8087 	bls.w	8000dd6 <__udivmoddi4+0x2c6>
 8000cc8:	3902      	subs	r1, #2
 8000cca:	443d      	add	r5, r7
 8000ccc:	1aeb      	subs	r3, r5, r3
 8000cce:	fa1f f588 	uxth.w	r5, r8
 8000cd2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cd6:	fb02 3310 	mls	r3, r2, r0, r3
 8000cda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cde:	fb00 f30c 	mul.w	r3, r0, ip
 8000ce2:	42ab      	cmp	r3, r5
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x1e6>
 8000ce6:	19ed      	adds	r5, r5, r7
 8000ce8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cec:	d26f      	bcs.n	8000dce <__udivmoddi4+0x2be>
 8000cee:	42ab      	cmp	r3, r5
 8000cf0:	d96d      	bls.n	8000dce <__udivmoddi4+0x2be>
 8000cf2:	3802      	subs	r0, #2
 8000cf4:	443d      	add	r5, r7
 8000cf6:	1aeb      	subs	r3, r5, r3
 8000cf8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfc:	e78f      	b.n	8000c1e <__udivmoddi4+0x10e>
 8000cfe:	f1c1 0720 	rsb	r7, r1, #32
 8000d02:	fa22 f807 	lsr.w	r8, r2, r7
 8000d06:	408b      	lsls	r3, r1
 8000d08:	fa05 f401 	lsl.w	r4, r5, r1
 8000d0c:	ea48 0303 	orr.w	r3, r8, r3
 8000d10:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d18:	40fd      	lsrs	r5, r7
 8000d1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d26:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d2a:	fa1f f883 	uxth.w	r8, r3
 8000d2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d32:	fb09 f408 	mul.w	r4, r9, r8
 8000d36:	42ac      	cmp	r4, r5
 8000d38:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x244>
 8000d42:	18ed      	adds	r5, r5, r3
 8000d44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d48:	d243      	bcs.n	8000dd2 <__udivmoddi4+0x2c2>
 8000d4a:	42ac      	cmp	r4, r5
 8000d4c:	d941      	bls.n	8000dd2 <__udivmoddi4+0x2c2>
 8000d4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d52:	441d      	add	r5, r3
 8000d54:	1b2d      	subs	r5, r5, r4
 8000d56:	fa1f fe8e 	uxth.w	lr, lr
 8000d5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d66:	fb00 f808 	mul.w	r8, r0, r8
 8000d6a:	45a0      	cmp	r8, r4
 8000d6c:	d907      	bls.n	8000d7e <__udivmoddi4+0x26e>
 8000d6e:	18e4      	adds	r4, r4, r3
 8000d70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d74:	d229      	bcs.n	8000dca <__udivmoddi4+0x2ba>
 8000d76:	45a0      	cmp	r8, r4
 8000d78:	d927      	bls.n	8000dca <__udivmoddi4+0x2ba>
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	441c      	add	r4, r3
 8000d7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d82:	eba4 0408 	sub.w	r4, r4, r8
 8000d86:	fba0 8902 	umull	r8, r9, r0, r2
 8000d8a:	454c      	cmp	r4, r9
 8000d8c:	46c6      	mov	lr, r8
 8000d8e:	464d      	mov	r5, r9
 8000d90:	d315      	bcc.n	8000dbe <__udivmoddi4+0x2ae>
 8000d92:	d012      	beq.n	8000dba <__udivmoddi4+0x2aa>
 8000d94:	b156      	cbz	r6, 8000dac <__udivmoddi4+0x29c>
 8000d96:	ebba 030e 	subs.w	r3, sl, lr
 8000d9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000d9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000da2:	40cb      	lsrs	r3, r1
 8000da4:	431f      	orrs	r7, r3
 8000da6:	40cc      	lsrs	r4, r1
 8000da8:	6037      	str	r7, [r6, #0]
 8000daa:	6074      	str	r4, [r6, #4]
 8000dac:	2100      	movs	r1, #0
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	4618      	mov	r0, r3
 8000db4:	e6f8      	b.n	8000ba8 <__udivmoddi4+0x98>
 8000db6:	4690      	mov	r8, r2
 8000db8:	e6e0      	b.n	8000b7c <__udivmoddi4+0x6c>
 8000dba:	45c2      	cmp	sl, r8
 8000dbc:	d2ea      	bcs.n	8000d94 <__udivmoddi4+0x284>
 8000dbe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dc2:	eb69 0503 	sbc.w	r5, r9, r3
 8000dc6:	3801      	subs	r0, #1
 8000dc8:	e7e4      	b.n	8000d94 <__udivmoddi4+0x284>
 8000dca:	4628      	mov	r0, r5
 8000dcc:	e7d7      	b.n	8000d7e <__udivmoddi4+0x26e>
 8000dce:	4640      	mov	r0, r8
 8000dd0:	e791      	b.n	8000cf6 <__udivmoddi4+0x1e6>
 8000dd2:	4681      	mov	r9, r0
 8000dd4:	e7be      	b.n	8000d54 <__udivmoddi4+0x244>
 8000dd6:	4601      	mov	r1, r0
 8000dd8:	e778      	b.n	8000ccc <__udivmoddi4+0x1bc>
 8000dda:	3802      	subs	r0, #2
 8000ddc:	443c      	add	r4, r7
 8000dde:	e745      	b.n	8000c6c <__udivmoddi4+0x15c>
 8000de0:	4608      	mov	r0, r1
 8000de2:	e708      	b.n	8000bf6 <__udivmoddi4+0xe6>
 8000de4:	f1a8 0802 	sub.w	r8, r8, #2
 8000de8:	443d      	add	r5, r7
 8000dea:	e72b      	b.n	8000c44 <__udivmoddi4+0x134>

08000dec <__aeabi_idiv0>:
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop

08000df0 <__aeabi_d2uiz>:
 8000df0:	004a      	lsls	r2, r1, #1
 8000df2:	d211      	bcs.n	8000e18 <__aeabi_d2uiz+0x28>
 8000df4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000df8:	d211      	bcs.n	8000e1e <__aeabi_d2uiz+0x2e>
 8000dfa:	d50d      	bpl.n	8000e18 <__aeabi_d2uiz+0x28>
 8000dfc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000e00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e04:	d40e      	bmi.n	8000e24 <__aeabi_d2uiz+0x34>
 8000e06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e12:	fa23 f002 	lsr.w	r0, r3, r2
 8000e16:	4770      	bx	lr
 8000e18:	f04f 0000 	mov.w	r0, #0
 8000e1c:	4770      	bx	lr
 8000e1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e22:	d102      	bne.n	8000e2a <__aeabi_d2uiz+0x3a>
 8000e24:	f04f 30ff 	mov.w	r0, #4294967295
 8000e28:	4770      	bx	lr
 8000e2a:	f04f 0000 	mov.w	r0, #0
 8000e2e:	4770      	bx	lr

08000e30 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e30:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000e32:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <HAL_InitTick+0x24>)
{
 8000e34:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000e36:	6818      	ldr	r0, [r3, #0]
 8000e38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e40:	f000 fdca 	bl	80019d8 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000e44:	2200      	movs	r2, #0
 8000e46:	4621      	mov	r1, r4
 8000e48:	f04f 30ff 	mov.w	r0, #4294967295
 8000e4c:	f000 fd84 	bl	8001958 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000e50:	2000      	movs	r0, #0
 8000e52:	bd10      	pop	{r4, pc}
 8000e54:	20000000 	.word	0x20000000

08000e58 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e58:	4a07      	ldr	r2, [pc, #28]	; (8000e78 <HAL_Init+0x20>)
{
 8000e5a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e5c:	6813      	ldr	r3, [r2, #0]
 8000e5e:	f043 0310 	orr.w	r3, r3, #16
 8000e62:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e64:	2003      	movs	r0, #3
 8000e66:	f000 fd65 	bl	8001934 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f7ff ffe0 	bl	8000e30 <HAL_InitTick>
  HAL_MspInit();
 8000e70:	f003 f84c 	bl	8003f0c <HAL_MspInit>
}
 8000e74:	2000      	movs	r0, #0
 8000e76:	bd08      	pop	{r3, pc}
 8000e78:	40022000 	.word	0x40022000

08000e7c <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000e7c:	4a02      	ldr	r2, [pc, #8]	; (8000e88 <HAL_IncTick+0xc>)
 8000e7e:	6813      	ldr	r3, [r2, #0]
 8000e80:	3301      	adds	r3, #1
 8000e82:	6013      	str	r3, [r2, #0]
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	2000010c 	.word	0x2000010c

08000e8c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000e8c:	4b01      	ldr	r3, [pc, #4]	; (8000e94 <HAL_GetTick+0x8>)
 8000e8e:	6818      	ldr	r0, [r3, #0]
}
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	2000010c 	.word	0x2000010c

08000e98 <HAL_ADC_ConvHalfCpltCallback>:
 8000e98:	4770      	bx	lr

08000e9a <HAL_ADC_LevelOutOfWindowCallback>:
 8000e9a:	4770      	bx	lr

08000e9c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000e9c:	4770      	bx	lr

08000e9e <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8000e9e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000ea0:	6803      	ldr	r3, [r0, #0]
{
 8000ea2:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000ea4:	6898      	ldr	r0, [r3, #8]
 8000ea6:	f000 0003 	and.w	r0, r0, #3
 8000eaa:	2801      	cmp	r0, #1
 8000eac:	d001      	beq.n	8000eb2 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000eae:	2000      	movs	r0, #0
 8000eb0:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	07d2      	lsls	r2, r2, #31
 8000eb6:	d5fa      	bpl.n	8000eae <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000eb8:	689a      	ldr	r2, [r3, #8]
 8000eba:	f002 020d 	and.w	r2, r2, #13
 8000ebe:	2a01      	cmp	r2, #1
 8000ec0:	d11b      	bne.n	8000efa <ADC_Disable+0x5c>
      __HAL_ADC_DISABLE(hadc);
 8000ec2:	689a      	ldr	r2, [r3, #8]
 8000ec4:	f042 0202 	orr.w	r2, r2, #2
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	2203      	movs	r2, #3
 8000ecc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8000ece:	f7ff ffdd 	bl	8000e8c <HAL_GetTick>
 8000ed2:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000ed4:	6823      	ldr	r3, [r4, #0]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	07db      	lsls	r3, r3, #31
 8000eda:	d5e8      	bpl.n	8000eae <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000edc:	f7ff ffd6 	bl	8000e8c <HAL_GetTick>
 8000ee0:	1b40      	subs	r0, r0, r5
 8000ee2:	2802      	cmp	r0, #2
 8000ee4:	d9f6      	bls.n	8000ed4 <ADC_Disable+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ee6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ee8:	f043 0310 	orr.w	r3, r3, #16
 8000eec:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000efa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000efc:	f043 0310 	orr.w	r3, r3, #16
 8000f00:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f02:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8000f0a:	bd38      	pop	{r3, r4, r5, pc}

08000f0c <ADC_Enable>:
{
 8000f0c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f0e:	6803      	ldr	r3, [r0, #0]
 8000f10:	689a      	ldr	r2, [r3, #8]
 8000f12:	f002 0203 	and.w	r2, r2, #3
 8000f16:	2a01      	cmp	r2, #1
{
 8000f18:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f1a:	d104      	bne.n	8000f26 <ADC_Enable+0x1a>
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	07d2      	lsls	r2, r2, #31
 8000f20:	d501      	bpl.n	8000f26 <ADC_Enable+0x1a>
  return HAL_OK;
 8000f22:	2000      	movs	r0, #0
 8000f24:	bd38      	pop	{r3, r4, r5, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000f26:	6899      	ldr	r1, [r3, #8]
 8000f28:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <ADC_Enable+0x58>)
 8000f2a:	4211      	tst	r1, r2
 8000f2c:	d10f      	bne.n	8000f4e <ADC_Enable+0x42>
    __HAL_ADC_ENABLE(hadc);
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	f042 0201 	orr.w	r2, r2, #1
 8000f34:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8000f36:	f7ff ffa9 	bl	8000e8c <HAL_GetTick>
 8000f3a:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000f3c:	6823      	ldr	r3, [r4, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	07db      	lsls	r3, r3, #31
 8000f42:	d4ee      	bmi.n	8000f22 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f44:	f7ff ffa2 	bl	8000e8c <HAL_GetTick>
 8000f48:	1b40      	subs	r0, r0, r5
 8000f4a:	2802      	cmp	r0, #2
 8000f4c:	d9f6      	bls.n	8000f3c <ADC_Enable+0x30>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f50:	f043 0310 	orr.w	r3, r3, #16
 8000f54:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000f5e:	2001      	movs	r0, #1
 8000f60:	bd38      	pop	{r3, r4, r5, pc}
 8000f62:	bf00      	nop
 8000f64:	8000003f 	.word	0x8000003f

08000f68 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f68:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000f6a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f70:	6443      	str	r3, [r0, #68]	; 0x44
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000f72:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000f74:	f043 0304 	orr.w	r3, r3, #4
 8000f78:	6483      	str	r3, [r0, #72]	; 0x48
  HAL_ADC_ErrorCallback(hadc); 
 8000f7a:	f7ff bf8f 	b.w	8000e9c <HAL_ADC_ErrorCallback>

08000f7e <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000f7e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000f80:	f7ff bf8a 	b.w	8000e98 <HAL_ADC_ConvHalfCpltCallback>

08000f84 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f84:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000f86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f88:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000f8c:	d118      	bne.n	8000fc0 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000f8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f94:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	68d2      	ldr	r2, [r2, #12]
 8000f9a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8000f9e:	d10c      	bne.n	8000fba <ADC_DMAConvCplt+0x36>
 8000fa0:	69da      	ldr	r2, [r3, #28]
 8000fa2:	b952      	cbnz	r2, 8000fba <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000fa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fa6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000faa:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fae:	04d2      	lsls	r2, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000fb0:	bf5e      	ittt	pl
 8000fb2:	6c5a      	ldrpl	r2, [r3, #68]	; 0x44
 8000fb4:	f042 0201 	orrpl.w	r2, r2, #1
 8000fb8:	645a      	strpl	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f002 baf6 	b.w	80035ac <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc4:	4718      	bx	r3
	...

08000fc8 <HAL_ADC_Init>:
{
 8000fc8:	b570      	push	{r4, r5, r6, lr}
 8000fca:	b096      	sub	sp, #88	; 0x58
  __IO uint32_t wait_loop_index = 0U;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	9300      	str	r3, [sp, #0]
  if(hadc == NULL)
 8000fd0:	4604      	mov	r4, r0
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	f000 80e3 	beq.w	800119e <HAL_ADC_Init+0x1d6>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000fda:	06d5      	lsls	r5, r2, #27
 8000fdc:	f100 80cc 	bmi.w	8001178 <HAL_ADC_Init+0x1b0>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000fe0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	f000 8092 	beq.w	800110c <HAL_ADC_Init+0x144>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fe8:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000fea:	6823      	ldr	r3, [r4, #0]
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	00d2      	lsls	r2, r2, #3
 8000ff0:	d502      	bpl.n	8000ff8 <HAL_ADC_Init+0x30>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000ff2:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	d50a      	bpl.n	800100e <HAL_ADC_Init+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8000ff8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ffa:	f023 0312 	bic.w	r3, r3, #18
 8000ffe:	f043 0310 	orr.w	r3, r3, #16
 8001002:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001004:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 800100c:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800100e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001010:	06de      	lsls	r6, r3, #27
 8001012:	f100 80be 	bmi.w	8001192 <HAL_ADC_Init+0x1ca>
 8001016:	2800      	cmp	r0, #0
 8001018:	f040 80bb 	bne.w	8001192 <HAL_ADC_Init+0x1ca>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800101c:	6823      	ldr	r3, [r4, #0]
 800101e:	6899      	ldr	r1, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8001020:	f011 0104 	ands.w	r1, r1, #4
 8001024:	f040 80b5 	bne.w	8001192 <HAL_ADC_Init+0x1ca>
    ADC_STATE_CLR_SET(hadc->State,
 8001028:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800102a:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 800102e:	f042 0202 	orr.w	r2, r2, #2
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001032:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8001036:	6462      	str	r2, [r4, #68]	; 0x44
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001038:	bf0c      	ite	eq
 800103a:	4a5a      	ldreq	r2, [pc, #360]	; (80011a4 <HAL_ADC_Init+0x1dc>)
 800103c:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
 8001040:	9201      	str	r2, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001042:	689a      	ldr	r2, [r3, #8]
 8001044:	f002 0203 	and.w	r2, r2, #3
 8001048:	2a01      	cmp	r2, #1
 800104a:	d102      	bne.n	8001052 <HAL_ADC_Init+0x8a>
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	07d5      	lsls	r5, r2, #31
 8001050:	d410      	bmi.n	8001074 <HAL_ADC_Init+0xac>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001052:	9a01      	ldr	r2, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001054:	b13a      	cbz	r2, 8001066 <HAL_ADC_Init+0x9e>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001056:	6895      	ldr	r5, [r2, #8]
 8001058:	f005 0503 	and.w	r5, r5, #3
 800105c:	2d01      	cmp	r5, #1
 800105e:	d102      	bne.n	8001066 <HAL_ADC_Init+0x9e>
 8001060:	6812      	ldr	r2, [r2, #0]
 8001062:	07d2      	lsls	r2, r2, #31
 8001064:	d406      	bmi.n	8001074 <HAL_ADC_Init+0xac>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001066:	4d50      	ldr	r5, [pc, #320]	; (80011a8 <HAL_ADC_Init+0x1e0>)
 8001068:	6866      	ldr	r6, [r4, #4]
 800106a:	68aa      	ldr	r2, [r5, #8]
 800106c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001070:	4332      	orrs	r2, r6
 8001072:	60aa      	str	r2, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8001074:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001076:	68a6      	ldr	r6, [r4, #8]
 8001078:	69e5      	ldr	r5, [r4, #28]
 800107a:	2a01      	cmp	r2, #1
 800107c:	68e2      	ldr	r2, [r4, #12]
 800107e:	ea42 0206 	orr.w	r2, r2, r6
 8001082:	bf18      	it	ne
 8001084:	f44f 5180 	movne.w	r1, #4096	; 0x1000
 8001088:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
 800108c:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800108e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001090:	2901      	cmp	r1, #1
 8001092:	d107      	bne.n	80010a4 <HAL_ADC_Init+0xdc>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001094:	2d00      	cmp	r5, #0
 8001096:	d171      	bne.n	800117c <HAL_ADC_Init+0x1b4>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001098:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800109a:	3901      	subs	r1, #1
 800109c:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 80010a0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010a4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80010a6:	2901      	cmp	r1, #1
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80010a8:	bf1e      	ittt	ne
 80010aa:	6b25      	ldrne	r5, [r4, #48]	; 0x30
 80010ac:	4329      	orrne	r1, r5
 80010ae:	430a      	orrne	r2, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010b0:	6899      	ldr	r1, [r3, #8]
 80010b2:	f011 0f0c 	tst.w	r1, #12
 80010b6:	d10b      	bne.n	80010d0 <HAL_ADC_Init+0x108>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010b8:	68d9      	ldr	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80010ba:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010bc:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80010c0:	f021 0102 	bic.w	r1, r1, #2
 80010c4:	60d9      	str	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80010c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80010c8:	0049      	lsls	r1, r1, #1
 80010ca:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 80010ce:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR,
 80010d0:	68dd      	ldr	r5, [r3, #12]
 80010d2:	4936      	ldr	r1, [pc, #216]	; (80011ac <HAL_ADC_Init+0x1e4>)
 80010d4:	4029      	ands	r1, r5
 80010d6:	430a      	orrs	r2, r1
 80010d8:	60da      	str	r2, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80010da:	6922      	ldr	r2, [r4, #16]
 80010dc:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80010de:	bf05      	ittet	eq
 80010e0:	6b19      	ldreq	r1, [r3, #48]	; 0x30
 80010e2:	6a22      	ldreq	r2, [r4, #32]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80010e4:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80010e6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80010ea:	bf06      	itte	eq
 80010ec:	f021 010f 	biceq.w	r1, r1, #15
 80010f0:	430a      	orreq	r2, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80010f2:	f022 020f 	bicne.w	r2, r2, #15
 80010f6:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80010f8:	2300      	movs	r3, #0
 80010fa:	64a3      	str	r3, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 80010fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010fe:	f023 0303 	bic.w	r3, r3, #3
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6463      	str	r3, [r4, #68]	; 0x44
}
 8001108:	b016      	add	sp, #88	; 0x58
 800110a:	bd70      	pop	{r4, r5, r6, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 800110c:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 800110e:	6503      	str	r3, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8001110:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8001112:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8001116:	f002 ff37 	bl	8003f88 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800111a:	6823      	ldr	r3, [r4, #0]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	00d8      	lsls	r0, r3, #3
 8001120:	f53f af62 	bmi.w	8000fe8 <HAL_ADC_Init+0x20>
        tmp_hal_status = ADC_Disable(hadc);
 8001124:	4620      	mov	r0, r4
 8001126:	f7ff feba 	bl	8000e9e <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800112a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800112c:	06d1      	lsls	r1, r2, #27
 800112e:	f53f af5c 	bmi.w	8000fea <HAL_ADC_Init+0x22>
 8001132:	2800      	cmp	r0, #0
 8001134:	f47f af59 	bne.w	8000fea <HAL_ADC_Init+0x22>
          ADC_STATE_CLR_SET(hadc->State,
 8001138:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800113a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800113e:	f023 0302 	bic.w	r3, r3, #2
 8001142:	f043 0302 	orr.w	r3, r3, #2
 8001146:	6463      	str	r3, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001148:	6823      	ldr	r3, [r4, #0]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001150:	609a      	str	r2, [r3, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001152:	689a      	ldr	r2, [r3, #8]
 8001154:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001158:	609a      	str	r2, [r3, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <HAL_ADC_Init+0x1e8>)
 800115c:	4a15      	ldr	r2, [pc, #84]	; (80011b4 <HAL_ADC_Init+0x1ec>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	fbb3 f2f2 	udiv	r2, r3, r2
 8001164:	230a      	movs	r3, #10
 8001166:	4353      	muls	r3, r2
            wait_loop_index--;
 8001168:	9300      	str	r3, [sp, #0]
          while(wait_loop_index != 0U)
 800116a:	9b00      	ldr	r3, [sp, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	f43f af3b 	beq.w	8000fe8 <HAL_ADC_Init+0x20>
            wait_loop_index--;
 8001172:	9b00      	ldr	r3, [sp, #0]
 8001174:	3b01      	subs	r3, #1
 8001176:	e7f7      	b.n	8001168 <HAL_ADC_Init+0x1a0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001178:	4618      	mov	r0, r3
 800117a:	e748      	b.n	800100e <HAL_ADC_Init+0x46>
        ADC_STATE_CLR_SET(hadc->State,
 800117c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800117e:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8001182:	f041 0120 	orr.w	r1, r1, #32
 8001186:	6461      	str	r1, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001188:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800118a:	f041 0101 	orr.w	r1, r1, #1
 800118e:	64a1      	str	r1, [r4, #72]	; 0x48
 8001190:	e788      	b.n	80010a4 <HAL_ADC_Init+0xdc>
    ADC_STATE_CLR_SET(hadc->State,
 8001192:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001194:	f023 0312 	bic.w	r3, r3, #18
 8001198:	f043 0310 	orr.w	r3, r3, #16
 800119c:	6463      	str	r3, [r4, #68]	; 0x44
    return HAL_ERROR;
 800119e:	2001      	movs	r0, #1
 80011a0:	e7b2      	b.n	8001108 <HAL_ADC_Init+0x140>
 80011a2:	bf00      	nop
 80011a4:	50000100 	.word	0x50000100
 80011a8:	50000300 	.word	0x50000300
 80011ac:	fff0c007 	.word	0xfff0c007
 80011b0:	20000000 	.word	0x20000000
 80011b4:	000f4240 	.word	0x000f4240

080011b8 <HAL_ADC_Start_DMA>:
{
 80011b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011bc:	6803      	ldr	r3, [r0, #0]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f013 0304 	ands.w	r3, r3, #4
{
 80011c4:	4604      	mov	r4, r0
 80011c6:	460f      	mov	r7, r1
 80011c8:	4690      	mov	r8, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011ca:	d171      	bne.n	80012b0 <HAL_ADC_Start_DMA+0xf8>
    __HAL_LOCK(hadc);
 80011cc:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 80011d0:	2a01      	cmp	r2, #1
 80011d2:	d06d      	beq.n	80012b0 <HAL_ADC_Start_DMA+0xf8>
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80011d4:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 80012c4 <HAL_ADC_Start_DMA+0x10c>
 80011d8:	f8d9 5008 	ldr.w	r5, [r9, #8]
    __HAL_LOCK(hadc);
 80011dc:	2601      	movs	r6, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80011de:	f015 051f 	ands.w	r5, r5, #31
    __HAL_LOCK(hadc);
 80011e2:	f880 6040 	strb.w	r6, [r0, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80011e6:	d160      	bne.n	80012aa <HAL_ADC_Start_DMA+0xf2>
      tmp_hal_status = ADC_Enable(hadc);
 80011e8:	f7ff fe90 	bl	8000f0c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80011ec:	4606      	mov	r6, r0
 80011ee:	2800      	cmp	r0, #0
 80011f0:	d158      	bne.n	80012a4 <HAL_ADC_Start_DMA+0xec>
        ADC_STATE_CLR_SET(hadc->State,
 80011f2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80011f4:	6821      	ldr	r1, [r4, #0]
 80011f6:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
 80011fa:	f020 0001 	bic.w	r0, r0, #1
 80011fe:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001202:	6460      	str	r0, [r4, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001204:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8001208:	f013 0f1f 	tst.w	r3, #31
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800120c:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800120e:	d002      	beq.n	8001216 <HAL_ADC_Start_DMA+0x5e>
 8001210:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8001214:	d134      	bne.n	8001280 <HAL_ADC_Start_DMA+0xc8>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001216:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800121a:	6463      	str	r3, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800121c:	68cb      	ldr	r3, [r1, #12]
 800121e:	019a      	lsls	r2, r3, #6
 8001220:	d505      	bpl.n	800122e <HAL_ADC_Start_DMA+0x76>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001222:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001224:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001228:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800122c:	6463      	str	r3, [r4, #68]	; 0x44
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800122e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001230:	6be0      	ldr	r0, [r4, #60]	; 0x3c
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001232:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001236:	bf1c      	itt	ne
 8001238:	6ca3      	ldrne	r3, [r4, #72]	; 0x48
 800123a:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 800123e:	64a3      	str	r3, [r4, #72]	; 0x48
        __HAL_UNLOCK(hadc);
 8001240:	2300      	movs	r3, #0
 8001242:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001246:	4b1b      	ldr	r3, [pc, #108]	; (80012b4 <HAL_ADC_Start_DMA+0xfc>)
 8001248:	6283      	str	r3, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800124a:	4b1b      	ldr	r3, [pc, #108]	; (80012b8 <HAL_ADC_Start_DMA+0x100>)
 800124c:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800124e:	4b1b      	ldr	r3, [pc, #108]	; (80012bc <HAL_ADC_Start_DMA+0x104>)
 8001250:	6303      	str	r3, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001252:	231c      	movs	r3, #28
 8001254:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001256:	684b      	ldr	r3, [r1, #4]
 8001258:	f043 0310 	orr.w	r3, r3, #16
 800125c:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800125e:	68cb      	ldr	r3, [r1, #12]
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	60cb      	str	r3, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001266:	463a      	mov	r2, r7
 8001268:	4643      	mov	r3, r8
 800126a:	3140      	adds	r1, #64	; 0x40
 800126c:	f000 fc10 	bl	8001a90 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001270:	6822      	ldr	r2, [r4, #0]
 8001272:	6893      	ldr	r3, [r2, #8]
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6093      	str	r3, [r2, #8]
}
 800127a:	4630      	mov	r0, r6
 800127c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001280:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001284:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <HAL_ADC_Start_DMA+0x108>)
 8001288:	4299      	cmp	r1, r3
 800128a:	d1d0      	bne.n	800122e <HAL_ADC_Start_DMA+0x76>
 800128c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	019b      	lsls	r3, r3, #6
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001294:	bf41      	itttt	mi
 8001296:	6c60      	ldrmi	r0, [r4, #68]	; 0x44
 8001298:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800129c:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80012a0:	6460      	strmi	r0, [r4, #68]	; 0x44
 80012a2:	e7c4      	b.n	800122e <HAL_ADC_Start_DMA+0x76>
        __HAL_UNLOCK(hadc);
 80012a4:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
 80012a8:	e7e7      	b.n	800127a <HAL_ADC_Start_DMA+0xc2>
      __HAL_UNLOCK(hadc);
 80012aa:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80012ae:	e7e4      	b.n	800127a <HAL_ADC_Start_DMA+0xc2>
    tmp_hal_status = HAL_BUSY;
 80012b0:	2602      	movs	r6, #2
 80012b2:	e7e2      	b.n	800127a <HAL_ADC_Start_DMA+0xc2>
 80012b4:	08000f85 	.word	0x08000f85
 80012b8:	08000f7f 	.word	0x08000f7f
 80012bc:	08000f69 	.word	0x08000f69
 80012c0:	50000100 	.word	0x50000100
 80012c4:	50000300 	.word	0x50000300

080012c8 <HAL_ADCEx_InjectedConvCpltCallback>:
 80012c8:	4770      	bx	lr

080012ca <HAL_ADCEx_InjectedQueueOverflowCallback>:
 80012ca:	4770      	bx	lr

080012cc <HAL_ADCEx_LevelOutOfWindow2Callback>:
 80012cc:	4770      	bx	lr

080012ce <HAL_ADCEx_LevelOutOfWindow3Callback>:
{
 80012ce:	4770      	bx	lr

080012d0 <HAL_ADC_IRQHandler>:
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80012d0:	6803      	ldr	r3, [r0, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	0751      	lsls	r1, r2, #29
{
 80012d6:	b510      	push	{r4, lr}
 80012d8:	4604      	mov	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80012da:	d502      	bpl.n	80012e2 <HAL_ADC_IRQHandler+0x12>
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	0752      	lsls	r2, r2, #29
 80012e0:	d405      	bmi.n	80012ee <HAL_ADC_IRQHandler+0x1e>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80012e2:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80012e4:	0710      	lsls	r0, r2, #28
 80012e6:	d53e      	bpl.n	8001366 <HAL_ADC_IRQHandler+0x96>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	0711      	lsls	r1, r2, #28
 80012ec:	d53b      	bpl.n	8001366 <HAL_ADC_IRQHandler+0x96>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ee:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80012f0:	06d2      	lsls	r2, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80012f2:	bf5e      	ittt	pl
 80012f4:	6c62      	ldrpl	r2, [r4, #68]	; 0x44
 80012f6:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 80012fa:	6462      	strpl	r2, [r4, #68]	; 0x44
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80012fc:	4a92      	ldr	r2, [pc, #584]	; (8001548 <HAL_ADC_IRQHandler+0x278>)
 80012fe:	6891      	ldr	r1, [r2, #8]
 8001300:	06c8      	lsls	r0, r1, #27
 8001302:	d00d      	beq.n	8001320 <HAL_ADC_IRQHandler+0x50>
 8001304:	6891      	ldr	r1, [r2, #8]
 8001306:	f001 011f 	and.w	r1, r1, #31
 800130a:	2905      	cmp	r1, #5
 800130c:	d008      	beq.n	8001320 <HAL_ADC_IRQHandler+0x50>
 800130e:	6892      	ldr	r2, [r2, #8]
 8001310:	f002 021f 	and.w	r2, r2, #31
 8001314:	2a09      	cmp	r2, #9
 8001316:	d003      	beq.n	8001320 <HAL_ADC_IRQHandler+0x50>
 8001318:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800131c:	f040 80e4 	bne.w	80014e8 <HAL_ADC_IRQHandler+0x218>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001320:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001322:	68d9      	ldr	r1, [r3, #12]
 8001324:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8001328:	d117      	bne.n	800135a <HAL_ADC_IRQHandler+0x8a>
 800132a:	0491      	lsls	r1, r2, #18
 800132c:	d415      	bmi.n	800135a <HAL_ADC_IRQHandler+0x8a>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	0712      	lsls	r2, r2, #28
 8001332:	d512      	bpl.n	800135a <HAL_ADC_IRQHandler+0x8a>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	0750      	lsls	r0, r2, #29
 8001338:	f100 80da 	bmi.w	80014f0 <HAL_ADC_IRQHandler+0x220>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	f022 020c 	bic.w	r2, r2, #12
 8001342:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001344:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001346:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800134a:	6463      	str	r3, [r4, #68]	; 0x44
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800134c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800134e:	04d9      	lsls	r1, r3, #19
 8001350:	d403      	bmi.n	800135a <HAL_ADC_IRQHandler+0x8a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001352:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_ADC_ConvCpltCallback(hadc);
 800135a:	4620      	mov	r0, r4
 800135c:	f002 f926 	bl	80035ac <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001360:	6823      	ldr	r3, [r4, #0]
 8001362:	220c      	movs	r2, #12
 8001364:	601a      	str	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8001366:	6823      	ldr	r3, [r4, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	0692      	lsls	r2, r2, #26
 800136c:	d502      	bpl.n	8001374 <HAL_ADC_IRQHandler+0xa4>
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	0690      	lsls	r0, r2, #26
 8001372:	d405      	bmi.n	8001380 <HAL_ADC_IRQHandler+0xb0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8001374:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8001376:	0651      	lsls	r1, r2, #25
 8001378:	d556      	bpl.n	8001428 <HAL_ADC_IRQHandler+0x158>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 800137a:	685a      	ldr	r2, [r3, #4]
 800137c:	0652      	lsls	r2, r2, #25
 800137e:	d553      	bpl.n	8001428 <HAL_ADC_IRQHandler+0x158>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001380:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001382:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001386:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001388:	4a6f      	ldr	r2, [pc, #444]	; (8001548 <HAL_ADC_IRQHandler+0x278>)
 800138a:	6891      	ldr	r1, [r2, #8]
 800138c:	06c8      	lsls	r0, r1, #27
 800138e:	d00d      	beq.n	80013ac <HAL_ADC_IRQHandler+0xdc>
 8001390:	6891      	ldr	r1, [r2, #8]
 8001392:	f001 011f 	and.w	r1, r1, #31
 8001396:	2905      	cmp	r1, #5
 8001398:	d008      	beq.n	80013ac <HAL_ADC_IRQHandler+0xdc>
 800139a:	6892      	ldr	r2, [r2, #8]
 800139c:	f002 021f 	and.w	r2, r2, #31
 80013a0:	2a09      	cmp	r2, #9
 80013a2:	d003      	beq.n	80013ac <HAL_ADC_IRQHandler+0xdc>
 80013a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013a8:	f040 80ab 	bne.w	8001502 <HAL_ADC_IRQHandler+0x232>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80013ac:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 80013ae:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80013b0:	f011 0fc0 	tst.w	r1, #192	; 0xc0
 80013b4:	d007      	beq.n	80013c6 <HAL_ADC_IRQHandler+0xf6>
 80013b6:	0191      	lsls	r1, r2, #6
 80013b8:	d430      	bmi.n	800141c <HAL_ADC_IRQHandler+0x14c>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80013ba:	68d9      	ldr	r1, [r3, #12]
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 80013bc:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 80013c0:	d12c      	bne.n	800141c <HAL_ADC_IRQHandler+0x14c>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80013c2:	0492      	lsls	r2, r2, #18
 80013c4:	d42a      	bmi.n	800141c <HAL_ADC_IRQHandler+0x14c>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	0650      	lsls	r0, r2, #25
 80013ca:	d527      	bpl.n	800141c <HAL_ADC_IRQHandler+0x14c>
        if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80013cc:	4a5e      	ldr	r2, [pc, #376]	; (8001548 <HAL_ADC_IRQHandler+0x278>)
 80013ce:	6891      	ldr	r1, [r2, #8]
 80013d0:	06c9      	lsls	r1, r1, #27
 80013d2:	d00d      	beq.n	80013f0 <HAL_ADC_IRQHandler+0x120>
 80013d4:	6891      	ldr	r1, [r2, #8]
 80013d6:	f001 011f 	and.w	r1, r1, #31
 80013da:	2906      	cmp	r1, #6
 80013dc:	d008      	beq.n	80013f0 <HAL_ADC_IRQHandler+0x120>
 80013de:	6892      	ldr	r2, [r2, #8]
 80013e0:	f002 021f 	and.w	r2, r2, #31
 80013e4:	2a07      	cmp	r2, #7
 80013e6:	d003      	beq.n	80013f0 <HAL_ADC_IRQHandler+0x120>
 80013e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013ec:	f040 808d 	bne.w	800150a <HAL_ADC_IRQHandler+0x23a>
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80013f0:	68da      	ldr	r2, [r3, #12]
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80013f2:	0292      	lsls	r2, r2, #10
 80013f4:	d412      	bmi.n	800141c <HAL_ADC_IRQHandler+0x14c>
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80013f6:	689a      	ldr	r2, [r3, #8]
 80013f8:	0710      	lsls	r0, r2, #28
 80013fa:	f100 808a 	bmi.w	8001512 <HAL_ADC_IRQHandler+0x242>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001404:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001406:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001408:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800140c:	6463      	str	r3, [r4, #68]	; 0x44
            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800140e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001410:	05d9      	lsls	r1, r3, #23
 8001412:	d403      	bmi.n	800141c <HAL_ADC_IRQHandler+0x14c>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001414:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800141c:	4620      	mov	r0, r4
 800141e:	f7ff ff53 	bl	80012c8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001422:	6823      	ldr	r3, [r4, #0]
 8001424:	2260      	movs	r2, #96	; 0x60
 8001426:	601a      	str	r2, [r3, #0]
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8001428:	6823      	ldr	r3, [r4, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	0612      	lsls	r2, r2, #24
 800142e:	d50c      	bpl.n	800144a <HAL_ADC_IRQHandler+0x17a>
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	061b      	lsls	r3, r3, #24
 8001434:	d509      	bpl.n	800144a <HAL_ADC_IRQHandler+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001436:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800143c:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800143e:	4620      	mov	r0, r4
 8001440:	f7ff fd2b 	bl	8000e9a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001444:	6823      	ldr	r3, [r4, #0]
 8001446:	2280      	movs	r2, #128	; 0x80
 8001448:	601a      	str	r2, [r3, #0]
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 800144a:	6823      	ldr	r3, [r4, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	05d0      	lsls	r0, r2, #23
 8001450:	d50d      	bpl.n	800146e <HAL_ADC_IRQHandler+0x19e>
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	05d9      	lsls	r1, r3, #23
 8001456:	d50a      	bpl.n	800146e <HAL_ADC_IRQHandler+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001458:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800145a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800145e:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001460:	4620      	mov	r0, r4
 8001462:	f7ff ff33 	bl	80012cc <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001466:	6823      	ldr	r3, [r4, #0]
 8001468:	f44f 7280 	mov.w	r2, #256	; 0x100
 800146c:	601a      	str	r2, [r3, #0]
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 800146e:	6823      	ldr	r3, [r4, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	0592      	lsls	r2, r2, #22
 8001474:	d50d      	bpl.n	8001492 <HAL_ADC_IRQHandler+0x1c2>
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	0598      	lsls	r0, r3, #22
 800147a:	d50a      	bpl.n	8001492 <HAL_ADC_IRQHandler+0x1c2>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800147c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800147e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001482:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001484:	4620      	mov	r0, r4
 8001486:	f7ff ff22 	bl	80012ce <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800148a:	6823      	ldr	r3, [r4, #0]
 800148c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001490:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001492:	6823      	ldr	r3, [r4, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	06d1      	lsls	r1, r2, #27
 8001498:	d510      	bpl.n	80014bc <HAL_ADC_IRQHandler+0x1ec>
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	06d2      	lsls	r2, r2, #27
 800149e:	d50d      	bpl.n	80014bc <HAL_ADC_IRQHandler+0x1ec>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80014a0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80014a2:	2a01      	cmp	r2, #1
 80014a4:	d042      	beq.n	800152c <HAL_ADC_IRQHandler+0x25c>
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80014a6:	4a28      	ldr	r2, [pc, #160]	; (8001548 <HAL_ADC_IRQHandler+0x278>)
 80014a8:	6891      	ldr	r1, [r2, #8]
 80014aa:	06c8      	lsls	r0, r1, #27
 80014ac:	d13a      	bne.n	8001524 <HAL_ADC_IRQHandler+0x254>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	f013 0f01 	tst.w	r3, #1
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80014b4:	d13a      	bne.n	800152c <HAL_ADC_IRQHandler+0x25c>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80014b6:	6823      	ldr	r3, [r4, #0]
 80014b8:	2210      	movs	r2, #16
 80014ba:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 80014bc:	6823      	ldr	r3, [r4, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	0551      	lsls	r1, r2, #21
 80014c2:	d53f      	bpl.n	8001544 <HAL_ADC_IRQHandler+0x274>
 80014c4:	685a      	ldr	r2, [r3, #4]
 80014c6:	0552      	lsls	r2, r2, #21
 80014c8:	d53c      	bpl.n	8001544 <HAL_ADC_IRQHandler+0x274>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80014ca:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80014cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80014d0:	6462      	str	r2, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80014d2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80014d4:	f042 0208 	orr.w	r2, r2, #8
 80014d8:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80014da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014de:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff fef2 	bl	80012ca <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80014e6:	bd10      	pop	{r4, pc}
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80014e8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014ec:	68d2      	ldr	r2, [r2, #12]
 80014ee:	e718      	b.n	8001322 <HAL_ADC_IRQHandler+0x52>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80014f2:	f043 0310 	orr.w	r3, r3, #16
 80014f6:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80014fa:	f043 0301 	orr.w	r3, r3, #1
 80014fe:	64a3      	str	r3, [r4, #72]	; 0x48
 8001500:	e72b      	b.n	800135a <HAL_ADC_IRQHandler+0x8a>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001502:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001506:	68d2      	ldr	r2, [r2, #12]
 8001508:	e751      	b.n	80013ae <HAL_ADC_IRQHandler+0xde>
          tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800150a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800150e:	68d2      	ldr	r2, [r2, #12]
 8001510:	e76f      	b.n	80013f2 <HAL_ADC_IRQHandler+0x122>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001512:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001514:	f043 0310 	orr.w	r3, r3, #16
 8001518:	6463      	str	r3, [r4, #68]	; 0x44
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800151a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	64a3      	str	r3, [r4, #72]	; 0x48
 8001522:	e77b      	b.n	800141c <HAL_ADC_IRQHandler+0x14c>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001524:	6893      	ldr	r3, [r2, #8]
 8001526:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 800152a:	e7c3      	b.n	80014b4 <HAL_ADC_IRQHandler+0x1e4>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800152c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800152e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001532:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001534:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001536:	f043 0302 	orr.w	r3, r3, #2
 800153a:	64a3      	str	r3, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 800153c:	4620      	mov	r0, r4
 800153e:	f7ff fcad 	bl	8000e9c <HAL_ADC_ErrorCallback>
 8001542:	e7b8      	b.n	80014b6 <HAL_ADC_IRQHandler+0x1e6>
 8001544:	bd10      	pop	{r4, pc}
 8001546:	bf00      	nop
 8001548:	50000300 	.word	0x50000300

0800154c <HAL_ADC_ConfigChannel>:
{
 800154c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154e:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	9300      	str	r3, [sp, #0]
  __HAL_LOCK(hadc);
 8001554:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001558:	2b01      	cmp	r3, #1
{
 800155a:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 800155c:	f000 8151 	beq.w	8001802 <HAL_ADC_ConfigChannel+0x2b6>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001560:	682b      	ldr	r3, [r5, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001562:	68ce      	ldr	r6, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001564:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 8001566:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001568:	0754      	lsls	r4, r2, #29
  __HAL_LOCK(hadc);
 800156a:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800156e:	f100 8143 	bmi.w	80017f8 <HAL_ADC_ConfigChannel+0x2ac>
    if (sConfig->Rank < 5U)
 8001572:	6848      	ldr	r0, [r1, #4]
 8001574:	680c      	ldr	r4, [r1, #0]
 8001576:	2804      	cmp	r0, #4
 8001578:	f04f 0206 	mov.w	r2, #6
 800157c:	d831      	bhi.n	80015e2 <HAL_ADC_ConfigChannel+0x96>
      MODIFY_REG(hadc->Instance->SQR1,
 800157e:	4342      	muls	r2, r0
 8001580:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001582:	201f      	movs	r0, #31
 8001584:	4090      	lsls	r0, r2
 8001586:	ea27 0000 	bic.w	r0, r7, r0
 800158a:	fa04 f202 	lsl.w	r2, r4, r2
 800158e:	4302      	orrs	r2, r0
 8001590:	631a      	str	r2, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001592:	689a      	ldr	r2, [r3, #8]
 8001594:	f012 0f0c 	tst.w	r2, #12
 8001598:	d162      	bne.n	8001660 <HAL_ADC_ConfigChannel+0x114>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800159a:	2c09      	cmp	r4, #9
 800159c:	ea4f 0244 	mov.w	r2, r4, lsl #1
 80015a0:	688f      	ldr	r7, [r1, #8]
 80015a2:	d946      	bls.n	8001632 <HAL_ADC_ConfigChannel+0xe6>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80015a4:	4422      	add	r2, r4
 80015a6:	6998      	ldr	r0, [r3, #24]
 80015a8:	3a1e      	subs	r2, #30
 80015aa:	f04f 0e07 	mov.w	lr, #7
 80015ae:	fa0e fe02 	lsl.w	lr, lr, r2
 80015b2:	ea20 000e 	bic.w	r0, r0, lr
 80015b6:	fa07 f202 	lsl.w	r2, r7, r2
 80015ba:	4302      	orrs	r2, r0
 80015bc:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80015be:	68da      	ldr	r2, [r3, #12]
 80015c0:	f3c2 0ec1 	ubfx	lr, r2, #3, #2
 80015c4:	694a      	ldr	r2, [r1, #20]
 80015c6:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80015ca:	fa02 fe0e 	lsl.w	lr, r2, lr
    switch (sConfig->OffsetNumber)
 80015ce:	690a      	ldr	r2, [r1, #16]
 80015d0:	3a01      	subs	r2, #1
 80015d2:	ea4f 6c84 	mov.w	ip, r4, lsl #26
 80015d6:	2a03      	cmp	r2, #3
 80015d8:	d873      	bhi.n	80016c2 <HAL_ADC_ConfigChannel+0x176>
 80015da:	e8df f002 	tbb	[pc, r2]
 80015de:	5137      	.short	0x5137
 80015e0:	675c      	.short	0x675c
    else if (sConfig->Rank < 10U)
 80015e2:	2809      	cmp	r0, #9
 80015e4:	d80b      	bhi.n	80015fe <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 80015e6:	4342      	muls	r2, r0
 80015e8:	6b5f      	ldr	r7, [r3, #52]	; 0x34
 80015ea:	3a1e      	subs	r2, #30
 80015ec:	201f      	movs	r0, #31
 80015ee:	4090      	lsls	r0, r2
 80015f0:	ea27 0000 	bic.w	r0, r7, r0
 80015f4:	fa04 f202 	lsl.w	r2, r4, r2
 80015f8:	4302      	orrs	r2, r0
 80015fa:	635a      	str	r2, [r3, #52]	; 0x34
 80015fc:	e7c9      	b.n	8001592 <HAL_ADC_ConfigChannel+0x46>
    else if (sConfig->Rank < 15U)
 80015fe:	280e      	cmp	r0, #14
 8001600:	d80b      	bhi.n	800161a <HAL_ADC_ConfigChannel+0xce>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001602:	4342      	muls	r2, r0
 8001604:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8001606:	3a3c      	subs	r2, #60	; 0x3c
 8001608:	201f      	movs	r0, #31
 800160a:	4090      	lsls	r0, r2
 800160c:	ea27 0000 	bic.w	r0, r7, r0
 8001610:	fa04 f202 	lsl.w	r2, r4, r2
 8001614:	4302      	orrs	r2, r0
 8001616:	639a      	str	r2, [r3, #56]	; 0x38
 8001618:	e7bb      	b.n	8001592 <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800161a:	4342      	muls	r2, r0
 800161c:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
 800161e:	3a5a      	subs	r2, #90	; 0x5a
 8001620:	201f      	movs	r0, #31
 8001622:	4090      	lsls	r0, r2
 8001624:	ea27 0000 	bic.w	r0, r7, r0
 8001628:	fa04 f202 	lsl.w	r2, r4, r2
 800162c:	4302      	orrs	r2, r0
 800162e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001630:	e7af      	b.n	8001592 <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001632:	6958      	ldr	r0, [r3, #20]
 8001634:	4422      	add	r2, r4
 8001636:	f04f 0e07 	mov.w	lr, #7
 800163a:	fa0e fe02 	lsl.w	lr, lr, r2
 800163e:	ea20 000e 	bic.w	r0, r0, lr
 8001642:	fa07 f202 	lsl.w	r2, r7, r2
 8001646:	4302      	orrs	r2, r0
 8001648:	615a      	str	r2, [r3, #20]
 800164a:	e7b8      	b.n	80015be <HAL_ADC_ConfigChannel+0x72>
      MODIFY_REG(hadc->Instance->OFR1               ,
 800164c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800164e:	4f7a      	ldr	r7, [pc, #488]	; (8001838 <HAL_ADC_ConfigChannel+0x2ec>)
 8001650:	4017      	ands	r7, r2
 8001652:	ea47 020c 	orr.w	r2, r7, ip
 8001656:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800165a:	ea42 020e 	orr.w	r2, r2, lr
 800165e:	661a      	str	r2, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001660:	689a      	ldr	r2, [r3, #8]
 8001662:	f002 0203 	and.w	r2, r2, #3
 8001666:	2a01      	cmp	r2, #1
 8001668:	f040 80cd 	bne.w	8001806 <HAL_ADC_ConfigChannel+0x2ba>
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	07d0      	lsls	r0, r2, #31
 8001670:	f140 80c9 	bpl.w	8001806 <HAL_ADC_ConfigChannel+0x2ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001674:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001676:	2300      	movs	r3, #0
 8001678:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
}
 800167c:	b017      	add	sp, #92	; 0x5c
 800167e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001680:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001682:	4f6d      	ldr	r7, [pc, #436]	; (8001838 <HAL_ADC_ConfigChannel+0x2ec>)
 8001684:	4017      	ands	r7, r2
 8001686:	ea47 020c 	orr.w	r2, r7, ip
 800168a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800168e:	ea42 020e 	orr.w	r2, r2, lr
 8001692:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 8001694:	e7e4      	b.n	8001660 <HAL_ADC_ConfigChannel+0x114>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001696:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001698:	4867      	ldr	r0, [pc, #412]	; (8001838 <HAL_ADC_ConfigChannel+0x2ec>)
 800169a:	4010      	ands	r0, r2
 800169c:	ea40 020c 	orr.w	r2, r0, ip
 80016a0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016a4:	ea42 020e 	orr.w	r2, r2, lr
 80016a8:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80016aa:	e7d9      	b.n	8001660 <HAL_ADC_ConfigChannel+0x114>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80016ac:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80016ae:	4a62      	ldr	r2, [pc, #392]	; (8001838 <HAL_ADC_ConfigChannel+0x2ec>)
 80016b0:	4002      	ands	r2, r0
 80016b2:	ea42 020c 	orr.w	r2, r2, ip
 80016b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016ba:	ea42 020e 	orr.w	r2, r2, lr
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80016be:	66da      	str	r2, [r3, #108]	; 0x6c
 80016c0:	e7ce      	b.n	8001660 <HAL_ADC_ConfigChannel+0x114>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016c4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80016c8:	4562      	cmp	r2, ip
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80016ca:	bf02      	ittt	eq
 80016cc:	6e1a      	ldreq	r2, [r3, #96]	; 0x60
 80016ce:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 80016d2:	661a      	streq	r2, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016d4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80016d6:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80016da:	4594      	cmp	ip, r2
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80016dc:	bf02      	ittt	eq
 80016de:	6e5a      	ldreq	r2, [r3, #100]	; 0x64
 80016e0:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 80016e4:	665a      	streq	r2, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016e6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80016e8:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80016ec:	4594      	cmp	ip, r2
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80016ee:	bf02      	ittt	eq
 80016f0:	6e9a      	ldreq	r2, [r3, #104]	; 0x68
 80016f2:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 80016f6:	669a      	streq	r2, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016f8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80016fa:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80016fe:	4594      	cmp	ip, r2
 8001700:	d1ae      	bne.n	8001660 <HAL_ADC_ConfigChannel+0x114>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001702:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001704:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001708:	e7d9      	b.n	80016be <HAL_ADC_ConfigChannel+0x172>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800170a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800170e:	2101      	movs	r1, #1
 8001710:	40a1      	lsls	r1, r4
 8001712:	ea22 0201 	bic.w	r2, r2, r1
 8001716:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800171a:	2c10      	cmp	r4, #16
 800171c:	d143      	bne.n	80017a6 <HAL_ADC_ConfigChannel+0x25a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800171e:	4a47      	ldr	r2, [pc, #284]	; (800183c <HAL_ADC_ConfigChannel+0x2f0>)
 8001720:	6892      	ldr	r2, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001722:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001726:	d1a5      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x128>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001728:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800172c:	bf0c      	ite	eq
 800172e:	4a44      	ldreq	r2, [pc, #272]	; (8001840 <HAL_ADC_ConfigChannel+0x2f4>)
 8001730:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
 8001734:	9201      	str	r2, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	f002 0203 	and.w	r2, r2, #3
 800173c:	2a01      	cmp	r2, #1
 800173e:	d102      	bne.n	8001746 <HAL_ADC_ConfigChannel+0x1fa>
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	07d1      	lsls	r1, r2, #31
 8001744:	d452      	bmi.n	80017ec <HAL_ADC_ConfigChannel+0x2a0>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001746:	9a01      	ldr	r2, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001748:	b13a      	cbz	r2, 800175a <HAL_ADC_ConfigChannel+0x20e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800174a:	6891      	ldr	r1, [r2, #8]
 800174c:	f001 0103 	and.w	r1, r1, #3
 8001750:	2901      	cmp	r1, #1
 8001752:	d102      	bne.n	800175a <HAL_ADC_ConfigChannel+0x20e>
 8001754:	6812      	ldr	r2, [r2, #0]
 8001756:	07d2      	lsls	r2, r2, #31
 8001758:	d448      	bmi.n	80017ec <HAL_ADC_ConfigChannel+0x2a0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800175a:	2c10      	cmp	r4, #16
 800175c:	d132      	bne.n	80017c4 <HAL_ADC_ConfigChannel+0x278>
 800175e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001762:	d187      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x128>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001764:	4a35      	ldr	r2, [pc, #212]	; (800183c <HAL_ADC_ConfigChannel+0x2f0>)
 8001766:	6893      	ldr	r3, [r2, #8]
 8001768:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800176c:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800176e:	4b35      	ldr	r3, [pc, #212]	; (8001844 <HAL_ADC_ConfigChannel+0x2f8>)
 8001770:	4a35      	ldr	r2, [pc, #212]	; (8001848 <HAL_ADC_ConfigChannel+0x2fc>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	fbb3 f2f2 	udiv	r2, r3, r2
 8001778:	230a      	movs	r3, #10
 800177a:	4353      	muls	r3, r2
            wait_loop_index--;
 800177c:	9300      	str	r3, [sp, #0]
          while(wait_loop_index != 0U)
 800177e:	9b00      	ldr	r3, [sp, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	f43f af77 	beq.w	8001674 <HAL_ADC_ConfigChannel+0x128>
            wait_loop_index--;
 8001786:	9b00      	ldr	r3, [sp, #0]
 8001788:	3b01      	subs	r3, #1
 800178a:	e7f7      	b.n	800177c <HAL_ADC_ConfigChannel+0x230>
        MODIFY_REG(hadc->Instance->SMPR1,
 800178c:	1c60      	adds	r0, r4, #1
 800178e:	6959      	ldr	r1, [r3, #20]
 8001790:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001794:	2207      	movs	r2, #7
 8001796:	4082      	lsls	r2, r0
 8001798:	ea21 0102 	bic.w	r1, r1, r2
 800179c:	fa06 f200 	lsl.w	r2, r6, r0
 80017a0:	430a      	orrs	r2, r1
 80017a2:	615a      	str	r2, [r3, #20]
 80017a4:	e7b9      	b.n	800171a <HAL_ADC_ConfigChannel+0x1ce>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80017a6:	2c11      	cmp	r4, #17
 80017a8:	d104      	bne.n	80017b4 <HAL_ADC_ConfigChannel+0x268>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80017aa:	4a24      	ldr	r2, [pc, #144]	; (800183c <HAL_ADC_ConfigChannel+0x2f0>)
 80017ac:	6892      	ldr	r2, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80017ae:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 80017b2:	e7b8      	b.n	8001726 <HAL_ADC_ConfigChannel+0x1da>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80017b4:	2c12      	cmp	r4, #18
 80017b6:	f47f af5d 	bne.w	8001674 <HAL_ADC_ConfigChannel+0x128>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80017ba:	4a20      	ldr	r2, [pc, #128]	; (800183c <HAL_ADC_ConfigChannel+0x2f0>)
 80017bc:	6892      	ldr	r2, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80017be:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80017c2:	e7b0      	b.n	8001726 <HAL_ADC_ConfigChannel+0x1da>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80017c4:	2c11      	cmp	r4, #17
 80017c6:	d109      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x290>
 80017c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017cc:	f47f af52 	bne.w	8001674 <HAL_ADC_ConfigChannel+0x128>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80017d0:	4a1a      	ldr	r2, [pc, #104]	; (800183c <HAL_ADC_ConfigChannel+0x2f0>)
 80017d2:	6893      	ldr	r3, [r2, #8]
 80017d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80017d8:	6093      	str	r3, [r2, #8]
 80017da:	e74b      	b.n	8001674 <HAL_ADC_ConfigChannel+0x128>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80017dc:	2c12      	cmp	r4, #18
 80017de:	f47f af49 	bne.w	8001674 <HAL_ADC_ConfigChannel+0x128>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80017e2:	4a16      	ldr	r2, [pc, #88]	; (800183c <HAL_ADC_ConfigChannel+0x2f0>)
 80017e4:	6893      	ldr	r3, [r2, #8]
 80017e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017ea:	e7f5      	b.n	80017d8 <HAL_ADC_ConfigChannel+0x28c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017ec:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80017ee:	f043 0320 	orr.w	r3, r3, #32
 80017f2:	646b      	str	r3, [r5, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 80017f4:	2001      	movs	r0, #1
 80017f6:	e73e      	b.n	8001676 <HAL_ADC_ConfigChannel+0x12a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017f8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80017fa:	f043 0320 	orr.w	r3, r3, #32
 80017fe:	646b      	str	r3, [r5, #68]	; 0x44
 8001800:	e739      	b.n	8001676 <HAL_ADC_ConfigChannel+0x12a>
  __HAL_LOCK(hadc);
 8001802:	2002      	movs	r0, #2
 8001804:	e73a      	b.n	800167c <HAL_ADC_ConfigChannel+0x130>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001806:	2e01      	cmp	r6, #1
 8001808:	f47f af7f 	bne.w	800170a <HAL_ADC_ConfigChannel+0x1be>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800180c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001810:	40a6      	lsls	r6, r4
 8001812:	4316      	orrs	r6, r2
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001814:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001816:	f8c3 60b0 	str.w	r6, [r3, #176]	; 0xb0
 800181a:	688e      	ldr	r6, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800181c:	d9b6      	bls.n	800178c <HAL_ADC_ConfigChannel+0x240>
        MODIFY_REG(hadc->Instance->SMPR2,
 800181e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001822:	6999      	ldr	r1, [r3, #24]
 8001824:	3a1b      	subs	r2, #27
 8001826:	2007      	movs	r0, #7
 8001828:	4090      	lsls	r0, r2
 800182a:	ea21 0100 	bic.w	r1, r1, r0
 800182e:	fa06 f202 	lsl.w	r2, r6, r2
 8001832:	430a      	orrs	r2, r1
 8001834:	619a      	str	r2, [r3, #24]
 8001836:	e770      	b.n	800171a <HAL_ADC_ConfigChannel+0x1ce>
 8001838:	83fff000 	.word	0x83fff000
 800183c:	50000300 	.word	0x50000300
 8001840:	50000100 	.word	0x50000100
 8001844:	20000000 	.word	0x20000000
 8001848:	000f4240 	.word	0x000f4240

0800184c <HAL_ADCEx_MultiModeConfigChannel>:
{
 800184c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800184e:	4603      	mov	r3, r0
 8001850:	b097      	sub	sp, #92	; 0x5c
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001852:	681c      	ldr	r4, [r3, #0]
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001854:	6808      	ldr	r0, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001856:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 800185a:	bf0c      	ite	eq
 800185c:	4a33      	ldreq	r2, [pc, #204]	; (800192c <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 800185e:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
 8001862:	9201      	str	r2, [sp, #4]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001864:	9a01      	ldr	r2, [sp, #4]
 8001866:	2a00      	cmp	r2, #0
 8001868:	d049      	beq.n	80018fe <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  __HAL_LOCK(hadc);
 800186a:	f893 5040 	ldrb.w	r5, [r3, #64]	; 0x40
 800186e:	2d01      	cmp	r5, #1
 8001870:	d047      	beq.n	8001902 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
 8001872:	2501      	movs	r5, #1
 8001874:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001878:	68a5      	ldr	r5, [r4, #8]
 800187a:	076f      	lsls	r7, r5, #29
 800187c:	d435      	bmi.n	80018ea <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800187e:	6895      	ldr	r5, [r2, #8]
 8001880:	076e      	lsls	r6, r5, #29
 8001882:	d432      	bmi.n	80018ea <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8001884:	4e2a      	ldr	r6, [pc, #168]	; (8001930 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001886:	b1a0      	cbz	r0, 80018b2 <HAL_ADCEx_MultiModeConfigChannel+0x66>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001888:	684d      	ldr	r5, [r1, #4]
 800188a:	f8d6 e008 	ldr.w	lr, [r6, #8]
 800188e:	462f      	mov	r7, r5
 8001890:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8001892:	ea47 3545 	orr.w	r5, r7, r5, lsl #13
 8001896:	f42e 4760 	bic.w	r7, lr, #57344	; 0xe000
 800189a:	433d      	orrs	r5, r7
 800189c:	60b5      	str	r5, [r6, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800189e:	68a5      	ldr	r5, [r4, #8]
 80018a0:	f005 0503 	and.w	r5, r5, #3
 80018a4:	2d01      	cmp	r5, #1
 80018a6:	d12e      	bne.n	8001906 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 80018a8:	6824      	ldr	r4, [r4, #0]
 80018aa:	07e5      	lsls	r5, r4, #31
 80018ac:	d52b      	bpl.n	8001906 <HAL_ADCEx_MultiModeConfigChannel+0xba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ae:	2000      	movs	r0, #0
 80018b0:	e020      	b.n	80018f4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80018b2:	68b1      	ldr	r1, [r6, #8]
 80018b4:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80018b8:	60b1      	str	r1, [r6, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80018ba:	68a1      	ldr	r1, [r4, #8]
 80018bc:	f001 0103 	and.w	r1, r1, #3
 80018c0:	2901      	cmp	r1, #1
 80018c2:	d102      	bne.n	80018ca <HAL_ADCEx_MultiModeConfigChannel+0x7e>
 80018c4:	6821      	ldr	r1, [r4, #0]
 80018c6:	07c9      	lsls	r1, r1, #31
 80018c8:	d4f1      	bmi.n	80018ae <HAL_ADCEx_MultiModeConfigChannel+0x62>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80018ca:	6891      	ldr	r1, [r2, #8]
 80018cc:	f001 0103 	and.w	r1, r1, #3
 80018d0:	2901      	cmp	r1, #1
 80018d2:	d102      	bne.n	80018da <HAL_ADCEx_MultiModeConfigChannel+0x8e>
 80018d4:	6812      	ldr	r2, [r2, #0]
 80018d6:	07d2      	lsls	r2, r2, #31
 80018d8:	d4e9      	bmi.n	80018ae <HAL_ADCEx_MultiModeConfigChannel+0x62>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80018da:	4915      	ldr	r1, [pc, #84]	; (8001930 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 80018dc:	688a      	ldr	r2, [r1, #8]
 80018de:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80018e2:	f022 020f 	bic.w	r2, r2, #15
 80018e6:	608a      	str	r2, [r1, #8]
 80018e8:	e7e1      	b.n	80018ae <HAL_ADCEx_MultiModeConfigChannel+0x62>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018ec:	f042 0220 	orr.w	r2, r2, #32
 80018f0:	645a      	str	r2, [r3, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80018f2:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
} 
 80018fa:	b017      	add	sp, #92	; 0x5c
 80018fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80018fe:	2001      	movs	r0, #1
 8001900:	e7fb      	b.n	80018fa <HAL_ADCEx_MultiModeConfigChannel+0xae>
  __HAL_LOCK(hadc);
 8001902:	2002      	movs	r0, #2
 8001904:	e7f9      	b.n	80018fa <HAL_ADCEx_MultiModeConfigChannel+0xae>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001906:	6894      	ldr	r4, [r2, #8]
 8001908:	f004 0403 	and.w	r4, r4, #3
 800190c:	2c01      	cmp	r4, #1
 800190e:	d102      	bne.n	8001916 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001910:	6812      	ldr	r2, [r2, #0]
 8001912:	07d4      	lsls	r4, r2, #31
 8001914:	d4cb      	bmi.n	80018ae <HAL_ADCEx_MultiModeConfigChannel+0x62>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001916:	4c06      	ldr	r4, [pc, #24]	; (8001930 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8001918:	6889      	ldr	r1, [r1, #8]
 800191a:	68a2      	ldr	r2, [r4, #8]
 800191c:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8001920:	4308      	orrs	r0, r1
 8001922:	f022 020f 	bic.w	r2, r2, #15
 8001926:	4310      	orrs	r0, r2
 8001928:	60a0      	str	r0, [r4, #8]
 800192a:	e7c0      	b.n	80018ae <HAL_ADCEx_MultiModeConfigChannel+0x62>
 800192c:	50000100 	.word	0x50000100
 8001930:	50000300 	.word	0x50000300

08001934 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001934:	4a07      	ldr	r2, [pc, #28]	; (8001954 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001936:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001938:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800193c:	041b      	lsls	r3, r3, #16
 800193e:	0c1b      	lsrs	r3, r3, #16
 8001940:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001944:	0200      	lsls	r0, r0, #8
 8001946:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800194a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800194e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001950:	60d3      	str	r3, [r2, #12]
 8001952:	4770      	bx	lr
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001958:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800195a:	b530      	push	{r4, r5, lr}
 800195c:	68dc      	ldr	r4, [r3, #12]
 800195e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001962:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001966:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001968:	2b04      	cmp	r3, #4
 800196a:	bf28      	it	cs
 800196c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	f04f 0501 	mov.w	r5, #1
 8001974:	fa05 f303 	lsl.w	r3, r5, r3
 8001978:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197c:	bf8c      	ite	hi
 800197e:	3c03      	subhi	r4, #3
 8001980:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001982:	4019      	ands	r1, r3
 8001984:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001986:	fa05 f404 	lsl.w	r4, r5, r4
 800198a:	3c01      	subs	r4, #1
 800198c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800198e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001990:	ea42 0201 	orr.w	r2, r2, r1
 8001994:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001998:	bfaf      	iteee	ge
 800199a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199e:	f000 000f 	andlt.w	r0, r0, #15
 80019a2:	4b06      	ldrlt	r3, [pc, #24]	; (80019bc <HAL_NVIC_SetPriority+0x64>)
 80019a4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a6:	bfa5      	ittet	ge
 80019a8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80019ac:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ae:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80019b4:	bd30      	pop	{r4, r5, pc}
 80019b6:	bf00      	nop
 80019b8:	e000ed00 	.word	0xe000ed00
 80019bc:	e000ed14 	.word	0xe000ed14

080019c0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80019c0:	0942      	lsrs	r2, r0, #5
 80019c2:	2301      	movs	r3, #1
 80019c4:	f000 001f 	and.w	r0, r0, #31
 80019c8:	fa03 f000 	lsl.w	r0, r3, r0
 80019cc:	4b01      	ldr	r3, [pc, #4]	; (80019d4 <HAL_NVIC_EnableIRQ+0x14>)
 80019ce:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80019d2:	4770      	bx	lr
 80019d4:	e000e100 	.word	0xe000e100

080019d8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d8:	3801      	subs	r0, #1
 80019da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80019de:	d20a      	bcs.n	80019f6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e6:	21f0      	movs	r1, #240	; 0xf0
 80019e8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ec:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ee:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80019f6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000e010 	.word	0xe000e010
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001a04:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001a06:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001a08:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001a0a:	bf0c      	ite	eq
 8001a0c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001a10:	f022 0204 	bicne.w	r2, r2, #4
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	4770      	bx	lr
 8001a18:	e000e010 	.word	0xe000e010

08001a1c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001a1c:	4770      	bx	lr

08001a1e <HAL_SYSTICK_IRQHandler>:
{
 8001a1e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001a20:	f7ff fffc 	bl	8001a1c <HAL_SYSTICK_Callback>
 8001a24:	bd08      	pop	{r3, pc}
	...

08001a28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001a28:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a2a:	b350      	cbz	r0, 8001a82 <HAL_DMA_Init+0x5a>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a2c:	6884      	ldr	r4, [r0, #8]
 8001a2e:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 8001a30:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 8001a32:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a34:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8001a36:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a38:	4323      	orrs	r3, r4
 8001a3a:	6904      	ldr	r4, [r0, #16]
 8001a3c:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3e:	6944      	ldr	r4, [r0, #20]
 8001a40:	4323      	orrs	r3, r4
 8001a42:	6984      	ldr	r4, [r0, #24]
 8001a44:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a46:	69c4      	ldr	r4, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a48:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001a4c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a50:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001a52:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001a54:	600b      	str	r3, [r1, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <HAL_DMA_Init+0x60>)
 8001a58:	2214      	movs	r2, #20
 8001a5a:	440b      	add	r3, r1
 8001a5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001a64:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <HAL_DMA_Init+0x64>)
 8001a66:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8001a68:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001a6e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001a70:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001a72:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a74:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001a76:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001a7a:	f880 3020 	strb.w	r3, [r0, #32]
  return HAL_OK;
 8001a7e:	4618      	mov	r0, r3
 8001a80:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a82:	2001      	movs	r0, #1
}  
 8001a84:	bd10      	pop	{r4, pc}
 8001a86:	bf00      	nop
 8001a88:	bffdfff8 	.word	0xbffdfff8
 8001a8c:	40020000 	.word	0x40020000

08001a90 <HAL_DMA_Start_IT>:
{
 8001a90:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001a92:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001a96:	2c01      	cmp	r4, #1
 8001a98:	d035      	beq.n	8001b06 <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a9a:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001a9e:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001aa0:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8001aa2:	f880 4020 	strb.w	r4, [r0, #32]
 8001aa6:	f04f 0600 	mov.w	r6, #0
 8001aaa:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 8001aae:	d128      	bne.n	8001b02 <HAL_DMA_Start_IT+0x72>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ab0:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ab4:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ab6:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ab8:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001aba:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001abc:	f026 0601 	bic.w	r6, r6, #1
 8001ac0:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001ac2:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001ac4:	40bd      	lsls	r5, r7
 8001ac6:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8001ac8:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001aca:	6843      	ldr	r3, [r0, #4]
 8001acc:	6805      	ldr	r5, [r0, #0]
 8001ace:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8001ad0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8001ad2:	bf0b      	itete	eq
 8001ad4:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8001ad6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001ad8:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8001ada:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8001adc:	b14b      	cbz	r3, 8001af2 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ade:	6823      	ldr	r3, [r4, #0]
 8001ae0:	f043 030e 	orr.w	r3, r3, #14
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ae4:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001ae6:	682b      	ldr	r3, [r5, #0]
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	602b      	str	r3, [r5, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001aee:	2000      	movs	r0, #0
 8001af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001af2:	6823      	ldr	r3, [r4, #0]
 8001af4:	f043 030a 	orr.w	r3, r3, #10
 8001af8:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001afa:	6823      	ldr	r3, [r4, #0]
 8001afc:	f023 0304 	bic.w	r3, r3, #4
 8001b00:	e7f0      	b.n	8001ae4 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8001b02:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8001b06:	2002      	movs	r0, #2
} 
 8001b08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b0a <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b0a:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8001b0e:	2a02      	cmp	r2, #2
{  
 8001b10:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b12:	d003      	beq.n	8001b1c <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b14:	2204      	movs	r2, #4
 8001b16:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001b18:	2001      	movs	r0, #1
 8001b1a:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b1c:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b1e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b20:	6811      	ldr	r1, [r2, #0]
    if(hdma->XferAbortCallback != NULL)
 8001b22:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b24:	f021 010e 	bic.w	r1, r1, #14
 8001b28:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b2a:	6811      	ldr	r1, [r2, #0]
 8001b2c:	f021 0101 	bic.w	r1, r1, #1
 8001b30:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b32:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001b34:	2101      	movs	r1, #1
 8001b36:	fa01 f202 	lsl.w	r2, r1, r2
 8001b3a:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001b3c:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001b3e:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001b42:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001b46:	b113      	cbz	r3, 8001b4e <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 8001b48:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001b4a:	4620      	mov	r0, r4
 8001b4c:	bd10      	pop	{r4, pc}
 8001b4e:	4618      	mov	r0, r3
}
 8001b50:	bd10      	pop	{r4, pc}

08001b52 <HAL_DMA_IRQHandler>:
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b52:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b54:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8001b56:	6803      	ldr	r3, [r0, #0]
{
 8001b58:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b5a:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001b5c:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b5e:	2404      	movs	r4, #4
 8001b60:	4094      	lsls	r4, r2
 8001b62:	4226      	tst	r6, r4
 8001b64:	d00e      	beq.n	8001b84 <HAL_DMA_IRQHandler+0x32>
 8001b66:	f015 0f04 	tst.w	r5, #4
 8001b6a:	d00b      	beq.n	8001b84 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	0692      	lsls	r2, r2, #26
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001b70:	bf5e      	ittt	pl
 8001b72:	681a      	ldrpl	r2, [r3, #0]
 8001b74:	f022 0204 	bicpl.w	r2, r2, #4
 8001b78:	601a      	strpl	r2, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001b7a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001b7c:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8001b7e:	b373      	cbz	r3, 8001bde <HAL_DMA_IRQHandler+0x8c>
}  
 8001b80:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8001b82:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001b84:	2402      	movs	r4, #2
 8001b86:	4094      	lsls	r4, r2
 8001b88:	4226      	tst	r6, r4
 8001b8a:	d012      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x60>
 8001b8c:	f015 0f02 	tst.w	r5, #2
 8001b90:	d00f      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x60>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	0695      	lsls	r5, r2, #26
 8001b96:	d406      	bmi.n	8001ba6 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	f022 020a 	bic.w	r2, r2, #10
 8001b9e:	601a      	str	r2, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	__HAL_UNLOCK(hdma);
 8001ba6:	2300      	movs	r3, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001ba8:	604c      	str	r4, [r1, #4]
  	__HAL_UNLOCK(hdma);
 8001baa:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001bae:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001bb0:	e7e5      	b.n	8001b7e <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001bb2:	2408      	movs	r4, #8
 8001bb4:	4094      	lsls	r4, r2
 8001bb6:	4234      	tst	r4, r6
 8001bb8:	d011      	beq.n	8001bde <HAL_DMA_IRQHandler+0x8c>
 8001bba:	072c      	lsls	r4, r5, #28
 8001bbc:	d50f      	bpl.n	8001bde <HAL_DMA_IRQHandler+0x8c>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bbe:	681c      	ldr	r4, [r3, #0]
 8001bc0:	f024 040e 	bic.w	r4, r4, #14
 8001bc4:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	fa03 f202 	lsl.w	r2, r3, r2
 8001bcc:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bce:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001bd0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001bda:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001bdc:	e7cf      	b.n	8001b7e <HAL_DMA_IRQHandler+0x2c>
}  
 8001bde:	bc70      	pop	{r4, r5, r6}
 8001be0:	4770      	bx	lr
	...

08001be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001be8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001bea:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bec:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8001d54 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bf0:	4a56      	ldr	r2, [pc, #344]	; (8001d4c <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001bf2:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001bf4:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 8001bf8:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001bfa:	9c01      	ldr	r4, [sp, #4]
 8001bfc:	40dc      	lsrs	r4, r3
 8001bfe:	d102      	bne.n	8001c06 <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 8001c00:	b005      	add	sp, #20
 8001c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001c06:	2401      	movs	r4, #1
 8001c08:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8001c0c:	9c01      	ldr	r4, [sp, #4]
 8001c0e:	ea14 050a 	ands.w	r5, r4, sl
 8001c12:	f000 8093 	beq.w	8001d3c <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c16:	684c      	ldr	r4, [r1, #4]
 8001c18:	f024 0b10 	bic.w	fp, r4, #16
 8001c1c:	f1bb 0f02 	cmp.w	fp, #2
 8001c20:	d111      	bne.n	8001c46 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8001c22:	08df      	lsrs	r7, r3, #3
 8001c24:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c28:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001c2c:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c2e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001c32:	fa09 fc0e 	lsl.w	ip, r9, lr
 8001c36:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c3a:	690e      	ldr	r6, [r1, #16]
 8001c3c:	fa06 f60e 	lsl.w	r6, r6, lr
 8001c40:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8001c44:	623e      	str	r6, [r7, #32]
 8001c46:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c4a:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8001c4c:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c4e:	fa07 f70c 	lsl.w	r7, r7, ip
 8001c52:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c54:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c58:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c5a:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c5e:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c62:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c66:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 8001c6a:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c6c:	d811      	bhi.n	8001c92 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8001c6e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c70:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c74:	68ce      	ldr	r6, [r1, #12]
 8001c76:	fa06 fe0c 	lsl.w	lr, r6, ip
 8001c7a:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8001c7e:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001c80:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c82:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c86:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8001c8a:	409e      	lsls	r6, r3
 8001c8c:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8001c90:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8001c92:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c94:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c96:	688e      	ldr	r6, [r1, #8]
 8001c98:	fa06 f60c 	lsl.w	r6, r6, ip
 8001c9c:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c9e:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8001ca0:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ca2:	d54b      	bpl.n	8001d3c <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca4:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001ca8:	f046 0601 	orr.w	r6, r6, #1
 8001cac:	f8c8 6018 	str.w	r6, [r8, #24]
 8001cb0:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001cb4:	f023 0703 	bic.w	r7, r3, #3
 8001cb8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001cbc:	f006 0601 	and.w	r6, r6, #1
 8001cc0:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001cc4:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001cc6:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cca:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8001ccc:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001cce:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001cd2:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cd6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001cda:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cde:	d02f      	beq.n	8001d40 <HAL_GPIO_Init+0x15c>
 8001ce0:	4e1b      	ldr	r6, [pc, #108]	; (8001d50 <HAL_GPIO_Init+0x16c>)
 8001ce2:	42b0      	cmp	r0, r6
 8001ce4:	d02e      	beq.n	8001d44 <HAL_GPIO_Init+0x160>
 8001ce6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001cea:	42b0      	cmp	r0, r6
 8001cec:	d02c      	beq.n	8001d48 <HAL_GPIO_Init+0x164>
 8001cee:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001cf2:	42b0      	cmp	r0, r6
 8001cf4:	bf14      	ite	ne
 8001cf6:	2605      	movne	r6, #5
 8001cf8:	2603      	moveq	r6, #3
 8001cfa:	fa06 f60e 	lsl.w	r6, r6, lr
 8001cfe:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d02:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8001d04:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001d06:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d08:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001d0c:	bf0c      	ite	eq
 8001d0e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001d10:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 8001d12:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8001d14:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d16:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001d1a:	bf0c      	ite	eq
 8001d1c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001d1e:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 8001d20:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8001d22:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d24:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001d28:	bf0c      	ite	eq
 8001d2a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001d2c:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 8001d2e:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8001d30:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d32:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001d34:	bf54      	ite	pl
 8001d36:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8001d38:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 8001d3a:	60d6      	str	r6, [r2, #12]
    position++;
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	e75c      	b.n	8001bfa <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d40:	2600      	movs	r6, #0
 8001d42:	e7da      	b.n	8001cfa <HAL_GPIO_Init+0x116>
 8001d44:	2601      	movs	r6, #1
 8001d46:	e7d8      	b.n	8001cfa <HAL_GPIO_Init+0x116>
 8001d48:	2602      	movs	r6, #2
 8001d4a:	e7d6      	b.n	8001cfa <HAL_GPIO_Init+0x116>
 8001d4c:	40010400 	.word	0x40010400
 8001d50:	48000400 	.word	0x48000400
 8001d54:	40021000 	.word	0x40021000

08001d58 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d58:	b10a      	cbz	r2, 8001d5e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d5a:	6181      	str	r1, [r0, #24]
 8001d5c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d5e:	6281      	str	r1, [r0, #40]	; 0x28
 8001d60:	4770      	bx	lr
	...

08001d64 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d64:	6803      	ldr	r3, [r0, #0]
 8001d66:	07da      	lsls	r2, r3, #31
{
 8001d68:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001d6c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d6e:	d411      	bmi.n	8001d94 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d70:	682b      	ldr	r3, [r5, #0]
 8001d72:	079b      	lsls	r3, r3, #30
 8001d74:	f100 8088 	bmi.w	8001e88 <HAL_RCC_OscConfig+0x124>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d78:	682b      	ldr	r3, [r5, #0]
 8001d7a:	071c      	lsls	r4, r3, #28
 8001d7c:	f100 80f8 	bmi.w	8001f70 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d80:	682b      	ldr	r3, [r5, #0]
 8001d82:	0758      	lsls	r0, r3, #29
 8001d84:	f100 8141 	bmi.w	800200a <HAL_RCC_OscConfig+0x2a6>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d88:	69ea      	ldr	r2, [r5, #28]
 8001d8a:	2a00      	cmp	r2, #0
 8001d8c:	f040 81d7 	bne.w	800213e <HAL_RCC_OscConfig+0x3da>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001d90:	2000      	movs	r0, #0
 8001d92:	e021      	b.n	8001dd8 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d94:	4cba      	ldr	r4, [pc, #744]	; (8002080 <HAL_RCC_OscConfig+0x31c>)
 8001d96:	6863      	ldr	r3, [r4, #4]
 8001d98:	f003 030c 	and.w	r3, r3, #12
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	d007      	beq.n	8001db0 <HAL_RCC_OscConfig+0x4c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001da0:	6863      	ldr	r3, [r4, #4]
 8001da2:	f003 030c 	and.w	r3, r3, #12
 8001da6:	2b08      	cmp	r3, #8
 8001da8:	d119      	bne.n	8001dde <HAL_RCC_OscConfig+0x7a>
 8001daa:	6863      	ldr	r3, [r4, #4]
 8001dac:	03df      	lsls	r7, r3, #15
 8001dae:	d516      	bpl.n	8001dde <HAL_RCC_OscConfig+0x7a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001db4:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001db8:	6821      	ldr	r1, [r4, #0]
 8001dba:	fa93 f3a3 	rbit	r3, r3
 8001dbe:	fab3 f383 	clz	r3, r3
 8001dc2:	f003 031f 	and.w	r3, r3, #31
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	420b      	tst	r3, r1
 8001dce:	d0cf      	beq.n	8001d70 <HAL_RCC_OscConfig+0xc>
 8001dd0:	686b      	ldr	r3, [r5, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1cc      	bne.n	8001d70 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001dd6:	2001      	movs	r0, #1
}
 8001dd8:	b002      	add	sp, #8
 8001dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dde:	686a      	ldr	r2, [r5, #4]
 8001de0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001de4:	d125      	bne.n	8001e32 <HAL_RCC_OscConfig+0xce>
 8001de6:	6823      	ldr	r3, [r4, #0]
 8001de8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dec:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001dee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001df0:	68a9      	ldr	r1, [r5, #8]
 8001df2:	f023 030f 	bic.w	r3, r3, #15
 8001df6:	430b      	orrs	r3, r1
 8001df8:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dfa:	b352      	cbz	r2, 8001e52 <HAL_RCC_OscConfig+0xee>
        tickstart = HAL_GetTick();
 8001dfc:	f7ff f846 	bl	8000e8c <HAL_GetTick>
 8001e00:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001e04:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e06:	2701      	movs	r7, #1
 8001e08:	fa96 f3a6 	rbit	r3, r6
 8001e0c:	6822      	ldr	r2, [r4, #0]
 8001e0e:	fa96 f3a6 	rbit	r3, r6
 8001e12:	fab3 f383 	clz	r3, r3
 8001e16:	f003 031f 	and.w	r3, r3, #31
 8001e1a:	fa07 f303 	lsl.w	r3, r7, r3
 8001e1e:	4213      	tst	r3, r2
 8001e20:	d1a6      	bne.n	8001d70 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e22:	f7ff f833 	bl	8000e8c <HAL_GetTick>
 8001e26:	eba0 0008 	sub.w	r0, r0, r8
 8001e2a:	2864      	cmp	r0, #100	; 0x64
 8001e2c:	d9ec      	bls.n	8001e08 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
 8001e2e:	2003      	movs	r0, #3
 8001e30:	e7d2      	b.n	8001dd8 <HAL_RCC_OscConfig+0x74>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e32:	6823      	ldr	r3, [r4, #0]
 8001e34:	b932      	cbnz	r2, 8001e44 <HAL_RCC_OscConfig+0xe0>
 8001e36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e3a:	6023      	str	r3, [r4, #0]
 8001e3c:	6823      	ldr	r3, [r4, #0]
 8001e3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e42:	e7d3      	b.n	8001dec <HAL_RCC_OscConfig+0x88>
 8001e44:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001e48:	d1f5      	bne.n	8001e36 <HAL_RCC_OscConfig+0xd2>
 8001e4a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e4e:	6023      	str	r3, [r4, #0]
 8001e50:	e7c9      	b.n	8001de6 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001e52:	f7ff f81b 	bl	8000e8c <HAL_GetTick>
 8001e56:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001e5a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e5c:	2701      	movs	r7, #1
 8001e5e:	fa96 f3a6 	rbit	r3, r6
 8001e62:	6822      	ldr	r2, [r4, #0]
 8001e64:	fa96 f3a6 	rbit	r3, r6
 8001e68:	fab3 f383 	clz	r3, r3
 8001e6c:	f003 031f 	and.w	r3, r3, #31
 8001e70:	fa07 f303 	lsl.w	r3, r7, r3
 8001e74:	4213      	tst	r3, r2
 8001e76:	f43f af7b 	beq.w	8001d70 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e7a:	f7ff f807 	bl	8000e8c <HAL_GetTick>
 8001e7e:	eba0 0008 	sub.w	r0, r0, r8
 8001e82:	2864      	cmp	r0, #100	; 0x64
 8001e84:	d9eb      	bls.n	8001e5e <HAL_RCC_OscConfig+0xfa>
 8001e86:	e7d2      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e88:	4c7d      	ldr	r4, [pc, #500]	; (8002080 <HAL_RCC_OscConfig+0x31c>)
 8001e8a:	6863      	ldr	r3, [r4, #4]
 8001e8c:	f013 0f0c 	tst.w	r3, #12
 8001e90:	d007      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x13e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e92:	6863      	ldr	r3, [r4, #4]
 8001e94:	f003 030c 	and.w	r3, r3, #12
 8001e98:	2b08      	cmp	r3, #8
 8001e9a:	d121      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x17c>
 8001e9c:	6863      	ldr	r3, [r4, #4]
 8001e9e:	03de      	lsls	r6, r3, #15
 8001ea0:	d41e      	bmi.n	8001ee0 <HAL_RCC_OscConfig+0x17c>
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea8:	6821      	ldr	r1, [r4, #0]
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	fab3 f383 	clz	r3, r3
 8001eb2:	f003 031f 	and.w	r3, r3, #31
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	420b      	tst	r3, r1
 8001ebe:	d002      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x162>
 8001ec0:	692b      	ldr	r3, [r5, #16]
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d187      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec6:	6821      	ldr	r1, [r4, #0]
 8001ec8:	23f8      	movs	r3, #248	; 0xf8
 8001eca:	fa93 f3a3 	rbit	r3, r3
 8001ece:	fab3 f283 	clz	r2, r3
 8001ed2:	696b      	ldr	r3, [r5, #20]
 8001ed4:	4093      	lsls	r3, r2
 8001ed6:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8001eda:	4313      	orrs	r3, r2
 8001edc:	6023      	str	r3, [r4, #0]
 8001ede:	e74b      	b.n	8001d78 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ee0:	692a      	ldr	r2, [r5, #16]
 8001ee2:	2601      	movs	r6, #1
 8001ee4:	b30a      	cbz	r2, 8001f2a <HAL_RCC_OscConfig+0x1c6>
 8001ee6:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8001eea:	fab3 f383 	clz	r3, r3
 8001eee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ef2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	2702      	movs	r7, #2
 8001efa:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001efc:	f7fe ffc6 	bl	8000e8c <HAL_GetTick>
 8001f00:	4680      	mov	r8, r0
 8001f02:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f06:	6822      	ldr	r2, [r4, #0]
 8001f08:	fa97 f3a7 	rbit	r3, r7
 8001f0c:	fab3 f383 	clz	r3, r3
 8001f10:	f003 031f 	and.w	r3, r3, #31
 8001f14:	fa06 f303 	lsl.w	r3, r6, r3
 8001f18:	4213      	tst	r3, r2
 8001f1a:	d1d4      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x162>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f1c:	f7fe ffb6 	bl	8000e8c <HAL_GetTick>
 8001f20:	eba0 0008 	sub.w	r0, r0, r8
 8001f24:	2802      	cmp	r0, #2
 8001f26:	d9ec      	bls.n	8001f02 <HAL_RCC_OscConfig+0x19e>
 8001f28:	e781      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
 8001f2a:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8001f2e:	fab3 f383 	clz	r3, r3
 8001f32:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f36:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	2702      	movs	r7, #2
 8001f3e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f40:	f7fe ffa4 	bl	8000e8c <HAL_GetTick>
 8001f44:	4680      	mov	r8, r0
 8001f46:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f4a:	6822      	ldr	r2, [r4, #0]
 8001f4c:	fa97 f3a7 	rbit	r3, r7
 8001f50:	fab3 f383 	clz	r3, r3
 8001f54:	f003 031f 	and.w	r3, r3, #31
 8001f58:	fa06 f303 	lsl.w	r3, r6, r3
 8001f5c:	4213      	tst	r3, r2
 8001f5e:	f43f af0b 	beq.w	8001d78 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f62:	f7fe ff93 	bl	8000e8c <HAL_GetTick>
 8001f66:	eba0 0008 	sub.w	r0, r0, r8
 8001f6a:	2802      	cmp	r0, #2
 8001f6c:	d9eb      	bls.n	8001f46 <HAL_RCC_OscConfig+0x1e2>
 8001f6e:	e75e      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f70:	69aa      	ldr	r2, [r5, #24]
 8001f72:	4e43      	ldr	r6, [pc, #268]	; (8002080 <HAL_RCC_OscConfig+0x31c>)
 8001f74:	4943      	ldr	r1, [pc, #268]	; (8002084 <HAL_RCC_OscConfig+0x320>)
 8001f76:	2401      	movs	r4, #1
 8001f78:	b31a      	cbz	r2, 8001fc2 <HAL_RCC_OscConfig+0x25e>
 8001f7a:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8001f7e:	fab3 f383 	clz	r3, r3
 8001f82:	440b      	add	r3, r1
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	2702      	movs	r7, #2
 8001f88:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8001f8a:	f7fe ff7f 	bl	8000e8c <HAL_GetTick>
 8001f8e:	4680      	mov	r8, r0
 8001f90:	fa97 f3a7 	rbit	r3, r7
 8001f94:	fa97 f3a7 	rbit	r3, r7
 8001f98:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f9c:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001f9e:	fa97 f3a7 	rbit	r3, r7
 8001fa2:	fab3 f383 	clz	r3, r3
 8001fa6:	f003 031f 	and.w	r3, r3, #31
 8001faa:	fa04 f303 	lsl.w	r3, r4, r3
 8001fae:	4213      	tst	r3, r2
 8001fb0:	f47f aee6 	bne.w	8001d80 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fb4:	f7fe ff6a 	bl	8000e8c <HAL_GetTick>
 8001fb8:	eba0 0008 	sub.w	r0, r0, r8
 8001fbc:	2802      	cmp	r0, #2
 8001fbe:	d9e7      	bls.n	8001f90 <HAL_RCC_OscConfig+0x22c>
 8001fc0:	e735      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
 8001fc2:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	440b      	add	r3, r1
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	2702      	movs	r7, #2
 8001fd0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001fd2:	f7fe ff5b 	bl	8000e8c <HAL_GetTick>
 8001fd6:	4680      	mov	r8, r0
 8001fd8:	fa97 f3a7 	rbit	r3, r7
 8001fdc:	fa97 f3a7 	rbit	r3, r7
 8001fe0:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fe4:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001fe6:	fa97 f3a7 	rbit	r3, r7
 8001fea:	fab3 f383 	clz	r3, r3
 8001fee:	f003 031f 	and.w	r3, r3, #31
 8001ff2:	fa04 f303 	lsl.w	r3, r4, r3
 8001ff6:	4213      	tst	r3, r2
 8001ff8:	f43f aec2 	beq.w	8001d80 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ffc:	f7fe ff46 	bl	8000e8c <HAL_GetTick>
 8002000:	eba0 0008 	sub.w	r0, r0, r8
 8002004:	2802      	cmp	r0, #2
 8002006:	d9e7      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x274>
 8002008:	e711      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800200a:	4c1d      	ldr	r4, [pc, #116]	; (8002080 <HAL_RCC_OscConfig+0x31c>)
 800200c:	69e3      	ldr	r3, [r4, #28]
 800200e:	00d9      	lsls	r1, r3, #3
 8002010:	d434      	bmi.n	800207c <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002012:	69e3      	ldr	r3, [r4, #28]
 8002014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002018:	61e3      	str	r3, [r4, #28]
 800201a:	69e3      	ldr	r3, [r4, #28]
 800201c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002020:	9301      	str	r3, [sp, #4]
 8002022:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002024:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002026:	4f18      	ldr	r7, [pc, #96]	; (8002088 <HAL_RCC_OscConfig+0x324>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	05da      	lsls	r2, r3, #23
 800202c:	d52e      	bpl.n	800208c <HAL_RCC_OscConfig+0x328>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800202e:	68eb      	ldr	r3, [r5, #12]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d13c      	bne.n	80020ae <HAL_RCC_OscConfig+0x34a>
 8002034:	6a23      	ldr	r3, [r4, #32]
 8002036:	f043 0301 	orr.w	r3, r3, #1
 800203a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800203c:	f7fe ff26 	bl	8000e8c <HAL_GetTick>
 8002040:	2702      	movs	r7, #2
 8002042:	4682      	mov	sl, r0
 8002044:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002046:	f04f 0801 	mov.w	r8, #1
 800204a:	fa97 f3a7 	rbit	r3, r7
 800204e:	fa97 f3a7 	rbit	r3, r7
 8002052:	2b00      	cmp	r3, #0
 8002054:	d06b      	beq.n	800212e <HAL_RCC_OscConfig+0x3ca>
 8002056:	6a22      	ldr	r2, [r4, #32]
 8002058:	fa99 f3a9 	rbit	r3, r9
 800205c:	fab3 f383 	clz	r3, r3
 8002060:	f003 031f 	and.w	r3, r3, #31
 8002064:	fa08 f303 	lsl.w	r3, r8, r3
 8002068:	4213      	tst	r3, r2
 800206a:	d057      	beq.n	800211c <HAL_RCC_OscConfig+0x3b8>
    if(pwrclkchanged == SET)
 800206c:	2e00      	cmp	r6, #0
 800206e:	f43f ae8b 	beq.w	8001d88 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002072:	69e3      	ldr	r3, [r4, #28]
 8002074:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002078:	61e3      	str	r3, [r4, #28]
 800207a:	e685      	b.n	8001d88 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800207c:	2600      	movs	r6, #0
 800207e:	e7d2      	b.n	8002026 <HAL_RCC_OscConfig+0x2c2>
 8002080:	40021000 	.word	0x40021000
 8002084:	10908120 	.word	0x10908120
 8002088:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002092:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002094:	f7fe fefa 	bl	8000e8c <HAL_GetTick>
 8002098:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	05db      	lsls	r3, r3, #23
 800209e:	d4c6      	bmi.n	800202e <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a0:	f7fe fef4 	bl	8000e8c <HAL_GetTick>
 80020a4:	eba0 0008 	sub.w	r0, r0, r8
 80020a8:	2864      	cmp	r0, #100	; 0x64
 80020aa:	d9f6      	bls.n	800209a <HAL_RCC_OscConfig+0x336>
 80020ac:	e6bf      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ae:	bb3b      	cbnz	r3, 8002100 <HAL_RCC_OscConfig+0x39c>
 80020b0:	6a23      	ldr	r3, [r4, #32]
 80020b2:	f023 0301 	bic.w	r3, r3, #1
 80020b6:	6223      	str	r3, [r4, #32]
 80020b8:	6a23      	ldr	r3, [r4, #32]
 80020ba:	f023 0304 	bic.w	r3, r3, #4
 80020be:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80020c0:	f7fe fee4 	bl	8000e8c <HAL_GetTick>
 80020c4:	2702      	movs	r7, #2
 80020c6:	4682      	mov	sl, r0
 80020c8:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ca:	f04f 0801 	mov.w	r8, #1
 80020ce:	fa97 f3a7 	rbit	r3, r7
 80020d2:	fa97 f3a7 	rbit	r3, r7
 80020d6:	b373      	cbz	r3, 8002136 <HAL_RCC_OscConfig+0x3d2>
 80020d8:	6a22      	ldr	r2, [r4, #32]
 80020da:	fa99 f3a9 	rbit	r3, r9
 80020de:	fab3 f383 	clz	r3, r3
 80020e2:	f003 031f 	and.w	r3, r3, #31
 80020e6:	fa08 f303 	lsl.w	r3, r8, r3
 80020ea:	4213      	tst	r3, r2
 80020ec:	d0be      	beq.n	800206c <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020ee:	f7fe fecd 	bl	8000e8c <HAL_GetTick>
 80020f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80020f6:	eba0 000a 	sub.w	r0, r0, sl
 80020fa:	4298      	cmp	r0, r3
 80020fc:	d9e7      	bls.n	80020ce <HAL_RCC_OscConfig+0x36a>
 80020fe:	e696      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002100:	2b05      	cmp	r3, #5
 8002102:	6a23      	ldr	r3, [r4, #32]
 8002104:	d103      	bne.n	800210e <HAL_RCC_OscConfig+0x3aa>
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	6223      	str	r3, [r4, #32]
 800210c:	e792      	b.n	8002034 <HAL_RCC_OscConfig+0x2d0>
 800210e:	f023 0301 	bic.w	r3, r3, #1
 8002112:	6223      	str	r3, [r4, #32]
 8002114:	6a23      	ldr	r3, [r4, #32]
 8002116:	f023 0304 	bic.w	r3, r3, #4
 800211a:	e78e      	b.n	800203a <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800211c:	f7fe feb6 	bl	8000e8c <HAL_GetTick>
 8002120:	f241 3388 	movw	r3, #5000	; 0x1388
 8002124:	eba0 000a 	sub.w	r0, r0, sl
 8002128:	4298      	cmp	r0, r3
 800212a:	d98e      	bls.n	800204a <HAL_RCC_OscConfig+0x2e6>
 800212c:	e67f      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
 800212e:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002132:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002134:	e790      	b.n	8002058 <HAL_RCC_OscConfig+0x2f4>
 8002136:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800213c:	e7cd      	b.n	80020da <HAL_RCC_OscConfig+0x376>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800213e:	4c41      	ldr	r4, [pc, #260]	; (8002244 <HAL_RCC_OscConfig+0x4e0>)
 8002140:	6863      	ldr	r3, [r4, #4]
 8002142:	f003 030c 	and.w	r3, r3, #12
 8002146:	2b08      	cmp	r3, #8
 8002148:	f43f ae45 	beq.w	8001dd6 <HAL_RCC_OscConfig+0x72>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800214c:	2a02      	cmp	r2, #2
 800214e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002152:	d152      	bne.n	80021fa <HAL_RCC_OscConfig+0x496>
 8002154:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002158:	fab3 f383 	clz	r3, r3
 800215c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002160:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800216a:	f7fe fe8f 	bl	8000e8c <HAL_GetTick>
 800216e:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8002172:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002174:	2601      	movs	r6, #1
 8002176:	fa97 f3a7 	rbit	r3, r7
 800217a:	6822      	ldr	r2, [r4, #0]
 800217c:	fa97 f3a7 	rbit	r3, r7
 8002180:	fab3 f383 	clz	r3, r3
 8002184:	f003 031f 	and.w	r3, r3, #31
 8002188:	fa06 f303 	lsl.w	r3, r6, r3
 800218c:	4213      	tst	r3, r2
 800218e:	d12d      	bne.n	80021ec <HAL_RCC_OscConfig+0x488>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002190:	6862      	ldr	r2, [r4, #4]
 8002192:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002194:	6a29      	ldr	r1, [r5, #32]
 8002196:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800219a:	430b      	orrs	r3, r1
 800219c:	4313      	orrs	r3, r2
 800219e:	6063      	str	r3, [r4, #4]
 80021a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021a4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80021a8:	fab3 f383 	clz	r3, r3
 80021ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80021b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80021ba:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80021bc:	f7fe fe66 	bl	8000e8c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c0:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 80021c2:	4607      	mov	r7, r0
 80021c4:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c8:	6822      	ldr	r2, [r4, #0]
 80021ca:	fa95 f3a5 	rbit	r3, r5
 80021ce:	fab3 f383 	clz	r3, r3
 80021d2:	f003 031f 	and.w	r3, r3, #31
 80021d6:	fa06 f303 	lsl.w	r3, r6, r3
 80021da:	4213      	tst	r3, r2
 80021dc:	f47f add8 	bne.w	8001d90 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e0:	f7fe fe54 	bl	8000e8c <HAL_GetTick>
 80021e4:	1bc0      	subs	r0, r0, r7
 80021e6:	2802      	cmp	r0, #2
 80021e8:	d9ec      	bls.n	80021c4 <HAL_RCC_OscConfig+0x460>
 80021ea:	e620      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ec:	f7fe fe4e 	bl	8000e8c <HAL_GetTick>
 80021f0:	eba0 0008 	sub.w	r0, r0, r8
 80021f4:	2802      	cmp	r0, #2
 80021f6:	d9be      	bls.n	8002176 <HAL_RCC_OscConfig+0x412>
 80021f8:	e619      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
 80021fa:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80021fe:	fab3 f383 	clz	r3, r3
 8002202:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002206:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002210:	f7fe fe3c 	bl	8000e8c <HAL_GetTick>
 8002214:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002218:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800221a:	2601      	movs	r6, #1
 800221c:	fa95 f3a5 	rbit	r3, r5
 8002220:	6822      	ldr	r2, [r4, #0]
 8002222:	fa95 f3a5 	rbit	r3, r5
 8002226:	fab3 f383 	clz	r3, r3
 800222a:	f003 031f 	and.w	r3, r3, #31
 800222e:	fa06 f303 	lsl.w	r3, r6, r3
 8002232:	4213      	tst	r3, r2
 8002234:	f43f adac 	beq.w	8001d90 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002238:	f7fe fe28 	bl	8000e8c <HAL_GetTick>
 800223c:	1bc0      	subs	r0, r0, r7
 800223e:	2802      	cmp	r0, #2
 8002240:	d9ec      	bls.n	800221c <HAL_RCC_OscConfig+0x4b8>
 8002242:	e5f4      	b.n	8001e2e <HAL_RCC_OscConfig+0xca>
 8002244:	40021000 	.word	0x40021000

08002248 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002248:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800224a:	4c13      	ldr	r4, [pc, #76]	; (8002298 <HAL_RCC_GetSysClockFreq+0x50>)
 800224c:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800224e:	f001 030c 	and.w	r3, r1, #12
 8002252:	2b08      	cmp	r3, #8
 8002254:	d11e      	bne.n	8002294 <HAL_RCC_GetSysClockFreq+0x4c>
 8002256:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800225a:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800225e:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8002262:	fab3 f383 	clz	r3, r3
 8002266:	fa22 f303 	lsr.w	r3, r2, r3
 800226a:	4a0c      	ldr	r2, [pc, #48]	; (800229c <HAL_RCC_GetSysClockFreq+0x54>)
 800226c:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800226e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002270:	220f      	movs	r2, #15
 8002272:	fa92 f2a2 	rbit	r2, r2
 8002276:	fab2 f282 	clz	r2, r2
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	40d3      	lsrs	r3, r2
 8002280:	4a07      	ldr	r2, [pc, #28]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x58>)
 8002282:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002284:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002286:	bf4a      	itet	mi
 8002288:	4b06      	ldrmi	r3, [pc, #24]	; (80022a4 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800228a:	4b07      	ldrpl	r3, [pc, #28]	; (80022a8 <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800228c:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002290:	4358      	muls	r0, r3
 8002292:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8002294:	4803      	ldr	r0, [pc, #12]	; (80022a4 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002296:	bd10      	pop	{r4, pc}
 8002298:	40021000 	.word	0x40021000
 800229c:	080054d8 	.word	0x080054d8
 80022a0:	080054e8 	.word	0x080054e8
 80022a4:	007a1200 	.word	0x007a1200
 80022a8:	003d0900 	.word	0x003d0900

080022ac <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022ac:	4a5c      	ldr	r2, [pc, #368]	; (8002420 <HAL_RCC_ClockConfig+0x174>)
 80022ae:	6813      	ldr	r3, [r2, #0]
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	428b      	cmp	r3, r1
{
 80022b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022ba:	4606      	mov	r6, r0
 80022bc:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022be:	d330      	bcc.n	8002322 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022c0:	6832      	ldr	r2, [r6, #0]
 80022c2:	0791      	lsls	r1, r2, #30
 80022c4:	d43a      	bmi.n	800233c <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022c6:	07d2      	lsls	r2, r2, #31
 80022c8:	d440      	bmi.n	800234c <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80022ca:	4a55      	ldr	r2, [pc, #340]	; (8002420 <HAL_RCC_ClockConfig+0x174>)
 80022cc:	6813      	ldr	r3, [r2, #0]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	429d      	cmp	r5, r3
 80022d4:	f0c0 8092 	bcc.w	80023fc <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d8:	6832      	ldr	r2, [r6, #0]
 80022da:	4c52      	ldr	r4, [pc, #328]	; (8002424 <HAL_RCC_ClockConfig+0x178>)
 80022dc:	f012 0f04 	tst.w	r2, #4
 80022e0:	f040 8097 	bne.w	8002412 <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022e4:	0713      	lsls	r3, r2, #28
 80022e6:	d506      	bpl.n	80022f6 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022e8:	6863      	ldr	r3, [r4, #4]
 80022ea:	6932      	ldr	r2, [r6, #16]
 80022ec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80022f0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80022f4:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022f6:	f7ff ffa7 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 80022fa:	6863      	ldr	r3, [r4, #4]
 80022fc:	22f0      	movs	r2, #240	; 0xf0
 80022fe:	fa92 f2a2 	rbit	r2, r2
 8002302:	fab2 f282 	clz	r2, r2
 8002306:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800230a:	40d3      	lsrs	r3, r2
 800230c:	4a46      	ldr	r2, [pc, #280]	; (8002428 <HAL_RCC_ClockConfig+0x17c>)
 800230e:	5cd3      	ldrb	r3, [r2, r3]
 8002310:	40d8      	lsrs	r0, r3
 8002312:	4b46      	ldr	r3, [pc, #280]	; (800242c <HAL_RCC_ClockConfig+0x180>)
 8002314:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002316:	2000      	movs	r0, #0
 8002318:	f7fe fd8a 	bl	8000e30 <HAL_InitTick>
  return HAL_OK;
 800231c:	2000      	movs	r0, #0
}
 800231e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002322:	6813      	ldr	r3, [r2, #0]
 8002324:	f023 0307 	bic.w	r3, r3, #7
 8002328:	430b      	orrs	r3, r1
 800232a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800232c:	6813      	ldr	r3, [r2, #0]
 800232e:	f003 0307 	and.w	r3, r3, #7
 8002332:	4299      	cmp	r1, r3
 8002334:	d0c4      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002336:	2001      	movs	r0, #1
 8002338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800233c:	4939      	ldr	r1, [pc, #228]	; (8002424 <HAL_RCC_ClockConfig+0x178>)
 800233e:	68b0      	ldr	r0, [r6, #8]
 8002340:	684b      	ldr	r3, [r1, #4]
 8002342:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002346:	4303      	orrs	r3, r0
 8002348:	604b      	str	r3, [r1, #4]
 800234a:	e7bc      	b.n	80022c6 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800234c:	6872      	ldr	r2, [r6, #4]
 800234e:	4c35      	ldr	r4, [pc, #212]	; (8002424 <HAL_RCC_ClockConfig+0x178>)
 8002350:	2a01      	cmp	r2, #1
 8002352:	d128      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xfa>
 8002354:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002358:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235c:	6821      	ldr	r1, [r4, #0]
 800235e:	fa93 f3a3 	rbit	r3, r3
 8002362:	fab3 f383 	clz	r3, r3
 8002366:	f003 031f 	and.w	r3, r3, #31
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002370:	d0e1      	beq.n	8002336 <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002372:	6863      	ldr	r3, [r4, #4]
 8002374:	f023 0303 	bic.w	r3, r3, #3
 8002378:	431a      	orrs	r2, r3
 800237a:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 800237c:	f7fe fd86 	bl	8000e8c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002380:	6873      	ldr	r3, [r6, #4]
 8002382:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8002384:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002386:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238a:	d11f      	bne.n	80023cc <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800238c:	6863      	ldr	r3, [r4, #4]
 800238e:	f003 030c 	and.w	r3, r3, #12
 8002392:	2b04      	cmp	r3, #4
 8002394:	d099      	beq.n	80022ca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002396:	f7fe fd79 	bl	8000e8c <HAL_GetTick>
 800239a:	1bc0      	subs	r0, r0, r7
 800239c:	4540      	cmp	r0, r8
 800239e:	d9f5      	bls.n	800238c <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 80023a0:	2003      	movs	r0, #3
 80023a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023a6:	2a02      	cmp	r2, #2
 80023a8:	bf0c      	ite	eq
 80023aa:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80023ae:	2302      	movne	r3, #2
 80023b0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b4:	6820      	ldr	r0, [r4, #0]
 80023b6:	fa93 f3a3 	rbit	r3, r3
 80023ba:	fab3 f383 	clz	r3, r3
 80023be:	f003 031f 	and.w	r3, r3, #31
 80023c2:	2101      	movs	r1, #1
 80023c4:	fa01 f303 	lsl.w	r3, r1, r3
 80023c8:	4203      	tst	r3, r0
 80023ca:	e7d1      	b.n	8002370 <HAL_RCC_ClockConfig+0xc4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d110      	bne.n	80023f2 <HAL_RCC_ClockConfig+0x146>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023d0:	6863      	ldr	r3, [r4, #4]
 80023d2:	f003 030c 	and.w	r3, r3, #12
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	f43f af77 	beq.w	80022ca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023dc:	f7fe fd56 	bl	8000e8c <HAL_GetTick>
 80023e0:	1bc0      	subs	r0, r0, r7
 80023e2:	4540      	cmp	r0, r8
 80023e4:	d9f4      	bls.n	80023d0 <HAL_RCC_ClockConfig+0x124>
 80023e6:	e7db      	b.n	80023a0 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e8:	f7fe fd50 	bl	8000e8c <HAL_GetTick>
 80023ec:	1bc0      	subs	r0, r0, r7
 80023ee:	4540      	cmp	r0, r8
 80023f0:	d8d6      	bhi.n	80023a0 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023f2:	6863      	ldr	r3, [r4, #4]
 80023f4:	f013 0f0c 	tst.w	r3, #12
 80023f8:	d1f6      	bne.n	80023e8 <HAL_RCC_ClockConfig+0x13c>
 80023fa:	e766      	b.n	80022ca <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fc:	6813      	ldr	r3, [r2, #0]
 80023fe:	f023 0307 	bic.w	r3, r3, #7
 8002402:	432b      	orrs	r3, r5
 8002404:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002406:	6813      	ldr	r3, [r2, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	429d      	cmp	r5, r3
 800240e:	d192      	bne.n	8002336 <HAL_RCC_ClockConfig+0x8a>
 8002410:	e762      	b.n	80022d8 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002412:	6863      	ldr	r3, [r4, #4]
 8002414:	68f1      	ldr	r1, [r6, #12]
 8002416:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800241a:	430b      	orrs	r3, r1
 800241c:	6063      	str	r3, [r4, #4]
 800241e:	e761      	b.n	80022e4 <HAL_RCC_ClockConfig+0x38>
 8002420:	40022000 	.word	0x40022000
 8002424:	40021000 	.word	0x40021000
 8002428:	08005525 	.word	0x08005525
 800242c:	20000000 	.word	0x20000000

08002430 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002430:	4b01      	ldr	r3, [pc, #4]	; (8002438 <HAL_RCC_GetHCLKFreq+0x8>)
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	20000000 	.word	0x20000000

0800243c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800243c:	4b08      	ldr	r3, [pc, #32]	; (8002460 <HAL_RCC_GetPCLK1Freq+0x24>)
 800243e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	fa92 f2a2 	rbit	r2, r2
 8002448:	fab2 f282 	clz	r2, r2
 800244c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002450:	40d3      	lsrs	r3, r2
 8002452:	4a04      	ldr	r2, [pc, #16]	; (8002464 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002454:	5cd3      	ldrb	r3, [r2, r3]
 8002456:	4a04      	ldr	r2, [pc, #16]	; (8002468 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002458:	6810      	ldr	r0, [r2, #0]
}    
 800245a:	40d8      	lsrs	r0, r3
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
 8002464:	08005535 	.word	0x08005535
 8002468:	20000000 	.word	0x20000000

0800246c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800246c:	4b08      	ldr	r3, [pc, #32]	; (8002490 <HAL_RCC_GetPCLK2Freq+0x24>)
 800246e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	fa92 f2a2 	rbit	r2, r2
 8002478:	fab2 f282 	clz	r2, r2
 800247c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002480:	40d3      	lsrs	r3, r2
 8002482:	4a04      	ldr	r2, [pc, #16]	; (8002494 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002484:	5cd3      	ldrb	r3, [r2, r3]
 8002486:	4a04      	ldr	r2, [pc, #16]	; (8002498 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002488:	6810      	ldr	r0, [r2, #0]
} 
 800248a:	40d8      	lsrs	r0, r3
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40021000 	.word	0x40021000
 8002494:	08005535 	.word	0x08005535
 8002498:	20000000 	.word	0x20000000

0800249c <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800249c:	6803      	ldr	r3, [r0, #0]
{
 800249e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80024a2:	03dc      	lsls	r4, r3, #15
{
 80024a4:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80024a6:	d520      	bpl.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024a8:	4c55      	ldr	r4, [pc, #340]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024aa:	69e3      	ldr	r3, [r4, #28]
 80024ac:	00d8      	lsls	r0, r3, #3
 80024ae:	d44d      	bmi.n	800254c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024b0:	69e3      	ldr	r3, [r4, #28]
 80024b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b6:	61e3      	str	r3, [r4, #28]
 80024b8:	69e3      	ldr	r3, [r4, #28]
 80024ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80024c2:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c4:	4f4f      	ldr	r7, [pc, #316]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	05d9      	lsls	r1, r3, #23
 80024ca:	d541      	bpl.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024cc:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024ce:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80024d2:	d151      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0xdc>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80024d4:	6a23      	ldr	r3, [r4, #32]
 80024d6:	686a      	ldr	r2, [r5, #4]
 80024d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024dc:	4313      	orrs	r3, r2
 80024de:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024e0:	b11e      	cbz	r6, 80024ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e2:	69e3      	ldr	r3, [r4, #28]
 80024e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024e8:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024ea:	6828      	ldr	r0, [r5, #0]
 80024ec:	07c4      	lsls	r4, r0, #31
 80024ee:	d506      	bpl.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024f0:	4a43      	ldr	r2, [pc, #268]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024f2:	68a9      	ldr	r1, [r5, #8]
 80024f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80024f6:	f023 0303 	bic.w	r3, r3, #3
 80024fa:	430b      	orrs	r3, r1
 80024fc:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024fe:	0681      	lsls	r1, r0, #26
 8002500:	d506      	bpl.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002502:	4a3f      	ldr	r2, [pc, #252]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002504:	68e9      	ldr	r1, [r5, #12]
 8002506:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002508:	f023 0310 	bic.w	r3, r3, #16
 800250c:	430b      	orrs	r3, r1
 800250e:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002510:	0602      	lsls	r2, r0, #24
 8002512:	d506      	bpl.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002514:	4a3a      	ldr	r2, [pc, #232]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002516:	6929      	ldr	r1, [r5, #16]
 8002518:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800251a:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 800251e:	430b      	orrs	r3, r1
 8002520:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002522:	04c3      	lsls	r3, r0, #19
 8002524:	d506      	bpl.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002526:	4a36      	ldr	r2, [pc, #216]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002528:	6969      	ldr	r1, [r5, #20]
 800252a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800252c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002530:	430b      	orrs	r3, r1
 8002532:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002534:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8002538:	d01b      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800253a:	4a31      	ldr	r2, [pc, #196]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800253c:	69a9      	ldr	r1, [r5, #24]
 800253e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002540:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002544:	430b      	orrs	r3, r1
 8002546:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002548:	2000      	movs	r0, #0
 800254a:	e012      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 800254c:	2600      	movs	r6, #0
 800254e:	e7b9      	b.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002556:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002558:	f7fe fc98 	bl	8000e8c <HAL_GetTick>
 800255c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	05da      	lsls	r2, r3, #23
 8002562:	d4b3      	bmi.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x30>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002564:	f7fe fc92 	bl	8000e8c <HAL_GetTick>
 8002568:	eba0 0008 	sub.w	r0, r0, r8
 800256c:	2864      	cmp	r0, #100	; 0x64
 800256e:	d9f6      	bls.n	800255e <HAL_RCCEx_PeriphCLKConfig+0xc2>
          return HAL_TIMEOUT;
 8002570:	2003      	movs	r0, #3
}
 8002572:	b002      	add	sp, #8
 8002574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002578:	686a      	ldr	r2, [r5, #4]
 800257a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800257e:	4293      	cmp	r3, r2
 8002580:	d0a8      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x38>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002582:	6a21      	ldr	r1, [r4, #32]
 8002584:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002588:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 800258c:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002590:	f8df e074 	ldr.w	lr, [pc, #116]	; 8002608 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002594:	fab2 f282 	clz	r2, r2
 8002598:	4472      	add	r2, lr
 800259a:	0092      	lsls	r2, r2, #2
 800259c:	2701      	movs	r7, #1
 800259e:	6017      	str	r7, [r2, #0]
 80025a0:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025a4:	fab3 f383 	clz	r3, r3
 80025a8:	4473      	add	r3, lr
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80025b0:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 80025b2:	6220      	str	r0, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80025b4:	d58e      	bpl.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80025b6:	f7fe fc69 	bl	8000e8c <HAL_GetTick>
 80025ba:	f04f 0802 	mov.w	r8, #2
 80025be:	4682      	mov	sl, r0
 80025c0:	46c1      	mov	r9, r8
 80025c2:	fa98 f3a8 	rbit	r3, r8
 80025c6:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ca:	b1a3      	cbz	r3, 80025f6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80025cc:	6a22      	ldr	r2, [r4, #32]
 80025ce:	fa99 f3a9 	rbit	r3, r9
 80025d2:	fab3 f383 	clz	r3, r3
 80025d6:	f003 031f 	and.w	r3, r3, #31
 80025da:	fa07 f303 	lsl.w	r3, r7, r3
 80025de:	4213      	tst	r3, r2
 80025e0:	f47f af78 	bne.w	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x38>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e4:	f7fe fc52 	bl	8000e8c <HAL_GetTick>
 80025e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80025ec:	eba0 000a 	sub.w	r0, r0, sl
 80025f0:	4298      	cmp	r0, r3
 80025f2:	d9e6      	bls.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x126>
 80025f4:	e7bc      	b.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80025f6:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025fc:	e7e7      	b.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x132>
 80025fe:	bf00      	nop
 8002600:	40021000 	.word	0x40021000
 8002604:	40007000 	.word	0x40007000
 8002608:	10908100 	.word	0x10908100

0800260c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800260c:	6803      	ldr	r3, [r0, #0]
 800260e:	68da      	ldr	r2, [r3, #12]
 8002610:	f042 0201 	orr.w	r2, r2, #1
 8002614:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	f042 0201 	orr.w	r2, r2, #1
 800261c:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 800261e:	2000      	movs	r0, #0
 8002620:	4770      	bx	lr

08002622 <HAL_TIM_OC_DelayElapsedCallback>:
 8002622:	4770      	bx	lr

08002624 <HAL_TIM_IC_CaptureCallback>:
 8002624:	4770      	bx	lr

08002626 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002626:	4770      	bx	lr

08002628 <HAL_TIM_TriggerCallback>:
 8002628:	4770      	bx	lr

0800262a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800262a:	6803      	ldr	r3, [r0, #0]
 800262c:	691a      	ldr	r2, [r3, #16]
 800262e:	0791      	lsls	r1, r2, #30
{
 8002630:	b510      	push	{r4, lr}
 8002632:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002634:	d50f      	bpl.n	8002656 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002636:	68da      	ldr	r2, [r3, #12]
 8002638:	0792      	lsls	r2, r2, #30
 800263a:	d50c      	bpl.n	8002656 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800263c:	f06f 0202 	mvn.w	r2, #2
 8002640:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002642:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002644:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002646:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002648:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800264a:	f000 8085 	beq.w	8002758 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800264e:	f7ff ffe9 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002652:	2300      	movs	r3, #0
 8002654:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002656:	6823      	ldr	r3, [r4, #0]
 8002658:	691a      	ldr	r2, [r3, #16]
 800265a:	0752      	lsls	r2, r2, #29
 800265c:	d510      	bpl.n	8002680 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	0750      	lsls	r0, r2, #29
 8002662:	d50d      	bpl.n	8002680 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002664:	f06f 0204 	mvn.w	r2, #4
 8002668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800266a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800266c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800266e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002672:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002674:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002676:	d075      	beq.n	8002764 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002678:	f7ff ffd4 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800267c:	2300      	movs	r3, #0
 800267e:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002680:	6823      	ldr	r3, [r4, #0]
 8002682:	691a      	ldr	r2, [r3, #16]
 8002684:	0711      	lsls	r1, r2, #28
 8002686:	d50f      	bpl.n	80026a8 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002688:	68da      	ldr	r2, [r3, #12]
 800268a:	0712      	lsls	r2, r2, #28
 800268c:	d50c      	bpl.n	80026a8 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800268e:	f06f 0208 	mvn.w	r2, #8
 8002692:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002694:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002696:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002698:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800269a:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800269c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800269e:	d067      	beq.n	8002770 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80026a0:	f7ff ffc0 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026a4:	2300      	movs	r3, #0
 80026a6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026a8:	6823      	ldr	r3, [r4, #0]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	06d0      	lsls	r0, r2, #27
 80026ae:	d510      	bpl.n	80026d2 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80026b0:	68da      	ldr	r2, [r3, #12]
 80026b2:	06d1      	lsls	r1, r2, #27
 80026b4:	d50d      	bpl.n	80026d2 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026b6:	f06f 0210 	mvn.w	r2, #16
 80026ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026bc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026be:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026c0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026c4:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80026c6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026c8:	d058      	beq.n	800277c <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80026ca:	f7ff ffab 	bl	8002624 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ce:	2300      	movs	r3, #0
 80026d0:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026d2:	6823      	ldr	r3, [r4, #0]
 80026d4:	691a      	ldr	r2, [r3, #16]
 80026d6:	07d2      	lsls	r2, r2, #31
 80026d8:	d508      	bpl.n	80026ec <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	07d0      	lsls	r0, r2, #31
 80026de:	d505      	bpl.n	80026ec <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026e0:	f06f 0201 	mvn.w	r2, #1
 80026e4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80026e6:	4620      	mov	r0, r4
 80026e8:	f001 fac8 	bl	8003c7c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	0611      	lsls	r1, r2, #24
 80026f2:	d508      	bpl.n	8002706 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	0612      	lsls	r2, r2, #24
 80026f8:	d505      	bpl.n	8002706 <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80026fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80026fe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002700:	4620      	mov	r0, r4
 8002702:	f000 f98a 	bl	8002a1a <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002706:	6823      	ldr	r3, [r4, #0]
 8002708:	691a      	ldr	r2, [r3, #16]
 800270a:	05d0      	lsls	r0, r2, #23
 800270c:	d508      	bpl.n	8002720 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	0611      	lsls	r1, r2, #24
 8002712:	d505      	bpl.n	8002720 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002714:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002718:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800271a:	4620      	mov	r0, r4
 800271c:	f000 f97e 	bl	8002a1c <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002720:	6823      	ldr	r3, [r4, #0]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	0652      	lsls	r2, r2, #25
 8002726:	d508      	bpl.n	800273a <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	0650      	lsls	r0, r2, #25
 800272c:	d505      	bpl.n	800273a <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800272e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002732:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002734:	4620      	mov	r0, r4
 8002736:	f7ff ff77 	bl	8002628 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800273a:	6823      	ldr	r3, [r4, #0]
 800273c:	691a      	ldr	r2, [r3, #16]
 800273e:	0691      	lsls	r1, r2, #26
 8002740:	d522      	bpl.n	8002788 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	0692      	lsls	r2, r2, #26
 8002746:	d51f      	bpl.n	8002788 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002748:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800274c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800274e:	611a      	str	r2, [r3, #16]
    }
  }
}
 8002750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002754:	f000 b960 	b.w	8002a18 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002758:	f7ff ff63 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800275c:	4620      	mov	r0, r4
 800275e:	f7ff ff62 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
 8002762:	e776      	b.n	8002652 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002764:	f7ff ff5d 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002768:	4620      	mov	r0, r4
 800276a:	f7ff ff5c 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
 800276e:	e785      	b.n	800267c <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002770:	f7ff ff57 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002774:	4620      	mov	r0, r4
 8002776:	f7ff ff56 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
 800277a:	e793      	b.n	80026a4 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800277c:	f7ff ff51 	bl	8002622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002780:	4620      	mov	r0, r4
 8002782:	f7ff ff50 	bl	8002626 <HAL_TIM_PWM_PulseFinishedCallback>
 8002786:	e7a2      	b.n	80026ce <HAL_TIM_IRQHandler+0xa4>
 8002788:	bd10      	pop	{r4, pc}
	...

0800278c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800278c:	4a21      	ldr	r2, [pc, #132]	; (8002814 <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 800278e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002790:	4290      	cmp	r0, r2
{
 8002792:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002794:	d005      	beq.n	80027a2 <TIM_Base_SetConfig+0x16>
 8002796:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800279a:	d002      	beq.n	80027a2 <TIM_Base_SetConfig+0x16>
 800279c:	4c1e      	ldr	r4, [pc, #120]	; (8002818 <TIM_Base_SetConfig+0x8c>)
 800279e:	42a0      	cmp	r0, r4
 80027a0:	d10c      	bne.n	80027bc <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80027a2:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027a8:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 80027aa:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ae:	d010      	beq.n	80027d2 <TIM_Base_SetConfig+0x46>
 80027b0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80027b4:	d00d      	beq.n	80027d2 <TIM_Base_SetConfig+0x46>
 80027b6:	4a18      	ldr	r2, [pc, #96]	; (8002818 <TIM_Base_SetConfig+0x8c>)
 80027b8:	4290      	cmp	r0, r2
 80027ba:	d00a      	beq.n	80027d2 <TIM_Base_SetConfig+0x46>
 80027bc:	4a17      	ldr	r2, [pc, #92]	; (800281c <TIM_Base_SetConfig+0x90>)
 80027be:	4290      	cmp	r0, r2
 80027c0:	d007      	beq.n	80027d2 <TIM_Base_SetConfig+0x46>
 80027c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027c6:	4290      	cmp	r0, r2
 80027c8:	d003      	beq.n	80027d2 <TIM_Base_SetConfig+0x46>
 80027ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027ce:	4290      	cmp	r0, r2
 80027d0:	d103      	bne.n	80027da <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027d2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80027d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027d8:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027da:	694a      	ldr	r2, [r1, #20]
 80027dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027e0:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80027e2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027e4:	688b      	ldr	r3, [r1, #8]
 80027e6:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80027e8:	680b      	ldr	r3, [r1, #0]
 80027ea:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <TIM_Base_SetConfig+0x88>)
 80027ee:	4298      	cmp	r0, r3
 80027f0:	d00b      	beq.n	800280a <TIM_Base_SetConfig+0x7e>
 80027f2:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80027f6:	4298      	cmp	r0, r3
 80027f8:	d007      	beq.n	800280a <TIM_Base_SetConfig+0x7e>
 80027fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027fe:	4298      	cmp	r0, r3
 8002800:	d003      	beq.n	800280a <TIM_Base_SetConfig+0x7e>
 8002802:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002806:	4298      	cmp	r0, r3
 8002808:	d101      	bne.n	800280e <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800280a:	690b      	ldr	r3, [r1, #16]
 800280c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800280e:	2301      	movs	r3, #1
 8002810:	6143      	str	r3, [r0, #20]
 8002812:	bd10      	pop	{r4, pc}
 8002814:	40012c00 	.word	0x40012c00
 8002818:	40000400 	.word	0x40000400
 800281c:	40014000 	.word	0x40014000

08002820 <HAL_TIM_Base_Init>:
{ 
 8002820:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002822:	4604      	mov	r4, r0
 8002824:	b1a0      	cbz	r0, 8002850 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002826:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800282a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800282e:	b91b      	cbnz	r3, 8002838 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002830:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002834:	f001 fbf4 	bl	8004020 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002838:	2302      	movs	r3, #2
 800283a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800283e:	6820      	ldr	r0, [r4, #0]
 8002840:	1d21      	adds	r1, r4, #4
 8002842:	f7ff ffa3 	bl	800278c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002846:	2301      	movs	r3, #1
 8002848:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800284c:	2000      	movs	r0, #0
 800284e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002850:	2001      	movs	r0, #1
}
 8002852:	bd10      	pop	{r4, pc}

08002854 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002854:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8002856:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002858:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800285a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800285e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002862:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002864:	6083      	str	r3, [r0, #8]
 8002866:	bd10      	pop	{r4, pc}

08002868 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002868:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800286c:	2b01      	cmp	r3, #1
{
 800286e:	b570      	push	{r4, r5, r6, lr}
 8002870:	4604      	mov	r4, r0
 8002872:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002876:	d01a      	beq.n	80028ae <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8002878:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800287c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800287e:	2301      	movs	r3, #1
 8002880:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002884:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002886:	4b52      	ldr	r3, [pc, #328]	; (80029d0 <HAL_TIM_ConfigClockSource+0x168>)
 8002888:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 800288a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800288c:	680b      	ldr	r3, [r1, #0]
 800288e:	2b40      	cmp	r3, #64	; 0x40
 8002890:	d075      	beq.n	800297e <HAL_TIM_ConfigClockSource+0x116>
 8002892:	d818      	bhi.n	80028c6 <HAL_TIM_ConfigClockSource+0x5e>
 8002894:	2b10      	cmp	r3, #16
 8002896:	f000 808f 	beq.w	80029b8 <HAL_TIM_ConfigClockSource+0x150>
 800289a:	d809      	bhi.n	80028b0 <HAL_TIM_ConfigClockSource+0x48>
 800289c:	2b00      	cmp	r3, #0
 800289e:	f000 8085 	beq.w	80029ac <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 80028a2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80028a4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80028a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80028aa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80028ae:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	f000 8087 	beq.w	80029c4 <HAL_TIM_ConfigClockSource+0x15c>
 80028b6:	2b30      	cmp	r3, #48	; 0x30
 80028b8:	d1f3      	bne.n	80028a2 <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 80028ba:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80028bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80028c0:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 80028c4:	e033      	b.n	800292e <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 80028c6:	2b70      	cmp	r3, #112	; 0x70
 80028c8:	d033      	beq.n	8002932 <HAL_TIM_ConfigClockSource+0xca>
 80028ca:	d81b      	bhi.n	8002904 <HAL_TIM_ConfigClockSource+0x9c>
 80028cc:	2b50      	cmp	r3, #80	; 0x50
 80028ce:	d03f      	beq.n	8002950 <HAL_TIM_ConfigClockSource+0xe8>
 80028d0:	2b60      	cmp	r3, #96	; 0x60
 80028d2:	d1e6      	bne.n	80028a2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80028d4:	684d      	ldr	r5, [r1, #4]
 80028d6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028d8:	6a01      	ldr	r1, [r0, #32]
 80028da:	f021 0110 	bic.w	r1, r1, #16
 80028de:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028e0:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80028e2:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028e4:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80028ec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028f0:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80028f4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80028f6:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80028f8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80028fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80028fe:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002902:	e014      	b.n	800292e <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8002904:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002908:	d00c      	beq.n	8002924 <HAL_TIM_ConfigClockSource+0xbc>
 800290a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800290e:	d1c8      	bne.n	80028a2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8002910:	68cb      	ldr	r3, [r1, #12]
 8002912:	684a      	ldr	r2, [r1, #4]
 8002914:	6889      	ldr	r1, [r1, #8]
 8002916:	f7ff ff9d 	bl	8002854 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800291a:	6822      	ldr	r2, [r4, #0]
 800291c:	6893      	ldr	r3, [r2, #8]
 800291e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002922:	e013      	b.n	800294c <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002924:	6883      	ldr	r3, [r0, #8]
 8002926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800292a:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 800292e:	6083      	str	r3, [r0, #8]
 8002930:	e7b7      	b.n	80028a2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8002932:	68cb      	ldr	r3, [r1, #12]
 8002934:	684a      	ldr	r2, [r1, #4]
 8002936:	6889      	ldr	r1, [r1, #8]
 8002938:	f7ff ff8c 	bl	8002854 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800293c:	6822      	ldr	r2, [r4, #0]
 800293e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002940:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002944:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002948:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800294c:	6093      	str	r3, [r2, #8]
    break;
 800294e:	e7a8      	b.n	80028a2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002950:	684a      	ldr	r2, [r1, #4]
 8002952:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002954:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002956:	6a05      	ldr	r5, [r0, #32]
 8002958:	f025 0501 	bic.w	r5, r5, #1
 800295c:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800295e:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002960:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002964:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002968:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800296c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800296e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002970:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8002972:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002978:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 800297c:	e7d7      	b.n	800292e <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800297e:	684a      	ldr	r2, [r1, #4]
 8002980:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002982:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002984:	6a05      	ldr	r5, [r0, #32]
 8002986:	f025 0501 	bic.w	r5, r5, #1
 800298a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800298c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800298e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002992:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002996:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800299a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800299c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800299e:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80029a0:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80029a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80029a6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80029aa:	e7c0      	b.n	800292e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80029ac:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80029ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80029b2:	f043 0307 	orr.w	r3, r3, #7
 80029b6:	e7ba      	b.n	800292e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80029b8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80029ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80029be:	f043 0317 	orr.w	r3, r3, #23
 80029c2:	e7b4      	b.n	800292e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80029c4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80029c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80029ca:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 80029ce:	e7ae      	b.n	800292e <HAL_TIM_ConfigClockSource+0xc6>
 80029d0:	fffe0088 	.word	0xfffe0088

080029d4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80029d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80029d8:	2b01      	cmp	r3, #1
{
 80029da:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80029dc:	d018      	beq.n	8002a10 <HAL_TIMEx_MasterConfigSynchronization+0x3c>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029de:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80029e0:	4d0c      	ldr	r5, [pc, #48]	; (8002a14 <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 80029e2:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80029e4:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80029e6:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029e8:	bf02      	ittt	eq
 80029ea:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80029ec:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029f0:	432b      	orreq	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029f2:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029f4:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80029f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029fa:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80029fc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a00:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a02:	4321      	orrs	r1, r4
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002a04:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8002a06:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002a08:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8002a10:	2002      	movs	r0, #2
} 
 8002a12:	bd30      	pop	{r4, r5, pc}
 8002a14:	40012c00 	.word	0x40012c00

08002a18 <HAL_TIMEx_CommutationCallback>:
 8002a18:	4770      	bx	lr

08002a1a <HAL_TIMEx_BreakCallback>:
 8002a1a:	4770      	bx	lr

08002a1c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002a1c:	4770      	bx	lr

08002a1e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a1e:	6803      	ldr	r3, [r0, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a26:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	f022 0201 	bic.w	r2, r2, #1
 8002a2e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a30:	2320      	movs	r3, #32
 8002a32:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8002a36:	4770      	bx	lr

08002a38 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002a38:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002a3c:	2b20      	cmp	r3, #32
 8002a3e:	d13d      	bne.n	8002abc <HAL_UART_Receive_IT+0x84>
    if((pData == NULL ) || (Size == 0U))
 8002a40:	2900      	cmp	r1, #0
 8002a42:	d039      	beq.n	8002ab8 <HAL_UART_Receive_IT+0x80>
 8002a44:	2a00      	cmp	r2, #0
 8002a46:	d037      	beq.n	8002ab8 <HAL_UART_Receive_IT+0x80>
    __HAL_LOCK(huart);
 8002a48:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d035      	beq.n	8002abc <HAL_UART_Receive_IT+0x84>
 8002a50:	2301      	movs	r3, #1
 8002a52:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 8002a56:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 8002a58:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 8002a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize = Size;
 8002a5e:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8002a62:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8002a66:	d119      	bne.n	8002a9c <HAL_UART_Receive_IT+0x64>
 8002a68:	6903      	ldr	r3, [r0, #16]
 8002a6a:	b9ab      	cbnz	r3, 8002a98 <HAL_UART_Receive_IT+0x60>
 8002a6c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002a70:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a74:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a76:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a78:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a7a:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a7e:	6802      	ldr	r2, [r0, #0]
    __HAL_UNLOCK(huart);
 8002a80:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a84:	6891      	ldr	r1, [r2, #8]
 8002a86:	f041 0101 	orr.w	r1, r1, #1
 8002a8a:	6091      	str	r1, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002a8c:	6811      	ldr	r1, [r2, #0]
 8002a8e:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8002a92:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8002a94:	4618      	mov	r0, r3
 8002a96:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8002a98:	23ff      	movs	r3, #255	; 0xff
 8002a9a:	e7e9      	b.n	8002a70 <HAL_UART_Receive_IT+0x38>
 8002a9c:	b923      	cbnz	r3, 8002aa8 <HAL_UART_Receive_IT+0x70>
 8002a9e:	6903      	ldr	r3, [r0, #16]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0f9      	beq.n	8002a98 <HAL_UART_Receive_IT+0x60>
 8002aa4:	237f      	movs	r3, #127	; 0x7f
 8002aa6:	e7e3      	b.n	8002a70 <HAL_UART_Receive_IT+0x38>
 8002aa8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002aac:	d1e2      	bne.n	8002a74 <HAL_UART_Receive_IT+0x3c>
 8002aae:	6903      	ldr	r3, [r0, #16]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d0f7      	beq.n	8002aa4 <HAL_UART_Receive_IT+0x6c>
 8002ab4:	233f      	movs	r3, #63	; 0x3f
 8002ab6:	e7db      	b.n	8002a70 <HAL_UART_Receive_IT+0x38>
      return HAL_ERROR;
 8002ab8:	2001      	movs	r0, #1
 8002aba:	4770      	bx	lr
    return HAL_BUSY;
 8002abc:	2002      	movs	r0, #2
}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_UART_TxCpltCallback>:
 8002ac0:	4770      	bx	lr

08002ac2 <HAL_UART_ErrorCallback>:
 8002ac2:	4770      	bx	lr

08002ac4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002ac6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8002ace:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8002ad2:	f7ff fff6 	bl	8002ac2 <HAL_UART_ErrorCallback>
 8002ad6:	bd08      	pop	{r3, pc}

08002ad8 <UART_SetConfig>:
{
 8002ad8:	b538      	push	{r3, r4, r5, lr}
 8002ada:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002adc:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ade:	6921      	ldr	r1, [r4, #16]
 8002ae0:	68a3      	ldr	r3, [r4, #8]
 8002ae2:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002ae4:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ae6:	430b      	orrs	r3, r1
 8002ae8:	6961      	ldr	r1, [r4, #20]
 8002aea:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002aec:	4949      	ldr	r1, [pc, #292]	; (8002c14 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002aee:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002af0:	4001      	ands	r1, r0
 8002af2:	430b      	orrs	r3, r1
 8002af4:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002af6:	686b      	ldr	r3, [r5, #4]
 8002af8:	68e1      	ldr	r1, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002afa:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002afc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b00:	430b      	orrs	r3, r1
 8002b02:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002b04:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002b06:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002b08:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002b0c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002b0e:	430b      	orrs	r3, r1
 8002b10:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b12:	4b41      	ldr	r3, [pc, #260]	; (8002c18 <UART_SetConfig+0x140>)
 8002b14:	429d      	cmp	r5, r3
 8002b16:	d112      	bne.n	8002b3e <UART_SetConfig+0x66>
 8002b18:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002b1c:	493f      	ldr	r1, [pc, #252]	; (8002c1c <UART_SetConfig+0x144>)
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b20:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b24:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002b28:	5ccb      	ldrb	r3, [r1, r3]
 8002b2a:	d13b      	bne.n	8002ba4 <UART_SetConfig+0xcc>
    switch (clocksource)
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d836      	bhi.n	8002b9e <UART_SetConfig+0xc6>
 8002b30:	e8df f003 	tbb	[pc, r3]
 8002b34:	3524210f 	.word	0x3524210f
 8002b38:	3535352d 	.word	0x3535352d
 8002b3c:	30          	.byte	0x30
 8002b3d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b3e:	4b38      	ldr	r3, [pc, #224]	; (8002c20 <UART_SetConfig+0x148>)
 8002b40:	429d      	cmp	r5, r3
 8002b42:	d003      	beq.n	8002b4c <UART_SetConfig+0x74>
 8002b44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b48:	429d      	cmp	r5, r3
 8002b4a:	d15e      	bne.n	8002c0a <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b4c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002b50:	d131      	bne.n	8002bb6 <UART_SetConfig+0xde>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002b52:	f7ff fc73 	bl	800243c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b56:	6861      	ldr	r1, [r4, #4]
 8002b58:	084a      	lsrs	r2, r1, #1
 8002b5a:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002b5e:	fbb3 f3f1 	udiv	r3, r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002b62:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b64:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002b66:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 8002b6a:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b6c:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8002b70:	4313      	orrs	r3, r2
 8002b72:	60cb      	str	r3, [r1, #12]
 8002b74:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002b76:	f7ff fc79 	bl	800246c <HAL_RCC_GetPCLK2Freq>
 8002b7a:	e7ec      	b.n	8002b56 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002b7c:	6860      	ldr	r0, [r4, #4]
 8002b7e:	0843      	lsrs	r3, r0, #1
 8002b80:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002b84:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002b88:	fbb3 f3f0 	udiv	r3, r3, r0
 8002b8c:	e7e9      	b.n	8002b62 <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b8e:	f7ff fb5b 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 8002b92:	e7e0      	b.n	8002b56 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002b94:	6860      	ldr	r0, [r4, #4]
 8002b96:	0843      	lsrs	r3, r0, #1
 8002b98:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002b9c:	e7f4      	b.n	8002b88 <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 8002b9e:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	e7e0      	b.n	8002b66 <UART_SetConfig+0x8e>
    switch (clocksource)
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	d833      	bhi.n	8002c10 <UART_SetConfig+0x138>
 8002ba8:	e8df f003 	tbb	[pc, r3]
 8002bac:	321b1005 	.word	0x321b1005
 8002bb0:	32323227 	.word	0x32323227
 8002bb4:	2a          	.byte	0x2a
 8002bb5:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002bb6:	f7ff fc41 	bl	800243c <HAL_RCC_GetPCLK1Freq>
 8002bba:	6863      	ldr	r3, [r4, #4]
 8002bbc:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002bc0:	fbb0 f0f3 	udiv	r0, r0, r3
 8002bc4:	b280      	uxth	r0, r0
 8002bc6:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bc8:	2000      	movs	r0, #0
        break;
 8002bca:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002bcc:	f7ff fc4e 	bl	800246c <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bd0:	6863      	ldr	r3, [r4, #4]
 8002bd2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002bd6:	fbb0 f0f3 	udiv	r0, r0, r3
 8002bda:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <UART_SetConfig+0x140>)
 8002bdc:	b280      	uxth	r0, r0
 8002bde:	60d8      	str	r0, [r3, #12]
 8002be0:	e7f2      	b.n	8002bc8 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002be2:	6862      	ldr	r2, [r4, #4]
 8002be4:	0853      	lsrs	r3, r2, #1
 8002be6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002bea:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002bee:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bf2:	4a09      	ldr	r2, [pc, #36]	; (8002c18 <UART_SetConfig+0x140>)
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	60d3      	str	r3, [r2, #12]
 8002bf8:	e7e6      	b.n	8002bc8 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bfa:	f7ff fb25 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 8002bfe:	e7e7      	b.n	8002bd0 <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002c00:	6862      	ldr	r2, [r4, #4]
 8002c02:	0853      	lsrs	r3, r2, #1
 8002c04:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002c08:	e7f1      	b.n	8002bee <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c0a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002c0e:	d0c6      	beq.n	8002b9e <UART_SetConfig+0xc6>
        ret = HAL_ERROR;
 8002c10:	2001      	movs	r0, #1
  return ret;
 8002c12:	bd38      	pop	{r3, r4, r5, pc}
 8002c14:	efff69f3 	.word	0xefff69f3
 8002c18:	40013800 	.word	0x40013800
 8002c1c:	080054f8 	.word	0x080054f8
 8002c20:	40004400 	.word	0x40004400

08002c24 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002c26:	07da      	lsls	r2, r3, #31
{
 8002c28:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c2a:	d506      	bpl.n	8002c3a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c2c:	6801      	ldr	r1, [r0, #0]
 8002c2e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002c30:	684a      	ldr	r2, [r1, #4]
 8002c32:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002c36:	4322      	orrs	r2, r4
 8002c38:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c3a:	079c      	lsls	r4, r3, #30
 8002c3c:	d506      	bpl.n	8002c4c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c3e:	6801      	ldr	r1, [r0, #0]
 8002c40:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002c42:	684a      	ldr	r2, [r1, #4]
 8002c44:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c48:	4322      	orrs	r2, r4
 8002c4a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c4c:	0759      	lsls	r1, r3, #29
 8002c4e:	d506      	bpl.n	8002c5e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c50:	6801      	ldr	r1, [r0, #0]
 8002c52:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002c54:	684a      	ldr	r2, [r1, #4]
 8002c56:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c5a:	4322      	orrs	r2, r4
 8002c5c:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c5e:	071a      	lsls	r2, r3, #28
 8002c60:	d506      	bpl.n	8002c70 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c62:	6801      	ldr	r1, [r0, #0]
 8002c64:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002c66:	684a      	ldr	r2, [r1, #4]
 8002c68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c6c:	4322      	orrs	r2, r4
 8002c6e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c70:	06dc      	lsls	r4, r3, #27
 8002c72:	d506      	bpl.n	8002c82 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c74:	6801      	ldr	r1, [r0, #0]
 8002c76:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002c78:	688a      	ldr	r2, [r1, #8]
 8002c7a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c7e:	4322      	orrs	r2, r4
 8002c80:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c82:	0699      	lsls	r1, r3, #26
 8002c84:	d506      	bpl.n	8002c94 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c86:	6801      	ldr	r1, [r0, #0]
 8002c88:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002c8a:	688a      	ldr	r2, [r1, #8]
 8002c8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c90:	4322      	orrs	r2, r4
 8002c92:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c94:	065a      	lsls	r2, r3, #25
 8002c96:	d50f      	bpl.n	8002cb8 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c98:	6801      	ldr	r1, [r0, #0]
 8002c9a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002c9c:	684a      	ldr	r2, [r1, #4]
 8002c9e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002ca2:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ca4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ca8:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002caa:	d105      	bne.n	8002cb8 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002cac:	684a      	ldr	r2, [r1, #4]
 8002cae:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002cb0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002cb4:	4322      	orrs	r2, r4
 8002cb6:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002cb8:	061b      	lsls	r3, r3, #24
 8002cba:	d506      	bpl.n	8002cca <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002cbc:	6802      	ldr	r2, [r0, #0]
 8002cbe:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002cc0:	6853      	ldr	r3, [r2, #4]
 8002cc2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002cc6:	430b      	orrs	r3, r1
 8002cc8:	6053      	str	r3, [r2, #4]
 8002cca:	bd10      	pop	{r4, pc}

08002ccc <UART_WaitOnFlagUntilTimeout>:
{
 8002ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cd0:	9d06      	ldr	r5, [sp, #24]
 8002cd2:	4604      	mov	r4, r0
 8002cd4:	460f      	mov	r7, r1
 8002cd6:	4616      	mov	r6, r2
 8002cd8:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cda:	6821      	ldr	r1, [r4, #0]
 8002cdc:	69ca      	ldr	r2, [r1, #28]
 8002cde:	ea37 0302 	bics.w	r3, r7, r2
 8002ce2:	bf0c      	ite	eq
 8002ce4:	2201      	moveq	r2, #1
 8002ce6:	2200      	movne	r2, #0
 8002ce8:	42b2      	cmp	r2, r6
 8002cea:	d002      	beq.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8002cec:	2000      	movs	r0, #0
}
 8002cee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002cf2:	1c6b      	adds	r3, r5, #1
 8002cf4:	d0f2      	beq.n	8002cdc <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002cf6:	b99d      	cbnz	r5, 8002d20 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002d00:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	f022 0201 	bic.w	r2, r2, #1
 8002d08:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8002d0a:	2320      	movs	r3, #32
 8002d0c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002d10:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002d14:	2300      	movs	r3, #0
 8002d16:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8002d1a:	2003      	movs	r0, #3
 8002d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002d20:	f7fe f8b4 	bl	8000e8c <HAL_GetTick>
 8002d24:	eba0 0008 	sub.w	r0, r0, r8
 8002d28:	4285      	cmp	r5, r0
 8002d2a:	d2d6      	bcs.n	8002cda <UART_WaitOnFlagUntilTimeout+0xe>
 8002d2c:	e7e4      	b.n	8002cf8 <UART_WaitOnFlagUntilTimeout+0x2c>

08002d2e <HAL_UART_Transmit>:
{
 8002d2e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002d32:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002d34:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002d38:	2b20      	cmp	r3, #32
{
 8002d3a:	4604      	mov	r4, r0
 8002d3c:	460d      	mov	r5, r1
 8002d3e:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002d40:	d14c      	bne.n	8002ddc <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8002d42:	2900      	cmp	r1, #0
 8002d44:	d048      	beq.n	8002dd8 <HAL_UART_Transmit+0xaa>
 8002d46:	2a00      	cmp	r2, #0
 8002d48:	d046      	beq.n	8002dd8 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8002d4a:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d044      	beq.n	8002ddc <HAL_UART_Transmit+0xae>
 8002d52:	2301      	movs	r3, #1
 8002d54:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d5c:	2321      	movs	r3, #33	; 0x21
 8002d5e:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8002d62:	f7fe f893 	bl	8000e8c <HAL_GetTick>
    huart->TxXferSize = Size;
 8002d66:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002d6a:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002d6c:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002d70:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002d74:	b292      	uxth	r2, r2
 8002d76:	b962      	cbnz	r2, 8002d92 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d78:	9700      	str	r7, [sp, #0]
 8002d7a:	4633      	mov	r3, r6
 8002d7c:	2140      	movs	r1, #64	; 0x40
 8002d7e:	4620      	mov	r0, r4
 8002d80:	f7ff ffa4 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002d84:	b998      	cbnz	r0, 8002dae <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8002d86:	2320      	movs	r3, #32
 8002d88:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8002d8c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8002d90:	e00e      	b.n	8002db0 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8002d92:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d96:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002da0:	2200      	movs	r2, #0
 8002da2:	4633      	mov	r3, r6
 8002da4:	2180      	movs	r1, #128	; 0x80
 8002da6:	4620      	mov	r0, r4
 8002da8:	f7ff ff90 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002dac:	b118      	cbz	r0, 8002db6 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8002dae:	2003      	movs	r0, #3
}
 8002db0:	b002      	add	sp, #8
 8002db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db6:	68a3      	ldr	r3, [r4, #8]
 8002db8:	6822      	ldr	r2, [r4, #0]
 8002dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dbe:	d107      	bne.n	8002dd0 <HAL_UART_Transmit+0xa2>
 8002dc0:	6923      	ldr	r3, [r4, #16]
 8002dc2:	b92b      	cbnz	r3, 8002dd0 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002dc4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002dc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dcc:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 8002dce:	e7cf      	b.n	8002d70 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002dd0:	782b      	ldrb	r3, [r5, #0]
 8002dd2:	8513      	strh	r3, [r2, #40]	; 0x28
 8002dd4:	3501      	adds	r5, #1
 8002dd6:	e7cb      	b.n	8002d70 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002dd8:	2001      	movs	r0, #1
 8002dda:	e7e9      	b.n	8002db0 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002ddc:	2002      	movs	r0, #2
 8002dde:	e7e7      	b.n	8002db0 <HAL_UART_Transmit+0x82>

08002de0 <UART_CheckIdleState>:
{
 8002de0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002de2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002de4:	2600      	movs	r6, #0
 8002de6:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8002de8:	f7fe f850 	bl	8000e8c <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002df2:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002df4:	d417      	bmi.n	8002e26 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002df6:	6823      	ldr	r3, [r4, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	075b      	lsls	r3, r3, #29
 8002dfc:	d50a      	bpl.n	8002e14 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	2200      	movs	r2, #0
 8002e06:	462b      	mov	r3, r5
 8002e08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	f7ff ff5d 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002e12:	b9a0      	cbnz	r0, 8002e3e <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 8002e14:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002e16:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8002e18:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8002e1c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002e20:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8002e24:	e00c      	b.n	8002e40 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	4632      	mov	r2, r6
 8002e2e:	4603      	mov	r3, r0
 8002e30:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002e34:	4620      	mov	r0, r4
 8002e36:	f7ff ff49 	bl	8002ccc <UART_WaitOnFlagUntilTimeout>
 8002e3a:	2800      	cmp	r0, #0
 8002e3c:	d0db      	beq.n	8002df6 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002e3e:	2003      	movs	r0, #3
}
 8002e40:	b002      	add	sp, #8
 8002e42:	bd70      	pop	{r4, r5, r6, pc}

08002e44 <HAL_UART_Init>:
{
 8002e44:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002e46:	4604      	mov	r4, r0
 8002e48:	b360      	cbz	r0, 8002ea4 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002e4a:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002e4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e52:	b91b      	cbnz	r3, 8002e5c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002e54:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8002e58:	f001 f8fe 	bl	8004058 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002e5c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002e5e:	2324      	movs	r3, #36	; 0x24
 8002e60:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002e64:	6813      	ldr	r3, [r2, #0]
 8002e66:	f023 0301 	bic.w	r3, r3, #1
 8002e6a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e6c:	4620      	mov	r0, r4
 8002e6e:	f7ff fe33 	bl	8002ad8 <UART_SetConfig>
 8002e72:	2801      	cmp	r0, #1
 8002e74:	d016      	beq.n	8002ea4 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e78:	b113      	cbz	r3, 8002e80 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002e7a:	4620      	mov	r0, r4
 8002e7c:	f7ff fed2 	bl	8002c24 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e88:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e90:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002e98:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002e9a:	601a      	str	r2, [r3, #0]
}
 8002e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002ea0:	f7ff bf9e 	b.w	8002de0 <UART_CheckIdleState>
}
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	bd10      	pop	{r4, pc}

08002ea8 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ea8:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002eac:	2b21      	cmp	r3, #33	; 0x21
 8002eae:	d127      	bne.n	8002f00 <UART_Transmit_IT+0x58>
  {
    if(huart->TxXferCount == 0U)
 8002eb0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002eb4:	6802      	ldr	r2, [r0, #0]
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	b94b      	cbnz	r3, 8002ece <UART_Transmit_IT+0x26>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002eba:	6811      	ldr	r1, [r2, #0]
 8002ebc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8002ec0:	6011      	str	r1, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002ec2:	6811      	ldr	r1, [r2, #0]
 8002ec4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8002ec8:	6011      	str	r1, [r2, #0]
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;

      return HAL_OK;
 8002eca:	2000      	movs	r0, #0
 8002ecc:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ece:	6883      	ldr	r3, [r0, #8]
 8002ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002ed6:	d10e      	bne.n	8002ef6 <UART_Transmit_IT+0x4e>
 8002ed8:	6901      	ldr	r1, [r0, #16]
 8002eda:	b961      	cbnz	r1, 8002ef6 <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002edc:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002ee0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002ee4:	8511      	strh	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002ee6:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8002ee8:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002eec:	3b01      	subs	r3, #1
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
 8002ef4:	e7e9      	b.n	8002eca <UART_Transmit_IT+0x22>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002ef6:	1c59      	adds	r1, r3, #1
 8002ef8:	64c1      	str	r1, [r0, #76]	; 0x4c
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	8513      	strh	r3, [r2, #40]	; 0x28
 8002efe:	e7f3      	b.n	8002ee8 <UART_Transmit_IT+0x40>
    }
  }
  else
  {
    return HAL_BUSY;
 8002f00:	2002      	movs	r0, #2
  }
}
 8002f02:	4770      	bx	lr

08002f04 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002f04:	6801      	ldr	r1, [r0, #0]
{
 8002f06:	b508      	push	{r3, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002f08:	680b      	ldr	r3, [r1, #0]
 8002f0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f0e:	600b      	str	r3, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f10:	2320      	movs	r3, #32
 8002f12:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8002f16:	f7ff fdd3 	bl	8002ac0 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	bd08      	pop	{r3, pc}

08002f1e <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f1e:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002f22:	2b22      	cmp	r3, #34	; 0x22
{
 8002f24:	b510      	push	{r4, lr}
 8002f26:	6803      	ldr	r3, [r0, #0]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f28:	d129      	bne.n	8002f7e <UART_Receive_IT+0x60>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002f2a:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f2c:	6883      	ldr	r3, [r0, #8]
  uint16_t  uhMask = huart->Mask;
 8002f2e:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f36:	ea02 0201 	and.w	r2, r2, r1
 8002f3a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002f3c:	d11b      	bne.n	8002f76 <UART_Receive_IT+0x58>
 8002f3e:	6901      	ldr	r1, [r0, #16]
 8002f40:	b9c9      	cbnz	r1, 8002f76 <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8002f42:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2U;
 8002f46:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8002f48:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8002f4c:	3c01      	subs	r4, #1
 8002f4e:	b2a4      	uxth	r4, r4
 8002f50:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 8002f54:	b96c      	cbnz	r4, 8002f72 <UART_Receive_IT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f56:	6803      	ldr	r3, [r0, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002f5e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f60:	689a      	ldr	r2, [r3, #8]
 8002f62:	f022 0201 	bic.w	r2, r2, #1
 8002f66:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f68:	2320      	movs	r3, #32
 8002f6a:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 8002f6e:	f000 f9df 	bl	8003330 <HAL_UART_RxCpltCallback>

      return HAL_OK;
    }

    return HAL_OK;
 8002f72:	2000      	movs	r0, #0
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8002f74:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002f76:	1c59      	adds	r1, r3, #1
 8002f78:	6541      	str	r1, [r0, #84]	; 0x54
 8002f7a:	701a      	strb	r2, [r3, #0]
 8002f7c:	e7e4      	b.n	8002f48 <UART_Receive_IT+0x2a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002f7e:	699a      	ldr	r2, [r3, #24]
 8002f80:	f042 0208 	orr.w	r2, r2, #8
 8002f84:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8002f86:	2002      	movs	r0, #2
 8002f88:	bd10      	pop	{r4, pc}
	...

08002f8c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002f8c:	6802      	ldr	r2, [r0, #0]
 8002f8e:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f90:	6811      	ldr	r1, [r2, #0]
{
 8002f92:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002f94:	f013 050f 	ands.w	r5, r3, #15
{
 8002f98:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002f9a:	d107      	bne.n	8002fac <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f9c:	069e      	lsls	r6, r3, #26
 8002f9e:	d505      	bpl.n	8002fac <HAL_UART_IRQHandler+0x20>
 8002fa0:	068e      	lsls	r6, r1, #26
 8002fa2:	d503      	bpl.n	8002fac <HAL_UART_IRQHandler+0x20>
}
 8002fa4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002fa8:	f7ff bfb9 	b.w	8002f1e <UART_Receive_IT>
  cr3its = READ_REG(huart->Instance->CR3);
 8002fac:	6890      	ldr	r0, [r2, #8]
  if(   (errorflags != RESET)
 8002fae:	2d00      	cmp	r5, #0
 8002fb0:	d05c      	beq.n	800306c <HAL_UART_IRQHandler+0xe0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8002fb2:	f010 0501 	ands.w	r5, r0, #1
 8002fb6:	d102      	bne.n	8002fbe <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002fb8:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002fbc:	d056      	beq.n	800306c <HAL_UART_IRQHandler+0xe0>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002fbe:	07d8      	lsls	r0, r3, #31
 8002fc0:	d507      	bpl.n	8002fd2 <HAL_UART_IRQHandler+0x46>
 8002fc2:	05ce      	lsls	r6, r1, #23
 8002fc4:	d505      	bpl.n	8002fd2 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002fc6:	2001      	movs	r0, #1
 8002fc8:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002fca:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002fcc:	f040 0001 	orr.w	r0, r0, #1
 8002fd0:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fd2:	0798      	lsls	r0, r3, #30
 8002fd4:	d506      	bpl.n	8002fe4 <HAL_UART_IRQHandler+0x58>
 8002fd6:	b12d      	cbz	r5, 8002fe4 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002fd8:	2002      	movs	r0, #2
 8002fda:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fdc:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002fde:	f040 0004 	orr.w	r0, r0, #4
 8002fe2:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fe4:	075e      	lsls	r6, r3, #29
 8002fe6:	d506      	bpl.n	8002ff6 <HAL_UART_IRQHandler+0x6a>
 8002fe8:	b12d      	cbz	r5, 8002ff6 <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002fea:	2004      	movs	r0, #4
 8002fec:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fee:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002ff0:	f040 0002 	orr.w	r0, r0, #2
 8002ff4:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002ff6:	0718      	lsls	r0, r3, #28
 8002ff8:	d507      	bpl.n	800300a <HAL_UART_IRQHandler+0x7e>
 8002ffa:	068e      	lsls	r6, r1, #26
 8002ffc:	d400      	bmi.n	8003000 <HAL_UART_IRQHandler+0x74>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002ffe:	b125      	cbz	r5, 800300a <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8003000:	2008      	movs	r0, #8
 8003002:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003004:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003006:	4302      	orrs	r2, r0
 8003008:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800300a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800300c:	2a00      	cmp	r2, #0
 800300e:	d050      	beq.n	80030b2 <HAL_UART_IRQHandler+0x126>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003010:	0698      	lsls	r0, r3, #26
 8003012:	d504      	bpl.n	800301e <HAL_UART_IRQHandler+0x92>
 8003014:	068a      	lsls	r2, r1, #26
 8003016:	d502      	bpl.n	800301e <HAL_UART_IRQHandler+0x92>
        UART_Receive_IT(huart);
 8003018:	4620      	mov	r0, r4
 800301a:	f7ff ff80 	bl	8002f1e <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800301e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003020:	071b      	lsls	r3, r3, #28
        UART_EndRxTransfer(huart);
 8003022:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003024:	d404      	bmi.n	8003030 <HAL_UART_IRQHandler+0xa4>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800302a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800302e:	d019      	beq.n	8003064 <HAL_UART_IRQHandler+0xd8>
        UART_EndRxTransfer(huart);
 8003030:	f7ff fcf5 	bl	8002a1e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003034:	6823      	ldr	r3, [r4, #0]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	0656      	lsls	r6, r2, #25
 800303a:	d50f      	bpl.n	800305c <HAL_UART_IRQHandler+0xd0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800303c:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800303e:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003040:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003044:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8003046:	b148      	cbz	r0, 800305c <HAL_UART_IRQHandler+0xd0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003048:	4b1a      	ldr	r3, [pc, #104]	; (80030b4 <HAL_UART_IRQHandler+0x128>)
 800304a:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800304c:	f7fe fd5d 	bl	8001b0a <HAL_DMA_Abort_IT>
 8003050:	b378      	cbz	r0, 80030b2 <HAL_UART_IRQHandler+0x126>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003052:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 8003054:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003058:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800305a:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800305c:	4620      	mov	r0, r4
 800305e:	f7ff fd30 	bl	8002ac2 <HAL_UART_ErrorCallback>
 8003062:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003064:	f7ff fd2d 	bl	8002ac2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003068:	66e5      	str	r5, [r4, #108]	; 0x6c
 800306a:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 800306c:	02dd      	lsls	r5, r3, #11
 800306e:	d50e      	bpl.n	800308e <HAL_UART_IRQHandler+0x102>
 8003070:	0246      	lsls	r6, r0, #9
 8003072:	d50c      	bpl.n	800308e <HAL_UART_IRQHandler+0x102>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8003074:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003078:	6213      	str	r3, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 800307a:	2320      	movs	r3, #32
 800307c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    HAL_UARTEx_WakeupCallback(huart);
 8003080:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8003082:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 8003086:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800308a:	f000 b815 	b.w	80030b8 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800308e:	061d      	lsls	r5, r3, #24
 8003090:	d506      	bpl.n	80030a0 <HAL_UART_IRQHandler+0x114>
 8003092:	0608      	lsls	r0, r1, #24
 8003094:	d504      	bpl.n	80030a0 <HAL_UART_IRQHandler+0x114>
    UART_Transmit_IT(huart);
 8003096:	4620      	mov	r0, r4
}
 8003098:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 800309c:	f7ff bf04 	b.w	8002ea8 <UART_Transmit_IT>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80030a0:	065a      	lsls	r2, r3, #25
 80030a2:	d506      	bpl.n	80030b2 <HAL_UART_IRQHandler+0x126>
 80030a4:	064b      	lsls	r3, r1, #25
 80030a6:	d504      	bpl.n	80030b2 <HAL_UART_IRQHandler+0x126>
    UART_EndTransmit_IT(huart);
 80030a8:	4620      	mov	r0, r4
}
 80030aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_EndTransmit_IT(huart);
 80030ae:	f7ff bf29 	b.w	8002f04 <UART_EndTransmit_IT>
 80030b2:	bd70      	pop	{r4, r5, r6, pc}
 80030b4:	08002ac5 	.word	0x08002ac5

080030b8 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80030b8:	4770      	bx	lr
	...

080030bc <uart_comms>:
extern TIM_HandleTypeDef htim2;
extern UART_HandleTypeDef huart1;
extern ADC_HandleTypeDef hadc1;


void uart_comms(){
 80030bc:	b570      	push	{r4, r5, r6, lr}
	HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 80030be:	4c8d      	ldr	r4, [pc, #564]	; (80032f4 <uart_comms+0x238>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	4621      	mov	r1, r4
 80030c4:	488c      	ldr	r0, [pc, #560]	; (80032f8 <uart_comms+0x23c>)
 80030c6:	f7ff fcb7 	bl	8002a38 <HAL_UART_Receive_IT>
	rx_flag = 0;
 80030ca:	2200      	movs	r2, #0
 80030cc:	4b8b      	ldr	r3, [pc, #556]	; (80032fc <uart_comms+0x240>)
 80030ce:	701a      	strb	r2, [r3, #0]
	uart_command[uart_counter] = rx_buffer;
 80030d0:	4b8b      	ldr	r3, [pc, #556]	; (8003300 <uart_comms+0x244>)
 80030d2:	4a8c      	ldr	r2, [pc, #560]	; (8003304 <uart_comms+0x248>)
 80030d4:	7812      	ldrb	r2, [r2, #0]
 80030d6:	6819      	ldr	r1, [r3, #0]
 80030d8:	7820      	ldrb	r0, [r4, #0]
 80030da:	5488      	strb	r0, [r1, r2]
	if(uart_command[0] == '$'){
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	781a      	ldrb	r2, [r3, #0]
 80030e0:	2a24      	cmp	r2, #36	; 0x24
 80030e2:	d00a      	beq.n	80030fa <uart_comms+0x3e>

	uart_counter += 1;
	}

	if(uart_command[0] == '$' && uart_command[uart_counter-1] == '\n' && uart_command[uart_counter - 2] == '\r' && uart_counter > 2){
 80030e4:	781a      	ldrb	r2, [r3, #0]
 80030e6:	2a24      	cmp	r2, #36	; 0x24
 80030e8:	d00c      	beq.n	8003104 <uart_comms+0x48>
				 }
				memset(uart_command,0x00, 40);
				memset(return_value,0x00, 15);
				uart_counter = 0;
		  }
		  else if(uart_counter > 39 ){
 80030ea:	4b86      	ldr	r3, [pc, #536]	; (8003304 <uart_comms+0x248>)
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2b27      	cmp	r3, #39	; 0x27
 80030f0:	d902      	bls.n	80030f8 <uart_comms+0x3c>
			  uart_counter = 0;
 80030f2:	2200      	movs	r2, #0
 80030f4:	4b83      	ldr	r3, [pc, #524]	; (8003304 <uart_comms+0x248>)
 80030f6:	701a      	strb	r2, [r3, #0]
 80030f8:	bd70      	pop	{r4, r5, r6, pc}
	uart_counter += 1;
 80030fa:	4982      	ldr	r1, [pc, #520]	; (8003304 <uart_comms+0x248>)
 80030fc:	780a      	ldrb	r2, [r1, #0]
 80030fe:	3201      	adds	r2, #1
 8003100:	700a      	strb	r2, [r1, #0]
 8003102:	e7ef      	b.n	80030e4 <uart_comms+0x28>
	if(uart_command[0] == '$' && uart_command[uart_counter-1] == '\n' && uart_command[uart_counter - 2] == '\r' && uart_counter > 2){
 8003104:	4a7f      	ldr	r2, [pc, #508]	; (8003304 <uart_comms+0x248>)
 8003106:	7812      	ldrb	r2, [r2, #0]
 8003108:	1899      	adds	r1, r3, r2
 800310a:	f811 1c01 	ldrb.w	r1, [r1, #-1]
 800310e:	290a      	cmp	r1, #10
 8003110:	d1eb      	bne.n	80030ea <uart_comms+0x2e>
 8003112:	1899      	adds	r1, r3, r2
 8003114:	f811 1c02 	ldrb.w	r1, [r1, #-2]
 8003118:	290d      	cmp	r1, #13
 800311a:	d1e6      	bne.n	80030ea <uart_comms+0x2e>
 800311c:	2a02      	cmp	r2, #2
 800311e:	d9e4      	bls.n	80030ea <uart_comms+0x2e>
		switch(uart_command[1]){
 8003120:	785a      	ldrb	r2, [r3, #1]
 8003122:	3a41      	subs	r2, #65	; 0x41
 8003124:	2a09      	cmp	r2, #9
 8003126:	d828      	bhi.n	800317a <uart_comms+0xbe>
 8003128:	e8df f012 	tbh	[pc, r2, lsl #1]
 800312c:	0038000a 	.word	0x0038000a
 8003130:	00660048 	.word	0x00660048
 8003134:	00860076 	.word	0x00860076
 8003138:	00c800a9 	.word	0x00c800a9
 800313c:	00da00d1 	.word	0x00da00d1
				memcpy(studentnumber, uart_command, 2 );
 8003140:	4a71      	ldr	r2, [pc, #452]	; (8003308 <uart_comms+0x24c>)
 8003142:	6811      	ldr	r1, [r2, #0]
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	800b      	strh	r3, [r1, #0]
				memcpy(studentnumber+2,comma,1);
 8003148:	6813      	ldr	r3, [r2, #0]
 800314a:	4970      	ldr	r1, [pc, #448]	; (800330c <uart_comms+0x250>)
 800314c:	7809      	ldrb	r1, [r1, #0]
 800314e:	7099      	strb	r1, [r3, #2]
				memcpy(studentnumber+3 ,studentnumber1,8 );
 8003150:	6813      	ldr	r3, [r2, #0]
 8003152:	496f      	ldr	r1, [pc, #444]	; (8003310 <uart_comms+0x254>)
 8003154:	6808      	ldr	r0, [r1, #0]
 8003156:	6849      	ldr	r1, [r1, #4]
 8003158:	f8c3 0003 	str.w	r0, [r3, #3]
 800315c:	f8c3 1007 	str.w	r1, [r3, #7]
				memcpy(studentnumber+11,endSimbol,sizeof(endSimbol));
 8003160:	6811      	ldr	r1, [r2, #0]
 8003162:	4b6c      	ldr	r3, [pc, #432]	; (8003314 <uart_comms+0x258>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f8c1 200b 	str.w	r2, [r1, #11]
 800316c:	f8c1 300f 	str.w	r3, [r1, #15]
				HAL_UART_Transmit(&huart1, ((uint8_t*)studentnumber), 13, 10);
 8003170:	230a      	movs	r3, #10
 8003172:	220d      	movs	r2, #13
 8003174:	4860      	ldr	r0, [pc, #384]	; (80032f8 <uart_comms+0x23c>)
 8003176:	f7ff fdda 	bl	8002d2e <HAL_UART_Transmit>
				memset(uart_command,0x00, 40);
 800317a:	2228      	movs	r2, #40	; 0x28
 800317c:	2100      	movs	r1, #0
 800317e:	4b60      	ldr	r3, [pc, #384]	; (8003300 <uart_comms+0x244>)
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	f001 f850 	bl	8004226 <memset>
				memset(return_value,0x00, 15);
 8003186:	4b64      	ldr	r3, [pc, #400]	; (8003318 <uart_comms+0x25c>)
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	2300      	movs	r3, #0
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	6053      	str	r3, [r2, #4]
 8003190:	6093      	str	r3, [r2, #8]
 8003192:	f8c2 300b 	str.w	r3, [r2, #11]
				uart_counter = 0;
 8003196:	4a5b      	ldr	r2, [pc, #364]	; (8003304 <uart_comms+0x248>)
 8003198:	7013      	strb	r3, [r2, #0]
 800319a:	bd70      	pop	{r4, r5, r6, pc}
					memcpy(return_value, uart_command, 2);
 800319c:	495e      	ldr	r1, [pc, #376]	; (8003318 <uart_comms+0x25c>)
 800319e:	680a      	ldr	r2, [r1, #0]
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	8013      	strh	r3, [r2, #0]
					memcpy(return_value+2, endSimbol,2 );
 80031a4:	680b      	ldr	r3, [r1, #0]
 80031a6:	4a5b      	ldr	r2, [pc, #364]	; (8003314 <uart_comms+0x258>)
 80031a8:	8812      	ldrh	r2, [r2, #0]
 80031aa:	805a      	strh	r2, [r3, #2]
					HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 80031ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031b0:	2204      	movs	r2, #4
 80031b2:	6809      	ldr	r1, [r1, #0]
 80031b4:	4850      	ldr	r0, [pc, #320]	; (80032f8 <uart_comms+0x23c>)
 80031b6:	f7ff fdba 	bl	8002d2e <HAL_UART_Transmit>
 80031ba:	e7de      	b.n	800317a <uart_comms+0xbe>
					 memcpy(return_value, uart_command, 2);
 80031bc:	4956      	ldr	r1, [pc, #344]	; (8003318 <uart_comms+0x25c>)
 80031be:	680a      	ldr	r2, [r1, #0]
 80031c0:	881b      	ldrh	r3, [r3, #0]
 80031c2:	8013      	strh	r3, [r2, #0]
					 memcpy(return_value+2, endSimbol,2 );
 80031c4:	680b      	ldr	r3, [r1, #0]
 80031c6:	4a53      	ldr	r2, [pc, #332]	; (8003314 <uart_comms+0x258>)
 80031c8:	8812      	ldrh	r2, [r2, #0]
 80031ca:	805a      	strh	r2, [r3, #2]
					 HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 80031cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031d0:	2204      	movs	r2, #4
 80031d2:	6809      	ldr	r1, [r1, #0]
 80031d4:	4848      	ldr	r0, [pc, #288]	; (80032f8 <uart_comms+0x23c>)
 80031d6:	f7ff fdaa 	bl	8002d2e <HAL_UART_Transmit>
					 if(uart_command[2]=='0'){
 80031da:	4b49      	ldr	r3, [pc, #292]	; (8003300 <uart_comms+0x244>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	789b      	ldrb	r3, [r3, #2]
 80031e0:	2b30      	cmp	r3, #48	; 0x30
 80031e2:	d005      	beq.n	80031f0 <uart_comms+0x134>
					 else if(uart_command[2] == '1'){
 80031e4:	2b31      	cmp	r3, #49	; 0x31
 80031e6:	d1c8      	bne.n	800317a <uart_comms+0xbe>
						auto_heating = 1;	// auto heating on
 80031e8:	2201      	movs	r2, #1
 80031ea:	4b4c      	ldr	r3, [pc, #304]	; (800331c <uart_comms+0x260>)
 80031ec:	701a      	strb	r2, [r3, #0]
 80031ee:	e7c4      	b.n	800317a <uart_comms+0xbe>
						auto_heating = 0;	// auto heating off
 80031f0:	2200      	movs	r2, #0
 80031f2:	4b4a      	ldr	r3, [pc, #296]	; (800331c <uart_comms+0x260>)
 80031f4:	701a      	strb	r2, [r3, #0]
 80031f6:	e7c0      	b.n	800317a <uart_comms+0xbe>
					 memcpy(return_value, uart_command, 2);
 80031f8:	4947      	ldr	r1, [pc, #284]	; (8003318 <uart_comms+0x25c>)
 80031fa:	680a      	ldr	r2, [r1, #0]
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	8013      	strh	r3, [r2, #0]
					 memcpy(return_value+2, endSimbol,2 );
 8003200:	680b      	ldr	r3, [r1, #0]
 8003202:	4a44      	ldr	r2, [pc, #272]	; (8003314 <uart_comms+0x258>)
 8003204:	8812      	ldrh	r2, [r2, #0]
 8003206:	805a      	strh	r2, [r3, #2]
					 HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 8003208:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800320c:	2204      	movs	r2, #4
 800320e:	6809      	ldr	r1, [r1, #0]
 8003210:	4839      	ldr	r0, [pc, #228]	; (80032f8 <uart_comms+0x23c>)
 8003212:	f7ff fd8c 	bl	8002d2e <HAL_UART_Transmit>
 8003216:	e7b0      	b.n	800317a <uart_comms+0xbe>
					 memcpy(return_value, uart_command, 2);
 8003218:	493f      	ldr	r1, [pc, #252]	; (8003318 <uart_comms+0x25c>)
 800321a:	680a      	ldr	r2, [r1, #0]
 800321c:	881b      	ldrh	r3, [r3, #0]
 800321e:	8013      	strh	r3, [r2, #0]
					 memcpy(return_value+2, endSimbol,2 );
 8003220:	680b      	ldr	r3, [r1, #0]
 8003222:	4a3c      	ldr	r2, [pc, #240]	; (8003314 <uart_comms+0x258>)
 8003224:	8812      	ldrh	r2, [r2, #0]
 8003226:	805a      	strh	r2, [r3, #2]
					 HAL_UART_Transmit(&huart1, return_value, sizeof(return_value), 1000);
 8003228:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800322c:	2204      	movs	r2, #4
 800322e:	6809      	ldr	r1, [r1, #0]
 8003230:	4831      	ldr	r0, [pc, #196]	; (80032f8 <uart_comms+0x23c>)
 8003232:	f7ff fd7c 	bl	8002d2e <HAL_UART_Transmit>
 8003236:	e7a0      	b.n	800317a <uart_comms+0xbe>
					 memcpy(return_value, uart_command,2);
 8003238:	4937      	ldr	r1, [pc, #220]	; (8003318 <uart_comms+0x25c>)
 800323a:	680a      	ldr	r2, [r1, #0]
 800323c:	881b      	ldrh	r3, [r3, #0]
 800323e:	8013      	strh	r3, [r2, #0]
					 memcpy(return_value+2,endSimbol, 2);
 8003240:	680b      	ldr	r3, [r1, #0]
 8003242:	4a34      	ldr	r2, [pc, #208]	; (8003314 <uart_comms+0x258>)
 8003244:	8812      	ldrh	r2, [r2, #0]
 8003246:	805a      	strh	r2, [r3, #2]
					HAL_UART_Transmit(&huart1,(uint8_t*)return_value, sizeof(return_value), 1000);
 8003248:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800324c:	2204      	movs	r2, #4
 800324e:	6809      	ldr	r1, [r1, #0]
 8003250:	4829      	ldr	r0, [pc, #164]	; (80032f8 <uart_comms+0x23c>)
 8003252:	f7ff fd6c 	bl	8002d2e <HAL_UART_Transmit>
					 sizeOfTemp = uart_counter - 5;
 8003256:	4b2b      	ldr	r3, [pc, #172]	; (8003304 <uart_comms+0x248>)
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	3b05      	subs	r3, #5
 800325c:	4a30      	ldr	r2, [pc, #192]	; (8003320 <uart_comms+0x264>)
 800325e:	7013      	strb	r3, [r2, #0]
					 memset(set_temp, 0x00, 4);
 8003260:	4c30      	ldr	r4, [pc, #192]	; (8003324 <uart_comms+0x268>)
 8003262:	6823      	ldr	r3, [r4, #0]
 8003264:	2100      	movs	r1, #0
 8003266:	6019      	str	r1, [r3, #0]
					 memcpy(set_temp, uart_command+3, sizeOfTemp * sizeof(uint8_t) );
 8003268:	4b25      	ldr	r3, [pc, #148]	; (8003300 <uart_comms+0x244>)
 800326a:	6819      	ldr	r1, [r3, #0]
 800326c:	7812      	ldrb	r2, [r2, #0]
 800326e:	3103      	adds	r1, #3
 8003270:	6820      	ldr	r0, [r4, #0]
 8003272:	f000 ffcd 	bl	8004210 <memcpy>
					 segment_val =set_temp;
 8003276:	6822      	ldr	r2, [r4, #0]
 8003278:	4b2b      	ldr	r3, [pc, #172]	; (8003328 <uart_comms+0x26c>)
 800327a:	601a      	str	r2, [r3, #0]
					break;
 800327c:	e77d      	b.n	800317a <uart_comms+0xbe>
					 memcpy(return_value, uart_command, 2);
 800327e:	4c26      	ldr	r4, [pc, #152]	; (8003318 <uart_comms+0x25c>)
 8003280:	6822      	ldr	r2, [r4, #0]
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	8013      	strh	r3, [r2, #0]
					 memcpy(return_value+2, comma, 1);
 8003286:	6823      	ldr	r3, [r4, #0]
 8003288:	4a20      	ldr	r2, [pc, #128]	; (800330c <uart_comms+0x250>)
 800328a:	7812      	ldrb	r2, [r2, #0]
 800328c:	709a      	strb	r2, [r3, #2]
					 memcpy(return_value+3, set_temp, sizeOfTemp * sizeof(uint8_t));
 800328e:	6820      	ldr	r0, [r4, #0]
 8003290:	4e23      	ldr	r6, [pc, #140]	; (8003320 <uart_comms+0x264>)
 8003292:	7835      	ldrb	r5, [r6, #0]
 8003294:	462a      	mov	r2, r5
 8003296:	4b23      	ldr	r3, [pc, #140]	; (8003324 <uart_comms+0x268>)
 8003298:	6819      	ldr	r1, [r3, #0]
 800329a:	3003      	adds	r0, #3
 800329c:	f000 ffb8 	bl	8004210 <memcpy>
					 memcpy(return_value+3+sizeOfTemp * sizeof(uint8_t),endSimbol, 2);
 80032a0:	6823      	ldr	r3, [r4, #0]
 80032a2:	3503      	adds	r5, #3
 80032a4:	4a1b      	ldr	r2, [pc, #108]	; (8003314 <uart_comms+0x258>)
 80032a6:	8812      	ldrh	r2, [r2, #0]
 80032a8:	535a      	strh	r2, [r3, r5]
					HAL_UART_Transmit(&huart1,(uint8_t*)return_value, (2+3+sizeOfTemp)*sizeof(uint8_t), 1000);
 80032aa:	7832      	ldrb	r2, [r6, #0]
 80032ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032b0:	3205      	adds	r2, #5
 80032b2:	6821      	ldr	r1, [r4, #0]
 80032b4:	4810      	ldr	r0, [pc, #64]	; (80032f8 <uart_comms+0x23c>)
 80032b6:	f7ff fd3a 	bl	8002d2e <HAL_UART_Transmit>
					 break;
 80032ba:	e75e      	b.n	800317a <uart_comms+0xbe>
					HAL_UART_Transmit(&huart1,return_value, sizeof(return_value)+1, 1000);
 80032bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032c0:	2205      	movs	r2, #5
 80032c2:	4915      	ldr	r1, [pc, #84]	; (8003318 <uart_comms+0x25c>)
 80032c4:	6809      	ldr	r1, [r1, #0]
 80032c6:	480c      	ldr	r0, [pc, #48]	; (80032f8 <uart_comms+0x23c>)
 80032c8:	f7ff fd31 	bl	8002d2e <HAL_UART_Transmit>
					 break;
 80032cc:	e755      	b.n	800317a <uart_comms+0xbe>
					HAL_UART_Transmit(&huart1,(uint8_t*)time, sizeof(time), 1000);
 80032ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032d2:	2204      	movs	r2, #4
 80032d4:	4915      	ldr	r1, [pc, #84]	; (800332c <uart_comms+0x270>)
 80032d6:	6809      	ldr	r1, [r1, #0]
 80032d8:	4807      	ldr	r0, [pc, #28]	; (80032f8 <uart_comms+0x23c>)
 80032da:	f7ff fd28 	bl	8002d2e <HAL_UART_Transmit>
					 break;
 80032de:	e74c      	b.n	800317a <uart_comms+0xbe>
					HAL_UART_Transmit(&huart1,return_value, sizeof(return_value), 1000);
 80032e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032e4:	2204      	movs	r2, #4
 80032e6:	490c      	ldr	r1, [pc, #48]	; (8003318 <uart_comms+0x25c>)
 80032e8:	6809      	ldr	r1, [r1, #0]
 80032ea:	4803      	ldr	r0, [pc, #12]	; (80032f8 <uart_comms+0x23c>)
 80032ec:	f7ff fd1f 	bl	8002d2e <HAL_UART_Transmit>
					 break;
 80032f0:	e743      	b.n	800317a <uart_comms+0xbe>
 80032f2:	bf00      	nop
 80032f4:	2000025c 	.word	0x2000025c
 80032f8:	20000164 	.word	0x20000164
 80032fc:	200000dc 	.word	0x200000dc
 8003300:	200000ec 	.word	0x200000ec
 8003304:	200000f0 	.word	0x200000f0
 8003308:	20000258 	.word	0x20000258
 800330c:	20000004 	.word	0x20000004
 8003310:	20000010 	.word	0x20000010
 8003314:	20000008 	.word	0x20000008
 8003318:	200000d8 	.word	0x200000d8
 800331c:	200000cc 	.word	0x200000cc
 8003320:	200000e8 	.word	0x200000e8
 8003324:	200000e4 	.word	0x200000e4
 8003328:	200000e0 	.word	0x200000e0
 800332c:	20000018 	.word	0x20000018

08003330 <HAL_UART_RxCpltCallback>:
		segment_counter = 0;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
		rx_flag = 1;
 8003330:	2201      	movs	r2, #1
 8003332:	4b01      	ldr	r3, [pc, #4]	; (8003338 <HAL_UART_RxCpltCallback+0x8>)
 8003334:	701a      	strb	r2, [r3, #0]
 8003336:	4770      	bx	lr
 8003338:	200000dc 	.word	0x200000dc

0800333c <init_peripherals>:

}

void init_peripherals(){
 800333c:	b510      	push	{r4, lr}

	//A
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); 		// 7_SEG_1
 800333e:	2201      	movs	r2, #1
 8003340:	2120      	movs	r1, #32
 8003342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003346:	f7fe fd07 	bl	8001d58 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);		// 7_SEG_3
 800334a:	2201      	movs	r2, #1
 800334c:	2180      	movs	r1, #128	; 0x80
 800334e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003352:	f7fe fd01 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);		// 7_SEG_7
 8003356:	2201      	movs	r2, #1
 8003358:	f44f 7180 	mov.w	r1, #256	; 0x100
 800335c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003360:	f7fe fcfa 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);		// 7_SEG_6
 8003364:	2201      	movs	r2, #1
 8003366:	f44f 7100 	mov.w	r1, #512	; 0x200
 800336a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800336e:	f7fe fcf3 	bl	8001d58 <HAL_GPIO_WritePin>

	// B
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 8003372:	4c28      	ldr	r4, [pc, #160]	; (8003414 <init_peripherals+0xd8>)
 8003374:	2201      	movs	r2, #1
 8003376:	2108      	movs	r1, #8
 8003378:	4620      	mov	r0, r4
 800337a:	f7fe fced 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 800337e:	2201      	movs	r2, #1
 8003380:	2110      	movs	r1, #16
 8003382:	4620      	mov	r0, r4
 8003384:	f7fe fce8 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 8003388:	2201      	movs	r2, #1
 800338a:	2120      	movs	r1, #32
 800338c:	4620      	mov	r0, r4
 800338e:	f7fe fce3 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);		// 7_SEG_4
 8003392:	2201      	movs	r2, #1
 8003394:	2140      	movs	r1, #64	; 0x40
 8003396:	4620      	mov	r0, r4
 8003398:	f7fe fcde 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 800339c:	2201      	movs	r2, #1
 800339e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033a2:	4620      	mov	r0, r4
 80033a4:	f7fe fcd8 	bl	8001d58 <HAL_GPIO_WritePin>
	// C
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);		// 7_SEG_5
 80033a8:	2201      	movs	r2, #1
 80033aa:	2180      	movs	r1, #128	; 0x80
 80033ac:	481a      	ldr	r0, [pc, #104]	; (8003418 <init_peripherals+0xdc>)
 80033ae:	f7fe fcd3 	bl	8001d58 <HAL_GPIO_WritePin>

	  studentnumber = (uint8_t*)malloc(15);
 80033b2:	200f      	movs	r0, #15
 80033b4:	f000 ff24 	bl	8004200 <malloc>
 80033b8:	4b18      	ldr	r3, [pc, #96]	; (800341c <init_peripherals+0xe0>)
 80033ba:	6018      	str	r0, [r3, #0]
	  memset(studentnumber, 0x00, 15);
 80033bc:	2400      	movs	r4, #0
 80033be:	6004      	str	r4, [r0, #0]
 80033c0:	6044      	str	r4, [r0, #4]
 80033c2:	6084      	str	r4, [r0, #8]
 80033c4:	f8c0 400b 	str.w	r4, [r0, #11]
	  return_value = (uint8_t*)malloc(15);
 80033c8:	200f      	movs	r0, #15
 80033ca:	f000 ff19 	bl	8004200 <malloc>
 80033ce:	4b14      	ldr	r3, [pc, #80]	; (8003420 <init_peripherals+0xe4>)
 80033d0:	6018      	str	r0, [r3, #0]
	  memset(return_value, 0x00, 15);
 80033d2:	6004      	str	r4, [r0, #0]
 80033d4:	6044      	str	r4, [r0, #4]
 80033d6:	6084      	str	r4, [r0, #8]
 80033d8:	f8c0 400b 	str.w	r4, [r0, #11]
	  uart_command = (uint8_t*)malloc(40);
 80033dc:	2028      	movs	r0, #40	; 0x28
 80033de:	f000 ff0f 	bl	8004200 <malloc>
 80033e2:	4b10      	ldr	r3, [pc, #64]	; (8003424 <init_peripherals+0xe8>)
 80033e4:	6018      	str	r0, [r3, #0]
	  memset(uart_command, 0x00, 40);
 80033e6:	2228      	movs	r2, #40	; 0x28
 80033e8:	4621      	mov	r1, r4
 80033ea:	f000 ff1c 	bl	8004226 <memset>
	  set_temp = (uint8_t*)malloc(3);
 80033ee:	2003      	movs	r0, #3
 80033f0:	f000 ff06 	bl	8004200 <malloc>
 80033f4:	4b0c      	ldr	r3, [pc, #48]	; (8003428 <init_peripherals+0xec>)
 80033f6:	6018      	str	r0, [r3, #0]
	  memset(set_temp, 0x00, 4);
 80033f8:	6004      	str	r4, [r0, #0]
	  segment_val =set_temp;
 80033fa:	4b0c      	ldr	r3, [pc, #48]	; (800342c <init_peripherals+0xf0>)
 80033fc:	6018      	str	r0, [r3, #0]
//	  memset(segment_val, 0x00, 4);

	  ADC1_buffer = (uint32_t*)malloc(4*sizeof(uint32_t));
 80033fe:	2010      	movs	r0, #16
 8003400:	f000 fefe 	bl	8004200 <malloc>
 8003404:	4b0a      	ldr	r3, [pc, #40]	; (8003430 <init_peripherals+0xf4>)
 8003406:	6018      	str	r0, [r3, #0]
	  memset(ADC1_buffer, 0x00, 4);
 8003408:	6004      	str	r4, [r0, #0]


	HAL_TIM_Base_Start_IT(&htim2);
 800340a:	480a      	ldr	r0, [pc, #40]	; (8003434 <init_peripherals+0xf8>)
 800340c:	f7ff f8fe 	bl	800260c <HAL_TIM_Base_Start_IT>
 8003410:	bd10      	pop	{r4, pc}
 8003412:	bf00      	nop
 8003414:	48000400 	.word	0x48000400
 8003418:	48000800 	.word	0x48000800
 800341c:	20000258 	.word	0x20000258
 8003420:	200000d8 	.word	0x200000d8
 8003424:	200000ec 	.word	0x200000ec
 8003428:	200000e4 	.word	0x200000e4
 800342c:	200000e0 	.word	0x200000e0
 8003430:	200000a8 	.word	0x200000a8
 8003434:	20000218 	.word	0x20000218

08003438 <adc_comms>:
//	HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);

}

void adc_comms(){
 8003438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800343a:	ed2d 8b02 	vpush	{d8}



	 adc_raw_voltage=  ADC1_buffer[0];
 800343e:	4b52      	ldr	r3, [pc, #328]	; (8003588 <adc_comms+0x150>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6818      	ldr	r0, [r3, #0]
 8003444:	4a51      	ldr	r2, [pc, #324]	; (800358c <adc_comms+0x154>)
 8003446:	6010      	str	r0, [r2, #0]
	 adc_raw_current=	ADC1_buffer[1];
 8003448:	4c51      	ldr	r4, [pc, #324]	; (8003590 <adc_comms+0x158>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	6023      	str	r3, [r4, #0]
	//Converting Voltage
	adc_buffer_voltage = (pow((adc_raw_voltage-2072.202)/8.629,2))+adc_buffer_voltage;
 800344e:	f7fc fffd 	bl	800044c <__aeabi_ui2d>
 8003452:	a345      	add	r3, pc, #276	; (adr r3, 8003568 <adc_comms+0x130>)
 8003454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003458:	f7fc feba 	bl	80001d0 <__aeabi_dsub>
 800345c:	ed9f 8b44 	vldr	d8, [pc, #272]	; 8003570 <adc_comms+0x138>
 8003460:	a345      	add	r3, pc, #276	; (adr r3, 8003578 <adc_comms+0x140>)
 8003462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003466:	f7fd f991 	bl	800078c <__aeabi_ddiv>
 800346a:	eeb0 1a48 	vmov.f32	s2, s16
 800346e:	eef0 1a68 	vmov.f32	s3, s17
 8003472:	ec41 0b10 	vmov	d0, r0, r1
 8003476:	f000 ff4f 	bl	8004318 <pow>
 800347a:	ec57 6b10 	vmov	r6, r7, d0
 800347e:	4d45      	ldr	r5, [pc, #276]	; (8003594 <adc_comms+0x15c>)
 8003480:	e9d5 0100 	ldrd	r0, r1, [r5]
 8003484:	f7fd f822 	bl	80004cc <__aeabi_ul2d>
 8003488:	4632      	mov	r2, r6
 800348a:	463b      	mov	r3, r7
 800348c:	f7fc fea2 	bl	80001d4 <__adddf3>
 8003490:	f7fd fb1a 	bl	8000ac8 <__aeabi_d2ulz>
 8003494:	e9c5 0100 	strd	r0, r1, [r5]

	//Converting Current
	adc_buffer_current = (pow((adc_raw_current-2072.202)/146.03,2))+adc_buffer_current;
 8003498:	6820      	ldr	r0, [r4, #0]
 800349a:	f7fc ffd7 	bl	800044c <__aeabi_ui2d>
 800349e:	a332      	add	r3, pc, #200	; (adr r3, 8003568 <adc_comms+0x130>)
 80034a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a4:	f7fc fe94 	bl	80001d0 <__aeabi_dsub>
 80034a8:	a335      	add	r3, pc, #212	; (adr r3, 8003580 <adc_comms+0x148>)
 80034aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ae:	f7fd f96d 	bl	800078c <__aeabi_ddiv>
 80034b2:	eeb0 1a48 	vmov.f32	s2, s16
 80034b6:	eef0 1a68 	vmov.f32	s3, s17
 80034ba:	ec41 0b10 	vmov	d0, r0, r1
 80034be:	f000 ff2b 	bl	8004318 <pow>
 80034c2:	ec57 6b10 	vmov	r6, r7, d0
 80034c6:	4c34      	ldr	r4, [pc, #208]	; (8003598 <adc_comms+0x160>)
 80034c8:	e9d4 0100 	ldrd	r0, r1, [r4]
 80034cc:	f7fc fffe 	bl	80004cc <__aeabi_ul2d>
 80034d0:	4632      	mov	r2, r6
 80034d2:	463b      	mov	r3, r7
 80034d4:	f7fc fe7e 	bl	80001d4 <__adddf3>
 80034d8:	f7fd faf6 	bl	8000ac8 <__aeabi_d2ulz>
 80034dc:	e9c4 0100 	strd	r0, r1, [r4]

	adc_counter += 1;
 80034e0:	4a2e      	ldr	r2, [pc, #184]	; (800359c <adc_comms+0x164>)
 80034e2:	8813      	ldrh	r3, [r2, #0]
 80034e4:	3301      	adds	r3, #1
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	8013      	strh	r3, [r2, #0]
	if(adc_counter == 10000){
 80034ea:	f242 7210 	movw	r2, #10000	; 0x2710
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d002      	beq.n	80034f8 <adc_comms+0xc0>
	}


//	HAL_ADC_Start_IT(&hadc1);
	//HAL_ADC_Start_DMA(&hadc1, ADC1_buffer, 4);
}
 80034f2:	ecbd 8b02 	vpop	{d8}
 80034f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		voltage_rms = sqrt(adc_buffer_voltage/10000);
 80034f8:	f242 7210 	movw	r2, #10000	; 0x2710
 80034fc:	2300      	movs	r3, #0
 80034fe:	e9d5 0100 	ldrd	r0, r1, [r5]
 8003502:	f7fd fac9 	bl	8000a98 <__aeabi_uldivmod>
 8003506:	f7fc ffe1 	bl	80004cc <__aeabi_ul2d>
 800350a:	ec41 0b10 	vmov	d0, r0, r1
 800350e:	f001 f87b 	bl	8004608 <sqrt>
 8003512:	ec51 0b10 	vmov	r0, r1, d0
 8003516:	f7fd fad7 	bl	8000ac8 <__aeabi_d2ulz>
 800351a:	4b21      	ldr	r3, [pc, #132]	; (80035a0 <adc_comms+0x168>)
 800351c:	e9c3 0100 	strd	r0, r1, [r3]
		current_rms = sqrt(adc_buffer_current/10000) -5;
 8003520:	f242 7210 	movw	r2, #10000	; 0x2710
 8003524:	2300      	movs	r3, #0
 8003526:	e9d4 0100 	ldrd	r0, r1, [r4]
 800352a:	f7fd fab5 	bl	8000a98 <__aeabi_uldivmod>
 800352e:	f7fc ffcd 	bl	80004cc <__aeabi_ul2d>
 8003532:	ec41 0b10 	vmov	d0, r0, r1
 8003536:	f001 f867 	bl	8004608 <sqrt>
 800353a:	2200      	movs	r2, #0
 800353c:	4b19      	ldr	r3, [pc, #100]	; (80035a4 <adc_comms+0x16c>)
 800353e:	ec51 0b10 	vmov	r0, r1, d0
 8003542:	f7fc fe45 	bl	80001d0 <__aeabi_dsub>
 8003546:	f7fd fabf 	bl	8000ac8 <__aeabi_d2ulz>
 800354a:	4b17      	ldr	r3, [pc, #92]	; (80035a8 <adc_comms+0x170>)
 800354c:	e9c3 0100 	strd	r0, r1, [r3]
		adc_counter = 0;
 8003550:	2200      	movs	r2, #0
 8003552:	4b12      	ldr	r3, [pc, #72]	; (800359c <adc_comms+0x164>)
 8003554:	801a      	strh	r2, [r3, #0]
		adc_buffer_voltage = 0;
 8003556:	2200      	movs	r2, #0
 8003558:	2300      	movs	r3, #0
 800355a:	e9c5 2300 	strd	r2, r3, [r5]
		adc_buffer_current = 0;
 800355e:	e9c4 2300 	strd	r2, r3, [r4]
}
 8003562:	e7c6      	b.n	80034f2 <adc_comms+0xba>
 8003564:	f3af 8000 	nop.w
 8003568:	6c8b4396 	.word	0x6c8b4396
 800356c:	40a03067 	.word	0x40a03067
 8003570:	00000000 	.word	0x00000000
 8003574:	40000000 	.word	0x40000000
 8003578:	49ba5e35 	.word	0x49ba5e35
 800357c:	4021420c 	.word	0x4021420c
 8003580:	c28f5c29 	.word	0xc28f5c29
 8003584:	406240f5 	.word	0x406240f5
 8003588:	200000a8 	.word	0x200000a8
 800358c:	200000c8 	.word	0x200000c8
 8003590:	200000c4 	.word	0x200000c4
 8003594:	200000b8 	.word	0x200000b8
 8003598:	200000b0 	.word	0x200000b0
 800359c:	200000c0 	.word	0x200000c0
 80035a0:	200000f8 	.word	0x200000f8
 80035a4:	40140000 	.word	0x40140000
 80035a8:	200000d0 	.word	0x200000d0

080035ac <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
	adc_flag = 1;
 80035ac:	2201      	movs	r2, #1
 80035ae:	4b01      	ldr	r3, [pc, #4]	; (80035b4 <HAL_ADC_ConvCpltCallback+0x8>)
 80035b0:	701a      	strb	r2, [r3, #0]
 80035b2:	4770      	bx	lr
 80035b4:	200000c2 	.word	0x200000c2

080035b8 <seven_segment_display>:
}

void seven_segment_display(uint8_t num){
 80035b8:	b538      	push	{r3, r4, r5, lr}
	switch(num){
 80035ba:	2809      	cmp	r0, #9
 80035bc:	f200 81e8 	bhi.w	8003990 <seven_segment_display+0x3d8>
 80035c0:	e8df f010 	tbh	[pc, r0, lsl #1]
 80035c4:	000a01b0 	.word	0x000a01b0
 80035c8:	00600035 	.word	0x00600035
 80035cc:	00bc008b 	.word	0x00bc008b
 80035d0:	012300f8 	.word	0x012300f8
 80035d4:	017f014e 	.word	0x017f014e
	case 1:
		// ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 80035d8:	2200      	movs	r2, #0
 80035da:	2140      	movs	r1, #64	; 0x40
 80035dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035e0:	f7fe fbba 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 80035e4:	2200      	movs	r2, #0
 80035e6:	2180      	movs	r1, #128	; 0x80
 80035e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035ec:	f7fe fbb4 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 80035f0:	2201      	movs	r2, #1
 80035f2:	2120      	movs	r1, #32
 80035f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035f8:	f7fe fbae 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
 80035fc:	2201      	movs	r2, #1
 80035fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003606:	f7fe fba7 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);
 800360a:	2201      	movs	r2, #1
 800360c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003614:	f7fe fba0 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);
 8003618:	2201      	movs	r2, #1
 800361a:	2140      	movs	r1, #64	; 0x40
 800361c:	48da      	ldr	r0, [pc, #872]	; (8003988 <seven_segment_display+0x3d0>)
 800361e:	f7fe fb9b 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 8003622:	2201      	movs	r2, #1
 8003624:	2180      	movs	r1, #128	; 0x80
 8003626:	48d9      	ldr	r0, [pc, #868]	; (800398c <seven_segment_display+0x3d4>)
 8003628:	f7fe fb96 	bl	8001d58 <HAL_GPIO_WritePin>
		break;
 800362c:	bd38      	pop	{r3, r4, r5, pc}
	case 2:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);//A
 800362e:	2200      	movs	r2, #0
 8003630:	2120      	movs	r1, #32
 8003632:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003636:	f7fe fb8f 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);//B
 800363a:	2200      	movs	r2, #0
 800363c:	2140      	movs	r1, #64	; 0x40
 800363e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003642:	f7fe fb89 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8003646:	2200      	movs	r2, #0
 8003648:	f44f 7100 	mov.w	r1, #512	; 0x200
 800364c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003650:	f7fe fb82 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 8003654:	2200      	movs	r2, #0
 8003656:	2180      	movs	r1, #128	; 0x80
 8003658:	48cc      	ldr	r0, [pc, #816]	; (800398c <seven_segment_display+0x3d4>)
 800365a:	f7fe fb7d 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 800365e:	2200      	movs	r2, #0
 8003660:	2140      	movs	r1, #64	; 0x40
 8003662:	48c9      	ldr	r0, [pc, #804]	; (8003988 <seven_segment_display+0x3d0>)
 8003664:	f7fe fb78 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 8003668:	2201      	movs	r2, #1
 800366a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800366e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003672:	f7fe fb71 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 8003676:	2201      	movs	r2, #1
 8003678:	2180      	movs	r1, #128	; 0x80
 800367a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800367e:	f7fe fb6b 	bl	8001d58 <HAL_GPIO_WritePin>
		break;
 8003682:	bd38      	pop	{r3, r4, r5, pc}

	case 3:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8003684:	2200      	movs	r2, #0
 8003686:	2120      	movs	r1, #32
 8003688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800368c:	f7fe fb64 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET); //B
 8003690:	2200      	movs	r2, #0
 8003692:	2140      	movs	r1, #64	; 0x40
 8003694:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003698:	f7fe fb5e 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 800369c:	2200      	movs	r2, #0
 800369e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036a6:	f7fe fb57 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80036aa:	2200      	movs	r2, #0
 80036ac:	2180      	movs	r1, #128	; 0x80
 80036ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036b2:	f7fe fb51 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 80036b6:	2200      	movs	r2, #0
 80036b8:	2140      	movs	r1, #64	; 0x40
 80036ba:	48b3      	ldr	r0, [pc, #716]	; (8003988 <seven_segment_display+0x3d0>)
 80036bc:	f7fe fb4c 	bl	8001d58 <HAL_GPIO_WritePin>

		// OFF
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 80036c0:	2201      	movs	r2, #1
 80036c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036ca:	f7fe fb45 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 80036ce:	2201      	movs	r2, #1
 80036d0:	2180      	movs	r1, #128	; 0x80
 80036d2:	48ae      	ldr	r0, [pc, #696]	; (800398c <seven_segment_display+0x3d4>)
 80036d4:	f7fe fb40 	bl	8001d58 <HAL_GPIO_WritePin>

		break;
 80036d8:	bd38      	pop	{r3, r4, r5, pc}
	case 4:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 80036da:	2200      	movs	r2, #0
 80036dc:	2140      	movs	r1, #64	; 0x40
 80036de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036e2:	f7fe fb39 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 80036e6:	2200      	movs	r2, #0
 80036e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036f0:	f7fe fb32 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 80036f4:	2200      	movs	r2, #0
 80036f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036fe:	f7fe fb2b 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003702:	2200      	movs	r2, #0
 8003704:	2180      	movs	r1, #128	; 0x80
 8003706:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800370a:	f7fe fb25 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 800370e:	2201      	movs	r2, #1
 8003710:	2120      	movs	r1, #32
 8003712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003716:	f7fe fb1f 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 800371a:	2201      	movs	r2, #1
 800371c:	2180      	movs	r1, #128	; 0x80
 800371e:	489b      	ldr	r0, [pc, #620]	; (800398c <seven_segment_display+0x3d4>)
 8003720:	f7fe fb1a 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 8003724:	2201      	movs	r2, #1
 8003726:	2120      	movs	r1, #32
 8003728:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800372c:	f7fe fb14 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8003730:	2201      	movs	r2, #1
 8003732:	2140      	movs	r1, #64	; 0x40
 8003734:	4894      	ldr	r0, [pc, #592]	; (8003988 <seven_segment_display+0x3d0>)
 8003736:	f7fe fb0f 	bl	8001d58 <HAL_GPIO_WritePin>

		break;
 800373a:	bd38      	pop	{r3, r4, r5, pc}
	case 5:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 800373c:	2200      	movs	r2, #0
 800373e:	2120      	movs	r1, #32
 8003740:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003744:	f7fe fb08 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8003748:	2200      	movs	r2, #0
 800374a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800374e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003752:	f7fe fb01 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 8003756:	2200      	movs	r2, #0
 8003758:	f44f 7100 	mov.w	r1, #512	; 0x200
 800375c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003760:	f7fe fafa 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003764:	2200      	movs	r2, #0
 8003766:	2180      	movs	r1, #128	; 0x80
 8003768:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800376c:	f7fe faf4 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET); //B
 8003770:	2201      	movs	r2, #1
 8003772:	2140      	movs	r1, #64	; 0x40
 8003774:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003778:	f7fe faee 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 800377c:	4c83      	ldr	r4, [pc, #524]	; (800398c <seven_segment_display+0x3d4>)
 800377e:	2201      	movs	r2, #1
 8003780:	2180      	movs	r1, #128	; 0x80
 8003782:	4620      	mov	r0, r4
 8003784:	f7fe fae8 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//B
 8003788:	4d7f      	ldr	r5, [pc, #508]	; (8003988 <seven_segment_display+0x3d0>)
 800378a:	2201      	movs	r2, #1
 800378c:	2140      	movs	r1, #64	; 0x40
 800378e:	4628      	mov	r0, r5
 8003790:	f7fe fae2 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8003794:	2201      	movs	r2, #1
 8003796:	2140      	movs	r1, #64	; 0x40
 8003798:	4628      	mov	r0, r5
 800379a:	f7fe fadd 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 800379e:	2201      	movs	r2, #1
 80037a0:	2180      	movs	r1, #128	; 0x80
 80037a2:	4620      	mov	r0, r4
 80037a4:	f7fe fad8 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 80037a8:	2201      	movs	r2, #1
 80037aa:	2140      	movs	r1, #64	; 0x40
 80037ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037b0:	f7fe fad2 	bl	8001d58 <HAL_GPIO_WritePin>

	case 6:
		// ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 80037b4:	2200      	movs	r2, #0
 80037b6:	2120      	movs	r1, #32
 80037b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037bc:	f7fe facc 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 80037c0:	2200      	movs	r2, #0
 80037c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ca:	f7fe fac5 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 80037ce:	2200      	movs	r2, #0
 80037d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80037d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037d8:	f7fe fabe 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80037dc:	2200      	movs	r2, #0
 80037de:	2180      	movs	r1, #128	; 0x80
 80037e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037e4:	f7fe fab8 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 80037e8:	2200      	movs	r2, #0
 80037ea:	2140      	movs	r1, #64	; 0x40
 80037ec:	4866      	ldr	r0, [pc, #408]	; (8003988 <seven_segment_display+0x3d0>)
 80037ee:	f7fe fab3 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 80037f2:	2200      	movs	r2, #0
 80037f4:	2180      	movs	r1, #128	; 0x80
 80037f6:	4865      	ldr	r0, [pc, #404]	; (800398c <seven_segment_display+0x3d4>)
 80037f8:	f7fe faae 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET); //B
 80037fc:	2201      	movs	r2, #1
 80037fe:	2140      	movs	r1, #64	; 0x40
 8003800:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003804:	f7fe faa8 	bl	8001d58 <HAL_GPIO_WritePin>
		break;
 8003808:	bd38      	pop	{r3, r4, r5, pc}
	case 7:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 800380a:	2200      	movs	r2, #0
 800380c:	2120      	movs	r1, #32
 800380e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003812:	f7fe faa1 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);//B
 8003816:	2200      	movs	r2, #0
 8003818:	2140      	movs	r1, #64	; 0x40
 800381a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800381e:	f7fe fa9b 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003822:	2200      	movs	r2, #0
 8003824:	2180      	movs	r1, #128	; 0x80
 8003826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800382a:	f7fe fa95 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 800382e:	2201      	movs	r2, #1
 8003830:	2180      	movs	r1, #128	; 0x80
 8003832:	4856      	ldr	r0, [pc, #344]	; (800398c <seven_segment_display+0x3d4>)
 8003834:	f7fe fa90 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 8003838:	2201      	movs	r2, #1
 800383a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800383e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003842:	f7fe fa89 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8003846:	2201      	movs	r2, #1
 8003848:	f44f 7100 	mov.w	r1, #512	; 0x200
 800384c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003850:	f7fe fa82 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8003854:	2201      	movs	r2, #1
 8003856:	2140      	movs	r1, #64	; 0x40
 8003858:	484b      	ldr	r0, [pc, #300]	; (8003988 <seven_segment_display+0x3d0>)
 800385a:	f7fe fa7d 	bl	8001d58 <HAL_GPIO_WritePin>

		break;
 800385e:	bd38      	pop	{r3, r4, r5, pc}
	case 8:
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8003860:	2200      	movs	r2, #0
 8003862:	2140      	movs	r1, #64	; 0x40
 8003864:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003868:	f7fe fa76 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 800386c:	2200      	movs	r2, #0
 800386e:	2120      	movs	r1, #32
 8003870:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003874:	f7fe fa70 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 8003878:	4c43      	ldr	r4, [pc, #268]	; (8003988 <seven_segment_display+0x3d0>)
 800387a:	2200      	movs	r2, #0
 800387c:	2140      	movs	r1, #64	; 0x40
 800387e:	4620      	mov	r0, r4
 8003880:	f7fe fa6a 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003884:	2200      	movs	r2, #0
 8003886:	2180      	movs	r1, #128	; 0x80
 8003888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800388c:	f7fe fa64 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8003890:	2200      	movs	r2, #0
 8003892:	2140      	movs	r1, #64	; 0x40
 8003894:	4620      	mov	r0, r4
 8003896:	f7fe fa5f 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 800389a:	2200      	movs	r2, #0
 800389c:	2180      	movs	r1, #128	; 0x80
 800389e:	483b      	ldr	r0, [pc, #236]	; (800398c <seven_segment_display+0x3d4>)
 80038a0:	f7fe fa5a 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 80038a4:	2200      	movs	r2, #0
 80038a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ae:	f7fe fa53 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 80038b2:	2200      	movs	r2, #0
 80038b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80038b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038bc:	f7fe fa4c 	bl	8001d58 <HAL_GPIO_WritePin>
		break;
 80038c0:	bd38      	pop	{r3, r4, r5, pc}
	case 9:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 80038c2:	2200      	movs	r2, #0
 80038c4:	2120      	movs	r1, #32
 80038c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ca:	f7fe fa45 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 80038ce:	4c2e      	ldr	r4, [pc, #184]	; (8003988 <seven_segment_display+0x3d0>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	2140      	movs	r1, #64	; 0x40
 80038d4:	4620      	mov	r0, r4
 80038d6:	f7fe fa3f 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 80038da:	2200      	movs	r2, #0
 80038dc:	2180      	movs	r1, #128	; 0x80
 80038de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038e2:	f7fe fa39 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 80038e6:	2200      	movs	r2, #0
 80038e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038f0:	f7fe fa32 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_RESET);//G
 80038f4:	2200      	movs	r2, #0
 80038f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80038fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038fe:	f7fe fa2b 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8003902:	2200      	movs	r2, #0
 8003904:	2140      	movs	r1, #64	; 0x40
 8003906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800390a:	f7fe fa25 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 800390e:	2201      	movs	r2, #1
 8003910:	2180      	movs	r1, #128	; 0x80
 8003912:	481e      	ldr	r0, [pc, #120]	; (800398c <seven_segment_display+0x3d4>)
 8003914:	f7fe fa20 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 8003918:	2201      	movs	r2, #1
 800391a:	2140      	movs	r1, #64	; 0x40
 800391c:	4620      	mov	r0, r4
 800391e:	f7fe fa1b 	bl	8001d58 <HAL_GPIO_WritePin>
		break;
 8003922:	bd38      	pop	{r3, r4, r5, pc}
	case 0:
		//ON
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 8003924:	2200      	movs	r2, #0
 8003926:	2140      	movs	r1, #64	; 0x40
 8003928:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800392c:	f7fe fa14 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET); //A
 8003930:	2200      	movs	r2, #0
 8003932:	2120      	movs	r1, #32
 8003934:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003938:	f7fe fa0e 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//B
 800393c:	4c12      	ldr	r4, [pc, #72]	; (8003988 <seven_segment_display+0x3d0>)
 800393e:	2200      	movs	r2, #0
 8003940:	2140      	movs	r1, #64	; 0x40
 8003942:	4620      	mov	r0, r4
 8003944:	f7fe fa08 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);//C
 8003948:	2200      	movs	r2, #0
 800394a:	2180      	movs	r1, #128	; 0x80
 800394c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003950:	f7fe fa02 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);//D
 8003954:	2200      	movs	r2, #0
 8003956:	2140      	movs	r1, #64	; 0x40
 8003958:	4620      	mov	r0, r4
 800395a:	f7fe f9fd 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);//E
 800395e:	2200      	movs	r2, #0
 8003960:	2180      	movs	r1, #128	; 0x80
 8003962:	480a      	ldr	r0, [pc, #40]	; (800398c <seven_segment_display+0x3d4>)
 8003964:	f7fe f9f8 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);//F
 8003968:	2200      	movs	r2, #0
 800396a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800396e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003972:	f7fe f9f1 	bl	8001d58 <HAL_GPIO_WritePin>
		//OFF

		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//G
 8003976:	2201      	movs	r2, #1
 8003978:	f44f 7100 	mov.w	r1, #512	; 0x200
 800397c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003980:	f7fe f9ea 	bl	8001d58 <HAL_GPIO_WritePin>
		break;
 8003984:	bd38      	pop	{r3, r4, r5, pc}
 8003986:	bf00      	nop
 8003988:	48000400 	.word	0x48000400
 800398c:	48000800 	.word	0x48000800
	default:
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET); //A
 8003990:	2201      	movs	r2, #1
 8003992:	2120      	movs	r1, #32
 8003994:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003998:	f7fe f9de 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//B
 800399c:	4c15      	ldr	r4, [pc, #84]	; (80039f4 <seven_segment_display+0x43c>)
 800399e:	2201      	movs	r2, #1
 80039a0:	2140      	movs	r1, #64	; 0x40
 80039a2:	4620      	mov	r0, r4
 80039a4:	f7fe f9d8 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);//C
 80039a8:	2201      	movs	r2, #1
 80039aa:	2180      	movs	r1, #128	; 0x80
 80039ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039b0:	f7fe f9d2 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);//D
 80039b4:	2201      	movs	r2, #1
 80039b6:	2140      	movs	r1, #64	; 0x40
 80039b8:	4620      	mov	r0, r4
 80039ba:	f7fe f9cd 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);//E
 80039be:	2201      	movs	r2, #1
 80039c0:	2180      	movs	r1, #128	; 0x80
 80039c2:	480d      	ldr	r0, [pc, #52]	; (80039f8 <seven_segment_display+0x440>)
 80039c4:	f7fe f9c8 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);//F
 80039c8:	2201      	movs	r2, #1
 80039ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039d2:	f7fe f9c1 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET);//
 80039d6:	2201      	movs	r2, #1
 80039d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039e0:	f7fe f9ba 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_SET);
 80039e4:	2201      	movs	r2, #1
 80039e6:	2140      	movs	r1, #64	; 0x40
 80039e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039ec:	f7fe f9b4 	bl	8001d58 <HAL_GPIO_WritePin>
 80039f0:	bd38      	pop	{r3, r4, r5, pc}
 80039f2:	bf00      	nop
 80039f4:	48000400 	.word	0x48000400
 80039f8:	48000800 	.word	0x48000800

080039fc <seven_segment>:
void seven_segment(){
 80039fc:	b510      	push	{r4, lr}
	if(segment_counter == 0){	// Left Most Digit
 80039fe:	4b4a      	ldr	r3, [pc, #296]	; (8003b28 <seven_segment+0x12c>)
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	b133      	cbz	r3, 8003a12 <seven_segment+0x16>
	else if( segment_counter == 1){		// Middle left Digit
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d027      	beq.n	8003a58 <seven_segment+0x5c>
	else if( segment_counter == 2){		// Middle Right Digit
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d048      	beq.n	8003a9e <seven_segment+0xa2>
	else if( segment_counter == 3){ // Right Most Digit
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	d069      	beq.n	8003ae4 <seven_segment+0xe8>
 8003a10:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_RESET);	// D1
 8003a12:	4c46      	ldr	r4, [pc, #280]	; (8003b2c <seven_segment+0x130>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a1a:	4620      	mov	r0, r4
 8003a1c:	f7fe f99c 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 8003a20:	2201      	movs	r2, #1
 8003a22:	2110      	movs	r1, #16
 8003a24:	4620      	mov	r0, r4
 8003a26:	f7fe f997 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	2120      	movs	r1, #32
 8003a2e:	4620      	mov	r0, r4
 8003a30:	f7fe f992 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 8003a34:	2201      	movs	r2, #1
 8003a36:	2108      	movs	r1, #8
 8003a38:	4620      	mov	r0, r4
 8003a3a:	f7fe f98d 	bl	8001d58 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48 );
 8003a3e:	4c3a      	ldr	r4, [pc, #232]	; (8003b28 <seven_segment+0x12c>)
 8003a40:	7823      	ldrb	r3, [r4, #0]
 8003a42:	4a3b      	ldr	r2, [pc, #236]	; (8003b30 <seven_segment+0x134>)
 8003a44:	6812      	ldr	r2, [r2, #0]
 8003a46:	5cd0      	ldrb	r0, [r2, r3]
 8003a48:	3830      	subs	r0, #48	; 0x30
 8003a4a:	b2c0      	uxtb	r0, r0
 8003a4c:	f7ff fdb4 	bl	80035b8 <seven_segment_display>
		segment_counter += 1;
 8003a50:	7823      	ldrb	r3, [r4, #0]
 8003a52:	3301      	adds	r3, #1
 8003a54:	7023      	strb	r3, [r4, #0]
 8003a56:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 8003a58:	4c34      	ldr	r4, [pc, #208]	; (8003b2c <seven_segment+0x130>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a60:	4620      	mov	r0, r4
 8003a62:	f7fe f979 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_RESET);		// D2
 8003a66:	2200      	movs	r2, #0
 8003a68:	2110      	movs	r1, #16
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	f7fe f974 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 8003a70:	2201      	movs	r2, #1
 8003a72:	2120      	movs	r1, #32
 8003a74:	4620      	mov	r0, r4
 8003a76:	f7fe f96f 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	2108      	movs	r1, #8
 8003a7e:	4620      	mov	r0, r4
 8003a80:	f7fe f96a 	bl	8001d58 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48);
 8003a84:	4c28      	ldr	r4, [pc, #160]	; (8003b28 <seven_segment+0x12c>)
 8003a86:	7823      	ldrb	r3, [r4, #0]
 8003a88:	4a29      	ldr	r2, [pc, #164]	; (8003b30 <seven_segment+0x134>)
 8003a8a:	6812      	ldr	r2, [r2, #0]
 8003a8c:	5cd0      	ldrb	r0, [r2, r3]
 8003a8e:	3830      	subs	r0, #48	; 0x30
 8003a90:	b2c0      	uxtb	r0, r0
 8003a92:	f7ff fd91 	bl	80035b8 <seven_segment_display>
		segment_counter += 1;
 8003a96:	7823      	ldrb	r3, [r4, #0]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	7023      	strb	r3, [r4, #0]
 8003a9c:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 8003a9e:	4c23      	ldr	r4, [pc, #140]	; (8003b2c <seven_segment+0x130>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	f7fe f956 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 8003aac:	2201      	movs	r2, #1
 8003aae:	2110      	movs	r1, #16
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f7fe f951 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_RESET);		// D3
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2120      	movs	r1, #32
 8003aba:	4620      	mov	r0, r4
 8003abc:	f7fe f94c 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_SET);		// D4
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	2108      	movs	r1, #8
 8003ac4:	4620      	mov	r0, r4
 8003ac6:	f7fe f947 	bl	8001d58 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48);
 8003aca:	4c17      	ldr	r4, [pc, #92]	; (8003b28 <seven_segment+0x12c>)
 8003acc:	7823      	ldrb	r3, [r4, #0]
 8003ace:	4a18      	ldr	r2, [pc, #96]	; (8003b30 <seven_segment+0x134>)
 8003ad0:	6812      	ldr	r2, [r2, #0]
 8003ad2:	5cd0      	ldrb	r0, [r2, r3]
 8003ad4:	3830      	subs	r0, #48	; 0x30
 8003ad6:	b2c0      	uxtb	r0, r0
 8003ad8:	f7ff fd6e 	bl	80035b8 <seven_segment_display>
		segment_counter += 1;
 8003adc:	7823      	ldrb	r3, [r4, #0]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	7023      	strb	r3, [r4, #0]
 8003ae2:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);		// D1
 8003ae4:	4c11      	ldr	r4, [pc, #68]	; (8003b2c <seven_segment+0x130>)
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003aec:	4620      	mov	r0, r4
 8003aee:	f7fe f933 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_SET);		// D2
 8003af2:	2201      	movs	r2, #1
 8003af4:	2110      	movs	r1, #16
 8003af6:	4620      	mov	r0, r4
 8003af8:	f7fe f92e 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_SET);		// D3
 8003afc:	2201      	movs	r2, #1
 8003afe:	2120      	movs	r1, #32
 8003b00:	4620      	mov	r0, r4
 8003b02:	f7fe f929 	bl	8001d58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,GPIO_PIN_RESET);		// D4
 8003b06:	2200      	movs	r2, #0
 8003b08:	2108      	movs	r1, #8
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	f7fe f924 	bl	8001d58 <HAL_GPIO_WritePin>
		seven_segment_display(segment_val[segment_counter]-48);
 8003b10:	4c05      	ldr	r4, [pc, #20]	; (8003b28 <seven_segment+0x12c>)
 8003b12:	7823      	ldrb	r3, [r4, #0]
 8003b14:	4a06      	ldr	r2, [pc, #24]	; (8003b30 <seven_segment+0x134>)
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	5cd0      	ldrb	r0, [r2, r3]
 8003b1a:	3830      	subs	r0, #48	; 0x30
 8003b1c:	b2c0      	uxtb	r0, r0
 8003b1e:	f7ff fd4b 	bl	80035b8 <seven_segment_display>
		segment_counter = 0;
 8003b22:	2300      	movs	r3, #0
 8003b24:	7023      	strb	r3, [r4, #0]
}
 8003b26:	e773      	b.n	8003a10 <seven_segment+0x14>
 8003b28:	200000dd 	.word	0x200000dd
 8003b2c:	48000400 	.word	0x48000400
 8003b30:	200000e0 	.word	0x200000e0

08003b34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8003b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b36:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b38:	4b3f      	ldr	r3, [pc, #252]	; (8003c38 <MX_GPIO_Init+0x104>)
 8003b3a:	695a      	ldr	r2, [r3, #20]
 8003b3c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003b40:	615a      	str	r2, [r3, #20]
 8003b42:	695a      	ldr	r2, [r3, #20]
 8003b44:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8003b48:	9201      	str	r2, [sp, #4]
 8003b4a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b4c:	695a      	ldr	r2, [r3, #20]
 8003b4e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003b52:	615a      	str	r2, [r3, #20]
 8003b54:	695a      	ldr	r2, [r3, #20]
 8003b56:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8003b5a:	9202      	str	r2, [sp, #8]
 8003b5c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5e:	695a      	ldr	r2, [r3, #20]
 8003b60:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003b64:	615a      	str	r2, [r3, #20]
 8003b66:	695a      	ldr	r2, [r3, #20]
 8003b68:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003b6c:	9203      	str	r2, [sp, #12]
 8003b6e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b70:	695a      	ldr	r2, [r3, #20]
 8003b72:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003b76:	615a      	str	r2, [r3, #20]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b7e:	9304      	str	r3, [sp, #16]
 8003b80:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 8003b82:	2200      	movs	r2, #0
 8003b84:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8003b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b8c:	f7fe f8e4 	bl	8001d58 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8003b90:	4e2a      	ldr	r6, [pc, #168]	; (8003c3c <MX_GPIO_Init+0x108>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	f44f 618f 	mov.w	r1, #1144	; 0x478
 8003b98:	4630      	mov	r0, r6
 8003b9a:	f7fe f8dd 	bl	8001d58 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8003b9e:	4d28      	ldr	r5, [pc, #160]	; (8003c40 <MX_GPIO_Init+0x10c>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	2180      	movs	r1, #128	; 0x80
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	f7fe f8d7 	bl	8001d58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003baa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bae:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bb0:	4b24      	ldr	r3, [pc, #144]	; (8003c44 <MX_GPIO_Init+0x110>)
 8003bb2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb4:	2400      	movs	r4, #0
 8003bb6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bb8:	a905      	add	r1, sp, #20
 8003bba:	4628      	mov	r0, r5
 8003bbc:	f7fe f812 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bc4:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bc8:	a905      	add	r1, sp, #20
 8003bca:	4628      	mov	r0, r5
 8003bcc:	f7fe f80a 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8003bd0:	2313      	movs	r3, #19
 8003bd2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bd4:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd8:	a905      	add	r1, sp, #20
 8003bda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bde:	f7fe f801 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8 
                           PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 8003be2:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8003be6:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003be8:	2701      	movs	r7, #1
 8003bea:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bec:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bee:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf0:	a905      	add	r1, sp, #20
 8003bf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bf6:	f7fd fff5 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8003bfa:	f44f 638f 	mov.w	r3, #1144	; 0x478
 8003bfe:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c00:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c02:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c04:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c06:	a905      	add	r1, sp, #20
 8003c08:	4630      	mov	r0, r6
 8003c0a:	f7fd ffeb 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003c0e:	2380      	movs	r3, #128	; 0x80
 8003c10:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c12:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c14:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c16:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c18:	a905      	add	r1, sp, #20
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	f7fd ffe2 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c20:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c24:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c26:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c28:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2a:	a905      	add	r1, sp, #20
 8003c2c:	4630      	mov	r0, r6
 8003c2e:	f7fd ffd9 	bl	8001be4 <HAL_GPIO_Init>

}
 8003c32:	b00b      	add	sp, #44	; 0x2c
 8003c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	48000400 	.word	0x48000400
 8003c40:	48000800 	.word	0x48000800
 8003c44:	10110000 	.word	0x10110000

08003c48 <MX_DMA_Init>:
{
 8003c48:	b500      	push	{lr}
 8003c4a:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	; (8003c78 <MX_DMA_Init+0x30>)
 8003c4e:	695a      	ldr	r2, [r3, #20]
 8003c50:	f042 0201 	orr.w	r2, r2, #1
 8003c54:	615a      	str	r2, [r3, #20]
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	9301      	str	r3, [sp, #4]
 8003c5e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003c60:	2200      	movs	r2, #0
 8003c62:	4611      	mov	r1, r2
 8003c64:	200b      	movs	r0, #11
 8003c66:	f7fd fe77 	bl	8001958 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003c6a:	200b      	movs	r0, #11
 8003c6c:	f7fd fea8 	bl	80019c0 <HAL_NVIC_EnableIRQ>
}
 8003c70:	b003      	add	sp, #12
 8003c72:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c76:	bf00      	nop
 8003c78:	40021000 	.word	0x40021000

08003c7c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim){
 8003c7c:	4770      	bx	lr

08003c7e <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003c7e:	e7fe      	b.n	8003c7e <_Error_Handler>

08003c80 <MX_TIM2_Init>:
{
 8003c80:	b500      	push	{lr}
 8003c82:	b089      	sub	sp, #36	; 0x24
  htim2.Instance = TIM2;
 8003c84:	4818      	ldr	r0, [pc, #96]	; (8003ce8 <MX_TIM2_Init+0x68>)
 8003c86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c8a:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 1;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c90:	2300      	movs	r3, #0
 8003c92:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 63999999;
 8003c94:	4a15      	ldr	r2, [pc, #84]	; (8003cec <MX_TIM2_Init+0x6c>)
 8003c96:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c98:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c9a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003c9c:	f7fe fdc0 	bl	8002820 <HAL_TIM_Base_Init>
 8003ca0:	b998      	cbnz	r0, 8003cca <MX_TIM2_Init+0x4a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ca2:	a908      	add	r1, sp, #32
 8003ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ca8:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003cac:	480e      	ldr	r0, [pc, #56]	; (8003ce8 <MX_TIM2_Init+0x68>)
 8003cae:	f7fe fddb 	bl	8002868 <HAL_TIM_ConfigClockSource>
 8003cb2:	b978      	cbnz	r0, 8003cd4 <MX_TIM2_Init+0x54>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cb8:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003cba:	a901      	add	r1, sp, #4
 8003cbc:	480a      	ldr	r0, [pc, #40]	; (8003ce8 <MX_TIM2_Init+0x68>)
 8003cbe:	f7fe fe89 	bl	80029d4 <HAL_TIMEx_MasterConfigSynchronization>
 8003cc2:	b960      	cbnz	r0, 8003cde <MX_TIM2_Init+0x5e>
}
 8003cc4:	b009      	add	sp, #36	; 0x24
 8003cc6:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003cca:	f240 111f 	movw	r1, #287	; 0x11f
 8003cce:	4808      	ldr	r0, [pc, #32]	; (8003cf0 <MX_TIM2_Init+0x70>)
 8003cd0:	f7ff ffd5 	bl	8003c7e <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8003cd4:	f240 1125 	movw	r1, #293	; 0x125
 8003cd8:	4805      	ldr	r0, [pc, #20]	; (8003cf0 <MX_TIM2_Init+0x70>)
 8003cda:	f7ff ffd0 	bl	8003c7e <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8003cde:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003ce2:	4803      	ldr	r0, [pc, #12]	; (8003cf0 <MX_TIM2_Init+0x70>)
 8003ce4:	f7ff ffcb 	bl	8003c7e <_Error_Handler>
 8003ce8:	20000218 	.word	0x20000218
 8003cec:	03d08fff 	.word	0x03d08fff
 8003cf0:	080054fc 	.word	0x080054fc

08003cf4 <MX_USART1_UART_Init>:
{
 8003cf4:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8003cf6:	480c      	ldr	r0, [pc, #48]	; (8003d28 <MX_USART1_UART_Init+0x34>)
 8003cf8:	4b0c      	ldr	r3, [pc, #48]	; (8003d2c <MX_USART1_UART_Init+0x38>)
 8003cfa:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8003cfc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003d00:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d02:	2300      	movs	r3, #0
 8003d04:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003d06:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003d08:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003d0a:	220c      	movs	r2, #12
 8003d0c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d0e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d10:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d12:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d14:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d16:	f7ff f895 	bl	8002e44 <HAL_UART_Init>
 8003d1a:	b900      	cbnz	r0, 8003d1e <MX_USART1_UART_Init+0x2a>
 8003d1c:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8003d1e:	f240 1141 	movw	r1, #321	; 0x141
 8003d22:	4803      	ldr	r0, [pc, #12]	; (8003d30 <MX_USART1_UART_Init+0x3c>)
 8003d24:	f7ff ffab 	bl	8003c7e <_Error_Handler>
 8003d28:	20000164 	.word	0x20000164
 8003d2c:	40013800 	.word	0x40013800
 8003d30:	080054fc 	.word	0x080054fc

08003d34 <MX_ADC1_Init>:
{
 8003d34:	b500      	push	{lr}
 8003d36:	b08b      	sub	sp, #44	; 0x2c
  hadc1.Instance = ADC1;
 8003d38:	4825      	ldr	r0, [pc, #148]	; (8003dd0 <MX_ADC1_Init+0x9c>)
 8003d3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003d3e:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003d40:	2300      	movs	r3, #0
 8003d42:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003d44:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003d46:	2201      	movs	r2, #1
 8003d48:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003d4a:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003d4c:	6243      	str	r3, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d4e:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d50:	62c2      	str	r2, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d52:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003d54:	2102      	movs	r1, #2
 8003d56:	6201      	str	r1, [r0, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003d58:	6342      	str	r2, [r0, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003d5a:	2208      	movs	r2, #8
 8003d5c:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003d5e:	6183      	str	r3, [r0, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003d60:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003d62:	f7fd f931 	bl	8000fc8 <HAL_ADC_Init>
 8003d66:	bb08      	cbnz	r0, 8003dac <MX_ADC1_Init+0x78>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003d68:	a90a      	add	r1, sp, #40	; 0x28
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	f841 3d0c 	str.w	r3, [r1, #-12]!
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003d70:	4817      	ldr	r0, [pc, #92]	; (8003dd0 <MX_ADC1_Init+0x9c>)
 8003d72:	f7fd fd6b 	bl	800184c <HAL_ADCEx_MultiModeConfigChannel>
 8003d76:	b9e8      	cbnz	r0, 8003db4 <MX_ADC1_Init+0x80>
  sConfig.Channel = ADC_CHANNEL_8;
 8003d78:	2308      	movs	r3, #8
 8003d7a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003d80:	2300      	movs	r3, #0
 8003d82:	9304      	str	r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003d84:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003d86:	9305      	str	r3, [sp, #20]
  sConfig.Offset = 0;
 8003d88:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003d8a:	a901      	add	r1, sp, #4
 8003d8c:	4810      	ldr	r0, [pc, #64]	; (8003dd0 <MX_ADC1_Init+0x9c>)
 8003d8e:	f7fd fbdd 	bl	800154c <HAL_ADC_ConfigChannel>
 8003d92:	b998      	cbnz	r0, 8003dbc <MX_ADC1_Init+0x88>
  sConfig.Channel = ADC_CHANNEL_9;
 8003d94:	2309      	movs	r3, #9
 8003d96:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003d98:	2302      	movs	r3, #2
 8003d9a:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003d9c:	a901      	add	r1, sp, #4
 8003d9e:	480c      	ldr	r0, [pc, #48]	; (8003dd0 <MX_ADC1_Init+0x9c>)
 8003da0:	f7fd fbd4 	bl	800154c <HAL_ADC_ConfigChannel>
 8003da4:	b978      	cbnz	r0, 8003dc6 <MX_ADC1_Init+0x92>
}
 8003da6:	b00b      	add	sp, #44	; 0x2c
 8003da8:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003dac:	21ed      	movs	r1, #237	; 0xed
 8003dae:	4809      	ldr	r0, [pc, #36]	; (8003dd4 <MX_ADC1_Init+0xa0>)
 8003db0:	f7ff ff65 	bl	8003c7e <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8003db4:	21f5      	movs	r1, #245	; 0xf5
 8003db6:	4807      	ldr	r0, [pc, #28]	; (8003dd4 <MX_ADC1_Init+0xa0>)
 8003db8:	f7ff ff61 	bl	8003c7e <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8003dbc:	f44f 7181 	mov.w	r1, #258	; 0x102
 8003dc0:	4804      	ldr	r0, [pc, #16]	; (8003dd4 <MX_ADC1_Init+0xa0>)
 8003dc2:	f7ff ff5c 	bl	8003c7e <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8003dc6:	f240 110b 	movw	r1, #267	; 0x10b
 8003dca:	4802      	ldr	r0, [pc, #8]	; (8003dd4 <MX_ADC1_Init+0xa0>)
 8003dcc:	f7ff ff57 	bl	8003c7e <_Error_Handler>
 8003dd0:	20000110 	.word	0x20000110
 8003dd4:	080054fc 	.word	0x080054fc

08003dd8 <SystemClock_Config>:
{
 8003dd8:	b500      	push	{lr}
 8003dda:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ddc:	2302      	movs	r3, #2
 8003dde:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003de0:	2201      	movs	r2, #1
 8003de2:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003de4:	2210      	movs	r2, #16
 8003de6:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003de8:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003dea:	2300      	movs	r3, #0
 8003dec:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003dee:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003df2:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003df4:	a80c      	add	r0, sp, #48	; 0x30
 8003df6:	f7fd ffb5 	bl	8001d64 <HAL_RCC_OscConfig>
 8003dfa:	bb60      	cbnz	r0, 8003e56 <SystemClock_Config+0x7e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003dfc:	230f      	movs	r3, #15
 8003dfe:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e00:	2102      	movs	r1, #2
 8003e02:	9108      	str	r1, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e04:	2300      	movs	r3, #0
 8003e06:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e0c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e0e:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e10:	a807      	add	r0, sp, #28
 8003e12:	f7fe fa4b 	bl	80022ac <HAL_RCC_ClockConfig>
 8003e16:	bb10      	cbnz	r0, 8003e5e <SystemClock_Config+0x86>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 8003e18:	2381      	movs	r3, #129	; 0x81
 8003e1a:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	9302      	str	r3, [sp, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV64;
 8003e20:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003e24:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e26:	4668      	mov	r0, sp
 8003e28:	f7fe fb38 	bl	800249c <HAL_RCCEx_PeriphCLKConfig>
 8003e2c:	b9d8      	cbnz	r0, 8003e66 <SystemClock_Config+0x8e>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003e2e:	f7fe faff 	bl	8002430 <HAL_RCC_GetHCLKFreq>
 8003e32:	4b0f      	ldr	r3, [pc, #60]	; (8003e70 <SystemClock_Config+0x98>)
 8003e34:	fba3 3000 	umull	r3, r0, r3, r0
 8003e38:	0980      	lsrs	r0, r0, #6
 8003e3a:	f7fd fdcd 	bl	80019d8 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003e3e:	2004      	movs	r0, #4
 8003e40:	f7fd fde0 	bl	8001a04 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003e44:	2200      	movs	r2, #0
 8003e46:	4611      	mov	r1, r2
 8003e48:	f04f 30ff 	mov.w	r0, #4294967295
 8003e4c:	f7fd fd84 	bl	8001958 <HAL_NVIC_SetPriority>
}
 8003e50:	b017      	add	sp, #92	; 0x5c
 8003e52:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003e56:	21af      	movs	r1, #175	; 0xaf
 8003e58:	4806      	ldr	r0, [pc, #24]	; (8003e74 <SystemClock_Config+0x9c>)
 8003e5a:	f7ff ff10 	bl	8003c7e <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8003e5e:	21bd      	movs	r1, #189	; 0xbd
 8003e60:	4804      	ldr	r0, [pc, #16]	; (8003e74 <SystemClock_Config+0x9c>)
 8003e62:	f7ff ff0c 	bl	8003c7e <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8003e66:	21c5      	movs	r1, #197	; 0xc5
 8003e68:	4802      	ldr	r0, [pc, #8]	; (8003e74 <SystemClock_Config+0x9c>)
 8003e6a:	f7ff ff08 	bl	8003c7e <_Error_Handler>
 8003e6e:	bf00      	nop
 8003e70:	10624dd3 	.word	0x10624dd3
 8003e74:	080054fc 	.word	0x080054fc

08003e78 <main>:
{
 8003e78:	b508      	push	{r3, lr}
  HAL_Init();
 8003e7a:	f7fc ffed 	bl	8000e58 <HAL_Init>
  SystemClock_Config();
 8003e7e:	f7ff ffab 	bl	8003dd8 <SystemClock_Config>
  MX_GPIO_Init();
 8003e82:	f7ff fe57 	bl	8003b34 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e86:	f7ff fedf 	bl	8003c48 <MX_DMA_Init>
  MX_TIM2_Init();
 8003e8a:	f7ff fef9 	bl	8003c80 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8003e8e:	f7ff ff31 	bl	8003cf4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003e92:	f7ff ff4f 	bl	8003d34 <MX_ADC1_Init>
  init_peripherals();
 8003e96:	f7ff fa51 	bl	800333c <init_peripherals>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_buffer, 1);
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	4914      	ldr	r1, [pc, #80]	; (8003ef0 <main+0x78>)
 8003e9e:	4815      	ldr	r0, [pc, #84]	; (8003ef4 <main+0x7c>)
 8003ea0:	f7fe fdca 	bl	8002a38 <HAL_UART_Receive_IT>
  HAL_ADC_Start_DMA(&hadc1, ADC1_buffer, 4);
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	4b14      	ldr	r3, [pc, #80]	; (8003ef8 <main+0x80>)
 8003ea8:	6819      	ldr	r1, [r3, #0]
 8003eaa:	4814      	ldr	r0, [pc, #80]	; (8003efc <main+0x84>)
 8003eac:	f7fd f984 	bl	80011b8 <HAL_ADC_Start_DMA>
 8003eb0:	e009      	b.n	8003ec6 <main+0x4e>
		  rx_flag = 0;
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	4b12      	ldr	r3, [pc, #72]	; (8003f00 <main+0x88>)
 8003eb6:	701a      	strb	r2, [r3, #0]
		  uart_comms();
 8003eb8:	f7ff f900 	bl	80030bc <uart_comms>
 8003ebc:	e007      	b.n	8003ece <main+0x56>
	  if(adc_flag == 1){	// ADC conversion
 8003ebe:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <main+0x8c>)
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d00d      	beq.n	8003ee2 <main+0x6a>
	  if(rx_flag == 1 ){ 	// UART Comms
 8003ec6:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <main+0x88>)
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d0f1      	beq.n	8003eb2 <main+0x3a>
	  if(tim2_flag == 1){	// Seven Segment
 8003ece:	4b0e      	ldr	r3, [pc, #56]	; (8003f08 <main+0x90>)
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d1f3      	bne.n	8003ebe <main+0x46>
		  tim2_flag = 0;
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <main+0x90>)
 8003eda:	701a      	strb	r2, [r3, #0]
		  seven_segment();
 8003edc:	f7ff fd8e 	bl	80039fc <seven_segment>
 8003ee0:	e7ed      	b.n	8003ebe <main+0x46>
		  adc_flag = 0;
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	4b07      	ldr	r3, [pc, #28]	; (8003f04 <main+0x8c>)
 8003ee6:	701a      	strb	r2, [r3, #0]
		  adc_comms();
 8003ee8:	f7ff faa6 	bl	8003438 <adc_comms>
 8003eec:	e7eb      	b.n	8003ec6 <main+0x4e>
 8003eee:	bf00      	nop
 8003ef0:	2000025c 	.word	0x2000025c
 8003ef4:	20000164 	.word	0x20000164
 8003ef8:	200000a8 	.word	0x200000a8
 8003efc:	20000110 	.word	0x20000110
 8003f00:	200000dc 	.word	0x200000dc
 8003f04:	200000c2 	.word	0x200000c2
 8003f08:	200000a4 	.word	0x200000a4

08003f0c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f0c:	4b1d      	ldr	r3, [pc, #116]	; (8003f84 <HAL_MspInit+0x78>)
{
 8003f0e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f10:	699a      	ldr	r2, [r3, #24]
 8003f12:	f042 0201 	orr.w	r2, r2, #1
 8003f16:	619a      	str	r2, [r3, #24]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003f20:	2007      	movs	r0, #7
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f22:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003f24:	f7fd fd06 	bl	8001934 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003f28:	2200      	movs	r2, #0
 8003f2a:	4611      	mov	r1, r2
 8003f2c:	f06f 000b 	mvn.w	r0, #11
 8003f30:	f7fd fd12 	bl	8001958 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003f34:	2200      	movs	r2, #0
 8003f36:	4611      	mov	r1, r2
 8003f38:	f06f 000a 	mvn.w	r0, #10
 8003f3c:	f7fd fd0c 	bl	8001958 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003f40:	2200      	movs	r2, #0
 8003f42:	4611      	mov	r1, r2
 8003f44:	f06f 0009 	mvn.w	r0, #9
 8003f48:	f7fd fd06 	bl	8001958 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	4611      	mov	r1, r2
 8003f50:	f06f 0004 	mvn.w	r0, #4
 8003f54:	f7fd fd00 	bl	8001958 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003f58:	2200      	movs	r2, #0
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	f06f 0003 	mvn.w	r0, #3
 8003f60:	f7fd fcfa 	bl	8001958 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003f64:	2200      	movs	r2, #0
 8003f66:	4611      	mov	r1, r2
 8003f68:	f06f 0001 	mvn.w	r0, #1
 8003f6c:	f7fd fcf4 	bl	8001958 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003f70:	2200      	movs	r2, #0
 8003f72:	4611      	mov	r1, r2
 8003f74:	f04f 30ff 	mov.w	r0, #4294967295
 8003f78:	f7fd fcee 	bl	8001958 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f7c:	b003      	add	sp, #12
 8003f7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f82:	bf00      	nop
 8003f84:	40021000 	.word	0x40021000

08003f88 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f88:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8003f8a:	6803      	ldr	r3, [r0, #0]
 8003f8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8003f90:	b086      	sub	sp, #24
 8003f92:	4606      	mov	r6, r0
  if(hadc->Instance==ADC1)
 8003f94:	d139      	bne.n	800400a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003f96:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8003f9a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9e:	2500      	movs	r5, #0
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003fa0:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fa2:	481b      	ldr	r0, [pc, #108]	; (8004010 <HAL_ADC_MspInit+0x88>)

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003fa4:	4c1b      	ldr	r4, [pc, #108]	; (8004014 <HAL_ADC_MspInit+0x8c>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003fa6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003faa:	615a      	str	r2, [r3, #20]
 8003fac:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fae:	9503      	str	r5, [sp, #12]
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003fb8:	230c      	movs	r3, #12
 8003fba:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fbc:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fc2:	f7fd fe0f 	bl	8001be4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8003fc6:	4b14      	ldr	r3, [pc, #80]	; (8004018 <HAL_ADC_MspInit+0x90>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fc8:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fca:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003fce:	2380      	movs	r3, #128	; 0x80
 8003fd0:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003fd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fd6:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003fd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003fdc:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003fde:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003fe0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003fe4:	61a5      	str	r5, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003fe6:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003fe8:	f7fd fd1e 	bl	8001a28 <HAL_DMA_Init>
 8003fec:	b118      	cbz	r0, 8003ff6 <HAL_ADC_MspInit+0x6e>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003fee:	2173      	movs	r1, #115	; 0x73
 8003ff0:	480a      	ldr	r0, [pc, #40]	; (800401c <HAL_ADC_MspInit+0x94>)
 8003ff2:	f7ff fe44 	bl	8003c7e <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003ffa:	63f4      	str	r4, [r6, #60]	; 0x3c
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003ffc:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003ffe:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004000:	f7fd fcaa 	bl	8001958 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004004:	2012      	movs	r0, #18
 8004006:	f7fd fcdb 	bl	80019c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800400a:	b006      	add	sp, #24
 800400c:	bd70      	pop	{r4, r5, r6, pc}
 800400e:	bf00      	nop
 8004010:	48000800 	.word	0x48000800
 8004014:	200001d4 	.word	0x200001d4
 8004018:	40020008 	.word	0x40020008
 800401c:	0800550a 	.word	0x0800550a

08004020 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8004020:	6803      	ldr	r3, [r0, #0]
 8004022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8004026:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8004028:	d112      	bne.n	8004050 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800402a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800402e:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004030:	69da      	ldr	r2, [r3, #28]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	61da      	str	r2, [r3, #28]
 8004038:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800403a:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004042:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004044:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004046:	f7fd fc87 	bl	8001958 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800404a:	201c      	movs	r0, #28
 800404c:	f7fd fcb8 	bl	80019c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004050:	b003      	add	sp, #12
 8004052:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08004058 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004058:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800405a:	6802      	ldr	r2, [r0, #0]
 800405c:	4b13      	ldr	r3, [pc, #76]	; (80040ac <HAL_UART_MspInit+0x54>)
 800405e:	429a      	cmp	r2, r3
{
 8004060:	b086      	sub	sp, #24
  if(huart->Instance==USART1)
 8004062:	d120      	bne.n	80040a6 <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004064:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004068:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 800406a:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800406c:	4810      	ldr	r0, [pc, #64]	; (80040b0 <HAL_UART_MspInit+0x58>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800406e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004072:	619a      	str	r2, [r3, #24]
 8004074:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004076:	9403      	str	r4, [sp, #12]
    __HAL_RCC_USART1_CLK_ENABLE();
 8004078:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004080:	2330      	movs	r3, #48	; 0x30
 8004082:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004084:	2302      	movs	r3, #2
 8004086:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004088:	2303      	movs	r3, #3
 800408a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800408c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800408e:	2307      	movs	r3, #7
 8004090:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004092:	f7fd fda7 	bl	8001be4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004096:	2025      	movs	r0, #37	; 0x25
 8004098:	4622      	mov	r2, r4
 800409a:	4621      	mov	r1, r4
 800409c:	f7fd fc5c 	bl	8001958 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80040a0:	2025      	movs	r0, #37	; 0x25
 80040a2:	f7fd fc8d 	bl	80019c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80040a6:	b006      	add	sp, #24
 80040a8:	bd10      	pop	{r4, pc}
 80040aa:	bf00      	nop
 80040ac:	40013800 	.word	0x40013800
 80040b0:	48000800 	.word	0x48000800

080040b4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80040b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040b6:	f7fc fee1 	bl	8000e7c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80040ba:	f7fd fcb0 	bl	8001a1e <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tim2_flag = 1;
 80040be:	4b02      	ldr	r3, [pc, #8]	; (80040c8 <SysTick_Handler+0x14>)
 80040c0:	2201      	movs	r2, #1
 80040c2:	701a      	strb	r2, [r3, #0]
 80040c4:	bd08      	pop	{r3, pc}
 80040c6:	bf00      	nop
 80040c8:	200000a4 	.word	0x200000a4

080040cc <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80040cc:	4801      	ldr	r0, [pc, #4]	; (80040d4 <DMA1_Channel1_IRQHandler+0x8>)
 80040ce:	f7fd bd40 	b.w	8001b52 <HAL_DMA_IRQHandler>
 80040d2:	bf00      	nop
 80040d4:	200001d4 	.word	0x200001d4

080040d8 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80040d8:	4801      	ldr	r0, [pc, #4]	; (80040e0 <ADC1_2_IRQHandler+0x8>)
 80040da:	f7fd b8f9 	b.w	80012d0 <HAL_ADC_IRQHandler>
 80040de:	bf00      	nop
 80040e0:	20000110 	.word	0x20000110

080040e4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80040e4:	4801      	ldr	r0, [pc, #4]	; (80040ec <TIM2_IRQHandler+0x8>)
 80040e6:	f7fe baa0 	b.w	800262a <HAL_TIM_IRQHandler>
 80040ea:	bf00      	nop
 80040ec:	20000218 	.word	0x20000218

080040f0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80040f0:	4801      	ldr	r0, [pc, #4]	; (80040f8 <USART1_IRQHandler+0x8>)
 80040f2:	f7fe bf4b 	b.w	8002f8c <HAL_UART_IRQHandler>
 80040f6:	bf00      	nop
 80040f8:	20000164 	.word	0x20000164

080040fc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040fc:	4915      	ldr	r1, [pc, #84]	; (8004154 <SystemInit+0x58>)
 80040fe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004102:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800410a:	4b13      	ldr	r3, [pc, #76]	; (8004158 <SystemInit+0x5c>)
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8004114:	6858      	ldr	r0, [r3, #4]
 8004116:	4a11      	ldr	r2, [pc, #68]	; (800415c <SystemInit+0x60>)
 8004118:	4002      	ands	r2, r0
 800411a:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004122:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004126:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800412e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004136:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8004138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800413a:	f022 020f 	bic.w	r2, r2, #15
 800413e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8004140:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004142:	4a07      	ldr	r2, [pc, #28]	; (8004160 <SystemInit+0x64>)
 8004144:	4002      	ands	r2, r0
 8004146:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8004148:	2200      	movs	r2, #0
 800414a:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800414c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004150:	608b      	str	r3, [r1, #8]
 8004152:	4770      	bx	lr
 8004154:	e000ed00 	.word	0xe000ed00
 8004158:	40021000 	.word	0x40021000
 800415c:	f87fc00c 	.word	0xf87fc00c
 8004160:	ff00fccc 	.word	0xff00fccc

08004164 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004164:	f8df d034 	ldr.w	sp, [pc, #52]	; 800419c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004168:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800416a:	e003      	b.n	8004174 <LoopCopyDataInit>

0800416c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800416c:	4b0c      	ldr	r3, [pc, #48]	; (80041a0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800416e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004170:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004172:	3104      	adds	r1, #4

08004174 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004174:	480b      	ldr	r0, [pc, #44]	; (80041a4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004176:	4b0c      	ldr	r3, [pc, #48]	; (80041a8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004178:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800417a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800417c:	d3f6      	bcc.n	800416c <CopyDataInit>
	ldr	r2, =_sbss
 800417e:	4a0b      	ldr	r2, [pc, #44]	; (80041ac <LoopForever+0x12>)
	b	LoopFillZerobss
 8004180:	e002      	b.n	8004188 <LoopFillZerobss>

08004182 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004182:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004184:	f842 3b04 	str.w	r3, [r2], #4

08004188 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004188:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <LoopForever+0x16>)
	cmp	r2, r3
 800418a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800418c:	d3f9      	bcc.n	8004182 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800418e:	f7ff ffb5 	bl	80040fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004192:	f000 f811 	bl	80041b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004196:	f7ff fe6f 	bl	8003e78 <main>

0800419a <LoopForever>:

LoopForever:
    b LoopForever
 800419a:	e7fe      	b.n	800419a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800419c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80041a0:	080055a8 	.word	0x080055a8
	ldr	r0, =_sdata
 80041a4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80041a8:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 80041ac:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 80041b0:	20000264 	.word	0x20000264

080041b4 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80041b4:	e7fe      	b.n	80041b4 <BusFault_Handler>
	...

080041b8 <__libc_init_array>:
 80041b8:	b570      	push	{r4, r5, r6, lr}
 80041ba:	4e0d      	ldr	r6, [pc, #52]	; (80041f0 <__libc_init_array+0x38>)
 80041bc:	4c0d      	ldr	r4, [pc, #52]	; (80041f4 <__libc_init_array+0x3c>)
 80041be:	1ba4      	subs	r4, r4, r6
 80041c0:	10a4      	asrs	r4, r4, #2
 80041c2:	2500      	movs	r5, #0
 80041c4:	42a5      	cmp	r5, r4
 80041c6:	d109      	bne.n	80041dc <__libc_init_array+0x24>
 80041c8:	4e0b      	ldr	r6, [pc, #44]	; (80041f8 <__libc_init_array+0x40>)
 80041ca:	4c0c      	ldr	r4, [pc, #48]	; (80041fc <__libc_init_array+0x44>)
 80041cc:	f001 f978 	bl	80054c0 <_init>
 80041d0:	1ba4      	subs	r4, r4, r6
 80041d2:	10a4      	asrs	r4, r4, #2
 80041d4:	2500      	movs	r5, #0
 80041d6:	42a5      	cmp	r5, r4
 80041d8:	d105      	bne.n	80041e6 <__libc_init_array+0x2e>
 80041da:	bd70      	pop	{r4, r5, r6, pc}
 80041dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041e0:	4798      	blx	r3
 80041e2:	3501      	adds	r5, #1
 80041e4:	e7ee      	b.n	80041c4 <__libc_init_array+0xc>
 80041e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041ea:	4798      	blx	r3
 80041ec:	3501      	adds	r5, #1
 80041ee:	e7f2      	b.n	80041d6 <__libc_init_array+0x1e>
 80041f0:	080055a0 	.word	0x080055a0
 80041f4:	080055a0 	.word	0x080055a0
 80041f8:	080055a0 	.word	0x080055a0
 80041fc:	080055a4 	.word	0x080055a4

08004200 <malloc>:
 8004200:	4b02      	ldr	r3, [pc, #8]	; (800420c <malloc+0xc>)
 8004202:	4601      	mov	r1, r0
 8004204:	6818      	ldr	r0, [r3, #0]
 8004206:	f000 b817 	b.w	8004238 <_malloc_r>
 800420a:	bf00      	nop
 800420c:	2000001c 	.word	0x2000001c

08004210 <memcpy>:
 8004210:	b510      	push	{r4, lr}
 8004212:	1e43      	subs	r3, r0, #1
 8004214:	440a      	add	r2, r1
 8004216:	4291      	cmp	r1, r2
 8004218:	d100      	bne.n	800421c <memcpy+0xc>
 800421a:	bd10      	pop	{r4, pc}
 800421c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004220:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004224:	e7f7      	b.n	8004216 <memcpy+0x6>

08004226 <memset>:
 8004226:	4402      	add	r2, r0
 8004228:	4603      	mov	r3, r0
 800422a:	4293      	cmp	r3, r2
 800422c:	d100      	bne.n	8004230 <memset+0xa>
 800422e:	4770      	bx	lr
 8004230:	f803 1b01 	strb.w	r1, [r3], #1
 8004234:	e7f9      	b.n	800422a <memset+0x4>
	...

08004238 <_malloc_r>:
 8004238:	b570      	push	{r4, r5, r6, lr}
 800423a:	1ccd      	adds	r5, r1, #3
 800423c:	f025 0503 	bic.w	r5, r5, #3
 8004240:	3508      	adds	r5, #8
 8004242:	2d0c      	cmp	r5, #12
 8004244:	bf38      	it	cc
 8004246:	250c      	movcc	r5, #12
 8004248:	2d00      	cmp	r5, #0
 800424a:	4606      	mov	r6, r0
 800424c:	db01      	blt.n	8004252 <_malloc_r+0x1a>
 800424e:	42a9      	cmp	r1, r5
 8004250:	d903      	bls.n	800425a <_malloc_r+0x22>
 8004252:	230c      	movs	r3, #12
 8004254:	6033      	str	r3, [r6, #0]
 8004256:	2000      	movs	r0, #0
 8004258:	bd70      	pop	{r4, r5, r6, pc}
 800425a:	f000 f85b 	bl	8004314 <__malloc_lock>
 800425e:	4a23      	ldr	r2, [pc, #140]	; (80042ec <_malloc_r+0xb4>)
 8004260:	6814      	ldr	r4, [r2, #0]
 8004262:	4621      	mov	r1, r4
 8004264:	b991      	cbnz	r1, 800428c <_malloc_r+0x54>
 8004266:	4c22      	ldr	r4, [pc, #136]	; (80042f0 <_malloc_r+0xb8>)
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	b91b      	cbnz	r3, 8004274 <_malloc_r+0x3c>
 800426c:	4630      	mov	r0, r6
 800426e:	f000 f841 	bl	80042f4 <_sbrk_r>
 8004272:	6020      	str	r0, [r4, #0]
 8004274:	4629      	mov	r1, r5
 8004276:	4630      	mov	r0, r6
 8004278:	f000 f83c 	bl	80042f4 <_sbrk_r>
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	d126      	bne.n	80042ce <_malloc_r+0x96>
 8004280:	230c      	movs	r3, #12
 8004282:	6033      	str	r3, [r6, #0]
 8004284:	4630      	mov	r0, r6
 8004286:	f000 f846 	bl	8004316 <__malloc_unlock>
 800428a:	e7e4      	b.n	8004256 <_malloc_r+0x1e>
 800428c:	680b      	ldr	r3, [r1, #0]
 800428e:	1b5b      	subs	r3, r3, r5
 8004290:	d41a      	bmi.n	80042c8 <_malloc_r+0x90>
 8004292:	2b0b      	cmp	r3, #11
 8004294:	d90f      	bls.n	80042b6 <_malloc_r+0x7e>
 8004296:	600b      	str	r3, [r1, #0]
 8004298:	50cd      	str	r5, [r1, r3]
 800429a:	18cc      	adds	r4, r1, r3
 800429c:	4630      	mov	r0, r6
 800429e:	f000 f83a 	bl	8004316 <__malloc_unlock>
 80042a2:	f104 000b 	add.w	r0, r4, #11
 80042a6:	1d23      	adds	r3, r4, #4
 80042a8:	f020 0007 	bic.w	r0, r0, #7
 80042ac:	1ac3      	subs	r3, r0, r3
 80042ae:	d01b      	beq.n	80042e8 <_malloc_r+0xb0>
 80042b0:	425a      	negs	r2, r3
 80042b2:	50e2      	str	r2, [r4, r3]
 80042b4:	bd70      	pop	{r4, r5, r6, pc}
 80042b6:	428c      	cmp	r4, r1
 80042b8:	bf0d      	iteet	eq
 80042ba:	6863      	ldreq	r3, [r4, #4]
 80042bc:	684b      	ldrne	r3, [r1, #4]
 80042be:	6063      	strne	r3, [r4, #4]
 80042c0:	6013      	streq	r3, [r2, #0]
 80042c2:	bf18      	it	ne
 80042c4:	460c      	movne	r4, r1
 80042c6:	e7e9      	b.n	800429c <_malloc_r+0x64>
 80042c8:	460c      	mov	r4, r1
 80042ca:	6849      	ldr	r1, [r1, #4]
 80042cc:	e7ca      	b.n	8004264 <_malloc_r+0x2c>
 80042ce:	1cc4      	adds	r4, r0, #3
 80042d0:	f024 0403 	bic.w	r4, r4, #3
 80042d4:	42a0      	cmp	r0, r4
 80042d6:	d005      	beq.n	80042e4 <_malloc_r+0xac>
 80042d8:	1a21      	subs	r1, r4, r0
 80042da:	4630      	mov	r0, r6
 80042dc:	f000 f80a 	bl	80042f4 <_sbrk_r>
 80042e0:	3001      	adds	r0, #1
 80042e2:	d0cd      	beq.n	8004280 <_malloc_r+0x48>
 80042e4:	6025      	str	r5, [r4, #0]
 80042e6:	e7d9      	b.n	800429c <_malloc_r+0x64>
 80042e8:	bd70      	pop	{r4, r5, r6, pc}
 80042ea:	bf00      	nop
 80042ec:	20000100 	.word	0x20000100
 80042f0:	20000104 	.word	0x20000104

080042f4 <_sbrk_r>:
 80042f4:	b538      	push	{r3, r4, r5, lr}
 80042f6:	4c06      	ldr	r4, [pc, #24]	; (8004310 <_sbrk_r+0x1c>)
 80042f8:	2300      	movs	r3, #0
 80042fa:	4605      	mov	r5, r0
 80042fc:	4608      	mov	r0, r1
 80042fe:	6023      	str	r3, [r4, #0]
 8004300:	f001 f8d0 	bl	80054a4 <_sbrk>
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	d102      	bne.n	800430e <_sbrk_r+0x1a>
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	b103      	cbz	r3, 800430e <_sbrk_r+0x1a>
 800430c:	602b      	str	r3, [r5, #0]
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	20000260 	.word	0x20000260

08004314 <__malloc_lock>:
 8004314:	4770      	bx	lr

08004316 <__malloc_unlock>:
 8004316:	4770      	bx	lr

08004318 <pow>:
 8004318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800431c:	ed2d 8b04 	vpush	{d8-d9}
 8004320:	b08d      	sub	sp, #52	; 0x34
 8004322:	ec57 6b10 	vmov	r6, r7, d0
 8004326:	ec55 4b11 	vmov	r4, r5, d1
 800432a:	f000 f9c9 	bl	80046c0 <__ieee754_pow>
 800432e:	4bae      	ldr	r3, [pc, #696]	; (80045e8 <pow+0x2d0>)
 8004330:	eeb0 8a40 	vmov.f32	s16, s0
 8004334:	eef0 8a60 	vmov.f32	s17, s1
 8004338:	f993 9000 	ldrsb.w	r9, [r3]
 800433c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8004340:	4698      	mov	r8, r3
 8004342:	d05f      	beq.n	8004404 <pow+0xec>
 8004344:	4622      	mov	r2, r4
 8004346:	462b      	mov	r3, r5
 8004348:	4620      	mov	r0, r4
 800434a:	4629      	mov	r1, r5
 800434c:	f7fc fb8e 	bl	8000a6c <__aeabi_dcmpun>
 8004350:	4683      	mov	fp, r0
 8004352:	2800      	cmp	r0, #0
 8004354:	d156      	bne.n	8004404 <pow+0xec>
 8004356:	4632      	mov	r2, r6
 8004358:	463b      	mov	r3, r7
 800435a:	4630      	mov	r0, r6
 800435c:	4639      	mov	r1, r7
 800435e:	f7fc fb85 	bl	8000a6c <__aeabi_dcmpun>
 8004362:	9001      	str	r0, [sp, #4]
 8004364:	b1e8      	cbz	r0, 80043a2 <pow+0x8a>
 8004366:	2200      	movs	r2, #0
 8004368:	2300      	movs	r3, #0
 800436a:	4620      	mov	r0, r4
 800436c:	4629      	mov	r1, r5
 800436e:	f7fc fb4b 	bl	8000a08 <__aeabi_dcmpeq>
 8004372:	2800      	cmp	r0, #0
 8004374:	d046      	beq.n	8004404 <pow+0xec>
 8004376:	2301      	movs	r3, #1
 8004378:	9302      	str	r3, [sp, #8]
 800437a:	4b9c      	ldr	r3, [pc, #624]	; (80045ec <pow+0x2d4>)
 800437c:	9303      	str	r3, [sp, #12]
 800437e:	4b9c      	ldr	r3, [pc, #624]	; (80045f0 <pow+0x2d8>)
 8004380:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004384:	2200      	movs	r2, #0
 8004386:	f1b9 0f02 	cmp.w	r9, #2
 800438a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800438e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004392:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004396:	d033      	beq.n	8004400 <pow+0xe8>
 8004398:	a802      	add	r0, sp, #8
 800439a:	f000 ff62 	bl	8005262 <matherr>
 800439e:	bb48      	cbnz	r0, 80043f4 <pow+0xdc>
 80043a0:	e05e      	b.n	8004460 <pow+0x148>
 80043a2:	f04f 0a00 	mov.w	sl, #0
 80043a6:	f04f 0b00 	mov.w	fp, #0
 80043aa:	4652      	mov	r2, sl
 80043ac:	465b      	mov	r3, fp
 80043ae:	4630      	mov	r0, r6
 80043b0:	4639      	mov	r1, r7
 80043b2:	f7fc fb29 	bl	8000a08 <__aeabi_dcmpeq>
 80043b6:	ec4b ab19 	vmov	d9, sl, fp
 80043ba:	2800      	cmp	r0, #0
 80043bc:	d055      	beq.n	800446a <pow+0x152>
 80043be:	4652      	mov	r2, sl
 80043c0:	465b      	mov	r3, fp
 80043c2:	4620      	mov	r0, r4
 80043c4:	4629      	mov	r1, r5
 80043c6:	f7fc fb1f 	bl	8000a08 <__aeabi_dcmpeq>
 80043ca:	4680      	mov	r8, r0
 80043cc:	b318      	cbz	r0, 8004416 <pow+0xfe>
 80043ce:	2301      	movs	r3, #1
 80043d0:	9302      	str	r3, [sp, #8]
 80043d2:	4b86      	ldr	r3, [pc, #536]	; (80045ec <pow+0x2d4>)
 80043d4:	9303      	str	r3, [sp, #12]
 80043d6:	9b01      	ldr	r3, [sp, #4]
 80043d8:	930a      	str	r3, [sp, #40]	; 0x28
 80043da:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80043de:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80043e2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80043e6:	f1b9 0f00 	cmp.w	r9, #0
 80043ea:	d0d5      	beq.n	8004398 <pow+0x80>
 80043ec:	4b80      	ldr	r3, [pc, #512]	; (80045f0 <pow+0x2d8>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80043f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043f6:	b11b      	cbz	r3, 8004400 <pow+0xe8>
 80043f8:	f001 f84e 	bl	8005498 <__errno>
 80043fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043fe:	6003      	str	r3, [r0, #0]
 8004400:	ed9d 8b08 	vldr	d8, [sp, #32]
 8004404:	eeb0 0a48 	vmov.f32	s0, s16
 8004408:	eef0 0a68 	vmov.f32	s1, s17
 800440c:	b00d      	add	sp, #52	; 0x34
 800440e:	ecbd 8b04 	vpop	{d8-d9}
 8004412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004416:	ec45 4b10 	vmov	d0, r4, r5
 800441a:	f000 ff1a 	bl	8005252 <finite>
 800441e:	2800      	cmp	r0, #0
 8004420:	d0f0      	beq.n	8004404 <pow+0xec>
 8004422:	4652      	mov	r2, sl
 8004424:	465b      	mov	r3, fp
 8004426:	4620      	mov	r0, r4
 8004428:	4629      	mov	r1, r5
 800442a:	f7fc faf7 	bl	8000a1c <__aeabi_dcmplt>
 800442e:	2800      	cmp	r0, #0
 8004430:	d0e8      	beq.n	8004404 <pow+0xec>
 8004432:	2301      	movs	r3, #1
 8004434:	9302      	str	r3, [sp, #8]
 8004436:	4b6d      	ldr	r3, [pc, #436]	; (80045ec <pow+0x2d4>)
 8004438:	9303      	str	r3, [sp, #12]
 800443a:	4b6b      	ldr	r3, [pc, #428]	; (80045e8 <pow+0x2d0>)
 800443c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8004440:	f993 3000 	ldrsb.w	r3, [r3]
 8004444:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004448:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800444c:	b913      	cbnz	r3, 8004454 <pow+0x13c>
 800444e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004452:	e7a1      	b.n	8004398 <pow+0x80>
 8004454:	4967      	ldr	r1, [pc, #412]	; (80045f4 <pow+0x2dc>)
 8004456:	2000      	movs	r0, #0
 8004458:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800445c:	2b02      	cmp	r3, #2
 800445e:	d19b      	bne.n	8004398 <pow+0x80>
 8004460:	f001 f81a 	bl	8005498 <__errno>
 8004464:	2321      	movs	r3, #33	; 0x21
 8004466:	6003      	str	r3, [r0, #0]
 8004468:	e7c4      	b.n	80043f4 <pow+0xdc>
 800446a:	eeb0 0a48 	vmov.f32	s0, s16
 800446e:	eef0 0a68 	vmov.f32	s1, s17
 8004472:	f000 feee 	bl	8005252 <finite>
 8004476:	9001      	str	r0, [sp, #4]
 8004478:	2800      	cmp	r0, #0
 800447a:	f040 808a 	bne.w	8004592 <pow+0x27a>
 800447e:	ec47 6b10 	vmov	d0, r6, r7
 8004482:	f000 fee6 	bl	8005252 <finite>
 8004486:	2800      	cmp	r0, #0
 8004488:	f000 8083 	beq.w	8004592 <pow+0x27a>
 800448c:	ec45 4b10 	vmov	d0, r4, r5
 8004490:	f000 fedf 	bl	8005252 <finite>
 8004494:	2800      	cmp	r0, #0
 8004496:	d07c      	beq.n	8004592 <pow+0x27a>
 8004498:	ec53 2b18 	vmov	r2, r3, d8
 800449c:	ee18 0a10 	vmov	r0, s16
 80044a0:	4619      	mov	r1, r3
 80044a2:	f7fc fae3 	bl	8000a6c <__aeabi_dcmpun>
 80044a6:	f998 9000 	ldrsb.w	r9, [r8]
 80044aa:	4b50      	ldr	r3, [pc, #320]	; (80045ec <pow+0x2d4>)
 80044ac:	b1b0      	cbz	r0, 80044dc <pow+0x1c4>
 80044ae:	2201      	movs	r2, #1
 80044b0:	9303      	str	r3, [sp, #12]
 80044b2:	9b01      	ldr	r3, [sp, #4]
 80044b4:	9202      	str	r2, [sp, #8]
 80044b6:	930a      	str	r3, [sp, #40]	; 0x28
 80044b8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80044bc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80044c0:	f1b9 0f00 	cmp.w	r9, #0
 80044c4:	d0c3      	beq.n	800444e <pow+0x136>
 80044c6:	4652      	mov	r2, sl
 80044c8:	465b      	mov	r3, fp
 80044ca:	4650      	mov	r0, sl
 80044cc:	4659      	mov	r1, fp
 80044ce:	f7fc f95d 	bl	800078c <__aeabi_ddiv>
 80044d2:	f1b9 0f02 	cmp.w	r9, #2
 80044d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80044da:	e7c0      	b.n	800445e <pow+0x146>
 80044dc:	2203      	movs	r2, #3
 80044de:	9202      	str	r2, [sp, #8]
 80044e0:	9303      	str	r3, [sp, #12]
 80044e2:	900a      	str	r0, [sp, #40]	; 0x28
 80044e4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80044e8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80044ec:	f1b9 0f00 	cmp.w	r9, #0
 80044f0:	d12c      	bne.n	800454c <pow+0x234>
 80044f2:	4b41      	ldr	r3, [pc, #260]	; (80045f8 <pow+0x2e0>)
 80044f4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80044f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80044fc:	4630      	mov	r0, r6
 80044fe:	4652      	mov	r2, sl
 8004500:	465b      	mov	r3, fp
 8004502:	4639      	mov	r1, r7
 8004504:	f7fc fa8a 	bl	8000a1c <__aeabi_dcmplt>
 8004508:	2800      	cmp	r0, #0
 800450a:	d066      	beq.n	80045da <pow+0x2c2>
 800450c:	2200      	movs	r2, #0
 800450e:	4b3b      	ldr	r3, [pc, #236]	; (80045fc <pow+0x2e4>)
 8004510:	4620      	mov	r0, r4
 8004512:	4629      	mov	r1, r5
 8004514:	f7fc f810 	bl	8000538 <__aeabi_dmul>
 8004518:	4604      	mov	r4, r0
 800451a:	460d      	mov	r5, r1
 800451c:	ec45 4b10 	vmov	d0, r4, r5
 8004520:	f000 feaa 	bl	8005278 <rint>
 8004524:	4620      	mov	r0, r4
 8004526:	ec53 2b10 	vmov	r2, r3, d0
 800452a:	4629      	mov	r1, r5
 800452c:	f7fc fa6c 	bl	8000a08 <__aeabi_dcmpeq>
 8004530:	b920      	cbnz	r0, 800453c <pow+0x224>
 8004532:	4b33      	ldr	r3, [pc, #204]	; (8004600 <pow+0x2e8>)
 8004534:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004538:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800453c:	f998 3000 	ldrsb.w	r3, [r8]
 8004540:	2b02      	cmp	r3, #2
 8004542:	d14a      	bne.n	80045da <pow+0x2c2>
 8004544:	f000 ffa8 	bl	8005498 <__errno>
 8004548:	2322      	movs	r3, #34	; 0x22
 800454a:	e78c      	b.n	8004466 <pow+0x14e>
 800454c:	4b2d      	ldr	r3, [pc, #180]	; (8004604 <pow+0x2ec>)
 800454e:	2200      	movs	r2, #0
 8004550:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004554:	4630      	mov	r0, r6
 8004556:	4652      	mov	r2, sl
 8004558:	465b      	mov	r3, fp
 800455a:	4639      	mov	r1, r7
 800455c:	f7fc fa5e 	bl	8000a1c <__aeabi_dcmplt>
 8004560:	2800      	cmp	r0, #0
 8004562:	d0eb      	beq.n	800453c <pow+0x224>
 8004564:	2200      	movs	r2, #0
 8004566:	4b25      	ldr	r3, [pc, #148]	; (80045fc <pow+0x2e4>)
 8004568:	4620      	mov	r0, r4
 800456a:	4629      	mov	r1, r5
 800456c:	f7fb ffe4 	bl	8000538 <__aeabi_dmul>
 8004570:	4604      	mov	r4, r0
 8004572:	460d      	mov	r5, r1
 8004574:	ec45 4b10 	vmov	d0, r4, r5
 8004578:	f000 fe7e 	bl	8005278 <rint>
 800457c:	4620      	mov	r0, r4
 800457e:	ec53 2b10 	vmov	r2, r3, d0
 8004582:	4629      	mov	r1, r5
 8004584:	f7fc fa40 	bl	8000a08 <__aeabi_dcmpeq>
 8004588:	2800      	cmp	r0, #0
 800458a:	d1d7      	bne.n	800453c <pow+0x224>
 800458c:	2200      	movs	r2, #0
 800458e:	4b19      	ldr	r3, [pc, #100]	; (80045f4 <pow+0x2dc>)
 8004590:	e7d2      	b.n	8004538 <pow+0x220>
 8004592:	2200      	movs	r2, #0
 8004594:	2300      	movs	r3, #0
 8004596:	ec51 0b18 	vmov	r0, r1, d8
 800459a:	f7fc fa35 	bl	8000a08 <__aeabi_dcmpeq>
 800459e:	2800      	cmp	r0, #0
 80045a0:	f43f af30 	beq.w	8004404 <pow+0xec>
 80045a4:	ec47 6b10 	vmov	d0, r6, r7
 80045a8:	f000 fe53 	bl	8005252 <finite>
 80045ac:	2800      	cmp	r0, #0
 80045ae:	f43f af29 	beq.w	8004404 <pow+0xec>
 80045b2:	ec45 4b10 	vmov	d0, r4, r5
 80045b6:	f000 fe4c 	bl	8005252 <finite>
 80045ba:	2800      	cmp	r0, #0
 80045bc:	f43f af22 	beq.w	8004404 <pow+0xec>
 80045c0:	2304      	movs	r3, #4
 80045c2:	9302      	str	r3, [sp, #8]
 80045c4:	4b09      	ldr	r3, [pc, #36]	; (80045ec <pow+0x2d4>)
 80045c6:	9303      	str	r3, [sp, #12]
 80045c8:	2300      	movs	r3, #0
 80045ca:	930a      	str	r3, [sp, #40]	; 0x28
 80045cc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80045d0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80045d4:	ed8d 9b08 	vstr	d9, [sp, #32]
 80045d8:	e7b0      	b.n	800453c <pow+0x224>
 80045da:	a802      	add	r0, sp, #8
 80045dc:	f000 fe41 	bl	8005262 <matherr>
 80045e0:	2800      	cmp	r0, #0
 80045e2:	f47f af07 	bne.w	80043f4 <pow+0xdc>
 80045e6:	e7ad      	b.n	8004544 <pow+0x22c>
 80045e8:	20000080 	.word	0x20000080
 80045ec:	0800554c 	.word	0x0800554c
 80045f0:	3ff00000 	.word	0x3ff00000
 80045f4:	fff00000 	.word	0xfff00000
 80045f8:	47efffff 	.word	0x47efffff
 80045fc:	3fe00000 	.word	0x3fe00000
 8004600:	c7efffff 	.word	0xc7efffff
 8004604:	7ff00000 	.word	0x7ff00000

08004608 <sqrt>:
 8004608:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800460c:	ed2d 8b02 	vpush	{d8}
 8004610:	b08b      	sub	sp, #44	; 0x2c
 8004612:	ec55 4b10 	vmov	r4, r5, d0
 8004616:	f000 fd65 	bl	80050e4 <__ieee754_sqrt>
 800461a:	4b26      	ldr	r3, [pc, #152]	; (80046b4 <sqrt+0xac>)
 800461c:	eeb0 8a40 	vmov.f32	s16, s0
 8004620:	eef0 8a60 	vmov.f32	s17, s1
 8004624:	f993 6000 	ldrsb.w	r6, [r3]
 8004628:	1c73      	adds	r3, r6, #1
 800462a:	d02a      	beq.n	8004682 <sqrt+0x7a>
 800462c:	4622      	mov	r2, r4
 800462e:	462b      	mov	r3, r5
 8004630:	4620      	mov	r0, r4
 8004632:	4629      	mov	r1, r5
 8004634:	f7fc fa1a 	bl	8000a6c <__aeabi_dcmpun>
 8004638:	4607      	mov	r7, r0
 800463a:	bb10      	cbnz	r0, 8004682 <sqrt+0x7a>
 800463c:	f04f 0800 	mov.w	r8, #0
 8004640:	f04f 0900 	mov.w	r9, #0
 8004644:	4642      	mov	r2, r8
 8004646:	464b      	mov	r3, r9
 8004648:	4620      	mov	r0, r4
 800464a:	4629      	mov	r1, r5
 800464c:	f7fc f9e6 	bl	8000a1c <__aeabi_dcmplt>
 8004650:	b1b8      	cbz	r0, 8004682 <sqrt+0x7a>
 8004652:	2301      	movs	r3, #1
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	4b18      	ldr	r3, [pc, #96]	; (80046b8 <sqrt+0xb0>)
 8004658:	9301      	str	r3, [sp, #4]
 800465a:	9708      	str	r7, [sp, #32]
 800465c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004660:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004664:	b9b6      	cbnz	r6, 8004694 <sqrt+0x8c>
 8004666:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800466a:	4668      	mov	r0, sp
 800466c:	f000 fdf9 	bl	8005262 <matherr>
 8004670:	b1d0      	cbz	r0, 80046a8 <sqrt+0xa0>
 8004672:	9b08      	ldr	r3, [sp, #32]
 8004674:	b11b      	cbz	r3, 800467e <sqrt+0x76>
 8004676:	f000 ff0f 	bl	8005498 <__errno>
 800467a:	9b08      	ldr	r3, [sp, #32]
 800467c:	6003      	str	r3, [r0, #0]
 800467e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004682:	eeb0 0a48 	vmov.f32	s0, s16
 8004686:	eef0 0a68 	vmov.f32	s1, s17
 800468a:	b00b      	add	sp, #44	; 0x2c
 800468c:	ecbd 8b02 	vpop	{d8}
 8004690:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004694:	4642      	mov	r2, r8
 8004696:	464b      	mov	r3, r9
 8004698:	4640      	mov	r0, r8
 800469a:	4649      	mov	r1, r9
 800469c:	f7fc f876 	bl	800078c <__aeabi_ddiv>
 80046a0:	2e02      	cmp	r6, #2
 80046a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80046a6:	d1e0      	bne.n	800466a <sqrt+0x62>
 80046a8:	f000 fef6 	bl	8005498 <__errno>
 80046ac:	2321      	movs	r3, #33	; 0x21
 80046ae:	6003      	str	r3, [r0, #0]
 80046b0:	e7df      	b.n	8004672 <sqrt+0x6a>
 80046b2:	bf00      	nop
 80046b4:	20000080 	.word	0x20000080
 80046b8:	08005550 	.word	0x08005550
 80046bc:	00000000 	.word	0x00000000

080046c0 <__ieee754_pow>:
 80046c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046c4:	b091      	sub	sp, #68	; 0x44
 80046c6:	ed8d 1b00 	vstr	d1, [sp]
 80046ca:	e89d 0204 	ldmia.w	sp, {r2, r9}
 80046ce:	ec57 6b10 	vmov	r6, r7, d0
 80046d2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80046d6:	ea58 0302 	orrs.w	r3, r8, r2
 80046da:	ee10 aa10 	vmov	sl, s0
 80046de:	463d      	mov	r5, r7
 80046e0:	f000 84bd 	beq.w	800505e <__ieee754_pow+0x99e>
 80046e4:	4b78      	ldr	r3, [pc, #480]	; (80048c8 <__ieee754_pow+0x208>)
 80046e6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80046ea:	429c      	cmp	r4, r3
 80046ec:	dc09      	bgt.n	8004702 <__ieee754_pow+0x42>
 80046ee:	d103      	bne.n	80046f8 <__ieee754_pow+0x38>
 80046f0:	b93e      	cbnz	r6, 8004702 <__ieee754_pow+0x42>
 80046f2:	45a0      	cmp	r8, r4
 80046f4:	dc0d      	bgt.n	8004712 <__ieee754_pow+0x52>
 80046f6:	e001      	b.n	80046fc <__ieee754_pow+0x3c>
 80046f8:	4598      	cmp	r8, r3
 80046fa:	dc02      	bgt.n	8004702 <__ieee754_pow+0x42>
 80046fc:	4598      	cmp	r8, r3
 80046fe:	d10e      	bne.n	800471e <__ieee754_pow+0x5e>
 8004700:	b16a      	cbz	r2, 800471e <__ieee754_pow+0x5e>
 8004702:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004706:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800470a:	ea54 030a 	orrs.w	r3, r4, sl
 800470e:	f000 84a6 	beq.w	800505e <__ieee754_pow+0x99e>
 8004712:	486e      	ldr	r0, [pc, #440]	; (80048cc <__ieee754_pow+0x20c>)
 8004714:	b011      	add	sp, #68	; 0x44
 8004716:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800471a:	f000 bda5 	b.w	8005268 <nan>
 800471e:	2d00      	cmp	r5, #0
 8004720:	da53      	bge.n	80047ca <__ieee754_pow+0x10a>
 8004722:	4b6b      	ldr	r3, [pc, #428]	; (80048d0 <__ieee754_pow+0x210>)
 8004724:	4598      	cmp	r8, r3
 8004726:	dc4d      	bgt.n	80047c4 <__ieee754_pow+0x104>
 8004728:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800472c:	4598      	cmp	r8, r3
 800472e:	dd4c      	ble.n	80047ca <__ieee754_pow+0x10a>
 8004730:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004734:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004738:	2b14      	cmp	r3, #20
 800473a:	dd26      	ble.n	800478a <__ieee754_pow+0xca>
 800473c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004740:	fa22 f103 	lsr.w	r1, r2, r3
 8004744:	fa01 f303 	lsl.w	r3, r1, r3
 8004748:	429a      	cmp	r2, r3
 800474a:	d13e      	bne.n	80047ca <__ieee754_pow+0x10a>
 800474c:	f001 0101 	and.w	r1, r1, #1
 8004750:	f1c1 0b02 	rsb	fp, r1, #2
 8004754:	2a00      	cmp	r2, #0
 8004756:	d15b      	bne.n	8004810 <__ieee754_pow+0x150>
 8004758:	4b5b      	ldr	r3, [pc, #364]	; (80048c8 <__ieee754_pow+0x208>)
 800475a:	4598      	cmp	r8, r3
 800475c:	d124      	bne.n	80047a8 <__ieee754_pow+0xe8>
 800475e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004762:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004766:	ea53 030a 	orrs.w	r3, r3, sl
 800476a:	f000 8478 	beq.w	800505e <__ieee754_pow+0x99e>
 800476e:	4b59      	ldr	r3, [pc, #356]	; (80048d4 <__ieee754_pow+0x214>)
 8004770:	429c      	cmp	r4, r3
 8004772:	dd2d      	ble.n	80047d0 <__ieee754_pow+0x110>
 8004774:	f1b9 0f00 	cmp.w	r9, #0
 8004778:	f280 8475 	bge.w	8005066 <__ieee754_pow+0x9a6>
 800477c:	2000      	movs	r0, #0
 800477e:	2100      	movs	r1, #0
 8004780:	ec41 0b10 	vmov	d0, r0, r1
 8004784:	b011      	add	sp, #68	; 0x44
 8004786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800478a:	2a00      	cmp	r2, #0
 800478c:	d13e      	bne.n	800480c <__ieee754_pow+0x14c>
 800478e:	f1c3 0314 	rsb	r3, r3, #20
 8004792:	fa48 f103 	asr.w	r1, r8, r3
 8004796:	fa01 f303 	lsl.w	r3, r1, r3
 800479a:	4598      	cmp	r8, r3
 800479c:	f040 846b 	bne.w	8005076 <__ieee754_pow+0x9b6>
 80047a0:	f001 0101 	and.w	r1, r1, #1
 80047a4:	f1c1 0b02 	rsb	fp, r1, #2
 80047a8:	4b4b      	ldr	r3, [pc, #300]	; (80048d8 <__ieee754_pow+0x218>)
 80047aa:	4598      	cmp	r8, r3
 80047ac:	d118      	bne.n	80047e0 <__ieee754_pow+0x120>
 80047ae:	f1b9 0f00 	cmp.w	r9, #0
 80047b2:	f280 845c 	bge.w	800506e <__ieee754_pow+0x9ae>
 80047b6:	4948      	ldr	r1, [pc, #288]	; (80048d8 <__ieee754_pow+0x218>)
 80047b8:	4632      	mov	r2, r6
 80047ba:	463b      	mov	r3, r7
 80047bc:	2000      	movs	r0, #0
 80047be:	f7fb ffe5 	bl	800078c <__aeabi_ddiv>
 80047c2:	e7dd      	b.n	8004780 <__ieee754_pow+0xc0>
 80047c4:	f04f 0b02 	mov.w	fp, #2
 80047c8:	e7c4      	b.n	8004754 <__ieee754_pow+0x94>
 80047ca:	f04f 0b00 	mov.w	fp, #0
 80047ce:	e7c1      	b.n	8004754 <__ieee754_pow+0x94>
 80047d0:	f1b9 0f00 	cmp.w	r9, #0
 80047d4:	dad2      	bge.n	800477c <__ieee754_pow+0xbc>
 80047d6:	e89d 0009 	ldmia.w	sp, {r0, r3}
 80047da:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80047de:	e7cf      	b.n	8004780 <__ieee754_pow+0xc0>
 80047e0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80047e4:	d106      	bne.n	80047f4 <__ieee754_pow+0x134>
 80047e6:	4632      	mov	r2, r6
 80047e8:	463b      	mov	r3, r7
 80047ea:	4610      	mov	r0, r2
 80047ec:	4619      	mov	r1, r3
 80047ee:	f7fb fea3 	bl	8000538 <__aeabi_dmul>
 80047f2:	e7c5      	b.n	8004780 <__ieee754_pow+0xc0>
 80047f4:	4b39      	ldr	r3, [pc, #228]	; (80048dc <__ieee754_pow+0x21c>)
 80047f6:	4599      	cmp	r9, r3
 80047f8:	d10a      	bne.n	8004810 <__ieee754_pow+0x150>
 80047fa:	2d00      	cmp	r5, #0
 80047fc:	db08      	blt.n	8004810 <__ieee754_pow+0x150>
 80047fe:	ec47 6b10 	vmov	d0, r6, r7
 8004802:	b011      	add	sp, #68	; 0x44
 8004804:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004808:	f000 bc6c 	b.w	80050e4 <__ieee754_sqrt>
 800480c:	f04f 0b00 	mov.w	fp, #0
 8004810:	ec47 6b10 	vmov	d0, r6, r7
 8004814:	f000 fd16 	bl	8005244 <fabs>
 8004818:	ec51 0b10 	vmov	r0, r1, d0
 800481c:	f1ba 0f00 	cmp.w	sl, #0
 8004820:	d127      	bne.n	8004872 <__ieee754_pow+0x1b2>
 8004822:	b124      	cbz	r4, 800482e <__ieee754_pow+0x16e>
 8004824:	4b2c      	ldr	r3, [pc, #176]	; (80048d8 <__ieee754_pow+0x218>)
 8004826:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800482a:	429a      	cmp	r2, r3
 800482c:	d121      	bne.n	8004872 <__ieee754_pow+0x1b2>
 800482e:	f1b9 0f00 	cmp.w	r9, #0
 8004832:	da05      	bge.n	8004840 <__ieee754_pow+0x180>
 8004834:	4602      	mov	r2, r0
 8004836:	460b      	mov	r3, r1
 8004838:	2000      	movs	r0, #0
 800483a:	4927      	ldr	r1, [pc, #156]	; (80048d8 <__ieee754_pow+0x218>)
 800483c:	f7fb ffa6 	bl	800078c <__aeabi_ddiv>
 8004840:	2d00      	cmp	r5, #0
 8004842:	da9d      	bge.n	8004780 <__ieee754_pow+0xc0>
 8004844:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004848:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800484c:	ea54 030b 	orrs.w	r3, r4, fp
 8004850:	d108      	bne.n	8004864 <__ieee754_pow+0x1a4>
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	4610      	mov	r0, r2
 8004858:	4619      	mov	r1, r3
 800485a:	f7fb fcb9 	bl	80001d0 <__aeabi_dsub>
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	e7ac      	b.n	80047be <__ieee754_pow+0xfe>
 8004864:	f1bb 0f01 	cmp.w	fp, #1
 8004868:	d18a      	bne.n	8004780 <__ieee754_pow+0xc0>
 800486a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800486e:	4619      	mov	r1, r3
 8004870:	e786      	b.n	8004780 <__ieee754_pow+0xc0>
 8004872:	0fed      	lsrs	r5, r5, #31
 8004874:	1e6b      	subs	r3, r5, #1
 8004876:	930d      	str	r3, [sp, #52]	; 0x34
 8004878:	ea5b 0303 	orrs.w	r3, fp, r3
 800487c:	d102      	bne.n	8004884 <__ieee754_pow+0x1c4>
 800487e:	4632      	mov	r2, r6
 8004880:	463b      	mov	r3, r7
 8004882:	e7e8      	b.n	8004856 <__ieee754_pow+0x196>
 8004884:	4b16      	ldr	r3, [pc, #88]	; (80048e0 <__ieee754_pow+0x220>)
 8004886:	4598      	cmp	r8, r3
 8004888:	f340 80fe 	ble.w	8004a88 <__ieee754_pow+0x3c8>
 800488c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004890:	4598      	cmp	r8, r3
 8004892:	dd0a      	ble.n	80048aa <__ieee754_pow+0x1ea>
 8004894:	4b0f      	ldr	r3, [pc, #60]	; (80048d4 <__ieee754_pow+0x214>)
 8004896:	429c      	cmp	r4, r3
 8004898:	dc0d      	bgt.n	80048b6 <__ieee754_pow+0x1f6>
 800489a:	f1b9 0f00 	cmp.w	r9, #0
 800489e:	f6bf af6d 	bge.w	800477c <__ieee754_pow+0xbc>
 80048a2:	a307      	add	r3, pc, #28	; (adr r3, 80048c0 <__ieee754_pow+0x200>)
 80048a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a8:	e79f      	b.n	80047ea <__ieee754_pow+0x12a>
 80048aa:	4b0e      	ldr	r3, [pc, #56]	; (80048e4 <__ieee754_pow+0x224>)
 80048ac:	429c      	cmp	r4, r3
 80048ae:	ddf4      	ble.n	800489a <__ieee754_pow+0x1da>
 80048b0:	4b09      	ldr	r3, [pc, #36]	; (80048d8 <__ieee754_pow+0x218>)
 80048b2:	429c      	cmp	r4, r3
 80048b4:	dd18      	ble.n	80048e8 <__ieee754_pow+0x228>
 80048b6:	f1b9 0f00 	cmp.w	r9, #0
 80048ba:	dcf2      	bgt.n	80048a2 <__ieee754_pow+0x1e2>
 80048bc:	e75e      	b.n	800477c <__ieee754_pow+0xbc>
 80048be:	bf00      	nop
 80048c0:	8800759c 	.word	0x8800759c
 80048c4:	7e37e43c 	.word	0x7e37e43c
 80048c8:	7ff00000 	.word	0x7ff00000
 80048cc:	08005524 	.word	0x08005524
 80048d0:	433fffff 	.word	0x433fffff
 80048d4:	3fefffff 	.word	0x3fefffff
 80048d8:	3ff00000 	.word	0x3ff00000
 80048dc:	3fe00000 	.word	0x3fe00000
 80048e0:	41e00000 	.word	0x41e00000
 80048e4:	3feffffe 	.word	0x3feffffe
 80048e8:	2200      	movs	r2, #0
 80048ea:	4b63      	ldr	r3, [pc, #396]	; (8004a78 <__ieee754_pow+0x3b8>)
 80048ec:	f7fb fc70 	bl	80001d0 <__aeabi_dsub>
 80048f0:	a355      	add	r3, pc, #340	; (adr r3, 8004a48 <__ieee754_pow+0x388>)
 80048f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f6:	4604      	mov	r4, r0
 80048f8:	460d      	mov	r5, r1
 80048fa:	f7fb fe1d 	bl	8000538 <__aeabi_dmul>
 80048fe:	a354      	add	r3, pc, #336	; (adr r3, 8004a50 <__ieee754_pow+0x390>)
 8004900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004904:	4606      	mov	r6, r0
 8004906:	460f      	mov	r7, r1
 8004908:	4620      	mov	r0, r4
 800490a:	4629      	mov	r1, r5
 800490c:	f7fb fe14 	bl	8000538 <__aeabi_dmul>
 8004910:	2200      	movs	r2, #0
 8004912:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004916:	4b59      	ldr	r3, [pc, #356]	; (8004a7c <__ieee754_pow+0x3bc>)
 8004918:	4620      	mov	r0, r4
 800491a:	4629      	mov	r1, r5
 800491c:	f7fb fe0c 	bl	8000538 <__aeabi_dmul>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	a14c      	add	r1, pc, #304	; (adr r1, 8004a58 <__ieee754_pow+0x398>)
 8004926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800492a:	f7fb fc51 	bl	80001d0 <__aeabi_dsub>
 800492e:	4622      	mov	r2, r4
 8004930:	462b      	mov	r3, r5
 8004932:	f7fb fe01 	bl	8000538 <__aeabi_dmul>
 8004936:	4602      	mov	r2, r0
 8004938:	460b      	mov	r3, r1
 800493a:	2000      	movs	r0, #0
 800493c:	4950      	ldr	r1, [pc, #320]	; (8004a80 <__ieee754_pow+0x3c0>)
 800493e:	f7fb fc47 	bl	80001d0 <__aeabi_dsub>
 8004942:	4622      	mov	r2, r4
 8004944:	462b      	mov	r3, r5
 8004946:	4680      	mov	r8, r0
 8004948:	4689      	mov	r9, r1
 800494a:	4620      	mov	r0, r4
 800494c:	4629      	mov	r1, r5
 800494e:	f7fb fdf3 	bl	8000538 <__aeabi_dmul>
 8004952:	4602      	mov	r2, r0
 8004954:	460b      	mov	r3, r1
 8004956:	4640      	mov	r0, r8
 8004958:	4649      	mov	r1, r9
 800495a:	f7fb fded 	bl	8000538 <__aeabi_dmul>
 800495e:	a340      	add	r3, pc, #256	; (adr r3, 8004a60 <__ieee754_pow+0x3a0>)
 8004960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004964:	f7fb fde8 	bl	8000538 <__aeabi_dmul>
 8004968:	4602      	mov	r2, r0
 800496a:	460b      	mov	r3, r1
 800496c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004970:	f7fb fc2e 	bl	80001d0 <__aeabi_dsub>
 8004974:	4602      	mov	r2, r0
 8004976:	460b      	mov	r3, r1
 8004978:	4604      	mov	r4, r0
 800497a:	460d      	mov	r5, r1
 800497c:	4630      	mov	r0, r6
 800497e:	4639      	mov	r1, r7
 8004980:	f7fb fc28 	bl	80001d4 <__adddf3>
 8004984:	2000      	movs	r0, #0
 8004986:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800498a:	4632      	mov	r2, r6
 800498c:	463b      	mov	r3, r7
 800498e:	f7fb fc1f 	bl	80001d0 <__aeabi_dsub>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	4620      	mov	r0, r4
 8004998:	4629      	mov	r1, r5
 800499a:	f7fb fc19 	bl	80001d0 <__aeabi_dsub>
 800499e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049a0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80049a4:	4313      	orrs	r3, r2
 80049a6:	4606      	mov	r6, r0
 80049a8:	460f      	mov	r7, r1
 80049aa:	f040 81eb 	bne.w	8004d84 <__ieee754_pow+0x6c4>
 80049ae:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8004a68 <__ieee754_pow+0x3a8>
 80049b2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80049b6:	2400      	movs	r4, #0
 80049b8:	4622      	mov	r2, r4
 80049ba:	462b      	mov	r3, r5
 80049bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80049c4:	f7fb fc04 	bl	80001d0 <__aeabi_dsub>
 80049c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049cc:	f7fb fdb4 	bl	8000538 <__aeabi_dmul>
 80049d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049d4:	4680      	mov	r8, r0
 80049d6:	4689      	mov	r9, r1
 80049d8:	4630      	mov	r0, r6
 80049da:	4639      	mov	r1, r7
 80049dc:	f7fb fdac 	bl	8000538 <__aeabi_dmul>
 80049e0:	4602      	mov	r2, r0
 80049e2:	460b      	mov	r3, r1
 80049e4:	4640      	mov	r0, r8
 80049e6:	4649      	mov	r1, r9
 80049e8:	f7fb fbf4 	bl	80001d4 <__adddf3>
 80049ec:	4622      	mov	r2, r4
 80049ee:	462b      	mov	r3, r5
 80049f0:	4680      	mov	r8, r0
 80049f2:	4689      	mov	r9, r1
 80049f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049f8:	f7fb fd9e 	bl	8000538 <__aeabi_dmul>
 80049fc:	460b      	mov	r3, r1
 80049fe:	4604      	mov	r4, r0
 8004a00:	460d      	mov	r5, r1
 8004a02:	4602      	mov	r2, r0
 8004a04:	4649      	mov	r1, r9
 8004a06:	4640      	mov	r0, r8
 8004a08:	e9cd 4500 	strd	r4, r5, [sp]
 8004a0c:	f7fb fbe2 	bl	80001d4 <__adddf3>
 8004a10:	4b1c      	ldr	r3, [pc, #112]	; (8004a84 <__ieee754_pow+0x3c4>)
 8004a12:	4299      	cmp	r1, r3
 8004a14:	4606      	mov	r6, r0
 8004a16:	460f      	mov	r7, r1
 8004a18:	468b      	mov	fp, r1
 8004a1a:	f340 82f7 	ble.w	800500c <__ieee754_pow+0x94c>
 8004a1e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004a22:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004a26:	4303      	orrs	r3, r0
 8004a28:	f000 81ea 	beq.w	8004e00 <__ieee754_pow+0x740>
 8004a2c:	a310      	add	r3, pc, #64	; (adr r3, 8004a70 <__ieee754_pow+0x3b0>)
 8004a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a36:	f7fb fd7f 	bl	8000538 <__aeabi_dmul>
 8004a3a:	a30d      	add	r3, pc, #52	; (adr r3, 8004a70 <__ieee754_pow+0x3b0>)
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	e6d5      	b.n	80047ee <__ieee754_pow+0x12e>
 8004a42:	bf00      	nop
 8004a44:	f3af 8000 	nop.w
 8004a48:	60000000 	.word	0x60000000
 8004a4c:	3ff71547 	.word	0x3ff71547
 8004a50:	f85ddf44 	.word	0xf85ddf44
 8004a54:	3e54ae0b 	.word	0x3e54ae0b
 8004a58:	55555555 	.word	0x55555555
 8004a5c:	3fd55555 	.word	0x3fd55555
 8004a60:	652b82fe 	.word	0x652b82fe
 8004a64:	3ff71547 	.word	0x3ff71547
 8004a68:	00000000 	.word	0x00000000
 8004a6c:	bff00000 	.word	0xbff00000
 8004a70:	8800759c 	.word	0x8800759c
 8004a74:	7e37e43c 	.word	0x7e37e43c
 8004a78:	3ff00000 	.word	0x3ff00000
 8004a7c:	3fd00000 	.word	0x3fd00000
 8004a80:	3fe00000 	.word	0x3fe00000
 8004a84:	408fffff 	.word	0x408fffff
 8004a88:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004a8c:	f04f 0200 	mov.w	r2, #0
 8004a90:	da05      	bge.n	8004a9e <__ieee754_pow+0x3de>
 8004a92:	4bd3      	ldr	r3, [pc, #844]	; (8004de0 <__ieee754_pow+0x720>)
 8004a94:	f7fb fd50 	bl	8000538 <__aeabi_dmul>
 8004a98:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004a9c:	460c      	mov	r4, r1
 8004a9e:	1523      	asrs	r3, r4, #20
 8004aa0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004aa4:	4413      	add	r3, r2
 8004aa6:	9307      	str	r3, [sp, #28]
 8004aa8:	4bce      	ldr	r3, [pc, #824]	; (8004de4 <__ieee754_pow+0x724>)
 8004aaa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004aae:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004ab2:	429c      	cmp	r4, r3
 8004ab4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004ab8:	dd08      	ble.n	8004acc <__ieee754_pow+0x40c>
 8004aba:	4bcb      	ldr	r3, [pc, #812]	; (8004de8 <__ieee754_pow+0x728>)
 8004abc:	429c      	cmp	r4, r3
 8004abe:	f340 815e 	ble.w	8004d7e <__ieee754_pow+0x6be>
 8004ac2:	9b07      	ldr	r3, [sp, #28]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	9307      	str	r3, [sp, #28]
 8004ac8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004acc:	f04f 0a00 	mov.w	sl, #0
 8004ad0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8004ad4:	930c      	str	r3, [sp, #48]	; 0x30
 8004ad6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004ad8:	4bc4      	ldr	r3, [pc, #784]	; (8004dec <__ieee754_pow+0x72c>)
 8004ada:	4413      	add	r3, r2
 8004adc:	ed93 7b00 	vldr	d7, [r3]
 8004ae0:	4629      	mov	r1, r5
 8004ae2:	ec53 2b17 	vmov	r2, r3, d7
 8004ae6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004aea:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004aee:	f7fb fb6f 	bl	80001d0 <__aeabi_dsub>
 8004af2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004af6:	4606      	mov	r6, r0
 8004af8:	460f      	mov	r7, r1
 8004afa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004afe:	f7fb fb69 	bl	80001d4 <__adddf3>
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	2000      	movs	r0, #0
 8004b08:	49b9      	ldr	r1, [pc, #740]	; (8004df0 <__ieee754_pow+0x730>)
 8004b0a:	f7fb fe3f 	bl	800078c <__aeabi_ddiv>
 8004b0e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004b12:	4602      	mov	r2, r0
 8004b14:	460b      	mov	r3, r1
 8004b16:	4630      	mov	r0, r6
 8004b18:	4639      	mov	r1, r7
 8004b1a:	f7fb fd0d 	bl	8000538 <__aeabi_dmul>
 8004b1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b22:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004b26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	9302      	str	r3, [sp, #8]
 8004b2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004b32:	106d      	asrs	r5, r5, #1
 8004b34:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004b38:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8004b42:	4640      	mov	r0, r8
 8004b44:	4649      	mov	r1, r9
 8004b46:	4614      	mov	r4, r2
 8004b48:	461d      	mov	r5, r3
 8004b4a:	f7fb fcf5 	bl	8000538 <__aeabi_dmul>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	460b      	mov	r3, r1
 8004b52:	4630      	mov	r0, r6
 8004b54:	4639      	mov	r1, r7
 8004b56:	f7fb fb3b 	bl	80001d0 <__aeabi_dsub>
 8004b5a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004b5e:	4606      	mov	r6, r0
 8004b60:	460f      	mov	r7, r1
 8004b62:	4620      	mov	r0, r4
 8004b64:	4629      	mov	r1, r5
 8004b66:	f7fb fb33 	bl	80001d0 <__aeabi_dsub>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004b72:	f7fb fb2d 	bl	80001d0 <__aeabi_dsub>
 8004b76:	4642      	mov	r2, r8
 8004b78:	464b      	mov	r3, r9
 8004b7a:	f7fb fcdd 	bl	8000538 <__aeabi_dmul>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	460b      	mov	r3, r1
 8004b82:	4630      	mov	r0, r6
 8004b84:	4639      	mov	r1, r7
 8004b86:	f7fb fb23 	bl	80001d0 <__aeabi_dsub>
 8004b8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004b8e:	f7fb fcd3 	bl	8000538 <__aeabi_dmul>
 8004b92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b96:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004b9a:	4610      	mov	r0, r2
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	f7fb fccb 	bl	8000538 <__aeabi_dmul>
 8004ba2:	a37b      	add	r3, pc, #492	; (adr r3, 8004d90 <__ieee754_pow+0x6d0>)
 8004ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba8:	4604      	mov	r4, r0
 8004baa:	460d      	mov	r5, r1
 8004bac:	f7fb fcc4 	bl	8000538 <__aeabi_dmul>
 8004bb0:	a379      	add	r3, pc, #484	; (adr r3, 8004d98 <__ieee754_pow+0x6d8>)
 8004bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb6:	f7fb fb0d 	bl	80001d4 <__adddf3>
 8004bba:	4622      	mov	r2, r4
 8004bbc:	462b      	mov	r3, r5
 8004bbe:	f7fb fcbb 	bl	8000538 <__aeabi_dmul>
 8004bc2:	a377      	add	r3, pc, #476	; (adr r3, 8004da0 <__ieee754_pow+0x6e0>)
 8004bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc8:	f7fb fb04 	bl	80001d4 <__adddf3>
 8004bcc:	4622      	mov	r2, r4
 8004bce:	462b      	mov	r3, r5
 8004bd0:	f7fb fcb2 	bl	8000538 <__aeabi_dmul>
 8004bd4:	a374      	add	r3, pc, #464	; (adr r3, 8004da8 <__ieee754_pow+0x6e8>)
 8004bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bda:	f7fb fafb 	bl	80001d4 <__adddf3>
 8004bde:	4622      	mov	r2, r4
 8004be0:	462b      	mov	r3, r5
 8004be2:	f7fb fca9 	bl	8000538 <__aeabi_dmul>
 8004be6:	a372      	add	r3, pc, #456	; (adr r3, 8004db0 <__ieee754_pow+0x6f0>)
 8004be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bec:	f7fb faf2 	bl	80001d4 <__adddf3>
 8004bf0:	4622      	mov	r2, r4
 8004bf2:	462b      	mov	r3, r5
 8004bf4:	f7fb fca0 	bl	8000538 <__aeabi_dmul>
 8004bf8:	a36f      	add	r3, pc, #444	; (adr r3, 8004db8 <__ieee754_pow+0x6f8>)
 8004bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfe:	f7fb fae9 	bl	80001d4 <__adddf3>
 8004c02:	4622      	mov	r2, r4
 8004c04:	4606      	mov	r6, r0
 8004c06:	460f      	mov	r7, r1
 8004c08:	462b      	mov	r3, r5
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	4629      	mov	r1, r5
 8004c0e:	f7fb fc93 	bl	8000538 <__aeabi_dmul>
 8004c12:	4602      	mov	r2, r0
 8004c14:	460b      	mov	r3, r1
 8004c16:	4630      	mov	r0, r6
 8004c18:	4639      	mov	r1, r7
 8004c1a:	f7fb fc8d 	bl	8000538 <__aeabi_dmul>
 8004c1e:	4642      	mov	r2, r8
 8004c20:	4604      	mov	r4, r0
 8004c22:	460d      	mov	r5, r1
 8004c24:	464b      	mov	r3, r9
 8004c26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c2a:	f7fb fad3 	bl	80001d4 <__adddf3>
 8004c2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c32:	f7fb fc81 	bl	8000538 <__aeabi_dmul>
 8004c36:	4622      	mov	r2, r4
 8004c38:	462b      	mov	r3, r5
 8004c3a:	f7fb facb 	bl	80001d4 <__adddf3>
 8004c3e:	4642      	mov	r2, r8
 8004c40:	4606      	mov	r6, r0
 8004c42:	460f      	mov	r7, r1
 8004c44:	464b      	mov	r3, r9
 8004c46:	4640      	mov	r0, r8
 8004c48:	4649      	mov	r1, r9
 8004c4a:	f7fb fc75 	bl	8000538 <__aeabi_dmul>
 8004c4e:	2200      	movs	r2, #0
 8004c50:	4b68      	ldr	r3, [pc, #416]	; (8004df4 <__ieee754_pow+0x734>)
 8004c52:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004c56:	f7fb fabd 	bl	80001d4 <__adddf3>
 8004c5a:	4632      	mov	r2, r6
 8004c5c:	463b      	mov	r3, r7
 8004c5e:	f7fb fab9 	bl	80001d4 <__adddf3>
 8004c62:	9802      	ldr	r0, [sp, #8]
 8004c64:	460d      	mov	r5, r1
 8004c66:	4604      	mov	r4, r0
 8004c68:	4602      	mov	r2, r0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4640      	mov	r0, r8
 8004c6e:	4649      	mov	r1, r9
 8004c70:	f7fb fc62 	bl	8000538 <__aeabi_dmul>
 8004c74:	2200      	movs	r2, #0
 8004c76:	4680      	mov	r8, r0
 8004c78:	4689      	mov	r9, r1
 8004c7a:	4b5e      	ldr	r3, [pc, #376]	; (8004df4 <__ieee754_pow+0x734>)
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	4629      	mov	r1, r5
 8004c80:	f7fb faa6 	bl	80001d0 <__aeabi_dsub>
 8004c84:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004c88:	f7fb faa2 	bl	80001d0 <__aeabi_dsub>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4630      	mov	r0, r6
 8004c92:	4639      	mov	r1, r7
 8004c94:	f7fb fa9c 	bl	80001d0 <__aeabi_dsub>
 8004c98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c9c:	f7fb fc4c 	bl	8000538 <__aeabi_dmul>
 8004ca0:	4622      	mov	r2, r4
 8004ca2:	4606      	mov	r6, r0
 8004ca4:	460f      	mov	r7, r1
 8004ca6:	462b      	mov	r3, r5
 8004ca8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004cac:	f7fb fc44 	bl	8000538 <__aeabi_dmul>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	4639      	mov	r1, r7
 8004cb8:	f7fb fa8c 	bl	80001d4 <__adddf3>
 8004cbc:	4606      	mov	r6, r0
 8004cbe:	460f      	mov	r7, r1
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	4640      	mov	r0, r8
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	f7fb fa84 	bl	80001d4 <__adddf3>
 8004ccc:	9802      	ldr	r0, [sp, #8]
 8004cce:	a33c      	add	r3, pc, #240	; (adr r3, 8004dc0 <__ieee754_pow+0x700>)
 8004cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd4:	4604      	mov	r4, r0
 8004cd6:	460d      	mov	r5, r1
 8004cd8:	f7fb fc2e 	bl	8000538 <__aeabi_dmul>
 8004cdc:	4642      	mov	r2, r8
 8004cde:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004ce2:	464b      	mov	r3, r9
 8004ce4:	4620      	mov	r0, r4
 8004ce6:	4629      	mov	r1, r5
 8004ce8:	f7fb fa72 	bl	80001d0 <__aeabi_dsub>
 8004cec:	4602      	mov	r2, r0
 8004cee:	460b      	mov	r3, r1
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	4639      	mov	r1, r7
 8004cf4:	f7fb fa6c 	bl	80001d0 <__aeabi_dsub>
 8004cf8:	a333      	add	r3, pc, #204	; (adr r3, 8004dc8 <__ieee754_pow+0x708>)
 8004cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfe:	f7fb fc1b 	bl	8000538 <__aeabi_dmul>
 8004d02:	a333      	add	r3, pc, #204	; (adr r3, 8004dd0 <__ieee754_pow+0x710>)
 8004d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d08:	4606      	mov	r6, r0
 8004d0a:	460f      	mov	r7, r1
 8004d0c:	4620      	mov	r0, r4
 8004d0e:	4629      	mov	r1, r5
 8004d10:	f7fb fc12 	bl	8000538 <__aeabi_dmul>
 8004d14:	4602      	mov	r2, r0
 8004d16:	460b      	mov	r3, r1
 8004d18:	4630      	mov	r0, r6
 8004d1a:	4639      	mov	r1, r7
 8004d1c:	f7fb fa5a 	bl	80001d4 <__adddf3>
 8004d20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d22:	4b35      	ldr	r3, [pc, #212]	; (8004df8 <__ieee754_pow+0x738>)
 8004d24:	4413      	add	r3, r2
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	f7fb fa53 	bl	80001d4 <__adddf3>
 8004d2e:	4604      	mov	r4, r0
 8004d30:	9807      	ldr	r0, [sp, #28]
 8004d32:	460d      	mov	r5, r1
 8004d34:	f7fb fb9a 	bl	800046c <__aeabi_i2d>
 8004d38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d3a:	4b30      	ldr	r3, [pc, #192]	; (8004dfc <__ieee754_pow+0x73c>)
 8004d3c:	4413      	add	r3, r2
 8004d3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d42:	4606      	mov	r6, r0
 8004d44:	460f      	mov	r7, r1
 8004d46:	4622      	mov	r2, r4
 8004d48:	462b      	mov	r3, r5
 8004d4a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004d4e:	f7fb fa41 	bl	80001d4 <__adddf3>
 8004d52:	4642      	mov	r2, r8
 8004d54:	464b      	mov	r3, r9
 8004d56:	f7fb fa3d 	bl	80001d4 <__adddf3>
 8004d5a:	4632      	mov	r2, r6
 8004d5c:	463b      	mov	r3, r7
 8004d5e:	f7fb fa39 	bl	80001d4 <__adddf3>
 8004d62:	9802      	ldr	r0, [sp, #8]
 8004d64:	4632      	mov	r2, r6
 8004d66:	463b      	mov	r3, r7
 8004d68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d6c:	f7fb fa30 	bl	80001d0 <__aeabi_dsub>
 8004d70:	4642      	mov	r2, r8
 8004d72:	464b      	mov	r3, r9
 8004d74:	f7fb fa2c 	bl	80001d0 <__aeabi_dsub>
 8004d78:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d7c:	e607      	b.n	800498e <__ieee754_pow+0x2ce>
 8004d7e:	f04f 0a01 	mov.w	sl, #1
 8004d82:	e6a5      	b.n	8004ad0 <__ieee754_pow+0x410>
 8004d84:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8004dd8 <__ieee754_pow+0x718>
 8004d88:	e613      	b.n	80049b2 <__ieee754_pow+0x2f2>
 8004d8a:	bf00      	nop
 8004d8c:	f3af 8000 	nop.w
 8004d90:	4a454eef 	.word	0x4a454eef
 8004d94:	3fca7e28 	.word	0x3fca7e28
 8004d98:	93c9db65 	.word	0x93c9db65
 8004d9c:	3fcd864a 	.word	0x3fcd864a
 8004da0:	a91d4101 	.word	0xa91d4101
 8004da4:	3fd17460 	.word	0x3fd17460
 8004da8:	518f264d 	.word	0x518f264d
 8004dac:	3fd55555 	.word	0x3fd55555
 8004db0:	db6fabff 	.word	0xdb6fabff
 8004db4:	3fdb6db6 	.word	0x3fdb6db6
 8004db8:	33333303 	.word	0x33333303
 8004dbc:	3fe33333 	.word	0x3fe33333
 8004dc0:	e0000000 	.word	0xe0000000
 8004dc4:	3feec709 	.word	0x3feec709
 8004dc8:	dc3a03fd 	.word	0xdc3a03fd
 8004dcc:	3feec709 	.word	0x3feec709
 8004dd0:	145b01f5 	.word	0x145b01f5
 8004dd4:	be3e2fe0 	.word	0xbe3e2fe0
 8004dd8:	00000000 	.word	0x00000000
 8004ddc:	3ff00000 	.word	0x3ff00000
 8004de0:	43400000 	.word	0x43400000
 8004de4:	0003988e 	.word	0x0003988e
 8004de8:	000bb679 	.word	0x000bb679
 8004dec:	08005558 	.word	0x08005558
 8004df0:	3ff00000 	.word	0x3ff00000
 8004df4:	40080000 	.word	0x40080000
 8004df8:	08005578 	.word	0x08005578
 8004dfc:	08005568 	.word	0x08005568
 8004e00:	a3b6      	add	r3, pc, #728	; (adr r3, 80050dc <__ieee754_pow+0xa1c>)
 8004e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e06:	4640      	mov	r0, r8
 8004e08:	4649      	mov	r1, r9
 8004e0a:	f7fb f9e3 	bl	80001d4 <__adddf3>
 8004e0e:	4622      	mov	r2, r4
 8004e10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e14:	462b      	mov	r3, r5
 8004e16:	4630      	mov	r0, r6
 8004e18:	4639      	mov	r1, r7
 8004e1a:	f7fb f9d9 	bl	80001d0 <__aeabi_dsub>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
 8004e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e26:	f7fb fe17 	bl	8000a58 <__aeabi_dcmpgt>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	f47f adfe 	bne.w	8004a2c <__ieee754_pow+0x36c>
 8004e30:	4aa5      	ldr	r2, [pc, #660]	; (80050c8 <__ieee754_pow+0xa08>)
 8004e32:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004e36:	4293      	cmp	r3, r2
 8004e38:	f340 810c 	ble.w	8005054 <__ieee754_pow+0x994>
 8004e3c:	151b      	asrs	r3, r3, #20
 8004e3e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004e42:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004e46:	fa4a f303 	asr.w	r3, sl, r3
 8004e4a:	445b      	add	r3, fp
 8004e4c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004e50:	4e9e      	ldr	r6, [pc, #632]	; (80050cc <__ieee754_pow+0xa0c>)
 8004e52:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004e56:	4116      	asrs	r6, r2
 8004e58:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	ea23 0106 	bic.w	r1, r3, r6
 8004e62:	f1c2 0214 	rsb	r2, r2, #20
 8004e66:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004e6a:	fa4a fa02 	asr.w	sl, sl, r2
 8004e6e:	f1bb 0f00 	cmp.w	fp, #0
 8004e72:	4602      	mov	r2, r0
 8004e74:	460b      	mov	r3, r1
 8004e76:	4620      	mov	r0, r4
 8004e78:	4629      	mov	r1, r5
 8004e7a:	bfb8      	it	lt
 8004e7c:	f1ca 0a00 	rsblt	sl, sl, #0
 8004e80:	f7fb f9a6 	bl	80001d0 <__aeabi_dsub>
 8004e84:	e9cd 0100 	strd	r0, r1, [sp]
 8004e88:	4642      	mov	r2, r8
 8004e8a:	464b      	mov	r3, r9
 8004e8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e90:	f7fb f9a0 	bl	80001d4 <__adddf3>
 8004e94:	2000      	movs	r0, #0
 8004e96:	a37a      	add	r3, pc, #488	; (adr r3, 8005080 <__ieee754_pow+0x9c0>)
 8004e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9c:	4604      	mov	r4, r0
 8004e9e:	460d      	mov	r5, r1
 8004ea0:	f7fb fb4a 	bl	8000538 <__aeabi_dmul>
 8004ea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ea8:	4606      	mov	r6, r0
 8004eaa:	460f      	mov	r7, r1
 8004eac:	4620      	mov	r0, r4
 8004eae:	4629      	mov	r1, r5
 8004eb0:	f7fb f98e 	bl	80001d0 <__aeabi_dsub>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4640      	mov	r0, r8
 8004eba:	4649      	mov	r1, r9
 8004ebc:	f7fb f988 	bl	80001d0 <__aeabi_dsub>
 8004ec0:	a371      	add	r3, pc, #452	; (adr r3, 8005088 <__ieee754_pow+0x9c8>)
 8004ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec6:	f7fb fb37 	bl	8000538 <__aeabi_dmul>
 8004eca:	a371      	add	r3, pc, #452	; (adr r3, 8005090 <__ieee754_pow+0x9d0>)
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	4680      	mov	r8, r0
 8004ed2:	4689      	mov	r9, r1
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	f7fb fb2e 	bl	8000538 <__aeabi_dmul>
 8004edc:	4602      	mov	r2, r0
 8004ede:	460b      	mov	r3, r1
 8004ee0:	4640      	mov	r0, r8
 8004ee2:	4649      	mov	r1, r9
 8004ee4:	f7fb f976 	bl	80001d4 <__adddf3>
 8004ee8:	4604      	mov	r4, r0
 8004eea:	460d      	mov	r5, r1
 8004eec:	4602      	mov	r2, r0
 8004eee:	460b      	mov	r3, r1
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	4639      	mov	r1, r7
 8004ef4:	f7fb f96e 	bl	80001d4 <__adddf3>
 8004ef8:	4632      	mov	r2, r6
 8004efa:	463b      	mov	r3, r7
 8004efc:	4680      	mov	r8, r0
 8004efe:	4689      	mov	r9, r1
 8004f00:	f7fb f966 	bl	80001d0 <__aeabi_dsub>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4620      	mov	r0, r4
 8004f0a:	4629      	mov	r1, r5
 8004f0c:	f7fb f960 	bl	80001d0 <__aeabi_dsub>
 8004f10:	4642      	mov	r2, r8
 8004f12:	4606      	mov	r6, r0
 8004f14:	460f      	mov	r7, r1
 8004f16:	464b      	mov	r3, r9
 8004f18:	4640      	mov	r0, r8
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	f7fb fb0c 	bl	8000538 <__aeabi_dmul>
 8004f20:	a35d      	add	r3, pc, #372	; (adr r3, 8005098 <__ieee754_pow+0x9d8>)
 8004f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f26:	4604      	mov	r4, r0
 8004f28:	460d      	mov	r5, r1
 8004f2a:	f7fb fb05 	bl	8000538 <__aeabi_dmul>
 8004f2e:	a35c      	add	r3, pc, #368	; (adr r3, 80050a0 <__ieee754_pow+0x9e0>)
 8004f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f34:	f7fb f94c 	bl	80001d0 <__aeabi_dsub>
 8004f38:	4622      	mov	r2, r4
 8004f3a:	462b      	mov	r3, r5
 8004f3c:	f7fb fafc 	bl	8000538 <__aeabi_dmul>
 8004f40:	a359      	add	r3, pc, #356	; (adr r3, 80050a8 <__ieee754_pow+0x9e8>)
 8004f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f46:	f7fb f945 	bl	80001d4 <__adddf3>
 8004f4a:	4622      	mov	r2, r4
 8004f4c:	462b      	mov	r3, r5
 8004f4e:	f7fb faf3 	bl	8000538 <__aeabi_dmul>
 8004f52:	a357      	add	r3, pc, #348	; (adr r3, 80050b0 <__ieee754_pow+0x9f0>)
 8004f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f58:	f7fb f93a 	bl	80001d0 <__aeabi_dsub>
 8004f5c:	4622      	mov	r2, r4
 8004f5e:	462b      	mov	r3, r5
 8004f60:	f7fb faea 	bl	8000538 <__aeabi_dmul>
 8004f64:	a354      	add	r3, pc, #336	; (adr r3, 80050b8 <__ieee754_pow+0x9f8>)
 8004f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6a:	f7fb f933 	bl	80001d4 <__adddf3>
 8004f6e:	4622      	mov	r2, r4
 8004f70:	462b      	mov	r3, r5
 8004f72:	f7fb fae1 	bl	8000538 <__aeabi_dmul>
 8004f76:	4602      	mov	r2, r0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	4640      	mov	r0, r8
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	f7fb f927 	bl	80001d0 <__aeabi_dsub>
 8004f82:	4604      	mov	r4, r0
 8004f84:	460d      	mov	r5, r1
 8004f86:	4602      	mov	r2, r0
 8004f88:	460b      	mov	r3, r1
 8004f8a:	4640      	mov	r0, r8
 8004f8c:	4649      	mov	r1, r9
 8004f8e:	f7fb fad3 	bl	8000538 <__aeabi_dmul>
 8004f92:	2200      	movs	r2, #0
 8004f94:	e9cd 0100 	strd	r0, r1, [sp]
 8004f98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	4629      	mov	r1, r5
 8004fa0:	f7fb f916 	bl	80001d0 <__aeabi_dsub>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004fac:	f7fb fbee 	bl	800078c <__aeabi_ddiv>
 8004fb0:	4632      	mov	r2, r6
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	460d      	mov	r5, r1
 8004fb6:	463b      	mov	r3, r7
 8004fb8:	4640      	mov	r0, r8
 8004fba:	4649      	mov	r1, r9
 8004fbc:	f7fb fabc 	bl	8000538 <__aeabi_dmul>
 8004fc0:	4632      	mov	r2, r6
 8004fc2:	463b      	mov	r3, r7
 8004fc4:	f7fb f906 	bl	80001d4 <__adddf3>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4620      	mov	r0, r4
 8004fce:	4629      	mov	r1, r5
 8004fd0:	f7fb f8fe 	bl	80001d0 <__aeabi_dsub>
 8004fd4:	4642      	mov	r2, r8
 8004fd6:	464b      	mov	r3, r9
 8004fd8:	f7fb f8fa 	bl	80001d0 <__aeabi_dsub>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	460b      	mov	r3, r1
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	493b      	ldr	r1, [pc, #236]	; (80050d0 <__ieee754_pow+0xa10>)
 8004fe4:	f7fb f8f4 	bl	80001d0 <__aeabi_dsub>
 8004fe8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8004fec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	da31      	bge.n	800505a <__ieee754_pow+0x99a>
 8004ff6:	4650      	mov	r0, sl
 8004ff8:	ec43 2b10 	vmov	d0, r2, r3
 8004ffc:	f000 f9c4 	bl	8005388 <scalbn>
 8005000:	ec51 0b10 	vmov	r0, r1, d0
 8005004:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005008:	f7ff bbf1 	b.w	80047ee <__ieee754_pow+0x12e>
 800500c:	4b31      	ldr	r3, [pc, #196]	; (80050d4 <__ieee754_pow+0xa14>)
 800500e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005012:	429e      	cmp	r6, r3
 8005014:	f77f af0c 	ble.w	8004e30 <__ieee754_pow+0x770>
 8005018:	4b2f      	ldr	r3, [pc, #188]	; (80050d8 <__ieee754_pow+0xa18>)
 800501a:	440b      	add	r3, r1
 800501c:	4303      	orrs	r3, r0
 800501e:	d00b      	beq.n	8005038 <__ieee754_pow+0x978>
 8005020:	a327      	add	r3, pc, #156	; (adr r3, 80050c0 <__ieee754_pow+0xa00>)
 8005022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800502a:	f7fb fa85 	bl	8000538 <__aeabi_dmul>
 800502e:	a324      	add	r3, pc, #144	; (adr r3, 80050c0 <__ieee754_pow+0xa00>)
 8005030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005034:	f7ff bbdb 	b.w	80047ee <__ieee754_pow+0x12e>
 8005038:	4622      	mov	r2, r4
 800503a:	462b      	mov	r3, r5
 800503c:	f7fb f8c8 	bl	80001d0 <__aeabi_dsub>
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	4640      	mov	r0, r8
 8005046:	4649      	mov	r1, r9
 8005048:	f7fb fcf2 	bl	8000a30 <__aeabi_dcmple>
 800504c:	2800      	cmp	r0, #0
 800504e:	f43f aeef 	beq.w	8004e30 <__ieee754_pow+0x770>
 8005052:	e7e5      	b.n	8005020 <__ieee754_pow+0x960>
 8005054:	f04f 0a00 	mov.w	sl, #0
 8005058:	e716      	b.n	8004e88 <__ieee754_pow+0x7c8>
 800505a:	4621      	mov	r1, r4
 800505c:	e7d2      	b.n	8005004 <__ieee754_pow+0x944>
 800505e:	2000      	movs	r0, #0
 8005060:	491b      	ldr	r1, [pc, #108]	; (80050d0 <__ieee754_pow+0xa10>)
 8005062:	f7ff bb8d 	b.w	8004780 <__ieee754_pow+0xc0>
 8005066:	e9dd 0100 	ldrd	r0, r1, [sp]
 800506a:	f7ff bb89 	b.w	8004780 <__ieee754_pow+0xc0>
 800506e:	4630      	mov	r0, r6
 8005070:	4639      	mov	r1, r7
 8005072:	f7ff bb85 	b.w	8004780 <__ieee754_pow+0xc0>
 8005076:	4693      	mov	fp, r2
 8005078:	f7ff bb96 	b.w	80047a8 <__ieee754_pow+0xe8>
 800507c:	f3af 8000 	nop.w
 8005080:	00000000 	.word	0x00000000
 8005084:	3fe62e43 	.word	0x3fe62e43
 8005088:	fefa39ef 	.word	0xfefa39ef
 800508c:	3fe62e42 	.word	0x3fe62e42
 8005090:	0ca86c39 	.word	0x0ca86c39
 8005094:	be205c61 	.word	0xbe205c61
 8005098:	72bea4d0 	.word	0x72bea4d0
 800509c:	3e663769 	.word	0x3e663769
 80050a0:	c5d26bf1 	.word	0xc5d26bf1
 80050a4:	3ebbbd41 	.word	0x3ebbbd41
 80050a8:	af25de2c 	.word	0xaf25de2c
 80050ac:	3f11566a 	.word	0x3f11566a
 80050b0:	16bebd93 	.word	0x16bebd93
 80050b4:	3f66c16c 	.word	0x3f66c16c
 80050b8:	5555553e 	.word	0x5555553e
 80050bc:	3fc55555 	.word	0x3fc55555
 80050c0:	c2f8f359 	.word	0xc2f8f359
 80050c4:	01a56e1f 	.word	0x01a56e1f
 80050c8:	3fe00000 	.word	0x3fe00000
 80050cc:	000fffff 	.word	0x000fffff
 80050d0:	3ff00000 	.word	0x3ff00000
 80050d4:	4090cbff 	.word	0x4090cbff
 80050d8:	3f6f3400 	.word	0x3f6f3400
 80050dc:	652b82fe 	.word	0x652b82fe
 80050e0:	3c971547 	.word	0x3c971547

080050e4 <__ieee754_sqrt>:
 80050e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050e8:	ec55 4b10 	vmov	r4, r5, d0
 80050ec:	4e54      	ldr	r6, [pc, #336]	; (8005240 <__ieee754_sqrt+0x15c>)
 80050ee:	43ae      	bics	r6, r5
 80050f0:	ee10 0a10 	vmov	r0, s0
 80050f4:	462b      	mov	r3, r5
 80050f6:	462a      	mov	r2, r5
 80050f8:	4621      	mov	r1, r4
 80050fa:	d113      	bne.n	8005124 <__ieee754_sqrt+0x40>
 80050fc:	ee10 2a10 	vmov	r2, s0
 8005100:	462b      	mov	r3, r5
 8005102:	ee10 0a10 	vmov	r0, s0
 8005106:	4629      	mov	r1, r5
 8005108:	f7fb fa16 	bl	8000538 <__aeabi_dmul>
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	4620      	mov	r0, r4
 8005112:	4629      	mov	r1, r5
 8005114:	f7fb f85e 	bl	80001d4 <__adddf3>
 8005118:	4604      	mov	r4, r0
 800511a:	460d      	mov	r5, r1
 800511c:	ec45 4b10 	vmov	d0, r4, r5
 8005120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005124:	2d00      	cmp	r5, #0
 8005126:	dc10      	bgt.n	800514a <__ieee754_sqrt+0x66>
 8005128:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800512c:	4330      	orrs	r0, r6
 800512e:	d0f5      	beq.n	800511c <__ieee754_sqrt+0x38>
 8005130:	b15d      	cbz	r5, 800514a <__ieee754_sqrt+0x66>
 8005132:	ee10 2a10 	vmov	r2, s0
 8005136:	462b      	mov	r3, r5
 8005138:	4620      	mov	r0, r4
 800513a:	4629      	mov	r1, r5
 800513c:	f7fb f848 	bl	80001d0 <__aeabi_dsub>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	f7fb fb22 	bl	800078c <__aeabi_ddiv>
 8005148:	e7e6      	b.n	8005118 <__ieee754_sqrt+0x34>
 800514a:	151b      	asrs	r3, r3, #20
 800514c:	d10c      	bne.n	8005168 <__ieee754_sqrt+0x84>
 800514e:	2a00      	cmp	r2, #0
 8005150:	d06d      	beq.n	800522e <__ieee754_sqrt+0x14a>
 8005152:	2000      	movs	r0, #0
 8005154:	02d6      	lsls	r6, r2, #11
 8005156:	d56e      	bpl.n	8005236 <__ieee754_sqrt+0x152>
 8005158:	1e44      	subs	r4, r0, #1
 800515a:	1b1b      	subs	r3, r3, r4
 800515c:	f1c0 0420 	rsb	r4, r0, #32
 8005160:	fa21 f404 	lsr.w	r4, r1, r4
 8005164:	4322      	orrs	r2, r4
 8005166:	4081      	lsls	r1, r0
 8005168:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800516c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005170:	07dd      	lsls	r5, r3, #31
 8005172:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005176:	bf42      	ittt	mi
 8005178:	0052      	lslmi	r2, r2, #1
 800517a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800517e:	0049      	lslmi	r1, r1, #1
 8005180:	1058      	asrs	r0, r3, #1
 8005182:	2500      	movs	r5, #0
 8005184:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8005188:	441a      	add	r2, r3
 800518a:	0049      	lsls	r1, r1, #1
 800518c:	2316      	movs	r3, #22
 800518e:	462c      	mov	r4, r5
 8005190:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005194:	19a7      	adds	r7, r4, r6
 8005196:	4297      	cmp	r7, r2
 8005198:	bfde      	ittt	le
 800519a:	1bd2      	suble	r2, r2, r7
 800519c:	19bc      	addle	r4, r7, r6
 800519e:	19ad      	addle	r5, r5, r6
 80051a0:	0052      	lsls	r2, r2, #1
 80051a2:	3b01      	subs	r3, #1
 80051a4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80051a8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80051ac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80051b0:	d1f0      	bne.n	8005194 <__ieee754_sqrt+0xb0>
 80051b2:	f04f 0e20 	mov.w	lr, #32
 80051b6:	469c      	mov	ip, r3
 80051b8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80051bc:	42a2      	cmp	r2, r4
 80051be:	eb06 070c 	add.w	r7, r6, ip
 80051c2:	dc02      	bgt.n	80051ca <__ieee754_sqrt+0xe6>
 80051c4:	d112      	bne.n	80051ec <__ieee754_sqrt+0x108>
 80051c6:	428f      	cmp	r7, r1
 80051c8:	d810      	bhi.n	80051ec <__ieee754_sqrt+0x108>
 80051ca:	2f00      	cmp	r7, #0
 80051cc:	eb07 0c06 	add.w	ip, r7, r6
 80051d0:	da34      	bge.n	800523c <__ieee754_sqrt+0x158>
 80051d2:	f1bc 0f00 	cmp.w	ip, #0
 80051d6:	db31      	blt.n	800523c <__ieee754_sqrt+0x158>
 80051d8:	f104 0801 	add.w	r8, r4, #1
 80051dc:	1b12      	subs	r2, r2, r4
 80051de:	428f      	cmp	r7, r1
 80051e0:	bf88      	it	hi
 80051e2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80051e6:	1bc9      	subs	r1, r1, r7
 80051e8:	4433      	add	r3, r6
 80051ea:	4644      	mov	r4, r8
 80051ec:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 80051f0:	f1be 0e01 	subs.w	lr, lr, #1
 80051f4:	443a      	add	r2, r7
 80051f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80051fa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80051fe:	d1dd      	bne.n	80051bc <__ieee754_sqrt+0xd8>
 8005200:	430a      	orrs	r2, r1
 8005202:	d006      	beq.n	8005212 <__ieee754_sqrt+0x12e>
 8005204:	1c5c      	adds	r4, r3, #1
 8005206:	bf13      	iteet	ne
 8005208:	3301      	addne	r3, #1
 800520a:	3501      	addeq	r5, #1
 800520c:	4673      	moveq	r3, lr
 800520e:	f023 0301 	bicne.w	r3, r3, #1
 8005212:	106a      	asrs	r2, r5, #1
 8005214:	085b      	lsrs	r3, r3, #1
 8005216:	07e9      	lsls	r1, r5, #31
 8005218:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800521c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005220:	bf48      	it	mi
 8005222:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005226:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800522a:	461c      	mov	r4, r3
 800522c:	e776      	b.n	800511c <__ieee754_sqrt+0x38>
 800522e:	0aca      	lsrs	r2, r1, #11
 8005230:	3b15      	subs	r3, #21
 8005232:	0549      	lsls	r1, r1, #21
 8005234:	e78b      	b.n	800514e <__ieee754_sqrt+0x6a>
 8005236:	0052      	lsls	r2, r2, #1
 8005238:	3001      	adds	r0, #1
 800523a:	e78b      	b.n	8005154 <__ieee754_sqrt+0x70>
 800523c:	46a0      	mov	r8, r4
 800523e:	e7cd      	b.n	80051dc <__ieee754_sqrt+0xf8>
 8005240:	7ff00000 	.word	0x7ff00000

08005244 <fabs>:
 8005244:	ec53 2b10 	vmov	r2, r3, d0
 8005248:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800524c:	ec43 2b10 	vmov	d0, r2, r3
 8005250:	4770      	bx	lr

08005252 <finite>:
 8005252:	ee10 3a90 	vmov	r3, s1
 8005256:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800525a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800525e:	0fc0      	lsrs	r0, r0, #31
 8005260:	4770      	bx	lr

08005262 <matherr>:
 8005262:	2000      	movs	r0, #0
 8005264:	4770      	bx	lr
	...

08005268 <nan>:
 8005268:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005270 <nan+0x8>
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	00000000 	.word	0x00000000
 8005274:	7ff80000 	.word	0x7ff80000

08005278 <rint>:
 8005278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800527a:	ec51 0b10 	vmov	r0, r1, d0
 800527e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8005282:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8005286:	2e13      	cmp	r6, #19
 8005288:	ee10 7a10 	vmov	r7, s0
 800528c:	460b      	mov	r3, r1
 800528e:	4602      	mov	r2, r0
 8005290:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005294:	dc58      	bgt.n	8005348 <rint+0xd0>
 8005296:	2e00      	cmp	r6, #0
 8005298:	da2b      	bge.n	80052f2 <rint+0x7a>
 800529a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800529e:	4302      	orrs	r2, r0
 80052a0:	d023      	beq.n	80052ea <rint+0x72>
 80052a2:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80052a6:	4302      	orrs	r2, r0
 80052a8:	4251      	negs	r1, r2
 80052aa:	4311      	orrs	r1, r2
 80052ac:	0b09      	lsrs	r1, r1, #12
 80052ae:	0c5b      	lsrs	r3, r3, #17
 80052b0:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 80052b4:	045b      	lsls	r3, r3, #17
 80052b6:	ea41 0703 	orr.w	r7, r1, r3
 80052ba:	4b31      	ldr	r3, [pc, #196]	; (8005380 <rint+0x108>)
 80052bc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80052c0:	4639      	mov	r1, r7
 80052c2:	e9d3 6700 	ldrd	r6, r7, [r3]
 80052c6:	ee10 0a10 	vmov	r0, s0
 80052ca:	4632      	mov	r2, r6
 80052cc:	463b      	mov	r3, r7
 80052ce:	f7fa ff81 	bl	80001d4 <__adddf3>
 80052d2:	e9cd 0100 	strd	r0, r1, [sp]
 80052d6:	463b      	mov	r3, r7
 80052d8:	4632      	mov	r2, r6
 80052da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052de:	f7fa ff77 	bl	80001d0 <__aeabi_dsub>
 80052e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052e6:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 80052ea:	ec41 0b10 	vmov	d0, r0, r1
 80052ee:	b003      	add	sp, #12
 80052f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052f2:	4c24      	ldr	r4, [pc, #144]	; (8005384 <rint+0x10c>)
 80052f4:	4134      	asrs	r4, r6
 80052f6:	ea01 0704 	and.w	r7, r1, r4
 80052fa:	4307      	orrs	r7, r0
 80052fc:	d0f5      	beq.n	80052ea <rint+0x72>
 80052fe:	0861      	lsrs	r1, r4, #1
 8005300:	ea03 0001 	and.w	r0, r3, r1
 8005304:	4302      	orrs	r2, r0
 8005306:	d00b      	beq.n	8005320 <rint+0xa8>
 8005308:	ea23 0101 	bic.w	r1, r3, r1
 800530c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005310:	2e13      	cmp	r6, #19
 8005312:	fa43 f306 	asr.w	r3, r3, r6
 8005316:	bf0c      	ite	eq
 8005318:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800531c:	2200      	movne	r2, #0
 800531e:	430b      	orrs	r3, r1
 8005320:	4619      	mov	r1, r3
 8005322:	4b17      	ldr	r3, [pc, #92]	; (8005380 <rint+0x108>)
 8005324:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005328:	e9d5 4500 	ldrd	r4, r5, [r5]
 800532c:	4610      	mov	r0, r2
 800532e:	462b      	mov	r3, r5
 8005330:	4622      	mov	r2, r4
 8005332:	f7fa ff4f 	bl	80001d4 <__adddf3>
 8005336:	e9cd 0100 	strd	r0, r1, [sp]
 800533a:	4622      	mov	r2, r4
 800533c:	462b      	mov	r3, r5
 800533e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005342:	f7fa ff45 	bl	80001d0 <__aeabi_dsub>
 8005346:	e7d0      	b.n	80052ea <rint+0x72>
 8005348:	2e33      	cmp	r6, #51	; 0x33
 800534a:	dd08      	ble.n	800535e <rint+0xe6>
 800534c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005350:	d1cb      	bne.n	80052ea <rint+0x72>
 8005352:	ee10 2a10 	vmov	r2, s0
 8005356:	460b      	mov	r3, r1
 8005358:	f7fa ff3c 	bl	80001d4 <__adddf3>
 800535c:	e7c5      	b.n	80052ea <rint+0x72>
 800535e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8005362:	f04f 34ff 	mov.w	r4, #4294967295
 8005366:	40f4      	lsrs	r4, r6
 8005368:	4220      	tst	r0, r4
 800536a:	d0be      	beq.n	80052ea <rint+0x72>
 800536c:	0861      	lsrs	r1, r4, #1
 800536e:	420f      	tst	r7, r1
 8005370:	bf1f      	itttt	ne
 8005372:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8005376:	ea27 0101 	bicne.w	r1, r7, r1
 800537a:	4132      	asrne	r2, r6
 800537c:	430a      	orrne	r2, r1
 800537e:	e7cf      	b.n	8005320 <rint+0xa8>
 8005380:	08005588 	.word	0x08005588
 8005384:	000fffff 	.word	0x000fffff

08005388 <scalbn>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	ec55 4b10 	vmov	r4, r5, d0
 800538e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005392:	4606      	mov	r6, r0
 8005394:	462b      	mov	r3, r5
 8005396:	b9b2      	cbnz	r2, 80053c6 <scalbn+0x3e>
 8005398:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800539c:	4323      	orrs	r3, r4
 800539e:	d03c      	beq.n	800541a <scalbn+0x92>
 80053a0:	2200      	movs	r2, #0
 80053a2:	4b33      	ldr	r3, [pc, #204]	; (8005470 <scalbn+0xe8>)
 80053a4:	4629      	mov	r1, r5
 80053a6:	ee10 0a10 	vmov	r0, s0
 80053aa:	f7fb f8c5 	bl	8000538 <__aeabi_dmul>
 80053ae:	4a31      	ldr	r2, [pc, #196]	; (8005474 <scalbn+0xec>)
 80053b0:	4296      	cmp	r6, r2
 80053b2:	4604      	mov	r4, r0
 80053b4:	460d      	mov	r5, r1
 80053b6:	460b      	mov	r3, r1
 80053b8:	da13      	bge.n	80053e2 <scalbn+0x5a>
 80053ba:	a329      	add	r3, pc, #164	; (adr r3, 8005460 <scalbn+0xd8>)
 80053bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c0:	f7fb f8ba 	bl	8000538 <__aeabi_dmul>
 80053c4:	e00a      	b.n	80053dc <scalbn+0x54>
 80053c6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80053ca:	428a      	cmp	r2, r1
 80053cc:	d10c      	bne.n	80053e8 <scalbn+0x60>
 80053ce:	ee10 2a10 	vmov	r2, s0
 80053d2:	462b      	mov	r3, r5
 80053d4:	4620      	mov	r0, r4
 80053d6:	4629      	mov	r1, r5
 80053d8:	f7fa fefc 	bl	80001d4 <__adddf3>
 80053dc:	4604      	mov	r4, r0
 80053de:	460d      	mov	r5, r1
 80053e0:	e01b      	b.n	800541a <scalbn+0x92>
 80053e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80053e6:	3a36      	subs	r2, #54	; 0x36
 80053e8:	4432      	add	r2, r6
 80053ea:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80053ee:	428a      	cmp	r2, r1
 80053f0:	dd0b      	ble.n	800540a <scalbn+0x82>
 80053f2:	ec45 4b11 	vmov	d1, r4, r5
 80053f6:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8005468 <scalbn+0xe0>
 80053fa:	f000 f83f 	bl	800547c <copysign>
 80053fe:	a31a      	add	r3, pc, #104	; (adr r3, 8005468 <scalbn+0xe0>)
 8005400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005404:	ec51 0b10 	vmov	r0, r1, d0
 8005408:	e7da      	b.n	80053c0 <scalbn+0x38>
 800540a:	2a00      	cmp	r2, #0
 800540c:	dd08      	ble.n	8005420 <scalbn+0x98>
 800540e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005412:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005416:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800541a:	ec45 4b10 	vmov	d0, r4, r5
 800541e:	bd70      	pop	{r4, r5, r6, pc}
 8005420:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005424:	da0d      	bge.n	8005442 <scalbn+0xba>
 8005426:	f24c 3350 	movw	r3, #50000	; 0xc350
 800542a:	429e      	cmp	r6, r3
 800542c:	ec45 4b11 	vmov	d1, r4, r5
 8005430:	dce1      	bgt.n	80053f6 <scalbn+0x6e>
 8005432:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8005460 <scalbn+0xd8>
 8005436:	f000 f821 	bl	800547c <copysign>
 800543a:	a309      	add	r3, pc, #36	; (adr r3, 8005460 <scalbn+0xd8>)
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	e7e0      	b.n	8005404 <scalbn+0x7c>
 8005442:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005446:	3236      	adds	r2, #54	; 0x36
 8005448:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800544c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005450:	4620      	mov	r0, r4
 8005452:	4629      	mov	r1, r5
 8005454:	2200      	movs	r2, #0
 8005456:	4b08      	ldr	r3, [pc, #32]	; (8005478 <scalbn+0xf0>)
 8005458:	e7b2      	b.n	80053c0 <scalbn+0x38>
 800545a:	bf00      	nop
 800545c:	f3af 8000 	nop.w
 8005460:	c2f8f359 	.word	0xc2f8f359
 8005464:	01a56e1f 	.word	0x01a56e1f
 8005468:	8800759c 	.word	0x8800759c
 800546c:	7e37e43c 	.word	0x7e37e43c
 8005470:	43500000 	.word	0x43500000
 8005474:	ffff3cb0 	.word	0xffff3cb0
 8005478:	3c900000 	.word	0x3c900000

0800547c <copysign>:
 800547c:	ec53 2b10 	vmov	r2, r3, d0
 8005480:	ee11 0a90 	vmov	r0, s3
 8005484:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005488:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800548c:	ea41 0300 	orr.w	r3, r1, r0
 8005490:	ec43 2b10 	vmov	d0, r2, r3
 8005494:	4770      	bx	lr
	...

08005498 <__errno>:
 8005498:	4b01      	ldr	r3, [pc, #4]	; (80054a0 <__errno+0x8>)
 800549a:	6818      	ldr	r0, [r3, #0]
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	2000001c 	.word	0x2000001c

080054a4 <_sbrk>:
 80054a4:	4b04      	ldr	r3, [pc, #16]	; (80054b8 <_sbrk+0x14>)
 80054a6:	6819      	ldr	r1, [r3, #0]
 80054a8:	4602      	mov	r2, r0
 80054aa:	b909      	cbnz	r1, 80054b0 <_sbrk+0xc>
 80054ac:	4903      	ldr	r1, [pc, #12]	; (80054bc <_sbrk+0x18>)
 80054ae:	6019      	str	r1, [r3, #0]
 80054b0:	6818      	ldr	r0, [r3, #0]
 80054b2:	4402      	add	r2, r0
 80054b4:	601a      	str	r2, [r3, #0]
 80054b6:	4770      	bx	lr
 80054b8:	20000108 	.word	0x20000108
 80054bc:	20000264 	.word	0x20000264

080054c0 <_init>:
 80054c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c2:	bf00      	nop
 80054c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054c6:	bc08      	pop	{r3}
 80054c8:	469e      	mov	lr, r3
 80054ca:	4770      	bx	lr

080054cc <_fini>:
 80054cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ce:	bf00      	nop
 80054d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054d2:	bc08      	pop	{r3}
 80054d4:	469e      	mov	lr, r3
 80054d6:	4770      	bx	lr
