Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jun  8 03:47:29 2021
| Host         : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file apskmod_control_sets_placed.rpt
| Design       : apskmod
| Device       : xcvu37p
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            9 |
| Yes          | No                    | No                     |             163 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------+-----------------------+------------------+----------------+--------------+
| Clock Signal |                 Enable Signal                 |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------+-----------------------+------------------+----------------+--------------+
|  ap_clk      | regslice_both_modq_U/p_98_in                  |                       |                1 |              2 |         2.00 |
|  ap_clk      | regslice_both_mod_datin_U/mod_tempin_ce0      |                       |                4 |              8 |         2.00 |
|  ap_clk      | regslice_both_mod_datin_U/j_reg_1313_reg[6]   |                       |                1 |              8 |         8.00 |
|  ap_clk      | regslice_both_mod_datin_U/i_reg_1302_reg[7]   |                       |                1 |              8 |         8.00 |
|  ap_clk      | regslice_both_mod_datin_U/B_V_data_1_load_A   |                       |                2 |              8 |         4.00 |
|  ap_clk      | regslice_both_mod_datin_U/i_reg_1302_reg[7]_0 |                       |                1 |              8 |         8.00 |
|  ap_clk      | regslice_both_mod_datin_U/B_V_data_1_load_B   |                       |                2 |              8 |         4.00 |
|  ap_clk      | j_reg_13130                                   | ap_CS_fsm_state3      |                2 |              9 |         4.50 |
|  ap_clk      | regslice_both_mod_datin_U/i_reg_1302_reg[8]   | i_reg_1302[8]_i_1_n_0 |                3 |              9 |         3.00 |
|  ap_clk      | j_cast_reg_1414_reg0                          |                       |                6 |              9 |         1.50 |
|  ap_clk      |                                               |                       |               10 |             16 |         1.60 |
|  ap_clk      |                                               | ap_rst_n              |                9 |             17 |         1.89 |
|  ap_clk      | regslice_both_modq_U/B_V_data_1_load_B        |                       |                9 |             32 |         3.56 |
|  ap_clk      | regslice_both_modq_U/B_V_data_1_load_A        |                       |                9 |             32 |         3.56 |
|  ap_clk      | regslice_both_modi_U/B_V_data_1_load_A        |                       |                5 |             32 |         6.40 |
|  ap_clk      | regslice_both_modi_U/B_V_data_1_load_B        |                       |                5 |             32 |         6.40 |
|  ap_clk      | regslice_both_mod_datin_U/i_reg_1302_reg[8]_0 |                       |                4 |             32 |         8.00 |
+--------------+-----------------------------------------------+-----------------------+------------------+----------------+--------------+


