```verilog
module TopModule (
  input p1a,
  input p1b,
  input p1c,
  input p1d,
  output p1y,
  input p2a,
  input p2b,
  input p2c,
  input p2d,
  output p2y
);

assign p1y = ~(p1a & p1b & p1c & p1d);
assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
```

---

### Explanation

This Verilog module implements the functionality of the **7420 integrated circuit**, which contains **two 4-input NAND gates**. The module has **8 input signals** and **2 output signals**, as specified.

- **Inputs**: `p1a`, `