Assertion report generated on: 22-Mar-2024 03:22:39 PM

Assertion summary report for design: xilinx_fpga_config_int
###########################################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----
cclk_O |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
cclk_T |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 done  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
init_T |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
trace1 |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
trace2 |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 


Resource usage summary report for the desing: xilinx_fpga_config_int
####################################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.604554        |     905.53    
   Simulation     |       0:00:02.028714        |     969.78    
     D Parse      |       0:00:08.479494        |     982.98    
     Mining       |       0:00:09.343713        |     984.35    
     Overall      |       0:00:44.399216        |     984.35    
