# system info dircc_routing_tb on 2017.04.11.17:33:52
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1491928432
#
#
# Files generated for dircc_routing_tb on 2017.04.11.17:33:52
files:
filepath,kind,attributes,module,is_top
dircc_routing/testbench/dircc_routing_tb/simulation/dircc_routing_tb.v,VERILOG,,dircc_routing_tb,true
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing.v,VERILOG,,dircc_routing,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_source_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_source_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_sink_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_sink_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_input_mux.sv,SYSTEM_VERILOG,,dircc_routing_input_mux,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_output_demux.sv,SYSTEM_VERILOG,,dircc_routing_output_demux,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_router.sv,SYSTEM_VERILOG,,dircc_router,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter.v,VERILOG,,dircc_routing_avalon_st_adapter,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter_001.v,VERILOG,,dircc_routing_avalon_st_adapter_001,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter_channel_adapter_0.sv,SYSTEM_VERILOG,,dircc_routing_avalon_st_adapter_channel_adapter_0,false
dircc_routing/testbench/dircc_routing_tb/simulation/submodules/dircc_routing_avalon_st_adapter_001_channel_adapter_0.sv,SYSTEM_VERILOG,,dircc_routing_avalon_st_adapter_001_channel_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dircc_routing_tb.dircc_routing_inst,dircc_routing
dircc_routing_tb.dircc_routing_inst.input_fifo_east,altera_avalon_sc_fifo
dircc_routing_tb.dircc_routing_inst.input_fifo_north,altera_avalon_sc_fifo
dircc_routing_tb.dircc_routing_inst.input_fifo_south,altera_avalon_sc_fifo
dircc_routing_tb.dircc_routing_inst.input_fifo_west,altera_avalon_sc_fifo
dircc_routing_tb.dircc_routing_inst.input_mux,dircc_routing_input_mux
dircc_routing_tb.dircc_routing_inst.output_demux,dircc_routing_output_demux
dircc_routing_tb.dircc_routing_inst.router,dircc_router
dircc_routing_tb.dircc_routing_inst.avalon_st_adapter,dircc_routing_avalon_st_adapter
dircc_routing_tb.dircc_routing_inst.avalon_st_adapter.channel_adapter_0,dircc_routing_avalon_st_adapter_channel_adapter_0
dircc_routing_tb.dircc_routing_inst.avalon_st_adapter_001,dircc_routing_avalon_st_adapter_001
dircc_routing_tb.dircc_routing_inst.avalon_st_adapter_001.channel_adapter_0,dircc_routing_avalon_st_adapter_001_channel_adapter_0
dircc_routing_tb.dircc_routing_inst_address_bfm,altera_conduit_bfm
dircc_routing_tb.dircc_routing_inst_clk_bfm,altera_avalon_clock_source
dircc_routing_tb.dircc_routing_inst_input_east_bfm,altera_avalon_st_source_bfm
dircc_routing_tb.dircc_routing_inst_input_here_bfm,altera_avalon_st_source_bfm
dircc_routing_tb.dircc_routing_inst_input_north_bfm,altera_avalon_st_source_bfm
dircc_routing_tb.dircc_routing_inst_input_south_bfm,altera_avalon_st_source_bfm
dircc_routing_tb.dircc_routing_inst_input_west_bfm,altera_avalon_st_source_bfm
dircc_routing_tb.dircc_routing_inst_output_east_bfm,altera_avalon_st_sink_bfm
dircc_routing_tb.dircc_routing_inst_output_here_bfm,altera_avalon_st_sink_bfm
dircc_routing_tb.dircc_routing_inst_output_north_bfm,altera_avalon_st_sink_bfm
dircc_routing_tb.dircc_routing_inst_output_south_bfm,altera_avalon_st_sink_bfm
dircc_routing_tb.dircc_routing_inst_output_west_bfm,altera_avalon_st_sink_bfm
dircc_routing_tb.dircc_routing_inst_reset_bfm,altera_avalon_reset_source
