
*** Running vivado
    with args -log mani_readout_LTC2324_read_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mani_readout_LTC2324_read_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mani_readout_LTC2324_read_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 477.043 ; gain = 182.441
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is g:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mani_readout_LTC2324_read_0_0
Command: synth_design -top mani_readout_LTC2324_read_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1348.348 ; gain = 439.086
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'READY' becomes localparam in 'LTC2324_read' with formal parameter declaration list [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:42]
WARNING: [Synth 8-11065] parameter 'CNV' becomes localparam in 'LTC2324_read' with formal parameter declaration list [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:43]
WARNING: [Synth 8-11065] parameter 'SCK_LO' becomes localparam in 'LTC2324_read' with formal parameter declaration list [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:44]
WARNING: [Synth 8-11065] parameter 'SCK_HI' becomes localparam in 'LTC2324_read' with formal parameter declaration list [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:45]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'LTC2324_read' with formal parameter declaration list [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:46]
INFO: [Synth 8-6157] synthesizing module 'mani_readout_LTC2324_read_0_0' [g:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.gen/sources_1/bd/mani_readout/ip/mani_readout_LTC2324_read_0_0/synth/mani_readout_LTC2324_read_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LTC2324_read' [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:15]
	Parameter LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:77]
INFO: [Synth 8-6155] done synthesizing module 'LTC2324_read' (0#1) [G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.srcs/sources_1/new/LTC2324_read.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mani_readout_LTC2324_read_0_0' (0#1) [g:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.gen/sources_1/bd/mani_readout/ip/mani_readout_LTC2324_read_0_0/synth/mani_readout_LTC2324_read_0_0.v:53]
WARNING: [Synth 8-7129] Port control[6] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[5] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[4] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[3] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[2] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkout in module LTC2324_read is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.602 ; gain = 549.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.602 ; gain = 549.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.602 ; gain = 549.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1458.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1528.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the file specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1528.305 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LTC2324_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    DONE |                            00001 |                              100
                   READY |                            00010 |                              000
                     CNV |                            00100 |                              001
                  SCK_LO |                            01000 |                              010
                  SCK_HI |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'LTC2324_read'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port control[6] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[5] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[4] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[3] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[2] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkout in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    36|
|2     |LUT1   |     1|
|3     |LUT2   |    73|
|4     |LUT3   |    38|
|5     |LUT4   |    10|
|6     |LUT5   |     3|
|7     |LUT6   |     9|
|8     |FDRE   |   137|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1528.305 ; gain = 549.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1528.305 ; gain = 619.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1528.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1528.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the file specified.
Synth Design complete | Checksum: 65befc00
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1528.305 ; gain = 1038.223
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1528.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.runs/mani_readout_LTC2324_read_0_0_synth_1/mani_readout_LTC2324_read_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mani_readout_LTC2324_read_0_0, cache-ID = cc6eb778785d4a4d
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1528.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/My Drive/github/mani_readout/Xilinx/mani_readout_test/mani_readout_test.runs/mani_readout_LTC2324_read_0_0_synth_1/mani_readout_LTC2324_read_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mani_readout_LTC2324_read_0_0_utilization_synth.rpt -pb mani_readout_LTC2324_read_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 12:30:52 2025...
