#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x171d5e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x171d770 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1715b40 .functor NOT 1, L_0x174dc80, C4<0>, C4<0>, C4<0>;
L_0x174d9e0 .functor XOR 1, L_0x174d8a0, L_0x174d940, C4<0>, C4<0>;
L_0x174db70 .functor XOR 1, L_0x174d9e0, L_0x174daa0, C4<0>, C4<0>;
v0x174ad10_0 .net *"_ivl_10", 0 0, L_0x174daa0;  1 drivers
v0x174ae10_0 .net *"_ivl_12", 0 0, L_0x174db70;  1 drivers
v0x174aef0_0 .net *"_ivl_2", 0 0, L_0x174d800;  1 drivers
v0x174afb0_0 .net *"_ivl_4", 0 0, L_0x174d8a0;  1 drivers
v0x174b090_0 .net *"_ivl_6", 0 0, L_0x174d940;  1 drivers
v0x174b1c0_0 .net *"_ivl_8", 0 0, L_0x174d9e0;  1 drivers
v0x174b2a0_0 .var "clk", 0 0;
v0x174b340_0 .net "f_dut", 0 0, L_0x174d6f0;  1 drivers
v0x174b3e0_0 .net "f_ref", 0 0, L_0x174c4c0;  1 drivers
v0x174b480_0 .var/2u "stats1", 159 0;
v0x174b520_0 .var/2u "strobe", 0 0;
v0x174b5c0_0 .net "tb_match", 0 0, L_0x174dc80;  1 drivers
v0x174b680_0 .net "tb_mismatch", 0 0, L_0x1715b40;  1 drivers
v0x174b740_0 .net "wavedrom_enable", 0 0, v0x1749350_0;  1 drivers
v0x174b7e0_0 .net "wavedrom_title", 511 0, v0x1749410_0;  1 drivers
v0x174b8b0_0 .net "x1", 0 0, v0x17494d0_0;  1 drivers
v0x174b950_0 .net "x2", 0 0, v0x1749570_0;  1 drivers
v0x174bb00_0 .net "x3", 0 0, v0x1749660_0;  1 drivers
L_0x174d800 .concat [ 1 0 0 0], L_0x174c4c0;
L_0x174d8a0 .concat [ 1 0 0 0], L_0x174c4c0;
L_0x174d940 .concat [ 1 0 0 0], L_0x174d6f0;
L_0x174daa0 .concat [ 1 0 0 0], L_0x174c4c0;
L_0x174dc80 .cmp/eeq 1, L_0x174d800, L_0x174db70;
S_0x171d900 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x171d770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1709e70 .functor NOT 1, v0x1749660_0, C4<0>, C4<0>, C4<0>;
L_0x171e020 .functor AND 1, L_0x1709e70, v0x1749570_0, C4<1>, C4<1>;
L_0x1715bb0 .functor NOT 1, v0x17494d0_0, C4<0>, C4<0>, C4<0>;
L_0x174bda0 .functor AND 1, L_0x171e020, L_0x1715bb0, C4<1>, C4<1>;
L_0x174be70 .functor NOT 1, v0x1749660_0, C4<0>, C4<0>, C4<0>;
L_0x174bee0 .functor AND 1, L_0x174be70, v0x1749570_0, C4<1>, C4<1>;
L_0x174bf90 .functor AND 1, L_0x174bee0, v0x17494d0_0, C4<1>, C4<1>;
L_0x174c050 .functor OR 1, L_0x174bda0, L_0x174bf90, C4<0>, C4<0>;
L_0x174c1b0 .functor NOT 1, v0x1749570_0, C4<0>, C4<0>, C4<0>;
L_0x174c220 .functor AND 1, v0x1749660_0, L_0x174c1b0, C4<1>, C4<1>;
L_0x174c340 .functor AND 1, L_0x174c220, v0x17494d0_0, C4<1>, C4<1>;
L_0x174c3b0 .functor OR 1, L_0x174c050, L_0x174c340, C4<0>, C4<0>;
L_0x174c530 .functor AND 1, v0x1749660_0, v0x1749570_0, C4<1>, C4<1>;
L_0x174c5a0 .functor AND 1, L_0x174c530, v0x17494d0_0, C4<1>, C4<1>;
L_0x174c4c0 .functor OR 1, L_0x174c3b0, L_0x174c5a0, C4<0>, C4<0>;
v0x1715db0_0 .net *"_ivl_0", 0 0, L_0x1709e70;  1 drivers
v0x1715e50_0 .net *"_ivl_10", 0 0, L_0x174bee0;  1 drivers
v0x1709ee0_0 .net *"_ivl_12", 0 0, L_0x174bf90;  1 drivers
v0x1747cb0_0 .net *"_ivl_14", 0 0, L_0x174c050;  1 drivers
v0x1747d90_0 .net *"_ivl_16", 0 0, L_0x174c1b0;  1 drivers
v0x1747ec0_0 .net *"_ivl_18", 0 0, L_0x174c220;  1 drivers
v0x1747fa0_0 .net *"_ivl_2", 0 0, L_0x171e020;  1 drivers
v0x1748080_0 .net *"_ivl_20", 0 0, L_0x174c340;  1 drivers
v0x1748160_0 .net *"_ivl_22", 0 0, L_0x174c3b0;  1 drivers
v0x17482d0_0 .net *"_ivl_24", 0 0, L_0x174c530;  1 drivers
v0x17483b0_0 .net *"_ivl_26", 0 0, L_0x174c5a0;  1 drivers
v0x1748490_0 .net *"_ivl_4", 0 0, L_0x1715bb0;  1 drivers
v0x1748570_0 .net *"_ivl_6", 0 0, L_0x174bda0;  1 drivers
v0x1748650_0 .net *"_ivl_8", 0 0, L_0x174be70;  1 drivers
v0x1748730_0 .net "f", 0 0, L_0x174c4c0;  alias, 1 drivers
v0x17487f0_0 .net "x1", 0 0, v0x17494d0_0;  alias, 1 drivers
v0x17488b0_0 .net "x2", 0 0, v0x1749570_0;  alias, 1 drivers
v0x1748970_0 .net "x3", 0 0, v0x1749660_0;  alias, 1 drivers
S_0x1748ab0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x171d770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1749290_0 .net "clk", 0 0, v0x174b2a0_0;  1 drivers
v0x1749350_0 .var "wavedrom_enable", 0 0;
v0x1749410_0 .var "wavedrom_title", 511 0;
v0x17494d0_0 .var "x1", 0 0;
v0x1749570_0 .var "x2", 0 0;
v0x1749660_0 .var "x3", 0 0;
E_0x17184c0/0 .event negedge, v0x1749290_0;
E_0x17184c0/1 .event posedge, v0x1749290_0;
E_0x17184c0 .event/or E_0x17184c0/0, E_0x17184c0/1;
E_0x1718250 .event negedge, v0x1749290_0;
E_0x17039f0 .event posedge, v0x1749290_0;
S_0x1748d90 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1748ab0;
 .timescale -12 -12;
v0x1748f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1749090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1748ab0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1749760 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x171d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x174c980 .functor AND 1, L_0x174c7d0, v0x1749570_0, C4<1>, C4<1>;
L_0x174cd00 .functor AND 1, L_0x174c980, L_0x174cb50, C4<1>, C4<1>;
L_0x174ceb0 .functor AND 1, L_0x174ce10, v0x1749570_0, C4<1>, C4<1>;
L_0x174cf70 .functor AND 1, L_0x174ceb0, v0x17494d0_0, C4<1>, C4<1>;
L_0x174d060 .functor OR 1, L_0x174cd00, L_0x174cf70, C4<0>, C4<0>;
L_0x174d240 .functor AND 1, v0x1749660_0, L_0x174d170, C4<1>, C4<1>;
L_0x174d340 .functor AND 1, L_0x174d240, v0x17494d0_0, C4<1>, C4<1>;
L_0x174d400 .functor OR 1, L_0x174d060, L_0x174d340, C4<0>, C4<0>;
L_0x174d560 .functor AND 1, v0x1749660_0, v0x1749570_0, C4<1>, C4<1>;
L_0x174d5d0 .functor AND 1, L_0x174d560, v0x17494d0_0, C4<1>, C4<1>;
L_0x174d6f0 .functor OR 1, L_0x174d400, L_0x174d5d0, C4<0>, C4<0>;
v0x1749970_0 .net *"_ivl_1", 0 0, L_0x174c7d0;  1 drivers
v0x1749a30_0 .net *"_ivl_10", 0 0, L_0x174ceb0;  1 drivers
v0x1749b10_0 .net *"_ivl_12", 0 0, L_0x174cf70;  1 drivers
v0x1749c00_0 .net *"_ivl_14", 0 0, L_0x174d060;  1 drivers
v0x1749ce0_0 .net *"_ivl_17", 0 0, L_0x174d170;  1 drivers
v0x1749df0_0 .net *"_ivl_18", 0 0, L_0x174d240;  1 drivers
v0x1749ed0_0 .net *"_ivl_2", 0 0, L_0x174c980;  1 drivers
v0x1749fb0_0 .net *"_ivl_20", 0 0, L_0x174d340;  1 drivers
v0x174a090_0 .net *"_ivl_22", 0 0, L_0x174d400;  1 drivers
v0x174a200_0 .net *"_ivl_24", 0 0, L_0x174d560;  1 drivers
v0x174a2e0_0 .net *"_ivl_26", 0 0, L_0x174d5d0;  1 drivers
v0x174a3c0_0 .net *"_ivl_5", 0 0, L_0x174cb50;  1 drivers
v0x174a480_0 .net *"_ivl_6", 0 0, L_0x174cd00;  1 drivers
v0x174a560_0 .net *"_ivl_9", 0 0, L_0x174ce10;  1 drivers
v0x174a620_0 .net "f", 0 0, L_0x174d6f0;  alias, 1 drivers
v0x174a6e0_0 .net "x1", 0 0, v0x17494d0_0;  alias, 1 drivers
v0x174a780_0 .net "x2", 0 0, v0x1749570_0;  alias, 1 drivers
v0x174a980_0 .net "x3", 0 0, v0x1749660_0;  alias, 1 drivers
L_0x174c7d0 .reduce/nor v0x1749660_0;
L_0x174cb50 .reduce/nor v0x17494d0_0;
L_0x174ce10 .reduce/nor v0x1749660_0;
L_0x174d170 .reduce/nor v0x1749570_0;
S_0x174aaf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x171d770;
 .timescale -12 -12;
E_0x1718710 .event anyedge, v0x174b520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174b520_0;
    %nor/r;
    %assign/vec4 v0x174b520_0, 0;
    %wait E_0x1718710;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1748ab0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17494d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749570_0, 0;
    %assign/vec4 v0x1749660_0, 0;
    %wait E_0x1718250;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17039f0;
    %load/vec4 v0x1749660_0;
    %load/vec4 v0x1749570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17494d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17494d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749570_0, 0;
    %assign/vec4 v0x1749660_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1718250;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1749090;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17184c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17494d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749570_0, 0;
    %assign/vec4 v0x1749660_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x171d770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b520_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x171d770;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x174b2a0_0;
    %inv;
    %store/vec4 v0x174b2a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x171d770;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1749290_0, v0x174b680_0, v0x174bb00_0, v0x174b950_0, v0x174b8b0_0, v0x174b3e0_0, v0x174b340_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x171d770;
T_7 ;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174b480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x171d770;
T_8 ;
    %wait E_0x17184c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174b480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174b480_0, 4, 32;
    %load/vec4 v0x174b5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174b480_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174b480_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174b480_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x174b3e0_0;
    %load/vec4 v0x174b3e0_0;
    %load/vec4 v0x174b340_0;
    %xor;
    %load/vec4 v0x174b3e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174b480_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x174b480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174b480_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/machine/truthtable1/iter0/response1/top_module.sv";
