{"vcs1":{"timestamp_begin":1699292200.073273479, "rt":0.77, "ut":0.41, "st":0.29}}
{"vcselab":{"timestamp_begin":1699292200.933388770, "rt":0.84, "ut":0.56, "st":0.25}}
{"link":{"timestamp_begin":1699292201.836894687, "rt":0.56, "ut":0.18, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699292199.237870772}
{"VCS_COMP_START_TIME": 1699292199.237870772}
{"VCS_COMP_END_TIME": 1699292202.507970746}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338032}}
{"stitch_vcselab": {"peak_mem": 222604}}
