read_netlist ./mylib.v
 Begin reading netlist ( ./mylib.v )...
 End parsing Verilog file ./mylib.v with 0 errors.
 End reading netlist: #modules=46, top=udp_rslat, #lines=1689, CPU_time=0.00 sec, Memory=0MB
read_netlist ./CUT_reverse_scan.v
 Begin reading netlist ( ./CUT_reverse_scan.v )...
 Error: Line of length 51874 exceeds current limit of 50000. (M18)
 End parsing Verilog file ./CUT_reverse_scan.v with 0 errors.
 End reading netlist: #modules=1, top=s13207, #lines=0, CPU_time=0.03 sec, Memory=3MB
run_build_model s13207
 ------------------------------------------------------------------------------
 Begin build model for topcut = s13207 ...
 ------------------------------------------------------------------------------
 There were 5031 primitives and 638 faultable pins removed during model optimizations
 Warning: Rule B8 (unconnected module input pin) was violated 2 times.
 Warning: Rule B9 (undriven module internal net) was violated 11 times.
 Warning: Rule N23 (inconsistent UDP) was violated 1 times.
 End build model: #primitives=11130, CPU_time=0.05 sec, Memory=5MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.11 sec.
 ------------------------------------------------------------------------------
add_clocks 0 { CK } -shift -timing { 100 50 80 40 }
add_scan_chain chain1 SI1 SO1
add_scan_chain chain2 SI2 SO2
add_scan_chain chain3 SI3 SO3
add_scan_chain chain4 SI4 SO4
add_scan_chain chain5 SI5 SO5
add_scan_chain chain6 SI6 SO6
add_scan_chain chain7 SI7 SO7
add_scan_chain chain8 SI8 SO8
add_scan_chain chain9 SI9 SO9
add_scan_chain chain10 SI10 SO10
add_scan_enables 1 SE
add_nofaults -module S_DFFX1
 6380 faults were added to nofault list.
add_nofaults -module S_DFFSRX1
 0 faults were added to nofault list.
add_pi_constraint 0 SI1
add_pi_constraint 0 SI2
add_pi_constraint 0 SI3
add_pi_constraint 0 SI4
add_pi_constraint 0 SI5
add_pi_constraint 0 SI6
add_pi_constraint 0 SI7
add_pi_constraint 0 SI8
add_pi_constraint 0 SI9
add_pi_constraint 0 SI10
add_pi_constraint 0 SE
add_pi_constraint 0 GND
add_pi_constraint 1 VDD
run_drc
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain chain1 successfully traced with 64 scan_cells.
 Chain chain2 successfully traced with 64 scan_cells.
 Chain chain3 successfully traced with 64 scan_cells.
 Chain chain4 successfully traced with 64 scan_cells.
 Chain chain5 successfully traced with 64 scan_cells.
 Chain chain6 successfully traced with 64 scan_cells.
 Chain chain7 successfully traced with 64 scan_cells.
 Chain chain8 successfully traced with 64 scan_cells.
 Chain chain9 successfully traced with 64 scan_cells.
 Chain chain10 successfully traced with 62 scan_cells.
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.02 sec.
 ------------------------------------------------------------------------------
set_faults -model stuck
remove_faults -all
 0 faults were removed from the fault list.
add_faults -all
 41272 faults were added to fault list.
set_atpg -full_seq_atpg
run_atpg -ndetects  1 
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N23                                            *
 ***********************************************************
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=41117, abort_limit=10...
 29          30831   9941         0/0/0    75.02%      0.01
 61           3101   6839         1/0/1    82.55%      0.02
 93           1674   5162         3/0/1    86.63%      0.02
 125           959   4192         5/0/1    88.98%      0.03
 157           814   3374         9/0/1    90.96%      0.03
 189           502   2865        16/0/2    92.20%      0.04
 221           401   2403        21/1/3    93.21%      0.05
 253           379   2020        25/1/4    94.14%      0.05
 284           321   1680        32/1/5    94.97%      0.06
 315           175   1497        38/1/7    95.41%      0.07
 346           235   1249        43/2/7    96.01%      0.08
 378           161   1070        49/3/8    96.44%      0.08
 407           159    854        64/3/9    96.96%      0.09
 438           154    684       74/3/10    97.37%      0.10
 470           137    537       81/3/10    97.73%      0.10
 500            95    418       93/3/13    98.02%      0.11
 532           117    269      100/5/15    98.35%      0.12
 563            69    174      112/5/16    98.58%      0.12
 593            68     67      131/6/17    98.84%      0.13
 610            21     21      144/6/19    98.95%      0.14
 
 ------------------------------------------------------------
 Begin Full-Sequential ATPG for 429 uncollapsed faults ...
  --- abort limit : 10 seconds, NO BACKTRACK LIMIT
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 611               1    427         0/1/0     98.97%         0.02
 612               1    267        0/41/0     98.98%         1.28
 613               1    240        0/53/0     98.98%         1.28
 614               1    229        0/56/0     98.99%         1.29
 615               1    225        0/59/0     99.00%         1.31
 616               1    148        0/81/0     99.01%         1.71
 617               1    128        0/88/0     99.01%         2.34
 618               1    127        0/88/0     99.02%         2.36
 619               1    126        0/88/0     99.02%         2.36
 619               0      0       0/120/0     99.02%         2.77
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      40425
 Possibly detected                PT         40
 Undetectable                     UD        427
 ATPG untestable                  AU        380
 Not detected                     ND          0
 -----------------------------------------------
 total faults                             41272
 test coverage                            99.02%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         619
     #basic_scan patterns                   610
     #full_sequential patterns                9
 -----------------------------------------------
report_faults -summary
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      40425
 Possibly detected                PT         40
 Undetectable                     UD        427
 ATPG untestable                  AU        380
 Not detected                     ND          0
 -----------------------------------------------
 total faults                             41272
 test coverage                            99.02%
 -----------------------------------------------
write_patterns  ./ATPG_pattern.stil -exclude setup -format stil -replace
 Patterns written reference 2231 V statements, generating 41291 test cycles
 End writing file 'ATPG_pattern.stil' with 619 patterns, File_size = 1214360, CPU_time = 0.0 sec.
write_faults faults_list_1  -uncollapsed -all -replace
 Write faults completed: 41272 faults were written into file "faults_list_1".
write_faults faults_left -class ND -replace
 Write faults completed: 0 faults were written into file "faults_left".
