<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|56054|1508|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497802671|START|xsdbm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|56054|1509|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497802673|START|Creating in-memory project|",
      "[OPTRACE]|56054|1510|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497807481|END|Creating in-memory project|",
      "[OPTRACE]|56054|1511|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497807481|START|Adding files|",
      "[OPTRACE]|56054|1512|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497807762|END|Adding files|",
      "[OPTRACE]|56054|1513|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497807763|START|Configure IP Cache|",
      "[OPTRACE]|56054|1514|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497807799|END|Configure IP Cache|",
      "[OPTRACE]|56054|1515|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497807799|START|synth_design|",
      "[OPTRACE]|56054|1516|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497882394|END|synth_design|",
      "[OPTRACE]|56054|1517|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497882394|START|Write IP Cache|",
      "[OPTRACE]|56054|1518|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497883669|END|Write IP Cache|",
      "[OPTRACE]|56054|1519|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497883670|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|56054|1520|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497884042|END|write_checkpoint|",
      "[OPTRACE]|56054|1521|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497884042|START|synth reports|REPORT",
      "[OPTRACE]|56054|1522|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497884042|END|synth reports|",
      "[OPTRACE]|56054|1523|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-7083-alveo0/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1635497884870|END|xsdbm_synth_1|",
      "[OPTRACE]|62066|10|run|cpp|1635495310437|START|OCL_LINK|",
      "[OPTRACE]|62066|11|setupBinaryForLink|cpp|1635495310438|START|Create Binary|",
      "[OPTRACE]|62066|12||cpp|1635495310438|END|Create Binary|",
      "[OPTRACE]|62066|13|setupBinaryForLink|cpp|1635495310438|START|Extract Kernels|",
      "[OPTRACE]|62066|14||cpp|1635495310475|END|Extract Kernels|",
      "[OPTRACE]|62066|15|launchStep_|cpp|1635495310719|START|Launch Step: system_link|",
      "[OPTRACE]|62066|1616||cpp|1635505224485|END|Launch Step: vpl|",
      "[OPTRACE]|62066|1617|launchStep_|cpp|1635505224486|START|Launch Step: rtdgen|",
      "[OPTRACE]|62066|1618|launchCf2sw_|cpp|1635505224490|START|Launch cf2sw|",
      "[OPTRACE]|62066|1619||cpp|1635505227721|END|Launch cf2sw|",
      "[OPTRACE]|62066|1620|writeSystemDiagram|cpp|1635505227722|START|writeSystemDiagram|",
      "[OPTRACE]|62066|1621||cpp|1635505227727|END|writeSystemDiagram|",
      "[OPTRACE]|62066|1622||cpp|1635505227728|END|Launch Step: rtdgen|",
      "[OPTRACE]|62066|1623|launchStep_|cpp|1635505227728|START|Launch Step: xclbinutil|",
      "[OPTRACE]|62066|1624||cpp|1635505227938|END|Launch Step: xclbinutil|",
      "[OPTRACE]|62066|1625|launchStep_|cpp|1635505227938|START|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|62066|1626||cpp|1635505228564|END|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|62066|1627|launchStep_|cpp|1635505228565|START|Launch Step: generate_sc_driver|",
      "[OPTRACE]|62066|1628||cpp|1635505228566|END|Launch Step: generate_sc_driver|",
      "[OPTRACE]|62066|1629||cpp|1635505228567|END|OCL_LINK|",
      "[OPTRACE]|62066|1630||cpp|1635505229061|END|v++|",
      "[OPTRACE]|62066|16||cpp|1635495329840|END|Launch Step: system_link|",
      "[OPTRACE]|62066|17|launchStep_|cpp|1635495329840|START|Launch Step: cf2sw|",
      "[OPTRACE]|62066|18||cpp|1635495333786|END|Launch Step: cf2sw|",
      "[OPTRACE]|62066|19|launchStep_|cpp|1635495333787|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|62066|1|main|cpp|1635495292609|START|v++|ROLLUP_0",
      "[OPTRACE]|62066|20||cpp|1635495335145|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|62066|21|launchStep_|cpp|1635495335145|START|Launch Step: vpl|",
      "[OPTRACE]|62066|2|run|cpp|1635495292609|START|Validate Kernels|",
      "[OPTRACE]|62066|3||cpp|1635495292818|END|Validate Kernels|",
      "[OPTRACE]|62066|4|prepareProject|cpp|1635495292818|START|Create Solution|",
      "[OPTRACE]|62066|5||cpp|1635495303824|END|Create Solution|",
      "[OPTRACE]|62066|6|prepareProject|cpp|1635495303825|START|Add Device|",
      "[OPTRACE]|62066|7|addDevice|cpp|1635495303825|START|Find & Load Device|",
      "[OPTRACE]|62066|8||cpp|1635495304303|END|Find & Load Device|",
      "[OPTRACE]|62066|9||cpp|1635495310425|END|Add Device|",
      "[OPTRACE]|62629|1612|runPlatformLinker|cpp|1635505224217|START|Generate Resource Availability Report|",
      "[OPTRACE]|62629|1613||cpp|1635505224220|END|Generate Resource Availability Report|",
      "[OPTRACE]|62629|1614||cpp|1635505224220|END|runPlatformLinker|",
      "[OPTRACE]|62629|1615||cpp|1635505224464|END|vpl|",
      "[OPTRACE]|62629|22|main|cpp|1635495336670|START|vpl|",
      "[OPTRACE]|62629|23|runPlatformLinker|cpp|1635495336700|START|runPlatformLinker|",
      "[OPTRACE]|62629|24|setupBinaryForLink|cpp|1635495336700|START|Create Solution|",
      "[OPTRACE]|62629|25||cpp|1635495336708|END|Create Solution|",
      "[OPTRACE]|62629|26|setupBinaryForLink|cpp|1635495336708|START|Add platform|",
      "[OPTRACE]|62629|27||cpp|1635495343496|END|Add platform|",
      "[OPTRACE]|62629|28|setupBinaryForLink|cpp|1635495343496|START|Create Binary|",
      "[OPTRACE]|62629|29||cpp|1635495343496|END|Create Binary|",
      "[OPTRACE]|62629|30|setupBinaryForLink|cpp|1635495343496|START|Create Kernels|",
      "[OPTRACE]|62629|31||cpp|1635495343499|END|Create Kernels|",
      "[OPTRACE]|62629|32|runPlatformLinker|cpp|1635495343509|START|Process Kernels|",
      "[OPTRACE]|62629|33||cpp|1635495343510|END|Process Kernels|",
      "[OPTRACE]|62629|34|runPlatformLinker|cpp|1635495343510|START|Process Kernel Debug|",
      "[OPTRACE]|62629|35||cpp|1635495343510|END|Process Kernel Debug|",
      "[OPTRACE]|62629|36|runPlatformLinker|cpp|1635495343510|START|Set Kernel Debug|",
      "[OPTRACE]|62629|37||cpp|1635495343510|END|Set Kernel Debug|",
      "[OPTRACE]|62629|38|runPlatformLinker|cpp|1635495343510|START|Set Miscellaneous|",
      "[OPTRACE]|62629|39||cpp|1635495343510|END|Set Miscellaneous|",
      "[OPTRACE]|62629|40|run|cpp|1635495343510|START|Extract Platform|",
      "[OPTRACE]|62629|41||cpp|1635495348304|END|Extract Platform|",
      "[OPTRACE]|62733|1478|ipirun.tcl|vpl|1635496247241|END|Synthesis|",
      "[OPTRACE]|62733|1611|ipirun.tcl|vpl|1635505222408|END|Implementation|",
      "[OPTRACE]|62733|42|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/vpl.tcl|vivado_impl|1635495357795|START|Implementation|ROLLUP_1",
      "[OPTRACE]|62733|43|ipirun.tcl|vpl|1635495357818|START|ipirun|ROLLUP_0",
      "[OPTRACE]|62733|44|ipirun.tcl|vpl|1635495357818|END|ipirun|",
      "[OPTRACE]|62733|45|ipirun.tcl|vpl|1635495357832|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|62733|46|ipirun.tcl|vpl|1635495357833|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|62733|47|ipirun.tcl|vpl|1635495357833|START|Create project|",
      "[OPTRACE]|62733|48|ipirun.tcl|vpl|1635495359909|END|Create project|",
      "[OPTRACE]|62733|49|ipirun.tcl|vpl|1635495359913|START|Create IP caching environment|",
      "[OPTRACE]|62733|50|ipirun.tcl|vpl|1635495362857|END|Create IP caching environment|",
      "[OPTRACE]|62733|51|ipirun.tcl|vpl|1635495362857|START|Import/add dynamic BD|",
      "[OPTRACE]|62733|52|ipirun.tcl|vpl|1635495382368|END|Import/add dynamic BD|",
      "[OPTRACE]|62733|53|ipirun.tcl|vpl|1635495382368|START|Open BD and insert kernels|",
      "[OPTRACE]|62733|54|ipirun.tcl|vpl|1635495399509|END|Open BD and insert kernels|",
      "[OPTRACE]|62733|55|ipirun.tcl|vpl|1635495399510|START|Add debug/profiling support|",
      "[OPTRACE]|62733|56|ipirun.tcl|vpl|1635495399750|END|Add debug/profiling support|",
      "[OPTRACE]|62733|57|ipirun.tcl|vpl|1635495399750|START|IPI address assignments|",
      "[OPTRACE]|62733|58|ipirun.tcl|vpl|1635495399767|END|IPI address assignments|",
      "[OPTRACE]|62733|59|ipirun.tcl|vpl|1635495399768|START|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|62733|60|ipirun.tcl|vpl|1635495399772|END|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|62733|61|ipirun.tcl|vpl|1635495399777|START|Save BD|",
      "[OPTRACE]|62733|62|ipirun.tcl|vpl|1635495399923|END|Save BD|",
      "[OPTRACE]|62733|63|ipirun.tcl|vpl|1635495399924|START|Create address map and debug IP profile files|",
      "[OPTRACE]|62733|64|ipirun.tcl|vpl|1635495399938|END|Create address map and debug IP profile files|",
      "[OPTRACE]|62733|65|ipirun.tcl|vpl|1635495399939|START|Generate output products|",
      "[OPTRACE]|62733|66|ipirun.tcl|vpl|1635495506709|END|Generate output products|",
      "[OPTRACE]|62733|67|ipirun.tcl|vpl|1635495506711|START|Source report_commands_tcl|",
      "[OPTRACE]|62733|68|ipirun.tcl|vpl|1635495506912|END|Source report_commands_tcl|",
      "[OPTRACE]|62733|69|ipirun.tcl|vpl|1635495506912|START|Source synth_props_tcl|",
      "[OPTRACE]|62733|70|ipirun.tcl|vpl|1635495519141|END|Source synth_props_tcl|",
      "[OPTRACE]|62733|71|ipirun.tcl|vpl|1635495519151|START|Source impl_props_tcl|",
      "[OPTRACE]|62733|72|ipirun.tcl|vpl|1635495519382|END|Source impl_props_tcl|",
      "[OPTRACE]|62733|73|ipirun.tcl|vpl|1635495519384|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|66186|120|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495544388|START|pfm_dynamic_transpose0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66186|121|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495544392|START|Creating in-memory project|",
      "[OPTRACE]|66186|1418|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495871292|END|synth_design|",
      "[OPTRACE]|66186|1419|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495871292|START|Write IP Cache|",
      "[OPTRACE]|66186|1422|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495888052|END|Write IP Cache|",
      "[OPTRACE]|66186|1423|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495888085|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66186|1426|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495900655|END|write_checkpoint|",
      "[OPTRACE]|66186|1427|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495900656|START|synth reports|REPORT",
      "[OPTRACE]|66186|1428|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495901219|END|synth reports|",
      "[OPTRACE]|66186|1429|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495905863|END|pfm_dynamic_transpose0_1_0_synth_1|",
      "[OPTRACE]|66186|280|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495550889|END|Creating in-memory project|",
      "[OPTRACE]|66186|281|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495550890|START|Adding files|",
      "[OPTRACE]|66186|303|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495551137|END|Adding files|",
      "[OPTRACE]|66186|305|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495551139|START|Configure IP Cache|",
      "[OPTRACE]|66186|308|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495551141|END|Configure IP Cache|",
      "[OPTRACE]|66186|309|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_1_0_synth_1/pfm_dynamic_transpose0_1_0.tcl|vivado_synth|1635495551142|START|synth_design|",
      "[OPTRACE]|66202|112|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495544242|START|pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66202|113|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495544247|START|Creating in-memory project|",
      "[OPTRACE]|66202|244|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495550262|END|Creating in-memory project|",
      "[OPTRACE]|66202|245|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495550262|START|Adding files|",
      "[OPTRACE]|66202|256|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495550446|END|Adding files|",
      "[OPTRACE]|66202|257|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495550447|START|Configure IP Cache|",
      "[OPTRACE]|66202|258|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495550449|END|Configure IP Cache|",
      "[OPTRACE]|66202|259|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495550449|START|synth_design|",
      "[OPTRACE]|66202|453|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495621595|END|synth_design|",
      "[OPTRACE]|66202|454|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495621595|START|Write IP Cache|",
      "[OPTRACE]|66202|470|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495622482|END|Write IP Cache|",
      "[OPTRACE]|66202|471|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495622483|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66202|475|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495622697|END|write_checkpoint|",
      "[OPTRACE]|66202|476|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495622697|START|synth reports|REPORT",
      "[OPTRACE]|66202|479|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495623043|END|synth reports|",
      "[OPTRACE]|66202|490|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_2.tcl|vivado_synth|1635495623606|END|pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1|",
      "[OPTRACE]|66204|127|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495544537|START|pfm_dynamic_transpose0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66204|128|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495544546|START|Creating in-memory project|",
      "[OPTRACE]|66204|1420|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495880495|END|synth_design|",
      "[OPTRACE]|66204|1421|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495880496|START|Write IP Cache|",
      "[OPTRACE]|66204|1424|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495897723|END|Write IP Cache|",
      "[OPTRACE]|66204|1425|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495897756|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66204|1430|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495909975|END|write_checkpoint|",
      "[OPTRACE]|66204|1431|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495909975|START|synth reports|REPORT",
      "[OPTRACE]|66204|1432|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495910608|END|synth reports|",
      "[OPTRACE]|66204|1433|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495915354|END|pfm_dynamic_transpose0_2_0_synth_1|",
      "[OPTRACE]|66204|252|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495550387|END|Creating in-memory project|",
      "[OPTRACE]|66204|253|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495550388|START|Adding files|",
      "[OPTRACE]|66204|262|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495550635|END|Adding files|",
      "[OPTRACE]|66204|263|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495550636|START|Configure IP Cache|",
      "[OPTRACE]|66204|264|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495550638|END|Configure IP Cache|",
      "[OPTRACE]|66204|265|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_transpose0_2_0_synth_1/pfm_dynamic_transpose0_2_0.tcl|vivado_synth|1635495550638|START|synth_design|",
      "[OPTRACE]|66205|134|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495544809|START|pfm_dynamic_freq_counter_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66205|135|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495544817|START|Creating in-memory project|",
      "[OPTRACE]|66205|306|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495551139|END|Creating in-memory project|",
      "[OPTRACE]|66205|307|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495551139|START|Adding files|",
      "[OPTRACE]|66205|318|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495551328|END|Adding files|",
      "[OPTRACE]|66205|319|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495551329|START|Configure IP Cache|",
      "[OPTRACE]|66205|320|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495551331|END|Configure IP Cache|",
      "[OPTRACE]|66205|321|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495551331|START|synth_design|",
      "[OPTRACE]|66205|497|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495624156|END|synth_design|",
      "[OPTRACE]|66205|498|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495624157|START|Write IP Cache|",
      "[OPTRACE]|66205|513|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495625240|END|Write IP Cache|",
      "[OPTRACE]|66205|514|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495625241|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66205|515|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495625519|END|write_checkpoint|",
      "[OPTRACE]|66205|516|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495625520|START|synth reports|REPORT",
      "[OPTRACE]|66205|518|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495625873|END|synth reports|",
      "[OPTRACE]|66205|529|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.tcl|vivado_synth|1635495626555|END|pfm_dynamic_freq_counter_0_0_synth_1|",
      "[OPTRACE]|66206|103|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495544110|START|pfm_dynamic_util_and2_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66206|105|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495544118|START|Creating in-memory project|",
      "[OPTRACE]|66206|331|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495551510|END|Creating in-memory project|",
      "[OPTRACE]|66206|333|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495551511|START|Adding files|",
      "[OPTRACE]|66206|340|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495551716|END|Adding files|",
      "[OPTRACE]|66206|342|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495551717|START|Configure IP Cache|",
      "[OPTRACE]|66206|345|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495551719|END|Configure IP Cache|",
      "[OPTRACE]|66206|346|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495551719|START|synth_design|",
      "[OPTRACE]|66206|404|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495619018|END|synth_design|",
      "[OPTRACE]|66206|405|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495619019|START|Write IP Cache|",
      "[OPTRACE]|66206|416|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495619818|END|Write IP Cache|",
      "[OPTRACE]|66206|417|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495619819|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66206|421|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495620014|END|write_checkpoint|",
      "[OPTRACE]|66206|422|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495620014|START|synth reports|REPORT",
      "[OPTRACE]|66206|425|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495620337|END|synth reports|",
      "[OPTRACE]|66206|435|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/pfm_dynamic_util_and2_slr2_0.tcl|vivado_synth|1635495620865|END|pfm_dynamic_util_and2_slr2_0_synth_1|",
      "[OPTRACE]|66209|174|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495549452|END|Creating in-memory project|",
      "[OPTRACE]|66209|175|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495549452|START|Adding files|",
      "[OPTRACE]|66209|187|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495549666|END|Adding files|",
      "[OPTRACE]|66209|191|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495549667|START|Configure IP Cache|",
      "[OPTRACE]|66209|194|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495549669|END|Configure IP Cache|",
      "[OPTRACE]|66209|195|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495549669|START|synth_design|",
      "[OPTRACE]|66209|414|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495619749|END|synth_design|",
      "[OPTRACE]|66209|415|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495619749|START|Write IP Cache|",
      "[OPTRACE]|66209|431|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495620636|END|Write IP Cache|",
      "[OPTRACE]|66209|432|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495620637|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66209|436|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495620868|END|write_checkpoint|",
      "[OPTRACE]|66209|437|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495620868|START|synth reports|REPORT",
      "[OPTRACE]|66209|445|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495621214|END|synth reports|",
      "[OPTRACE]|66209|459|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495621773|END|pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1|",
      "[OPTRACE]|66209|88|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495543820|START|pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66209|89|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_mgntpf_0.tcl|vivado_synth|1635495543823|START|Creating in-memory project|",
      "[OPTRACE]|66215|178|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495549509|END|Creating in-memory project|",
      "[OPTRACE]|66215|179|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495549509|START|Adding files|",
      "[OPTRACE]|66215|198|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495549681|END|Adding files|",
      "[OPTRACE]|66215|199|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495549681|START|Configure IP Cache|",
      "[OPTRACE]|66215|200|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495549682|END|Configure IP Cache|",
      "[OPTRACE]|66215|201|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495549682|START|synth_design|",
      "[OPTRACE]|66215|394|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495614767|END|synth_design|",
      "[OPTRACE]|66215|395|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495614767|START|Write IP Cache|",
      "[OPTRACE]|66215|396|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495615624|END|Write IP Cache|",
      "[OPTRACE]|66215|397|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495615624|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66215|398|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495615900|END|write_checkpoint|",
      "[OPTRACE]|66215|399|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495615900|START|synth reports|REPORT",
      "[OPTRACE]|66215|400|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495616257|END|synth reports|",
      "[OPTRACE]|66215|401|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495616797|END|bd_5dca_util_vector_logic_0_synth_1|",
      "[OPTRACE]|66215|86|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495543801|START|bd_5dca_util_vector_logic_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66215|87|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/bd_5dca_util_vector_logic_0.tcl|vivado_synth|1635495543805|START|Creating in-memory project|",
      "[OPTRACE]|66216|1135|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495739049|END|synth_design|",
      "[OPTRACE]|66216|1136|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495739049|START|Write IP Cache|",
      "[OPTRACE]|66216|1171|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495746344|END|Write IP Cache|",
      "[OPTRACE]|66216|1172|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495746346|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66216|1176|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495749335|END|write_checkpoint|",
      "[OPTRACE]|66216|1177|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495749335|START|synth reports|REPORT",
      "[OPTRACE]|66216|117|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495544366|START|bd_5dca_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66216|1182|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495749778|END|synth reports|",
      "[OPTRACE]|66216|119|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495544374|START|Creating in-memory project|",
      "[OPTRACE]|66216|1209|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495754192|END|bd_5dca_hbm_inst_0_synth_1|",
      "[OPTRACE]|66216|242|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495550250|END|Creating in-memory project|",
      "[OPTRACE]|66216|243|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495550251|START|Adding files|",
      "[OPTRACE]|66216|352|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495551773|END|Adding files|",
      "[OPTRACE]|66216|353|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495551777|START|Configure IP Cache|",
      "[OPTRACE]|66216|354|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495551782|END|Configure IP Cache|",
      "[OPTRACE]|66216|355|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/bd_5dca_hbm_inst_0.tcl|vivado_synth|1635495551783|START|synth_design|",
      "[OPTRACE]|66217|100|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495544050|START|pfm_dynamic_axilite_user_input_reg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66217|101|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495544054|START|Creating in-memory project|",
      "[OPTRACE]|66217|216|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495549889|END|Creating in-memory project|",
      "[OPTRACE]|66217|217|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495549890|START|Adding files|",
      "[OPTRACE]|66217|234|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495550111|END|Adding files|",
      "[OPTRACE]|66217|235|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495550112|START|Configure IP Cache|",
      "[OPTRACE]|66217|236|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495550114|END|Configure IP Cache|",
      "[OPTRACE]|66217|237|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495550114|START|synth_design|",
      "[OPTRACE]|66217|457|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495621770|END|synth_design|",
      "[OPTRACE]|66217|458|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495621770|START|Write IP Cache|",
      "[OPTRACE]|66217|477|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495622814|END|Write IP Cache|",
      "[OPTRACE]|66217|478|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495622816|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66217|482|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495623150|END|write_checkpoint|",
      "[OPTRACE]|66217|483|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495623151|START|synth reports|REPORT",
      "[OPTRACE]|66217|489|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495623488|END|synth reports|",
      "[OPTRACE]|66217|496|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/pfm_dynamic_axilite_user_input_reg_0.tcl|vivado_synth|1635495624104|END|pfm_dynamic_axilite_user_input_reg_0_synth_1|",
      "[OPTRACE]|66218|108|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495544205|START|pfm_dynamic_xbar_4_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66218|109|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495544209|START|Creating in-memory project|",
      "[OPTRACE]|66218|224|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495549998|END|Creating in-memory project|",
      "[OPTRACE]|66218|225|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495549998|START|Adding files|",
      "[OPTRACE]|66218|260|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495550594|END|Adding files|",
      "[OPTRACE]|66218|261|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495550595|START|Configure IP Cache|",
      "[OPTRACE]|66218|266|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495550658|END|Configure IP Cache|",
      "[OPTRACE]|66218|267|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495550658|START|synth_design|",
      "[OPTRACE]|66218|602|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495640507|END|synth_design|",
      "[OPTRACE]|66218|603|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495640507|START|Write IP Cache|",
      "[OPTRACE]|66218|610|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495641700|END|Write IP Cache|",
      "[OPTRACE]|66218|611|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495641701|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66218|614|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495642051|END|write_checkpoint|",
      "[OPTRACE]|66218|615|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495642051|START|synth reports|REPORT",
      "[OPTRACE]|66218|616|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495642392|END|synth reports|",
      "[OPTRACE]|66218|619|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/pfm_dynamic_xbar_4.tcl|vivado_synth|1635495642980|END|pfm_dynamic_xbar_4_synth_1|",
      "[OPTRACE]|66222|116|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495544365|START|bd_5dca_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66222|118|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495544373|START|Creating in-memory project|",
      "[OPTRACE]|66222|326|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495551363|END|Creating in-memory project|",
      "[OPTRACE]|66222|327|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495551363|START|Adding files|",
      "[OPTRACE]|66222|334|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495551684|END|Adding files|",
      "[OPTRACE]|66222|335|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495551686|START|Configure IP Cache|",
      "[OPTRACE]|66222|336|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495551689|END|Configure IP Cache|",
      "[OPTRACE]|66222|337|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495551689|START|synth_design|",
      "[OPTRACE]|66222|541|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495627414|END|synth_design|",
      "[OPTRACE]|66222|542|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495627414|START|Write IP Cache|",
      "[OPTRACE]|66222|557|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495628482|END|Write IP Cache|",
      "[OPTRACE]|66222|558|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495628482|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66222|562|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495628745|END|write_checkpoint|",
      "[OPTRACE]|66222|563|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495628745|START|synth reports|REPORT",
      "[OPTRACE]|66222|569|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495629051|END|synth reports|",
      "[OPTRACE]|66222|577|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_vip_S00_0_synth_1/bd_5dca_vip_S00_0.tcl|vivado_synth|1635495629622|END|bd_5dca_vip_S00_0_synth_1|",
      "[OPTRACE]|66226|214|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495549875|END|Creating in-memory project|",
      "[OPTRACE]|66226|215|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495549875|START|Adding files|",
      "[OPTRACE]|66226|230|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495550094|END|Adding files|",
      "[OPTRACE]|66226|231|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495550095|START|Configure IP Cache|",
      "[OPTRACE]|66226|232|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495550097|END|Configure IP Cache|",
      "[OPTRACE]|66226|233|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495550097|START|synth_design|",
      "[OPTRACE]|66226|406|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495619293|END|synth_design|",
      "[OPTRACE]|66226|407|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495619293|START|Write IP Cache|",
      "[OPTRACE]|66226|426|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495620398|END|Write IP Cache|",
      "[OPTRACE]|66226|427|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495620399|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66226|433|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495620743|END|write_checkpoint|",
      "[OPTRACE]|66226|434|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495620743|START|synth reports|REPORT",
      "[OPTRACE]|66226|442|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495621087|END|synth reports|",
      "[OPTRACE]|66226|460|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495621816|END|bd_d216_vip_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|66226|96|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495543993|START|bd_d216_vip_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66226|97|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM01_0_synth_1/bd_d216_vip_DDR4_MEM01_0.tcl|vivado_synth|1635495543997|START|Creating in-memory project|",
      "[OPTRACE]|66227|142|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495544885|START|bd_5dca_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66227|143|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495544890|START|Creating in-memory project|",
      "[OPTRACE]|66227|370|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495552063|END|Creating in-memory project|",
      "[OPTRACE]|66227|371|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495552063|START|Adding files|",
      "[OPTRACE]|66227|378|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495552338|END|Adding files|",
      "[OPTRACE]|66227|379|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495552340|START|Configure IP Cache|",
      "[OPTRACE]|66227|380|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495552344|END|Configure IP Cache|",
      "[OPTRACE]|66227|381|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495552344|START|synth_design|",
      "[OPTRACE]|66227|543|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495627590|END|synth_design|",
      "[OPTRACE]|66227|544|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495627590|START|Write IP Cache|",
      "[OPTRACE]|66227|559|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495628497|END|Write IP Cache|",
      "[OPTRACE]|66227|560|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495628498|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66227|564|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495628767|END|write_checkpoint|",
      "[OPTRACE]|66227|565|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495628767|START|synth reports|REPORT",
      "[OPTRACE]|66227|570|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495629086|END|synth reports|",
      "[OPTRACE]|66227|578|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/bd_5dca_axi_apb_bridge_inst_0.tcl|vivado_synth|1635495629655|END|bd_5dca_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|66228|148|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495545076|START|bd_ebbe_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66228|149|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495545080|START|Creating in-memory project|",
      "[OPTRACE]|66228|330|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495551510|END|Creating in-memory project|",
      "[OPTRACE]|66228|332|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495551511|START|Adding files|",
      "[OPTRACE]|66228|358|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495551868|END|Adding files|",
      "[OPTRACE]|66228|359|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495551871|START|Configure IP Cache|",
      "[OPTRACE]|66228|362|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495551926|END|Configure IP Cache|",
      "[OPTRACE]|66228|363|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495551927|START|synth_design|",
      "[OPTRACE]|66228|702|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495649441|END|synth_design|",
      "[OPTRACE]|66228|703|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495649441|START|Write IP Cache|",
      "[OPTRACE]|66228|720|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495650567|END|Write IP Cache|",
      "[OPTRACE]|66228|721|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495650568|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66228|724|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495650832|END|write_checkpoint|",
      "[OPTRACE]|66228|725|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495650833|START|synth reports|REPORT",
      "[OPTRACE]|66228|732|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495651291|END|synth reports|",
      "[OPTRACE]|66228|750|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/bd_ebbe_xsdbm_0.tcl|vivado_synth|1635495652025|END|bd_ebbe_xsdbm_0_synth_1|",
      "[OPTRACE]|66231|180|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495549523|END|Creating in-memory project|",
      "[OPTRACE]|66231|181|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495549523|START|Adding files|",
      "[OPTRACE]|66231|202|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495549740|END|Adding files|",
      "[OPTRACE]|66231|203|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495549740|START|Configure IP Cache|",
      "[OPTRACE]|66231|204|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495549742|END|Configure IP Cache|",
      "[OPTRACE]|66231|205|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495549742|START|synth_design|",
      "[OPTRACE]|66231|410|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495619446|END|synth_design|",
      "[OPTRACE]|66231|411|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495619446|START|Write IP Cache|",
      "[OPTRACE]|66231|429|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495620551|END|Write IP Cache|",
      "[OPTRACE]|66231|430|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495620552|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66231|438|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495620901|END|write_checkpoint|",
      "[OPTRACE]|66231|439|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495620901|START|synth reports|REPORT",
      "[OPTRACE]|66231|448|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495621241|END|synth reports|",
      "[OPTRACE]|66231|461|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495621915|END|pfm_dynamic_axi_vip_data_0_synth_1|",
      "[OPTRACE]|66231|90|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495543870|START|pfm_dynamic_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66231|91|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/pfm_dynamic_axi_vip_data_0.tcl|vivado_synth|1635495543874|START|Creating in-memory project|",
      "[OPTRACE]|66232|1330|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495793111|END|synth_design|",
      "[OPTRACE]|66232|1331|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495793112|START|Write IP Cache|",
      "[OPTRACE]|66232|1358|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495808254|END|Write IP Cache|",
      "[OPTRACE]|66232|1359|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495808267|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66232|1385|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495817468|END|write_checkpoint|",
      "[OPTRACE]|66232|1386|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495817468|START|synth reports|REPORT",
      "[OPTRACE]|66232|1387|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495818009|END|synth reports|",
      "[OPTRACE]|66232|1389|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495823072|END|bd_d216_interconnect_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|66232|188|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495549666|END|Creating in-memory project|",
      "[OPTRACE]|66232|189|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495549666|START|Adding files|",
      "[OPTRACE]|66232|310|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495551291|END|Adding files|",
      "[OPTRACE]|66232|313|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495551293|START|Configure IP Cache|",
      "[OPTRACE]|66232|322|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495551343|END|Configure IP Cache|",
      "[OPTRACE]|66232|323|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495551344|START|synth_design|",
      "[OPTRACE]|66232|94|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495543941|START|bd_d216_interconnect_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66232|95|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/bd_d216_interconnect_DDR4_MEM00_0.tcl|vivado_synth|1635495543945|START|Creating in-memory project|",
      "[OPTRACE]|66233|122|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495544494|START|pfm_dynamic_xdma_smartconnect_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66233|123|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495544499|START|Creating in-memory project|",
      "[OPTRACE]|66233|1393|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495831572|END|synth_design|",
      "[OPTRACE]|66233|1394|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495831572|START|Write IP Cache|",
      "[OPTRACE]|66233|1412|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495845912|END|Write IP Cache|",
      "[OPTRACE]|66233|1413|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495845927|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66233|1414|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495855123|END|write_checkpoint|",
      "[OPTRACE]|66233|1415|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495855123|START|synth reports|REPORT",
      "[OPTRACE]|66233|1416|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495855635|END|synth reports|",
      "[OPTRACE]|66233|1417|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495860666|END|pfm_dynamic_xdma_smartconnect_0_synth_1|",
      "[OPTRACE]|66233|254|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495550437|END|Creating in-memory project|",
      "[OPTRACE]|66233|255|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495550437|START|Adding files|",
      "[OPTRACE]|66233|364|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495551946|END|Adding files|",
      "[OPTRACE]|66233|365|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495551947|START|Configure IP Cache|",
      "[OPTRACE]|66233|366|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495551993|END|Configure IP Cache|",
      "[OPTRACE]|66233|367|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/pfm_dynamic_xdma_smartconnect_0.tcl|vivado_synth|1635495551994|START|synth_design|",
      "[OPTRACE]|66236|1434|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496006090|END|synth_design|",
      "[OPTRACE]|66236|1435|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496006090|START|Write IP Cache|",
      "[OPTRACE]|66236|1438|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496022819|END|Write IP Cache|",
      "[OPTRACE]|66236|1439|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496022830|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66236|1442|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496034040|END|write_checkpoint|",
      "[OPTRACE]|66236|1443|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496034040|START|synth reports|REPORT",
      "[OPTRACE]|66236|1444|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496034576|END|synth reports|",
      "[OPTRACE]|66236|1447|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635496040020|END|bd_d216_ddr4_mem00_0_synth_1|",
      "[OPTRACE]|66236|150|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495545171|START|bd_d216_ddr4_mem00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66236|151|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495545175|START|Creating in-memory project|",
      "[OPTRACE]|66236|284|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495550969|END|Creating in-memory project|",
      "[OPTRACE]|66236|285|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495550969|START|Adding files|",
      "[OPTRACE]|66236|368|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495552025|END|Adding files|",
      "[OPTRACE]|66236|369|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495552027|START|Configure IP Cache|",
      "[OPTRACE]|66236|382|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495552477|END|Configure IP Cache|",
      "[OPTRACE]|66236|383|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/bd_d216_ddr4_mem00_0.tcl|vivado_synth|1635495552477|START|synth_design|",
      "[OPTRACE]|66237|144|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495544902|START|bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66237|145|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495544906|START|Creating in-memory project|",
      "[OPTRACE]|66237|298|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495551101|END|Creating in-memory project|",
      "[OPTRACE]|66237|299|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495551102|START|Adding files|",
      "[OPTRACE]|66237|314|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495551296|END|Adding files|",
      "[OPTRACE]|66237|315|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495551299|START|Configure IP Cache|",
      "[OPTRACE]|66237|316|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495551302|END|Configure IP Cache|",
      "[OPTRACE]|66237|317|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495551302|START|synth_design|",
      "[OPTRACE]|66237|507|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495625166|END|synth_design|",
      "[OPTRACE]|66237|508|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495625166|START|Write IP Cache|",
      "[OPTRACE]|66237|521|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495625991|END|Write IP Cache|",
      "[OPTRACE]|66237|522|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495625992|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66237|525|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495626235|END|write_checkpoint|",
      "[OPTRACE]|66237|526|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495626236|START|synth reports|REPORT",
      "[OPTRACE]|66237|530|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495626560|END|synth reports|",
      "[OPTRACE]|66237|537|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM01_0.tcl|vivado_synth|1635495627153|END|bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|66241|124|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495544513|START|bd_5dca_slice0_12_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66241|125|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495544521|START|Creating in-memory project|",
      "[OPTRACE]|66241|324|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495551360|END|Creating in-memory project|",
      "[OPTRACE]|66241|325|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495551360|START|Adding files|",
      "[OPTRACE]|66241|344|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495551718|END|Adding files|",
      "[OPTRACE]|66241|347|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495551719|START|Configure IP Cache|",
      "[OPTRACE]|66241|348|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495551723|END|Configure IP Cache|",
      "[OPTRACE]|66241|349|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495551723|START|synth_design|",
      "[OPTRACE]|66241|774|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495654692|END|synth_design|",
      "[OPTRACE]|66241|775|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495654693|START|Write IP Cache|",
      "[OPTRACE]|66241|820|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495658795|END|Write IP Cache|",
      "[OPTRACE]|66241|821|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495658804|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66241|826|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495661310|END|write_checkpoint|",
      "[OPTRACE]|66241|827|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495661310|START|synth reports|REPORT",
      "[OPTRACE]|66241|828|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495661749|END|synth reports|",
      "[OPTRACE]|66241|833|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_12_0_synth_1/bd_5dca_slice0_12_0.tcl|vivado_synth|1635495663487|END|bd_5dca_slice0_12_0_synth_1|",
      "[OPTRACE]|66242|172|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495549446|END|Creating in-memory project|",
      "[OPTRACE]|66242|173|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495549446|START|Adding files|",
      "[OPTRACE]|66242|186|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495549665|END|Adding files|",
      "[OPTRACE]|66242|190|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495549666|START|Configure IP Cache|",
      "[OPTRACE]|66242|192|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495549668|END|Configure IP Cache|",
      "[OPTRACE]|66242|193|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495549668|START|synth_design|",
      "[OPTRACE]|66242|419|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495619955|END|synth_design|",
      "[OPTRACE]|66242|420|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495619956|START|Write IP Cache|",
      "[OPTRACE]|66242|440|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495621047|END|Write IP Cache|",
      "[OPTRACE]|66242|441|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495621048|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66242|449|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495621409|END|write_checkpoint|",
      "[OPTRACE]|66242|450|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495621410|START|synth reports|REPORT",
      "[OPTRACE]|66242|455|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495621748|END|synth reports|",
      "[OPTRACE]|66242|469|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495622415|END|bd_d216_vip_S02_AXI_0_synth_1|",
      "[OPTRACE]|66242|84|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495543792|START|bd_d216_vip_S02_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66242|85|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/bd_d216_vip_S02_AXI_0.tcl|vivado_synth|1635495543796|START|Creating in-memory project|",
      "[OPTRACE]|66243|210|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495549762|END|Creating in-memory project|",
      "[OPTRACE]|66243|211|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495549762|START|Adding files|",
      "[OPTRACE]|66243|218|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495549944|END|Adding files|",
      "[OPTRACE]|66243|219|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495549945|START|Configure IP Cache|",
      "[OPTRACE]|66243|220|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495549946|END|Configure IP Cache|",
      "[OPTRACE]|66243|221|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495549946|START|synth_design|",
      "[OPTRACE]|66243|473|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495622665|END|synth_design|",
      "[OPTRACE]|66243|474|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495622666|START|Write IP Cache|",
      "[OPTRACE]|66243|491|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495623767|END|Write IP Cache|",
      "[OPTRACE]|66243|492|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495623768|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66243|494|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495624053|END|write_checkpoint|",
      "[OPTRACE]|66243|495|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495624053|START|synth reports|REPORT",
      "[OPTRACE]|66243|501|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495624490|END|synth reports|",
      "[OPTRACE]|66243|512|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495625224|END|bd_ebbe_lut_buffer_0_synth_1|",
      "[OPTRACE]|66243|80|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495542896|START|bd_ebbe_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66243|81|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/bd_ebbe_lut_buffer_0.tcl|vivado_synth|1635495542904|START|Creating in-memory project|",
      "[OPTRACE]|66245|130|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495544711|START|bd_5dca_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66245|131|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495544719|START|Creating in-memory project|",
      "[OPTRACE]|66245|276|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495550882|END|Creating in-memory project|",
      "[OPTRACE]|66245|277|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495550883|START|Adding files|",
      "[OPTRACE]|66245|294|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495551096|END|Adding files|",
      "[OPTRACE]|66245|295|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495551097|START|Configure IP Cache|",
      "[OPTRACE]|66245|296|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495551099|END|Configure IP Cache|",
      "[OPTRACE]|66245|297|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495551099|START|synth_design|",
      "[OPTRACE]|66245|539|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495627348|END|synth_design|",
      "[OPTRACE]|66245|540|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495627348|START|Write IP Cache|",
      "[OPTRACE]|66245|552|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495628220|END|Write IP Cache|",
      "[OPTRACE]|66245|553|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495628221|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66245|555|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495628422|END|write_checkpoint|",
      "[OPTRACE]|66245|556|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495628422|START|synth reports|REPORT",
      "[OPTRACE]|66245|561|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495628735|END|synth reports|",
      "[OPTRACE]|66245|575|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/bd_5dca_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1635495629328|END|bd_5dca_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|66246|102|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495544105|START|bd_d216_vip_S00_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66246|104|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495544113|START|Creating in-memory project|",
      "[OPTRACE]|66246|228|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495550023|END|Creating in-memory project|",
      "[OPTRACE]|66246|229|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495550024|START|Adding files|",
      "[OPTRACE]|66246|246|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495550273|END|Adding files|",
      "[OPTRACE]|66246|247|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495550275|START|Configure IP Cache|",
      "[OPTRACE]|66246|248|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495550278|END|Configure IP Cache|",
      "[OPTRACE]|66246|249|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495550279|START|synth_design|",
      "[OPTRACE]|66246|510|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495625173|END|synth_design|",
      "[OPTRACE]|66246|511|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495625174|START|Write IP Cache|",
      "[OPTRACE]|66246|527|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495626358|END|Write IP Cache|",
      "[OPTRACE]|66246|528|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495626360|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66246|532|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495626744|END|write_checkpoint|",
      "[OPTRACE]|66246|533|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495626744|START|synth reports|REPORT",
      "[OPTRACE]|66246|536|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495627148|END|synth reports|",
      "[OPTRACE]|66246|547|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/bd_d216_vip_S00_AXI_0.tcl|vivado_synth|1635495627816|END|bd_d216_vip_S00_AXI_0_synth_1|",
      "[OPTRACE]|66247|137|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495544841|START|bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66247|139|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495544845|START|Creating in-memory project|",
      "[OPTRACE]|66247|360|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495551912|END|Creating in-memory project|",
      "[OPTRACE]|66247|361|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495551912|START|Adding files|",
      "[OPTRACE]|66247|372|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495552166|END|Adding files|",
      "[OPTRACE]|66247|373|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495552168|START|Configure IP Cache|",
      "[OPTRACE]|66247|374|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495552171|END|Configure IP Cache|",
      "[OPTRACE]|66247|375|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495552171|START|synth_design|",
      "[OPTRACE]|66247|548|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495627936|END|synth_design|",
      "[OPTRACE]|66247|549|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495627936|START|Write IP Cache|",
      "[OPTRACE]|66247|566|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495628890|END|Write IP Cache|",
      "[OPTRACE]|66247|567|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495628890|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66247|571|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495629121|END|write_checkpoint|",
      "[OPTRACE]|66247|572|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495629121|START|synth reports|REPORT",
      "[OPTRACE]|66247|576|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495629460|END|synth reports|",
      "[OPTRACE]|66247|579|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM01_0.tcl|vivado_synth|1635495630065|END|bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|66248|182|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495549540|END|Creating in-memory project|",
      "[OPTRACE]|66248|183|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495549540|START|Adding files|",
      "[OPTRACE]|66248|206|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495549755|END|Adding files|",
      "[OPTRACE]|66248|207|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495549756|START|Configure IP Cache|",
      "[OPTRACE]|66248|208|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495549758|END|Configure IP Cache|",
      "[OPTRACE]|66248|209|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495549758|START|synth_design|",
      "[OPTRACE]|66248|402|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495618454|END|synth_design|",
      "[OPTRACE]|66248|403|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495618454|START|Write IP Cache|",
      "[OPTRACE]|66248|408|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495619305|END|Write IP Cache|",
      "[OPTRACE]|66248|409|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495619305|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66248|412|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495619534|END|write_checkpoint|",
      "[OPTRACE]|66248|413|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495619535|START|synth reports|REPORT",
      "[OPTRACE]|66248|418|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495619927|END|synth reports|",
      "[OPTRACE]|66248|428|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495620504|END|pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1|",
      "[OPTRACE]|66248|92|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495543877|START|pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66248|93|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495543882|START|Creating in-memory project|",
      "[OPTRACE]|66249|154|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495547603|END|Creating in-memory project|",
      "[OPTRACE]|66249|155|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495547604|START|Adding files|",
      "[OPTRACE]|66249|156|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495547887|END|Adding files|",
      "[OPTRACE]|66249|157|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495547890|START|Configure IP Cache|",
      "[OPTRACE]|66249|158|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495547893|END|Configure IP Cache|",
      "[OPTRACE]|66249|159|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495547894|START|synth_design|",
      "[OPTRACE]|66249|534|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495626912|END|synth_design|",
      "[OPTRACE]|66249|535|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495626913|START|Write IP Cache|",
      "[OPTRACE]|66249|545|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495627785|END|Write IP Cache|",
      "[OPTRACE]|66249|546|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495627786|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66249|550|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495628046|END|write_checkpoint|",
      "[OPTRACE]|66249|551|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495628046|START|synth reports|REPORT",
      "[OPTRACE]|66249|554|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495628389|END|synth reports|",
      "[OPTRACE]|66249|568|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495628941|END|bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|66249|74|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495542004|START|bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66249|75|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM01_0.tcl|vivado_synth|1635495542012|START|Creating in-memory project|",
      "[OPTRACE]|66250|1009|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495705704|END|bd_5dca_interconnect0_12_0_synth_1|",
      "[OPTRACE]|66250|212|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495549790|END|Creating in-memory project|",
      "[OPTRACE]|66250|213|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495549790|START|Adding files|",
      "[OPTRACE]|66250|270|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495550757|END|Adding files|",
      "[OPTRACE]|66250|271|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495550759|START|Configure IP Cache|",
      "[OPTRACE]|66250|274|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495550848|END|Configure IP Cache|",
      "[OPTRACE]|66250|275|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495550849|START|synth_design|",
      "[OPTRACE]|66250|950|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495692263|END|synth_design|",
      "[OPTRACE]|66250|951|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495692263|START|Write IP Cache|",
      "[OPTRACE]|66250|982|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495698774|END|Write IP Cache|",
      "[OPTRACE]|66250|983|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495698778|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66250|98|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495544005|START|bd_5dca_interconnect0_12_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66250|994|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495702474|END|write_checkpoint|",
      "[OPTRACE]|66250|995|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495702474|START|synth reports|REPORT",
      "[OPTRACE]|66250|998|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495703115|END|synth reports|",
      "[OPTRACE]|66250|99|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_12_0_synth_1/bd_5dca_interconnect0_12_0.tcl|vivado_synth|1635495544013|START|Creating in-memory project|",
      "[OPTRACE]|66252|1328|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495792330|END|synth_design|",
      "[OPTRACE]|66252|1329|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495792330|START|Write IP Cache|",
      "[OPTRACE]|66252|1356|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495807485|END|Write IP Cache|",
      "[OPTRACE]|66252|1357|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495807503|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66252|1381|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495816732|END|write_checkpoint|",
      "[OPTRACE]|66252|1382|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495816733|START|synth reports|REPORT",
      "[OPTRACE]|66252|1384|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495817269|END|synth reports|",
      "[OPTRACE]|66252|1388|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495822465|END|bd_d216_interconnect_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|66252|162|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495548012|END|Creating in-memory project|",
      "[OPTRACE]|66252|163|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495548012|START|Adding files|",
      "[OPTRACE]|66252|184|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495549622|END|Adding files|",
      "[OPTRACE]|66252|185|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495549624|START|Configure IP Cache|",
      "[OPTRACE]|66252|196|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495549674|END|Configure IP Cache|",
      "[OPTRACE]|66252|197|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495549674|START|synth_design|",
      "[OPTRACE]|66252|78|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495542538|START|bd_d216_interconnect_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66252|79|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM01_0_synth_1/bd_d216_interconnect_DDR4_MEM01_0.tcl|vivado_synth|1635495542544|START|Creating in-memory project|",
      "[OPTRACE]|66255|140|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495544858|START|bd_d216_ddr4_mem00_memory_init_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66255|141|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495544861|START|Creating in-memory project|",
      "[OPTRACE]|66255|328|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495551416|END|Creating in-memory project|",
      "[OPTRACE]|66255|329|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495551416|START|Adding files|",
      "[OPTRACE]|66255|338|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495551708|END|Adding files|",
      "[OPTRACE]|66255|339|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495551711|START|Configure IP Cache|",
      "[OPTRACE]|66255|341|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495551717|END|Configure IP Cache|",
      "[OPTRACE]|66255|343|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495551717|START|synth_design|",
      "[OPTRACE]|66255|586|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495632822|END|synth_design|",
      "[OPTRACE]|66255|587|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495632823|START|Write IP Cache|",
      "[OPTRACE]|66255|588|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495634073|END|Write IP Cache|",
      "[OPTRACE]|66255|589|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495634075|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66255|590|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495634516|END|write_checkpoint|",
      "[OPTRACE]|66255|591|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495634517|START|synth reports|REPORT",
      "[OPTRACE]|66255|592|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495634866|END|synth reports|",
      "[OPTRACE]|66255|593|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/bd_d216_ddr4_mem00_memory_init_0.tcl|vivado_synth|1635495635638|END|bd_d216_ddr4_mem00_memory_init_0_synth_1|",
      "[OPTRACE]|66256|114|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495544255|START|bd_d216_psr_ctrl_interconnect_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66256|115|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495544259|START|Creating in-memory project|",
      "[OPTRACE]|66256|226|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495550006|END|Creating in-memory project|",
      "[OPTRACE]|66256|227|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495550007|START|Adding files|",
      "[OPTRACE]|66256|238|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495550189|END|Adding files|",
      "[OPTRACE]|66256|239|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495550190|START|Configure IP Cache|",
      "[OPTRACE]|66256|240|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495550192|END|Configure IP Cache|",
      "[OPTRACE]|66256|241|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495550192|START|synth_design|",
      "[OPTRACE]|66256|423|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495620284|END|synth_design|",
      "[OPTRACE]|66256|424|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495620285|START|Write IP Cache|",
      "[OPTRACE]|66256|443|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495621177|END|Write IP Cache|",
      "[OPTRACE]|66256|444|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495621178|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66256|451|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495621416|END|write_checkpoint|",
      "[OPTRACE]|66256|452|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495621416|START|synth reports|REPORT",
      "[OPTRACE]|66256|456|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495621760|END|synth reports|",
      "[OPTRACE]|66256|468|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/bd_d216_psr_ctrl_interconnect_0.tcl|vivado_synth|1635495622368|END|bd_d216_psr_ctrl_interconnect_0_synth_1|",
      "[OPTRACE]|66258|132|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495544787|START|bd_5dca_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66258|133|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495544795|START|Creating in-memory project|",
      "[OPTRACE]|66258|272|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495550836|END|Creating in-memory project|",
      "[OPTRACE]|66258|273|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495550837|START|Adding files|",
      "[OPTRACE]|66258|290|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495551021|END|Adding files|",
      "[OPTRACE]|66258|291|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495551023|START|Configure IP Cache|",
      "[OPTRACE]|66258|292|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495551025|END|Configure IP Cache|",
      "[OPTRACE]|66258|293|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495551025|START|synth_design|",
      "[OPTRACE]|66258|464|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495622140|END|synth_design|",
      "[OPTRACE]|66258|465|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495622140|START|Write IP Cache|",
      "[OPTRACE]|66258|480|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495623106|END|Write IP Cache|",
      "[OPTRACE]|66258|481|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495623107|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66258|487|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495623447|END|write_checkpoint|",
      "[OPTRACE]|66258|488|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495623448|START|synth reports|REPORT",
      "[OPTRACE]|66258|493|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495623864|END|synth reports|",
      "[OPTRACE]|66258|502|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/bd_5dca_init_reduce_0.tcl|vivado_synth|1635495624515|END|bd_5dca_init_reduce_0_synth_1|",
      "[OPTRACE]|66259|146|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495544908|START|bd_d216_vip_S01_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66259|147|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495544913|START|Creating in-memory project|",
      "[OPTRACE]|66259|386|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495552586|END|Creating in-memory project|",
      "[OPTRACE]|66259|387|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495552586|START|Adding files|",
      "[OPTRACE]|66259|390|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495552860|END|Adding files|",
      "[OPTRACE]|66259|391|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495552862|START|Configure IP Cache|",
      "[OPTRACE]|66259|392|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495552864|END|Configure IP Cache|",
      "[OPTRACE]|66259|393|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495552864|START|synth_design|",
      "[OPTRACE]|66259|573|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495629286|END|synth_design|",
      "[OPTRACE]|66259|574|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495629286|START|Write IP Cache|",
      "[OPTRACE]|66259|580|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495630317|END|Write IP Cache|",
      "[OPTRACE]|66259|581|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495630319|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66259|582|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495630642|END|write_checkpoint|",
      "[OPTRACE]|66259|583|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495630643|START|synth reports|REPORT",
      "[OPTRACE]|66259|584|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495631017|END|synth reports|",
      "[OPTRACE]|66259|585|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/bd_d216_vip_S01_AXI_0.tcl|vivado_synth|1635495631692|END|bd_d216_vip_S01_AXI_0_synth_1|",
      "[OPTRACE]|66260|160|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495547904|END|Creating in-memory project|",
      "[OPTRACE]|66260|161|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495547904|START|Adding files|",
      "[OPTRACE]|66260|164|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495548200|END|Adding files|",
      "[OPTRACE]|66260|165|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495548202|START|Configure IP Cache|",
      "[OPTRACE]|66260|166|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495548207|END|Configure IP Cache|",
      "[OPTRACE]|66260|167|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495548207|START|synth_design|",
      "[OPTRACE]|66260|485|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495623364|END|synth_design|",
      "[OPTRACE]|66260|486|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495623364|START|Write IP Cache|",
      "[OPTRACE]|66260|499|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495624430|END|Write IP Cache|",
      "[OPTRACE]|66260|500|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495624431|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66260|503|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495624720|END|write_checkpoint|",
      "[OPTRACE]|66260|504|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495624720|START|synth reports|REPORT",
      "[OPTRACE]|66260|509|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495625167|END|synth reports|",
      "[OPTRACE]|66260|517|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495625866|END|bd_d216_psr_aclk_SLR0_0_synth_1|",
      "[OPTRACE]|66260|76|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495542407|START|bd_d216_psr_aclk_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66260|77|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/bd_d216_psr_aclk_SLR0_0.tcl|vivado_synth|1635495542415|START|Creating in-memory project|",
      "[OPTRACE]|66261|106|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495544178|START|bd_d216_ddr4_mem01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66261|107|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495544183|START|Creating in-memory project|",
      "[OPTRACE]|66261|1436|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496011984|END|synth_design|",
      "[OPTRACE]|66261|1437|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496011985|START|Write IP Cache|",
      "[OPTRACE]|66261|1440|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496028653|END|Write IP Cache|",
      "[OPTRACE]|66261|1441|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496028666|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66261|1445|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496039929|END|write_checkpoint|",
      "[OPTRACE]|66261|1446|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496039929|START|synth reports|REPORT",
      "[OPTRACE]|66261|1448|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496040443|END|synth reports|",
      "[OPTRACE]|66261|1449|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635496045608|END|bd_d216_ddr4_mem01_0_synth_1|",
      "[OPTRACE]|66261|222|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495549961|END|Creating in-memory project|",
      "[OPTRACE]|66261|223|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495549961|START|Adding files|",
      "[OPTRACE]|66261|278|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495550887|END|Adding files|",
      "[OPTRACE]|66261|279|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495550888|START|Configure IP Cache|",
      "[OPTRACE]|66261|311|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495551291|END|Configure IP Cache|",
      "[OPTRACE]|66261|312|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_0_synth_1/bd_d216_ddr4_mem01_0.tcl|vivado_synth|1635495551291|START|synth_design|",
      "[OPTRACE]|66263|168|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495548439|END|Creating in-memory project|",
      "[OPTRACE]|66263|169|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495548439|START|Adding files|",
      "[OPTRACE]|66263|170|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495549427|END|Adding files|",
      "[OPTRACE]|66263|171|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495549430|START|Configure IP Cache|",
      "[OPTRACE]|66263|176|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495549509|END|Configure IP Cache|",
      "[OPTRACE]|66263|177|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495549509|START|synth_design|",
      "[OPTRACE]|66263|714|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495650219|END|synth_design|",
      "[OPTRACE]|66263|715|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495650220|START|Write IP Cache|",
      "[OPTRACE]|66263|733|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495651312|END|Write IP Cache|",
      "[OPTRACE]|66263|734|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495651313|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66263|737|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495651569|END|write_checkpoint|",
      "[OPTRACE]|66263|738|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495651569|START|synth reports|REPORT",
      "[OPTRACE]|66263|749|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495651966|END|synth reports|",
      "[OPTRACE]|66263|755|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495652659|END|bd_d216_interconnect_ddrmem_ctrl_0_synth_1|",
      "[OPTRACE]|66263|82|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495542912|START|bd_d216_interconnect_ddrmem_ctrl_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66263|83|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/bd_d216_interconnect_ddrmem_ctrl_0.tcl|vivado_synth|1635495542919|START|Creating in-memory project|",
      "[OPTRACE]|66265|152|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495545224|START|bd_d216_ddr4_mem01_ctrl_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66265|153|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495545232|START|Creating in-memory project|",
      "[OPTRACE]|66265|376|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495552280|END|Creating in-memory project|",
      "[OPTRACE]|66265|377|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495552280|START|Adding files|",
      "[OPTRACE]|66265|384|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495552533|END|Adding files|",
      "[OPTRACE]|66265|385|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495552536|START|Configure IP Cache|",
      "[OPTRACE]|66265|388|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495552588|END|Configure IP Cache|",
      "[OPTRACE]|66265|389|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495552589|START|synth_design|",
      "[OPTRACE]|66265|756|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495653291|END|synth_design|",
      "[OPTRACE]|66265|757|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495653291|START|Write IP Cache|",
      "[OPTRACE]|66265|770|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495654433|END|Write IP Cache|",
      "[OPTRACE]|66265|771|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495654434|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66265|776|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495654787|END|write_checkpoint|",
      "[OPTRACE]|66265|777|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495654787|START|synth reports|REPORT",
      "[OPTRACE]|66265|782|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495655165|END|synth reports|",
      "[OPTRACE]|66265|801|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_ctrl_cc_0_synth_1/bd_d216_ddr4_mem01_ctrl_cc_0.tcl|vivado_synth|1635495655886|END|bd_d216_ddr4_mem01_ctrl_cc_0_synth_1|",
      "[OPTRACE]|66266|126|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495544535|START|bd_d216_psr_ddr4_mem01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66266|129|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495544547|START|Creating in-memory project|",
      "[OPTRACE]|66266|282|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495550916|END|Creating in-memory project|",
      "[OPTRACE]|66266|283|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495550916|START|Adding files|",
      "[OPTRACE]|66266|300|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495551134|END|Adding files|",
      "[OPTRACE]|66266|301|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495551135|START|Configure IP Cache|",
      "[OPTRACE]|66266|302|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495551137|END|Configure IP Cache|",
      "[OPTRACE]|66266|304|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495551137|START|synth_design|",
      "[OPTRACE]|66266|446|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495621236|END|synth_design|",
      "[OPTRACE]|66266|447|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495621236|START|Write IP Cache|",
      "[OPTRACE]|66266|462|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495622090|END|Write IP Cache|",
      "[OPTRACE]|66266|463|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495622091|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66266|466|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495622311|END|write_checkpoint|",
      "[OPTRACE]|66266|467|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495622311|START|synth reports|REPORT",
      "[OPTRACE]|66266|472|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495622633|END|synth reports|",
      "[OPTRACE]|66266|484|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem01_0_synth_1/bd_d216_psr_ddr4_mem01_0.tcl|vivado_synth|1635495623198|END|bd_d216_psr_ddr4_mem01_0_synth_1|",
      "[OPTRACE]|66268|136|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495544837|START|bd_d216_psr_aclk_SLR1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66268|138|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495544842|START|Creating in-memory project|",
      "[OPTRACE]|66268|268|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495550728|END|Creating in-memory project|",
      "[OPTRACE]|66268|269|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495550728|START|Adding files|",
      "[OPTRACE]|66268|286|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495550984|END|Adding files|",
      "[OPTRACE]|66268|287|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495550987|START|Configure IP Cache|",
      "[OPTRACE]|66268|288|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495550991|END|Configure IP Cache|",
      "[OPTRACE]|66268|289|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495550992|START|synth_design|",
      "[OPTRACE]|66268|505|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495624893|END|synth_design|",
      "[OPTRACE]|66268|506|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495624893|START|Write IP Cache|",
      "[OPTRACE]|66268|519|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495625920|END|Write IP Cache|",
      "[OPTRACE]|66268|520|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495625922|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66268|523|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495626196|END|write_checkpoint|",
      "[OPTRACE]|66268|524|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495626196|START|synth reports|REPORT",
      "[OPTRACE]|66268|531|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495626582|END|synth reports|",
      "[OPTRACE]|66268|538|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/bd_d216_psr_aclk_SLR1_0.tcl|vivado_synth|1635495627187|END|bd_d216_psr_aclk_SLR1_0_synth_1|",
      "[OPTRACE]|66269|110|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495544222|START|bd_d216_interconnect_S00_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|66269|111|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495544231|START|Creating in-memory project|",
      "[OPTRACE]|66269|1350|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495800213|END|synth_design|",
      "[OPTRACE]|66269|1351|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495800213|START|Write IP Cache|",
      "[OPTRACE]|66269|1376|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495815702|END|Write IP Cache|",
      "[OPTRACE]|66269|1377|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495815717|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|66269|1390|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495825731|END|write_checkpoint|",
      "[OPTRACE]|66269|1391|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495825731|START|synth reports|REPORT",
      "[OPTRACE]|66269|1392|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495826381|END|synth reports|",
      "[OPTRACE]|66269|1397|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495832557|END|bd_d216_interconnect_S00_AXI_0_synth_1|",
      "[OPTRACE]|66269|250|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495550341|END|Creating in-memory project|",
      "[OPTRACE]|66269|251|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495550342|START|Adding files|",
      "[OPTRACE]|66269|350|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495551748|END|Adding files|",
      "[OPTRACE]|66269|351|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495551751|START|Configure IP Cache|",
      "[OPTRACE]|66269|356|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495551829|END|Configure IP Cache|",
      "[OPTRACE]|66269|357|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_S00_AXI_0_synth_1/bd_d216_interconnect_S00_AXI_0.tcl|vivado_synth|1635495551830|START|synth_design|",
      "[OPTRACE]|69635|596|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495638886|START|bd_d216_calib_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69635|597|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495638895|START|Creating in-memory project|",
      "[OPTRACE]|69635|632|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495645028|END|Creating in-memory project|",
      "[OPTRACE]|69635|633|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495645028|START|Adding files|",
      "[OPTRACE]|69635|634|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495645248|END|Adding files|",
      "[OPTRACE]|69635|635|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495645249|START|Configure IP Cache|",
      "[OPTRACE]|69635|636|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495645254|END|Configure IP Cache|",
      "[OPTRACE]|69635|637|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/bd_d216_calib_reduce_0.tcl|vivado_synth|1635495645254|END|bd_d216_calib_reduce_0_synth_1|",
      "[OPTRACE]|69760|1058|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495718942|END|synth_design|",
      "[OPTRACE]|69760|1059|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495718943|START|Write IP Cache|",
      "[OPTRACE]|69760|1060|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495719998|END|Write IP Cache|",
      "[OPTRACE]|69760|1061|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495720000|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|69760|1062|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495720374|END|write_checkpoint|",
      "[OPTRACE]|69760|1063|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495720374|START|synth reports|REPORT",
      "[OPTRACE]|69760|1064|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495720807|END|synth reports|",
      "[OPTRACE]|69760|1067|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495721574|END|bd_d216_psr_aclk_SLR2_0_synth_1|",
      "[OPTRACE]|69760|598|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495639592|START|bd_d216_psr_aclk_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69760|599|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495639596|START|Creating in-memory project|",
      "[OPTRACE]|69760|652|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495646666|END|Creating in-memory project|",
      "[OPTRACE]|69760|653|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495646666|START|Adding files|",
      "[OPTRACE]|69760|656|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495646851|END|Adding files|",
      "[OPTRACE]|69760|657|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495646852|START|Configure IP Cache|",
      "[OPTRACE]|69760|658|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495646855|END|Configure IP Cache|",
      "[OPTRACE]|69760|659|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR2_0_synth_1/bd_d216_psr_aclk_SLR2_0.tcl|vivado_synth|1635495646855|START|synth_design|",
      "[OPTRACE]|69761|1000|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495704027|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|69761|1001|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495704222|END|write_checkpoint|",
      "[OPTRACE]|69761|1002|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495704223|START|synth reports|REPORT",
      "[OPTRACE]|69761|1003|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495704535|END|synth reports|",
      "[OPTRACE]|69761|1006|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495705064|END|pfm_dynamic_init_combine_mss_0_synth_1|",
      "[OPTRACE]|69761|594|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495638523|START|pfm_dynamic_init_combine_mss_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69761|595|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495638526|START|Creating in-memory project|",
      "[OPTRACE]|69761|626|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495644470|END|Creating in-memory project|",
      "[OPTRACE]|69761|627|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495644470|START|Adding files|",
      "[OPTRACE]|69761|628|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495644690|END|Adding files|",
      "[OPTRACE]|69761|629|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495644691|START|Configure IP Cache|",
      "[OPTRACE]|69761|630|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495644694|END|Configure IP Cache|",
      "[OPTRACE]|69761|631|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495644695|START|synth_design|",
      "[OPTRACE]|69761|996|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495703106|END|synth_design|",
      "[OPTRACE]|69761|997|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495703106|START|Write IP Cache|",
      "[OPTRACE]|69761|999|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/pfm_dynamic_init_combine_mss_0.tcl|vivado_synth|1635495704026|END|Write IP Cache|",
      "[OPTRACE]|69829|1110|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495735592|END|synth_design|",
      "[OPTRACE]|69829|1111|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495735592|START|Write IP Cache|",
      "[OPTRACE]|69829|1127|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495737399|END|Write IP Cache|",
      "[OPTRACE]|69829|1128|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495737405|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|69829|1131|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495738076|END|write_checkpoint|",
      "[OPTRACE]|69829|1132|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495738076|START|synth reports|REPORT",
      "[OPTRACE]|69829|1134|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495738546|END|synth reports|",
      "[OPTRACE]|69829|1137|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495739402|END|pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1|",
      "[OPTRACE]|69829|600|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495640417|START|pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69829|601|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495640421|START|Creating in-memory project|",
      "[OPTRACE]|69829|682|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495648779|END|Creating in-memory project|",
      "[OPTRACE]|69829|683|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495648780|START|Adding files|",
      "[OPTRACE]|69829|690|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495649090|END|Adding files|",
      "[OPTRACE]|69829|691|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495649091|START|Configure IP Cache|",
      "[OPTRACE]|69829|692|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495649095|END|Configure IP Cache|",
      "[OPTRACE]|69829|693|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl|vivado_synth|1635495649095|START|synth_design|",
      "[OPTRACE]|69901|1041|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495714717|END|synth_design|",
      "[OPTRACE]|69901|1042|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495714718|START|Write IP Cache|",
      "[OPTRACE]|69901|1051|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495716133|END|Write IP Cache|",
      "[OPTRACE]|69901|1052|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495716136|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|69901|1053|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495716703|END|write_checkpoint|",
      "[OPTRACE]|69901|1054|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495716703|START|synth reports|REPORT",
      "[OPTRACE]|69901|1056|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495717101|END|synth reports|",
      "[OPTRACE]|69901|1057|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495718245|END|pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1|",
      "[OPTRACE]|69901|604|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495640525|START|pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69901|605|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495640530|START|Creating in-memory project|",
      "[OPTRACE]|69901|644|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495646370|END|Creating in-memory project|",
      "[OPTRACE]|69901|645|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495646370|START|Adding files|",
      "[OPTRACE]|69901|648|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495646632|END|Adding files|",
      "[OPTRACE]|69901|649|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495646634|START|Configure IP Cache|",
      "[OPTRACE]|69901|650|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495646638|END|Configure IP Cache|",
      "[OPTRACE]|69901|651|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.tcl|vivado_synth|1635495646638|START|synth_design|",
      "[OPTRACE]|69961|606|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495640817|START|pfm_dynamic_init_cal_combine_mss_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|69961|607|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495640822|START|Creating in-memory project|",
      "[OPTRACE]|69961|654|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495646692|END|Creating in-memory project|",
      "[OPTRACE]|69961|655|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495646693|START|Adding files|",
      "[OPTRACE]|69961|660|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495646964|END|Adding files|",
      "[OPTRACE]|69961|661|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495646966|START|Configure IP Cache|",
      "[OPTRACE]|69961|662|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495646977|END|Configure IP Cache|",
      "[OPTRACE]|69961|663|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/pfm_dynamic_init_cal_combine_mss_0.tcl|vivado_synth|1635495646978|END|pfm_dynamic_init_cal_combine_mss_0_synth_1|",
      "[OPTRACE]|70131|617|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495642623|START|pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70131|618|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495642627|START|Creating in-memory project|",
      "[OPTRACE]|70131|716|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495650346|END|Creating in-memory project|",
      "[OPTRACE]|70131|717|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495650346|START|Adding files|",
      "[OPTRACE]|70131|718|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495650565|END|Adding files|",
      "[OPTRACE]|70131|719|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495650566|START|Configure IP Cache|",
      "[OPTRACE]|70131|722|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495650573|END|Configure IP Cache|",
      "[OPTRACE]|70131|723|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/pfm_dynamic_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1635495650573|END|pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|70135|608|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495641595|START|bd_d216_vip_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70135|609|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495641598|START|Creating in-memory project|",
      "[OPTRACE]|70135|666|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495647420|END|Creating in-memory project|",
      "[OPTRACE]|70135|667|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495647420|START|Adding files|",
      "[OPTRACE]|70135|668|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495647701|END|Adding files|",
      "[OPTRACE]|70135|669|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495647703|START|Configure IP Cache|",
      "[OPTRACE]|70135|670|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495647714|END|Configure IP Cache|",
      "[OPTRACE]|70135|671|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/bd_d216_vip_DDR4_MEM00_0.tcl|vivado_synth|1635495647715|END|bd_d216_vip_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|70136|1028|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495712998|END|synth_design|",
      "[OPTRACE]|70136|1029|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495712998|START|Write IP Cache|",
      "[OPTRACE]|70136|1034|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495714130|END|Write IP Cache|",
      "[OPTRACE]|70136|1035|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495714132|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70136|1037|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495714540|END|write_checkpoint|",
      "[OPTRACE]|70136|1038|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495714541|START|synth reports|REPORT",
      "[OPTRACE]|70136|1043|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495714923|END|synth reports|",
      "[OPTRACE]|70136|1047|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495715627|END|pfm_dynamic_axi_gpio_null_slr0_0_synth_1|",
      "[OPTRACE]|70136|612|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495641923|START|pfm_dynamic_axi_gpio_null_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70136|613|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495641931|START|Creating in-memory project|",
      "[OPTRACE]|70136|672|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495647836|END|Creating in-memory project|",
      "[OPTRACE]|70136|673|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495647837|START|Adding files|",
      "[OPTRACE]|70136|676|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495648100|END|Adding files|",
      "[OPTRACE]|70136|677|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495648101|START|Configure IP Cache|",
      "[OPTRACE]|70136|678|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495648107|END|Configure IP Cache|",
      "[OPTRACE]|70136|679|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/pfm_dynamic_axi_gpio_null_slr0_0.tcl|vivado_synth|1635495648107|START|synth_design|",
      "[OPTRACE]|70268|1018|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495706947|END|synth_design|",
      "[OPTRACE]|70268|1019|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495706948|START|Write IP Cache|",
      "[OPTRACE]|70268|1020|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495708027|END|Write IP Cache|",
      "[OPTRACE]|70268|1021|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495708028|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70268|1022|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495708255|END|write_checkpoint|",
      "[OPTRACE]|70268|1023|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495708255|START|synth reports|REPORT",
      "[OPTRACE]|70268|1024|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495708583|END|synth reports|",
      "[OPTRACE]|70268|1025|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495709177|END|pfm_dynamic_logic_reset_op_0_synth_1|",
      "[OPTRACE]|70268|620|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495643062|START|pfm_dynamic_logic_reset_op_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70268|621|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495643070|START|Creating in-memory project|",
      "[OPTRACE]|70268|680|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495648759|END|Creating in-memory project|",
      "[OPTRACE]|70268|681|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495648759|START|Adding files|",
      "[OPTRACE]|70268|686|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495648965|END|Adding files|",
      "[OPTRACE]|70268|687|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495648967|START|Configure IP Cache|",
      "[OPTRACE]|70268|688|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495648969|END|Configure IP Cache|",
      "[OPTRACE]|70268|689|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/pfm_dynamic_logic_reset_op_0.tcl|vivado_synth|1635495648969|START|synth_design|",
      "[OPTRACE]|70269|1026|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495712554|END|synth_design|",
      "[OPTRACE]|70269|1027|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495712554|START|Write IP Cache|",
      "[OPTRACE]|70269|1030|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495713567|END|Write IP Cache|",
      "[OPTRACE]|70269|1031|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495713568|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70269|1032|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495713816|END|write_checkpoint|",
      "[OPTRACE]|70269|1033|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495713816|START|synth reports|REPORT",
      "[OPTRACE]|70269|1036|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495714362|END|synth reports|",
      "[OPTRACE]|70269|1044|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495715279|END|pfm_dynamic_psreset_gate_pr_control_0_synth_1|",
      "[OPTRACE]|70269|622|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495643320|START|pfm_dynamic_psreset_gate_pr_control_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70269|624|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495643328|START|Creating in-memory project|",
      "[OPTRACE]|70269|694|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495649196|END|Creating in-memory project|",
      "[OPTRACE]|70269|695|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495649197|START|Adding files|",
      "[OPTRACE]|70269|698|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495649403|END|Adding files|",
      "[OPTRACE]|70269|699|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495649405|START|Configure IP Cache|",
      "[OPTRACE]|70269|700|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495649409|END|Configure IP Cache|",
      "[OPTRACE]|70269|701|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/pfm_dynamic_psreset_gate_pr_control_0.tcl|vivado_synth|1635495649409|START|synth_design|",
      "[OPTRACE]|70326|623|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495643327|START|bd_d216_psr_ddr4_mem00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70326|625|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495643331|START|Creating in-memory project|",
      "[OPTRACE]|70326|696|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495649267|END|Creating in-memory project|",
      "[OPTRACE]|70326|697|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495649267|START|Adding files|",
      "[OPTRACE]|70326|706|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495649550|END|Adding files|",
      "[OPTRACE]|70326|707|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495649552|START|Configure IP Cache|",
      "[OPTRACE]|70326|708|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495649562|END|Configure IP Cache|",
      "[OPTRACE]|70326|709|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/bd_d216_psr_ddr4_mem00_0.tcl|vivado_synth|1635495649563|END|bd_d216_psr_ddr4_mem00_0_synth_1|",
      "[OPTRACE]|70387|1084|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495728717|END|synth_design|",
      "[OPTRACE]|70387|1085|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495728717|START|Write IP Cache|",
      "[OPTRACE]|70387|1086|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495729830|END|Write IP Cache|",
      "[OPTRACE]|70387|1087|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495729831|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70387|1088|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495730065|END|write_checkpoint|",
      "[OPTRACE]|70387|1089|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495730065|START|synth reports|REPORT",
      "[OPTRACE]|70387|1090|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495730448|END|synth reports|",
      "[OPTRACE]|70387|1091|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495731062|END|pfm_dynamic_psreset_gate_pr_data_0_synth_1|",
      "[OPTRACE]|70387|640|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495645330|START|pfm_dynamic_psreset_gate_pr_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70387|641|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495645335|START|Creating in-memory project|",
      "[OPTRACE]|70387|747|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495651905|END|Creating in-memory project|",
      "[OPTRACE]|70387|748|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495651906|START|Adding files|",
      "[OPTRACE]|70387|751|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495652091|END|Adding files|",
      "[OPTRACE]|70387|752|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495652092|START|Configure IP Cache|",
      "[OPTRACE]|70387|753|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495652094|END|Configure IP Cache|",
      "[OPTRACE]|70387|754|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/pfm_dynamic_psreset_gate_pr_data_0.tcl|vivado_synth|1635495652094|START|synth_design|",
      "[OPTRACE]|70577|1068|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495724181|END|synth_design|",
      "[OPTRACE]|70577|1069|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495724181|START|Write IP Cache|",
      "[OPTRACE]|70577|1070|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495725341|END|Write IP Cache|",
      "[OPTRACE]|70577|1071|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495725342|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70577|1072|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495725637|END|write_checkpoint|",
      "[OPTRACE]|70577|1073|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495725638|START|synth reports|REPORT",
      "[OPTRACE]|70577|1074|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495726091|END|synth reports|",
      "[OPTRACE]|70577|1077|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495726788|END|pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1|",
      "[OPTRACE]|70577|642|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495645707|START|pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70577|643|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495645710|START|Creating in-memory project|",
      "[OPTRACE]|70577|735|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495651443|END|Creating in-memory project|",
      "[OPTRACE]|70577|736|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495651443|START|Adding files|",
      "[OPTRACE]|70577|739|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495651627|END|Adding files|",
      "[OPTRACE]|70577|740|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495651628|START|Configure IP Cache|",
      "[OPTRACE]|70577|741|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495651630|END|Configure IP Cache|",
      "[OPTRACE]|70577|742|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_0.tcl|vivado_synth|1635495651631|START|synth_design|",
      "[OPTRACE]|70579|1092|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495731187|END|synth_design|",
      "[OPTRACE]|70579|1093|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495731187|START|Write IP Cache|",
      "[OPTRACE]|70579|1094|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495732376|END|Write IP Cache|",
      "[OPTRACE]|70579|1095|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495732377|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70579|1096|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495732739|END|write_checkpoint|",
      "[OPTRACE]|70579|1097|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495732740|START|synth reports|REPORT",
      "[OPTRACE]|70579|1100|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495733223|END|synth reports|",
      "[OPTRACE]|70579|1101|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495733936|END|pfm_dynamic_m01_regslice_11_synth_1|",
      "[OPTRACE]|70579|646|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495646607|START|pfm_dynamic_m01_regslice_11_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70579|647|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495646611|START|Creating in-memory project|",
      "[OPTRACE]|70579|760|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495653386|END|Creating in-memory project|",
      "[OPTRACE]|70579|761|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495653386|START|Adding files|",
      "[OPTRACE]|70579|766|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495653607|END|Adding files|",
      "[OPTRACE]|70579|767|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495653608|START|Configure IP Cache|",
      "[OPTRACE]|70579|768|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495653610|END|Configure IP Cache|",
      "[OPTRACE]|70579|769|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/pfm_dynamic_m01_regslice_11.tcl|vivado_synth|1635495653611|START|synth_design|",
      "[OPTRACE]|70580|1039|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495714557|END|synth_design|",
      "[OPTRACE]|70580|1040|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495714558|START|Write IP Cache|",
      "[OPTRACE]|70580|1045|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495715507|END|Write IP Cache|",
      "[OPTRACE]|70580|1046|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495715508|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70580|1048|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495715749|END|write_checkpoint|",
      "[OPTRACE]|70580|1049|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495715749|START|synth reports|REPORT",
      "[OPTRACE]|70580|1050|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495716113|END|synth reports|",
      "[OPTRACE]|70580|1055|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495716737|END|pfm_dynamic_m03_regslice_0_synth_1|",
      "[OPTRACE]|70580|638|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495645268|START|pfm_dynamic_m03_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70580|639|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495645275|START|Creating in-memory project|",
      "[OPTRACE]|70580|726|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495650892|END|Creating in-memory project|",
      "[OPTRACE]|70580|727|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495650892|START|Adding files|",
      "[OPTRACE]|70580|728|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495651106|END|Adding files|",
      "[OPTRACE]|70580|729|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495651108|START|Configure IP Cache|",
      "[OPTRACE]|70580|730|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495651112|END|Configure IP Cache|",
      "[OPTRACE]|70580|731|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m03_regslice_0_synth_1/pfm_dynamic_m03_regslice_0.tcl|vivado_synth|1635495651112|START|synth_design|",
      "[OPTRACE]|70648|664|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495647325|START|bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70648|665|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495647329|START|Creating in-memory project|",
      "[OPTRACE]|70648|758|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495653375|END|Creating in-memory project|",
      "[OPTRACE]|70648|759|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495653375|START|Adding files|",
      "[OPTRACE]|70648|762|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495653595|END|Adding files|",
      "[OPTRACE]|70648|763|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495653596|START|Configure IP Cache|",
      "[OPTRACE]|70648|764|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495653603|END|Configure IP Cache|",
      "[OPTRACE]|70648|765|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/bd_d216_vip_ctrl_DDR4_MEM00_0.tcl|vivado_synth|1635495653603|END|bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|70707|684|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495648793|START|pfm_dynamic_freq_counter_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70707|685|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495648797|START|Creating in-memory project|",
      "[OPTRACE]|70707|783|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495655196|END|Creating in-memory project|",
      "[OPTRACE]|70707|784|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495655196|START|Adding files|",
      "[OPTRACE]|70707|787|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495655375|END|Adding files|",
      "[OPTRACE]|70707|788|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495655376|START|Configure IP Cache|",
      "[OPTRACE]|70707|789|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495655386|END|Configure IP Cache|",
      "[OPTRACE]|70707|790|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/pfm_dynamic_freq_counter_1_0.tcl|vivado_synth|1635495655387|END|pfm_dynamic_freq_counter_1_0_synth_1|",
      "[OPTRACE]|70819|704|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495649473|START|bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70819|705|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495649477|START|Creating in-memory project|",
      "[OPTRACE]|70819|802|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495656097|END|Creating in-memory project|",
      "[OPTRACE]|70819|803|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495656097|START|Adding files|",
      "[OPTRACE]|70819|804|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495656274|END|Adding files|",
      "[OPTRACE]|70819|805|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495656275|START|Configure IP Cache|",
      "[OPTRACE]|70819|806|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495656279|END|Configure IP Cache|",
      "[OPTRACE]|70819|807|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_rst_DDR4_MEM00_0.tcl|vivado_synth|1635495656279|END|bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|70827|1193|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495751658|END|synth_design|",
      "[OPTRACE]|70827|1194|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495751658|START|Write IP Cache|",
      "[OPTRACE]|70827|1201|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495752732|END|Write IP Cache|",
      "[OPTRACE]|70827|1202|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495752733|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|70827|1204|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495753020|END|write_checkpoint|",
      "[OPTRACE]|70827|1205|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495753020|START|synth reports|REPORT",
      "[OPTRACE]|70827|1206|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495753367|END|synth reports|",
      "[OPTRACE]|70827|1208|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495754023|END|pfm_dynamic_auto_cc_1_synth_1|",
      "[OPTRACE]|70827|674|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495648091|START|pfm_dynamic_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70827|675|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495648095|START|Creating in-memory project|",
      "[OPTRACE]|70827|772|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495654580|END|Creating in-memory project|",
      "[OPTRACE]|70827|773|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495654580|START|Adding files|",
      "[OPTRACE]|70827|778|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495654796|END|Adding files|",
      "[OPTRACE]|70827|779|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495654797|START|Configure IP Cache|",
      "[OPTRACE]|70827|780|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495654841|END|Configure IP Cache|",
      "[OPTRACE]|70827|781|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/pfm_dynamic_auto_cc_1.tcl|vivado_synth|1635495654841|START|synth_design|",
      "[OPTRACE]|7083|1479|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496261767|START|impl_1|ROLLUP_1",
      "[OPTRACE]|7083|1480|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496261767|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|7083|1481|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496261768|START|Design Initialization: pre hook|",
      "[OPTRACE]|7083|1482|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496261797|END|Design Initialization: pre hook|",
      "[OPTRACE]|7083|1483|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496261798|START|create in-memory project|",
      "[OPTRACE]|7083|1484|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496264123|END|create in-memory project|",
      "[OPTRACE]|7083|1485|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496264123|START|set parameters|",
      "[OPTRACE]|7083|1486|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496267826|END|set parameters|",
      "[OPTRACE]|7083|1487|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496267826|START|add files|",
      "[OPTRACE]|7083|1488|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496281998|START|read constraints: implementation|",
      "[OPTRACE]|7083|1489|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496281999|END|read constraints: implementation|",
      "[OPTRACE]|7083|1490|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496282000|END|add files|",
      "[OPTRACE]|7083|1491|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496282000|START|link_design|",
      "[OPTRACE]|7083|1492|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496918779|END|link_design|",
      "[OPTRACE]|7083|1493|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496918779|START|gray box cells|",
      "[OPTRACE]|7083|1494|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496918779|END|gray box cells|",
      "[OPTRACE]|7083|1495|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496918779|START|Design Initialization: post hook|",
      "[OPTRACE]|7083|1496|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496918887|END|Design Initialization: post hook|",
      "[OPTRACE]|7083|1497|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635496918888|START|init_design_reports|REPORT",
      "[OPTRACE]|7083|1498|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497017985|END|init_design_reports|",
      "[OPTRACE]|7083|1499|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497017985|START|init_design_write_hwdef|",
      "[OPTRACE]|7083|1500|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497021571|END|init_design_write_hwdef|",
      "[OPTRACE]|7083|1501|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497021576|END|Phase: Init Design|",
      "[OPTRACE]|7083|1502|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497021576|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|7083|1503|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497021577|START|Opt Design: pre hook|",
      "[OPTRACE]|7083|1504|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497078082|END|Opt Design: pre hook|",
      "[OPTRACE]|7083|1505|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497078082|START|read constraints: opt_design|",
      "[OPTRACE]|7083|1506|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497078082|END|read constraints: opt_design|",
      "[OPTRACE]|7083|1507|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635497078082|START|opt_design|",
      "[OPTRACE]|7083|1524|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498148561|END|opt_design|",
      "[OPTRACE]|7083|1525|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498148561|START|read constraints: opt_design_post|",
      "[OPTRACE]|7083|1526|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498148561|END|read constraints: opt_design_post|",
      "[OPTRACE]|7083|1527|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498148561|START|Opt Design: post hook|",
      "[OPTRACE]|7083|1528|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498387276|END|Opt Design: post hook|",
      "[OPTRACE]|7083|1529|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498387277|START|Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7083|1530|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498533983|END|Opt Design: write_checkpoint|",
      "[OPTRACE]|7083|1531|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498533983|START|opt_design reports|REPORT",
      "[OPTRACE]|7083|1532|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498533983|END|opt_design reports|",
      "[OPTRACE]|7083|1533|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498533984|END|Phase: Opt Design|",
      "[OPTRACE]|7083|1534|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498533984|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|7083|1535|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498533984|START|Place Design: pre hook|",
      "[OPTRACE]|7083|1536|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498534025|END|Place Design: pre hook|",
      "[OPTRACE]|7083|1537|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498534026|START|read constraints: place_design|",
      "[OPTRACE]|7083|1538|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498534026|END|read constraints: place_design|",
      "[OPTRACE]|7083|1539|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498534026|START|implement_debug_core|",
      "[OPTRACE]|7083|1540|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498534050|END|implement_debug_core|",
      "[OPTRACE]|7083|1541|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635498534050|START|place_design|",
      "[OPTRACE]|7083|1542|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500494766|END|place_design|",
      "[OPTRACE]|7083|1543|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500494766|START|read constraints: place_design_post|",
      "[OPTRACE]|7083|1544|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500494766|END|read constraints: place_design_post|",
      "[OPTRACE]|7083|1545|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500494766|START|Place Design: post hook|",
      "[OPTRACE]|7083|1546|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500609374|END|Place Design: post hook|",
      "[OPTRACE]|7083|1547|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500609374|START|Place Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7083|1548|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500775045|END|Place Design: write_checkpoint|",
      "[OPTRACE]|7083|1549|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500775045|START|place_design reports|REPORT",
      "[OPTRACE]|7083|1550|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500854436|END|place_design reports|",
      "[OPTRACE]|7083|1551|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500854437|END|Phase: Place Design|",
      "[OPTRACE]|7083|1552|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500854437|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|7083|1553|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500854437|START|read constraints: phys_opt_design|",
      "[OPTRACE]|7083|1554|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500854438|END|read constraints: phys_opt_design|",
      "[OPTRACE]|7083|1555|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500854438|START|phys_opt_design|",
      "[OPTRACE]|7083|1556|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500874737|END|phys_opt_design|",
      "[OPTRACE]|7083|1557|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500874737|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|7083|1558|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500874737|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|7083|1559|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635500874737|START|Post-Place Phys Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7083|1560|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020182|END|Post-Place Phys Opt Design: write_checkpoint|",
      "[OPTRACE]|7083|1561|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020182|START|phys_opt_design report|REPORT",
      "[OPTRACE]|7083|1562|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020182|END|phys_opt_design report|",
      "[OPTRACE]|7083|1563|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020183|END|Phase: Physical Opt Design|",
      "[OPTRACE]|7083|1564|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020183|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|7083|1565|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020185|START|read constraints: route_design|",
      "[OPTRACE]|7083|1566|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020185|END|read constraints: route_design|",
      "[OPTRACE]|7083|1567|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635501020185|START|route_design|",
      "[OPTRACE]|7083|1568|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503549945|END|route_design|",
      "[OPTRACE]|7083|1569|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503549945|START|read constraints: route_design_post|",
      "[OPTRACE]|7083|1570|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503549945|END|read constraints: route_design_post|",
      "[OPTRACE]|7083|1571|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503549945|START|Route Design: post hook|",
      "[OPTRACE]|7083|1572|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503829859|END|Route Design: post hook|",
      "[OPTRACE]|7083|1573|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503829860|START|Route Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7083|1574|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503977605|END|Route Design: write_checkpoint|",
      "[OPTRACE]|7083|1575|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635503977605|START|route_design reports|REPORT",
      "[OPTRACE]|7083|1576|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319461|END|route_design reports|",
      "[OPTRACE]|7083|1577|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319461|START|route_design misc|",
      "[OPTRACE]|7083|1578|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319462|START|route_design write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7083|1579|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319462|END|route_design write_checkpoint|",
      "[OPTRACE]|7083|1580|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319462|END|route_design misc|",
      "[OPTRACE]|7083|1581|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319462|END|Phase: Route Design|",
      "[OPTRACE]|7083|1582|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319462|START|Phase: Phys-Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|7083|1583|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504319463|START|phys_opt_design|",
      "[OPTRACE]|7083|1584|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504328854|END|phys_opt_design|",
      "[OPTRACE]|7083|1585|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504328855|START|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|7083|1586|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504328856|END|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|7083|1587|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504328856|START|Post-Route Phys Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7083|1588|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504475012|END|Post-Route Phys Opt Design: write_checkpoint|",
      "[OPTRACE]|7083|1589|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504475012|START|phys_opt_design reports|REPORT",
      "[OPTRACE]|7083|1590|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504493201|END|phys_opt_design reports|",
      "[OPTRACE]|7083|1591|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504493202|START|phys_opt_design misc|",
      "[OPTRACE]|7083|1592|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504493203|END|phys_opt_design misc|",
      "[OPTRACE]|7083|1593|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504493203|END|Phase: Phys-Opt Design|",
      "[OPTRACE]|7083|1594|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504493203|START|Phase: Write Bitstream|ROLLUP_AUTO",
      "[OPTRACE]|7083|1595|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504493203|START|write_bitstream setup|",
      "[OPTRACE]|7083|1596|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504493203|START|Write Bitstream: pre hook|",
      "[OPTRACE]|7083|1597|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504523318|END|Write Bitstream: pre hook|",
      "[OPTRACE]|7083|1598|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504523318|START|read constraints: write_bitstream|",
      "[OPTRACE]|7083|1599|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504523318|END|read constraints: write_bitstream|",
      "[OPTRACE]|7083|1600|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504523322|END|write_bitstream setup|",
      "[OPTRACE]|7083|1601|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635504523323|START|write_bitstream|",
      "[OPTRACE]|7083|1602|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212631|END|write_bitstream|",
      "[OPTRACE]|7083|1603|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212632|START|write_bitstream misc|",
      "[OPTRACE]|7083|1604|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212632|START|read constraints: write_bitstream_post|",
      "[OPTRACE]|7083|1605|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212632|END|read constraints: write_bitstream_post|",
      "[OPTRACE]|7083|1606|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212632|START|Write Bitstream: post hook|",
      "[OPTRACE]|7083|1607|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212633|END|Write Bitstream: post hook|",
      "[OPTRACE]|7083|1608|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212640|END|write_bitstream misc|",
      "[OPTRACE]|7083|1609|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212640|END|Phase: Write Bitstream|",
      "[OPTRACE]|7083|1610|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper.tcl|vivado_impl|1635505212640|END|impl_1|",
      "[OPTRACE]|70900|710|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495649707|START|bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|70900|711|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495649712|START|Creating in-memory project|",
      "[OPTRACE]|70900|785|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495655220|END|Creating in-memory project|",
      "[OPTRACE]|70900|786|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495655220|START|Adding files|",
      "[OPTRACE]|70900|791|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495655409|END|Adding files|",
      "[OPTRACE]|70900|792|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495655412|START|Configure IP Cache|",
      "[OPTRACE]|70900|793|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495655422|END|Configure IP Cache|",
      "[OPTRACE]|70900|794|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/bd_d216_vip_ui_clk_DDR4_MEM00_0.tcl|vivado_synth|1635495655423|END|bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|71012|712|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495649829|START|bd_5dca_hbm_reset_sync_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71012|713|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495649833|START|Creating in-memory project|",
      "[OPTRACE]|71012|795|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495655585|END|Creating in-memory project|",
      "[OPTRACE]|71012|796|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495655585|START|Adding files|",
      "[OPTRACE]|71012|797|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495655784|END|Adding files|",
      "[OPTRACE]|71012|798|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495655787|START|Configure IP Cache|",
      "[OPTRACE]|71012|799|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495655802|END|Configure IP Cache|",
      "[OPTRACE]|71012|800|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/bd_5dca_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1635495655803|END|bd_5dca_hbm_reset_sync_SLR2_0_synth_1|",
      "[OPTRACE]|71131|1112|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495735697|END|synth_design|",
      "[OPTRACE]|71131|1113|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495735697|START|Write IP Cache|",
      "[OPTRACE]|71131|1122|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495736809|END|Write IP Cache|",
      "[OPTRACE]|71131|1123|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495736810|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|71131|1125|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495737118|END|write_checkpoint|",
      "[OPTRACE]|71131|1126|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495737118|START|synth reports|REPORT",
      "[OPTRACE]|71131|1129|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495737548|END|synth reports|",
      "[OPTRACE]|71131|1133|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495738211|END|pfm_dynamic_psreset_gate_pr_kernel_0_synth_1|",
      "[OPTRACE]|71131|745|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495651888|START|pfm_dynamic_psreset_gate_pr_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71131|746|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495651892|START|Creating in-memory project|",
      "[OPTRACE]|71131|814|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495658461|END|Creating in-memory project|",
      "[OPTRACE]|71131|815|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495658461|START|Adding files|",
      "[OPTRACE]|71131|816|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495658643|END|Adding files|",
      "[OPTRACE]|71131|817|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495658644|START|Configure IP Cache|",
      "[OPTRACE]|71131|818|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495658646|END|Configure IP Cache|",
      "[OPTRACE]|71131|819|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel_0.tcl|vivado_synth|1635495658646|START|synth_design|",
      "[OPTRACE]|71133|1138|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495739423|END|synth_design|",
      "[OPTRACE]|71133|1139|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495739424|START|Write IP Cache|",
      "[OPTRACE]|71133|1140|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495740562|END|Write IP Cache|",
      "[OPTRACE]|71133|1141|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495740563|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|71133|1142|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495740873|END|write_checkpoint|",
      "[OPTRACE]|71133|1143|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495740873|START|synth reports|REPORT",
      "[OPTRACE]|71133|1151|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495741295|END|synth reports|",
      "[OPTRACE]|71133|1157|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495741895|END|pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1|",
      "[OPTRACE]|71133|743|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495651637|START|pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71133|744|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495651639|START|Creating in-memory project|",
      "[OPTRACE]|71133|808|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495657482|END|Creating in-memory project|",
      "[OPTRACE]|71133|809|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495657482|START|Adding files|",
      "[OPTRACE]|71133|810|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495657665|END|Adding files|",
      "[OPTRACE]|71133|811|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495657666|START|Configure IP Cache|",
      "[OPTRACE]|71133|812|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495657668|END|Configure IP Cache|",
      "[OPTRACE]|71133|813|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_1.tcl|vivado_synth|1635495657668|START|synth_design|",
      "[OPTRACE]|71334|1164|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495744442|END|synth_design|",
      "[OPTRACE]|71334|1165|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495744442|START|Write IP Cache|",
      "[OPTRACE]|71334|1166|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495745395|END|Write IP Cache|",
      "[OPTRACE]|71334|1167|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495745396|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|71334|1168|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495745718|END|write_checkpoint|",
      "[OPTRACE]|71334|1169|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495745718|START|synth reports|REPORT",
      "[OPTRACE]|71334|1170|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495746209|END|synth reports|",
      "[OPTRACE]|71334|1173|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495746908|END|pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1|",
      "[OPTRACE]|71334|822|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495660393|START|pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71334|823|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495660398|START|Creating in-memory project|",
      "[OPTRACE]|71334|842|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495667338|END|Creating in-memory project|",
      "[OPTRACE]|71334|843|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495667338|START|Adding files|",
      "[OPTRACE]|71334|844|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495667585|END|Adding files|",
      "[OPTRACE]|71334|845|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495667588|START|Configure IP Cache|",
      "[OPTRACE]|71334|846|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495667595|END|Configure IP Cache|",
      "[OPTRACE]|71334|847|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_0.tcl|vivado_synth|1635495667595|START|synth_design|",
      "[OPTRACE]|71481|824|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495661301|START|bd_d216_ddr4_mem01_memory_init_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71481|825|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495661309|START|Creating in-memory project|",
      "[OPTRACE]|71481|834|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495667078|END|Creating in-memory project|",
      "[OPTRACE]|71481|835|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495667079|START|Adding files|",
      "[OPTRACE]|71481|838|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495667288|END|Adding files|",
      "[OPTRACE]|71481|839|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495667289|START|Configure IP Cache|",
      "[OPTRACE]|71481|840|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495667306|END|Configure IP Cache|",
      "[OPTRACE]|71481|841|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem01_memory_init_0_synth_1/bd_d216_ddr4_mem01_memory_init_0.tcl|vivado_synth|1635495667307|END|bd_d216_ddr4_mem01_memory_init_0_synth_1|",
      "[OPTRACE]|71615|831|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495662678|START|pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71615|832|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495662683|START|Creating in-memory project|",
      "[OPTRACE]|71615|858|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495668626|END|Creating in-memory project|",
      "[OPTRACE]|71615|859|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495668627|START|Adding files|",
      "[OPTRACE]|71615|860|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495668818|END|Adding files|",
      "[OPTRACE]|71615|861|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495668820|START|Configure IP Cache|",
      "[OPTRACE]|71615|862|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495668826|END|Configure IP Cache|",
      "[OPTRACE]|71615|863|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/pfm_dynamic_util_and2_hbm_ctrl_reset_0.tcl|vivado_synth|1635495668827|END|pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1|",
      "[OPTRACE]|71616|829|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495662501|START|pfm_dynamic_util_and2_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71616|830|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495662506|START|Creating in-memory project|",
      "[OPTRACE]|71616|850|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495668302|END|Creating in-memory project|",
      "[OPTRACE]|71616|851|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495668302|START|Adding files|",
      "[OPTRACE]|71616|852|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495668475|END|Adding files|",
      "[OPTRACE]|71616|854|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495668476|START|Configure IP Cache|",
      "[OPTRACE]|71616|856|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495668483|END|Configure IP Cache|",
      "[OPTRACE]|71616|857|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/pfm_dynamic_util_and2_hbm_0.tcl|vivado_synth|1635495668484|END|pfm_dynamic_util_and2_hbm_0_synth_1|",
      "[OPTRACE]|71745|1106|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495735205|END|synth_design|",
      "[OPTRACE]|71745|1107|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495735205|START|Write IP Cache|",
      "[OPTRACE]|71745|1118|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495736227|END|Write IP Cache|",
      "[OPTRACE]|71745|1119|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495736228|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|71745|1120|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495736601|END|write_checkpoint|",
      "[OPTRACE]|71745|1121|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495736601|START|synth reports|REPORT",
      "[OPTRACE]|71745|1124|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495737059|END|synth reports|",
      "[OPTRACE]|71745|1130|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495737589|END|pfm_dynamic_debug_bridge_xsdbm_0_synth_1|",
      "[OPTRACE]|71745|836|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495667086|START|pfm_dynamic_debug_bridge_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71745|837|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495667090|START|Creating in-memory project|",
      "[OPTRACE]|71745|868|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495673081|END|Creating in-memory project|",
      "[OPTRACE]|71745|869|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495673082|START|Adding files|",
      "[OPTRACE]|71745|872|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495673430|END|Adding files|",
      "[OPTRACE]|71745|873|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495673433|START|Configure IP Cache|",
      "[OPTRACE]|71745|874|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495673469|END|Configure IP Cache|",
      "[OPTRACE]|71745|875|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/pfm_dynamic_debug_bridge_xsdbm_0.tcl|vivado_synth|1635495673469|START|synth_design|",
      "[OPTRACE]|71874|848|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495667948|START|pfm_dynamic_util_and2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71874|849|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495667953|START|Creating in-memory project|",
      "[OPTRACE]|71874|876|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495674120|END|Creating in-memory project|",
      "[OPTRACE]|71874|877|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495674120|START|Adding files|",
      "[OPTRACE]|71874|878|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495674389|END|Adding files|",
      "[OPTRACE]|71874|879|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495674390|START|Configure IP Cache|",
      "[OPTRACE]|71874|880|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495674397|END|Configure IP Cache|",
      "[OPTRACE]|71874|881|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/pfm_dynamic_util_and2_slr0_0.tcl|vivado_synth|1635495674398|END|pfm_dynamic_util_and2_slr0_0_synth_1|",
      "[OPTRACE]|71882|1297|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495778878|END|synth_design|",
      "[OPTRACE]|71882|1298|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495778879|START|Write IP Cache|",
      "[OPTRACE]|71882|1300|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495781438|END|Write IP Cache|",
      "[OPTRACE]|71882|1301|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495781440|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|71882|1302|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495782838|END|write_checkpoint|",
      "[OPTRACE]|71882|1303|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495782838|START|synth reports|REPORT",
      "[OPTRACE]|71882|1304|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495783223|END|synth reports|",
      "[OPTRACE]|71882|1305|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495784280|END|pfm_dynamic_axi_cdc_xdma_0_synth_1|",
      "[OPTRACE]|71882|853|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495668476|START|pfm_dynamic_axi_cdc_xdma_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71882|855|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495668480|START|Creating in-memory project|",
      "[OPTRACE]|71882|884|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495675447|END|Creating in-memory project|",
      "[OPTRACE]|71882|885|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495675447|START|Adding files|",
      "[OPTRACE]|71882|886|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495675672|END|Adding files|",
      "[OPTRACE]|71882|887|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495675673|START|Configure IP Cache|",
      "[OPTRACE]|71882|888|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495675724|END|Configure IP Cache|",
      "[OPTRACE]|71882|889|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/pfm_dynamic_axi_cdc_xdma_0.tcl|vivado_synth|1635495675724|START|synth_design|",
      "[OPTRACE]|71917|1178|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495749526|END|synth_design|",
      "[OPTRACE]|71917|1179|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495749526|START|Write IP Cache|",
      "[OPTRACE]|71917|1185|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495750465|END|Write IP Cache|",
      "[OPTRACE]|71917|1186|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495750466|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|71917|1187|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495750705|END|write_checkpoint|",
      "[OPTRACE]|71917|1188|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495750705|START|synth reports|REPORT",
      "[OPTRACE]|71917|1190|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495751050|END|synth reports|",
      "[OPTRACE]|71917|1195|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495751668|END|pfm_dynamic_psreset_gate_pr_control_1_synth_1|",
      "[OPTRACE]|71917|864|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495670525|START|pfm_dynamic_psreset_gate_pr_control_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|71917|865|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495670529|START|Creating in-memory project|",
      "[OPTRACE]|71917|896|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495678466|END|Creating in-memory project|",
      "[OPTRACE]|71917|897|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495678467|START|Adding files|",
      "[OPTRACE]|71917|898|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495678657|END|Adding files|",
      "[OPTRACE]|71917|899|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495678658|START|Configure IP Cache|",
      "[OPTRACE]|71917|900|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495678660|END|Configure IP Cache|",
      "[OPTRACE]|71917|901|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/pfm_dynamic_psreset_gate_pr_control_1.tcl|vivado_synth|1635495678661|START|synth_design|",
      "[OPTRACE]|72051|1191|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495751411|END|synth_design|",
      "[OPTRACE]|72051|1192|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495751412|START|Write IP Cache|",
      "[OPTRACE]|72051|1197|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495752371|END|Write IP Cache|",
      "[OPTRACE]|72051|1198|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495752371|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|72051|1199|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495752588|END|write_checkpoint|",
      "[OPTRACE]|72051|1200|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495752588|START|synth reports|REPORT",
      "[OPTRACE]|72051|1203|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495752951|END|synth reports|",
      "[OPTRACE]|72051|1207|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495753578|END|pfm_dynamic_psreset_gate_pr_data_1_synth_1|",
      "[OPTRACE]|72051|866|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495672960|START|pfm_dynamic_psreset_gate_pr_data_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72051|867|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495672964|START|Creating in-memory project|",
      "[OPTRACE]|72051|902|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495680827|END|Creating in-memory project|",
      "[OPTRACE]|72051|903|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495680827|START|Adding files|",
      "[OPTRACE]|72051|904|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495681017|END|Adding files|",
      "[OPTRACE]|72051|905|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495681018|START|Configure IP Cache|",
      "[OPTRACE]|72051|906|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495681021|END|Configure IP Cache|",
      "[OPTRACE]|72051|907|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/pfm_dynamic_psreset_gate_pr_data_1.tcl|vivado_synth|1635495681021|START|synth_design|",
      "[OPTRACE]|72330|1210|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495755710|END|synth_design|",
      "[OPTRACE]|72330|1211|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495755710|START|Write IP Cache|",
      "[OPTRACE]|72330|1212|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495756584|END|Write IP Cache|",
      "[OPTRACE]|72330|1213|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495756585|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|72330|1214|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495756796|END|write_checkpoint|",
      "[OPTRACE]|72330|1215|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495756796|START|synth reports|REPORT",
      "[OPTRACE]|72330|1216|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495757132|END|synth reports|",
      "[OPTRACE]|72330|1217|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495757719|END|pfm_dynamic_psreset_gate_pr_kernel_1_synth_1|",
      "[OPTRACE]|72330|870|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495673315|START|pfm_dynamic_psreset_gate_pr_kernel_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72330|871|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495673324|START|Creating in-memory project|",
      "[OPTRACE]|72330|908|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495681148|END|Creating in-memory project|",
      "[OPTRACE]|72330|909|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495681149|START|Adding files|",
      "[OPTRACE]|72330|910|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495681353|END|Adding files|",
      "[OPTRACE]|72330|911|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495681354|START|Configure IP Cache|",
      "[OPTRACE]|72330|912|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495681357|END|Configure IP Cache|",
      "[OPTRACE]|72330|913|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel_1.tcl|vivado_synth|1635495681358|START|synth_design|",
      "[OPTRACE]|72448|1225|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495760524|END|synth_design|",
      "[OPTRACE]|72448|1226|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495760525|START|Write IP Cache|",
      "[OPTRACE]|72448|1228|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495761434|END|Write IP Cache|",
      "[OPTRACE]|72448|1229|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495761435|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|72448|1230|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495761659|END|write_checkpoint|",
      "[OPTRACE]|72448|1231|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495761659|START|synth reports|REPORT",
      "[OPTRACE]|72448|1232|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495762008|END|synth reports|",
      "[OPTRACE]|72448|1233|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495762639|END|pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1|",
      "[OPTRACE]|72448|882|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495675348|START|pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72448|883|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495675350|START|Creating in-memory project|",
      "[OPTRACE]|72448|920|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495682909|END|Creating in-memory project|",
      "[OPTRACE]|72448|921|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495682909|START|Adding files|",
      "[OPTRACE]|72448|924|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495683107|END|Adding files|",
      "[OPTRACE]|72448|925|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495683108|START|Configure IP Cache|",
      "[OPTRACE]|72448|926|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495683111|END|Configure IP Cache|",
      "[OPTRACE]|72448|927|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/pfm_dynamic_psreset_gate_pr_kernel2_1.tcl|vivado_synth|1635495683111|START|synth_design|",
      "[OPTRACE]|72618|892|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495676365|START|bd_d216_ddr4_mem00_ctrl_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72618|893|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495676368|START|Creating in-memory project|",
      "[OPTRACE]|72618|922|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495682927|END|Creating in-memory project|",
      "[OPTRACE]|72618|923|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495682927|START|Adding files|",
      "[OPTRACE]|72618|928|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495683185|END|Adding files|",
      "[OPTRACE]|72618|929|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495683186|START|Configure IP Cache|",
      "[OPTRACE]|72618|930|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495683254|END|Configure IP Cache|",
      "[OPTRACE]|72618|931|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/bd_d216_ddr4_mem00_ctrl_cc_0.tcl|vivado_synth|1635495683255|END|bd_d216_ddr4_mem00_ctrl_cc_0_synth_1|",
      "[OPTRACE]|72621|894|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495676456|START|pfm_dynamic_util_and2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72621|895|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495676465|START|Creating in-memory project|",
      "[OPTRACE]|72621|932|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495683284|END|Creating in-memory project|",
      "[OPTRACE]|72621|933|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495683285|START|Adding files|",
      "[OPTRACE]|72621|934|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495683473|END|Adding files|",
      "[OPTRACE]|72621|935|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495683474|START|Configure IP Cache|",
      "[OPTRACE]|72621|936|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495683479|END|Configure IP Cache|",
      "[OPTRACE]|72621|937|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/pfm_dynamic_util_and2_slr1_0.tcl|vivado_synth|1635495683479|END|pfm_dynamic_util_and2_slr1_0_synth_1|",
      "[OPTRACE]|72780|1174|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495748059|END|synth_design|",
      "[OPTRACE]|72780|1175|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495748060|START|Write IP Cache|",
      "[OPTRACE]|72780|1180|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495749684|END|Write IP Cache|",
      "[OPTRACE]|72780|1181|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495749686|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|72780|1183|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495750450|END|write_checkpoint|",
      "[OPTRACE]|72780|1184|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495750451|START|synth reports|REPORT",
      "[OPTRACE]|72780|1189|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495750798|END|synth reports|",
      "[OPTRACE]|72780|1196|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495751707|END|pfm_dynamic_sdx_mss_regslice_0_synth_1|",
      "[OPTRACE]|72780|890|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495675765|START|pfm_dynamic_sdx_mss_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|72780|891|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495675769|START|Creating in-memory project|",
      "[OPTRACE]|72780|914|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495681490|END|Creating in-memory project|",
      "[OPTRACE]|72780|915|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495681490|START|Adding files|",
      "[OPTRACE]|72780|916|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495681706|END|Adding files|",
      "[OPTRACE]|72780|917|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495681707|START|Configure IP Cache|",
      "[OPTRACE]|72780|918|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495681709|END|Configure IP Cache|",
      "[OPTRACE]|72780|919|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/pfm_dynamic_sdx_mss_regslice_0.tcl|vivado_synth|1635495681709|START|synth_design|",
      "[OPTRACE]|73236|1238|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495767578|END|synth_design|",
      "[OPTRACE]|73236|1239|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495767578|START|Write IP Cache|",
      "[OPTRACE]|73236|1247|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495768476|END|Write IP Cache|",
      "[OPTRACE]|73236|1248|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495768477|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73236|1253|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495768773|END|write_checkpoint|",
      "[OPTRACE]|73236|1254|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495768773|START|synth reports|REPORT",
      "[OPTRACE]|73236|1257|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495769115|END|synth reports|",
      "[OPTRACE]|73236|1261|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495769779|END|pfm_dynamic_psreset_gate_pr_control_2_synth_1|",
      "[OPTRACE]|73236|938|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495686583|START|pfm_dynamic_psreset_gate_pr_control_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73236|939|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495686591|START|Creating in-memory project|",
      "[OPTRACE]|73236|952|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495692673|END|Creating in-memory project|",
      "[OPTRACE]|73236|953|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495692674|START|Adding files|",
      "[OPTRACE]|73236|954|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495692883|END|Adding files|",
      "[OPTRACE]|73236|955|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495692885|START|Configure IP Cache|",
      "[OPTRACE]|73236|956|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495692890|END|Configure IP Cache|",
      "[OPTRACE]|73236|957|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/pfm_dynamic_psreset_gate_pr_control_2.tcl|vivado_synth|1635495692891|START|synth_design|",
      "[OPTRACE]|73237|1218|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495759024|END|synth_design|",
      "[OPTRACE]|73237|1219|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495759024|START|Write IP Cache|",
      "[OPTRACE]|73237|1220|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495759878|END|Write IP Cache|",
      "[OPTRACE]|73237|1221|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495759878|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73237|1222|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495760086|END|write_checkpoint|",
      "[OPTRACE]|73237|1223|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495760087|START|synth reports|REPORT",
      "[OPTRACE]|73237|1224|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495760431|END|synth reports|",
      "[OPTRACE]|73237|1227|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495761018|END|pfm_dynamic_logic_reset_op_1_synth_1|",
      "[OPTRACE]|73237|940|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495687301|START|pfm_dynamic_logic_reset_op_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73237|941|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495687309|START|Creating in-memory project|",
      "[OPTRACE]|73237|958|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495694097|END|Creating in-memory project|",
      "[OPTRACE]|73237|959|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495694097|START|Adding files|",
      "[OPTRACE]|73237|960|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495694274|END|Adding files|",
      "[OPTRACE]|73237|961|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495694275|START|Configure IP Cache|",
      "[OPTRACE]|73237|962|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495694277|END|Configure IP Cache|",
      "[OPTRACE]|73237|963|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/pfm_dynamic_logic_reset_op_1.tcl|vivado_synth|1635495694277|START|synth_design|",
      "[OPTRACE]|73350|1236|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495767557|END|synth_design|",
      "[OPTRACE]|73350|1237|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495767558|START|Write IP Cache|",
      "[OPTRACE]|73350|1245|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495768464|END|Write IP Cache|",
      "[OPTRACE]|73350|1246|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495768464|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73350|1251|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495768675|END|write_checkpoint|",
      "[OPTRACE]|73350|1252|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495768675|START|synth reports|REPORT",
      "[OPTRACE]|73350|1256|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495769025|END|synth reports|",
      "[OPTRACE]|73350|1258|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495769701|END|pfm_dynamic_psreset_gate_pr_data_2_synth_1|",
      "[OPTRACE]|73350|942|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495688482|START|pfm_dynamic_psreset_gate_pr_data_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73350|943|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495688486|START|Creating in-memory project|",
      "[OPTRACE]|73350|964|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495695564|END|Creating in-memory project|",
      "[OPTRACE]|73350|965|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495695564|START|Adding files|",
      "[OPTRACE]|73350|968|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495695845|END|Adding files|",
      "[OPTRACE]|73350|969|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495695847|START|Configure IP Cache|",
      "[OPTRACE]|73350|970|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495695851|END|Configure IP Cache|",
      "[OPTRACE]|73350|971|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/pfm_dynamic_psreset_gate_pr_data_2.tcl|vivado_synth|1635495695851|START|synth_design|",
      "[OPTRACE]|73465|1259|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495769736|END|synth_design|",
      "[OPTRACE]|73465|1260|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495769737|START|Write IP Cache|",
      "[OPTRACE]|73465|1262|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495770667|END|Write IP Cache|",
      "[OPTRACE]|73465|1263|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495770668|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73465|1264|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495770879|END|write_checkpoint|",
      "[OPTRACE]|73465|1265|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495770879|START|synth reports|REPORT",
      "[OPTRACE]|73465|1268|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495771222|END|synth reports|",
      "[OPTRACE]|73465|1271|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495771810|END|pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1|",
      "[OPTRACE]|73465|946|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495689807|START|pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73465|947|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495689816|START|Creating in-memory project|",
      "[OPTRACE]|73465|976|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495696524|END|Creating in-memory project|",
      "[OPTRACE]|73465|977|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495696524|START|Adding files|",
      "[OPTRACE]|73465|978|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495696734|END|Adding files|",
      "[OPTRACE]|73465|979|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495696736|START|Configure IP Cache|",
      "[OPTRACE]|73465|980|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495696740|END|Configure IP Cache|",
      "[OPTRACE]|73465|981|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/pfm_dynamic_psreset_gate_pr_dataclk_2.tcl|vivado_synth|1635495696740|START|synth_design|",
      "[OPTRACE]|73583|1266|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495771110|END|synth_design|",
      "[OPTRACE]|73583|1267|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495771111|START|Write IP Cache|",
      "[OPTRACE]|73583|1272|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495771988|END|Write IP Cache|",
      "[OPTRACE]|73583|1273|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495771989|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73583|1274|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495772196|END|write_checkpoint|",
      "[OPTRACE]|73583|1275|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495772196|START|synth reports|REPORT",
      "[OPTRACE]|73583|1276|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495772525|END|synth reports|",
      "[OPTRACE]|73583|1277|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495773096|END|pfm_dynamic_psreset_gate_pr_kernel_2_synth_1|",
      "[OPTRACE]|73583|948|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495691729|START|pfm_dynamic_psreset_gate_pr_kernel_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73583|949|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495691737|START|Creating in-memory project|",
      "[OPTRACE]|73583|984|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495698908|END|Creating in-memory project|",
      "[OPTRACE]|73583|985|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495698908|START|Adding files|",
      "[OPTRACE]|73583|988|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495699098|END|Adding files|",
      "[OPTRACE]|73583|989|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495699101|START|Configure IP Cache|",
      "[OPTRACE]|73583|990|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495699107|END|Configure IP Cache|",
      "[OPTRACE]|73583|991|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/pfm_dynamic_psreset_gate_pr_kernel_2.tcl|vivado_synth|1635495699108|START|synth_design|",
      "[OPTRACE]|73584|1286|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495776816|END|synth_design|",
      "[OPTRACE]|73584|1287|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495776816|START|Write IP Cache|",
      "[OPTRACE]|73584|1292|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495777856|END|Write IP Cache|",
      "[OPTRACE]|73584|1293|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495777858|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73584|1294|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495778117|END|write_checkpoint|",
      "[OPTRACE]|73584|1295|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495778117|START|synth reports|REPORT",
      "[OPTRACE]|73584|1296|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495778555|END|synth reports|",
      "[OPTRACE]|73584|1299|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495779218|END|pfm_dynamic_xbar_3_synth_1|",
      "[OPTRACE]|73584|944|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495689588|START|pfm_dynamic_xbar_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73584|945|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495689594|START|Creating in-memory project|",
      "[OPTRACE]|73584|966|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495695708|END|Creating in-memory project|",
      "[OPTRACE]|73584|967|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495695709|START|Adding files|",
      "[OPTRACE]|73584|972|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495696339|END|Adding files|",
      "[OPTRACE]|73584|973|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495696340|START|Configure IP Cache|",
      "[OPTRACE]|73584|974|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495696409|END|Configure IP Cache|",
      "[OPTRACE]|73584|975|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/pfm_dynamic_xbar_3.tcl|vivado_synth|1635495696410|START|synth_design|",
      "[OPTRACE]|73901|1004|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495705036|END|Creating in-memory project|",
      "[OPTRACE]|73901|1005|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495705036|START|Adding files|",
      "[OPTRACE]|73901|1007|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495705691|END|Adding files|",
      "[OPTRACE]|73901|1008|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495705693|START|Configure IP Cache|",
      "[OPTRACE]|73901|1010|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495705802|END|Configure IP Cache|",
      "[OPTRACE]|73901|1011|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495705802|START|synth_design|",
      "[OPTRACE]|73901|1306|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495785851|END|synth_design|",
      "[OPTRACE]|73901|1307|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495785851|START|Write IP Cache|",
      "[OPTRACE]|73901|1310|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495786825|END|Write IP Cache|",
      "[OPTRACE]|73901|1311|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495786827|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73901|1314|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495787190|END|write_checkpoint|",
      "[OPTRACE]|73901|1315|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495787190|START|synth reports|REPORT",
      "[OPTRACE]|73901|1318|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495787558|END|synth reports|",
      "[OPTRACE]|73901|1320|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495788230|END|pfm_dynamic_xbar_2_synth_1|",
      "[OPTRACE]|73901|986|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495699037|START|pfm_dynamic_xbar_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73901|987|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/pfm_dynamic_xbar_2.tcl|vivado_synth|1635495699041|START|Creating in-memory project|",
      "[OPTRACE]|73902|1012|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495705926|END|Creating in-memory project|",
      "[OPTRACE]|73902|1013|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495705926|START|Adding files|",
      "[OPTRACE]|73902|1014|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495706267|END|Adding files|",
      "[OPTRACE]|73902|1015|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495706269|START|Configure IP Cache|",
      "[OPTRACE]|73902|1016|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495706272|END|Configure IP Cache|",
      "[OPTRACE]|73902|1017|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495706273|START|synth_design|",
      "[OPTRACE]|73902|1234|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495766785|END|synth_design|",
      "[OPTRACE]|73902|1235|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495766786|START|Write IP Cache|",
      "[OPTRACE]|73902|1240|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495767725|END|Write IP Cache|",
      "[OPTRACE]|73902|1241|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495767727|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|73902|1242|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495768028|END|write_checkpoint|",
      "[OPTRACE]|73902|1243|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495768029|START|synth reports|REPORT",
      "[OPTRACE]|73902|1244|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495768442|END|synth reports|",
      "[OPTRACE]|73902|1255|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495769019|END|pfm_dynamic_s00_regslice_15_synth_1|",
      "[OPTRACE]|73902|992|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495700156|START|pfm_dynamic_s00_regslice_15_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|73902|993|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/pfm_dynamic_s00_regslice_15.tcl|vivado_synth|1635495700160|START|Creating in-memory project|",
      "[OPTRACE]|74741|1065|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495721033|START|pfm_dynamic_s00_regslice_16_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|74741|1066|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495721036|START|Creating in-memory project|",
      "[OPTRACE]|74741|1075|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495726544|END|Creating in-memory project|",
      "[OPTRACE]|74741|1076|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495726544|START|Adding files|",
      "[OPTRACE]|74741|1078|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495726871|END|Adding files|",
      "[OPTRACE]|74741|1079|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495726873|START|Configure IP Cache|",
      "[OPTRACE]|74741|1080|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495726878|END|Configure IP Cache|",
      "[OPTRACE]|74741|1081|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495726878|START|synth_design|",
      "[OPTRACE]|74741|1308|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495785934|END|synth_design|",
      "[OPTRACE]|74741|1309|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495785934|START|Write IP Cache|",
      "[OPTRACE]|74741|1312|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495786937|END|Write IP Cache|",
      "[OPTRACE]|74741|1313|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495786940|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|74741|1316|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495787285|END|write_checkpoint|",
      "[OPTRACE]|74741|1317|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495787285|START|synth reports|REPORT",
      "[OPTRACE]|74741|1319|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495787667|END|synth reports|",
      "[OPTRACE]|74741|1324|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/pfm_dynamic_s00_regslice_16.tcl|vivado_synth|1635495788383|END|pfm_dynamic_s00_regslice_16_synth_1|",
      "[OPTRACE]|75025|1082|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495728708|START|pfm_dynamic_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|75025|1083|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495728712|START|Creating in-memory project|",
      "[OPTRACE]|75025|1108|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495735543|END|Creating in-memory project|",
      "[OPTRACE]|75025|1109|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495735544|START|Adding files|",
      "[OPTRACE]|75025|1114|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495735768|END|Adding files|",
      "[OPTRACE]|75025|1115|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495735770|START|Configure IP Cache|",
      "[OPTRACE]|75025|1116|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495735816|END|Configure IP Cache|",
      "[OPTRACE]|75025|1117|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495735816|START|synth_design|",
      "[OPTRACE]|75025|1372|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495814370|END|synth_design|",
      "[OPTRACE]|75025|1373|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495814370|START|Write IP Cache|",
      "[OPTRACE]|75025|1374|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495815459|END|Write IP Cache|",
      "[OPTRACE]|75025|1375|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495815461|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|75025|1378|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495815773|END|write_checkpoint|",
      "[OPTRACE]|75025|1379|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495815773|START|synth reports|REPORT",
      "[OPTRACE]|75025|1380|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495816154|END|synth reports|",
      "[OPTRACE]|75025|1383|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/pfm_dynamic_auto_cc_0.tcl|vivado_synth|1635495816737|END|pfm_dynamic_auto_cc_0_synth_1|",
      "[OPTRACE]|75448|1098|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495732934|START|pfm_dynamic_axi_gpio_null_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|75448|1099|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495732939|START|Creating in-memory project|",
      "[OPTRACE]|75448|1144|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495741061|END|Creating in-memory project|",
      "[OPTRACE]|75448|1145|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495741061|START|Adding files|",
      "[OPTRACE]|75448|1148|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495741267|END|Adding files|",
      "[OPTRACE]|75448|1149|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495741268|START|Configure IP Cache|",
      "[OPTRACE]|75448|1150|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495741294|END|Configure IP Cache|",
      "[OPTRACE]|75448|1152|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/pfm_dynamic_axi_gpio_null_slr1_0.tcl|vivado_synth|1635495741295|END|pfm_dynamic_axi_gpio_null_slr1_0_synth_1|",
      "[OPTRACE]|75460|1104|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495734888|START|pfm_dynamic_axi_gpio_null_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|75460|1105|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495734893|START|Creating in-memory project|",
      "[OPTRACE]|75460|1158|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495742129|END|Creating in-memory project|",
      "[OPTRACE]|75460|1159|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495742129|START|Adding files|",
      "[OPTRACE]|75460|1160|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495742312|END|Adding files|",
      "[OPTRACE]|75460|1161|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495742313|START|Configure IP Cache|",
      "[OPTRACE]|75460|1162|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495742329|END|Configure IP Cache|",
      "[OPTRACE]|75460|1163|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/pfm_dynamic_axi_gpio_null_slr2_0.tcl|vivado_synth|1635495742330|END|pfm_dynamic_axi_gpio_null_slr2_0_synth_1|",
      "[OPTRACE]|75461|1102|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495734337|START|pfm_dynamic_m01_regslice_12_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|75461|1103|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495734341|START|Creating in-memory project|",
      "[OPTRACE]|75461|1146|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495741222|END|Creating in-memory project|",
      "[OPTRACE]|75461|1147|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495741222|START|Adding files|",
      "[OPTRACE]|75461|1153|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495741439|END|Adding files|",
      "[OPTRACE]|75461|1154|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495741440|START|Configure IP Cache|",
      "[OPTRACE]|75461|1155|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495741450|END|Configure IP Cache|",
      "[OPTRACE]|75461|1156|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/pfm_dynamic_m01_regslice_12.tcl|vivado_synth|1635495741450|END|pfm_dynamic_m01_regslice_12_synth_1|",
      "[OPTRACE]|76265|1249|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495768635|START|pfm_dynamic_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|76265|1250|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495768638|START|Creating in-memory project|",
      "[OPTRACE]|76265|1278|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495773847|END|Creating in-memory project|",
      "[OPTRACE]|76265|1279|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495773847|START|Adding files|",
      "[OPTRACE]|76265|1280|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495776219|END|Adding files|",
      "[OPTRACE]|76265|1281|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495776221|START|Configure IP Cache|",
      "[OPTRACE]|76265|1282|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495776235|END|Configure IP Cache|",
      "[OPTRACE]|76265|1283|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495776235|START|synth_design|",
      "[OPTRACE]|76265|1398|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495832945|END|synth_design|",
      "[OPTRACE]|76265|1399|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495832946|START|Write IP Cache|",
      "[OPTRACE]|76265|1400|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495834028|END|Write IP Cache|",
      "[OPTRACE]|76265|1401|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495834029|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|76265|1402|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495834399|END|write_checkpoint|",
      "[OPTRACE]|76265|1403|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495834400|START|synth reports|REPORT",
      "[OPTRACE]|76265|1404|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495834701|END|synth reports|",
      "[OPTRACE]|76265|1405|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/pfm_dynamic_hmss_0_0.tcl|vivado_synth|1635495835314|END|pfm_dynamic_hmss_0_0_synth_1|",
      "[OPTRACE]|76391|1269|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495771746|START|pfm_dynamic_psreset_gate_pr_ddr_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|76391|1270|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495771749|START|Creating in-memory project|",
      "[OPTRACE]|76391|1284|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495776730|END|Creating in-memory project|",
      "[OPTRACE]|76391|1285|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495776730|START|Adding files|",
      "[OPTRACE]|76391|1288|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495776896|END|Adding files|",
      "[OPTRACE]|76391|1289|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495776896|START|Configure IP Cache|",
      "[OPTRACE]|76391|1290|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495776903|END|Configure IP Cache|",
      "[OPTRACE]|76391|1291|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/pfm_dynamic_psreset_gate_pr_ddr_0.tcl|vivado_synth|1635495776903|END|pfm_dynamic_psreset_gate_pr_ddr_0_synth_1|",
      "[OPTRACE]|76805|1326|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495788968|START|pfm_dynamic_m00_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|76805|1327|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495788970|START|Creating in-memory project|",
      "[OPTRACE]|76805|1344|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495794054|END|Creating in-memory project|",
      "[OPTRACE]|76805|1345|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495794054|START|Adding files|",
      "[OPTRACE]|76805|1346|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495794257|END|Adding files|",
      "[OPTRACE]|76805|1347|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495794259|START|Configure IP Cache|",
      "[OPTRACE]|76805|1348|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495794268|END|Configure IP Cache|",
      "[OPTRACE]|76805|1349|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_2_synth_1/pfm_dynamic_m00_regslice_2.tcl|vivado_synth|1635495794269|END|pfm_dynamic_m00_regslice_2_synth_1|",
      "[OPTRACE]|76806|1323|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495788379|START|pfm_dynamic_m01_regslice_10_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|76806|1325|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495788387|START|Creating in-memory project|",
      "[OPTRACE]|76806|1332|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495793403|END|Creating in-memory project|",
      "[OPTRACE]|76806|1333|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495793403|START|Adding files|",
      "[OPTRACE]|76806|1336|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495793634|END|Adding files|",
      "[OPTRACE]|76806|1337|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495793636|START|Configure IP Cache|",
      "[OPTRACE]|76806|1338|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495793654|END|Configure IP Cache|",
      "[OPTRACE]|76806|1339|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/pfm_dynamic_m01_regslice_10.tcl|vivado_synth|1635495793655|END|pfm_dynamic_m01_regslice_10_synth_1|",
      "[OPTRACE]|76807|1321|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495788315|START|pfm_dynamic_m00_regslice_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|76807|1322|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495788319|START|Creating in-memory project|",
      "[OPTRACE]|76807|1334|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495793450|END|Creating in-memory project|",
      "[OPTRACE]|76807|1335|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495793451|START|Adding files|",
      "[OPTRACE]|76807|1340|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495793674|END|Adding files|",
      "[OPTRACE]|76807|1341|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495793676|START|Configure IP Cache|",
      "[OPTRACE]|76807|1342|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495793694|END|Configure IP Cache|",
      "[OPTRACE]|76807|1343|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_3_synth_1/pfm_dynamic_m00_regslice_3.tcl|vivado_synth|1635495793695|END|pfm_dynamic_m00_regslice_3_synth_1|",
      "[OPTRACE]|77147|1354|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495803986|START|pfm_dynamic_m02_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|77147|1355|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495803994|START|Creating in-memory project|",
      "[OPTRACE]|77147|1360|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495808955|END|Creating in-memory project|",
      "[OPTRACE]|77147|1361|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495808956|START|Adding files|",
      "[OPTRACE]|77147|1364|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495809167|END|Adding files|",
      "[OPTRACE]|77147|1365|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495809169|START|Configure IP Cache|",
      "[OPTRACE]|77147|1366|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495809183|END|Configure IP Cache|",
      "[OPTRACE]|77147|1367|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m02_regslice_0_synth_1/pfm_dynamic_m02_regslice_0.tcl|vivado_synth|1635495809183|END|pfm_dynamic_m02_regslice_0_synth_1|",
      "[OPTRACE]|77148|1352|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495803966|START|pfm_dynamic_s00_regslice_17_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|77148|1353|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495803974|START|Creating in-memory project|",
      "[OPTRACE]|77148|1362|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495809051|END|Creating in-memory project|",
      "[OPTRACE]|77148|1363|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495809051|START|Adding files|",
      "[OPTRACE]|77148|1368|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495809262|END|Adding files|",
      "[OPTRACE]|77148|1369|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495809264|START|Configure IP Cache|",
      "[OPTRACE]|77148|1370|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495809278|END|Configure IP Cache|",
      "[OPTRACE]|77148|1371|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_17_synth_1/pfm_dynamic_s00_regslice_17.tcl|vivado_synth|1635495809279|END|pfm_dynamic_s00_regslice_17_synth_1|",
      "[OPTRACE]|78121|1395|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495831607|START|pfm_dynamic_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|78121|1396|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495831610|START|Creating in-memory project|",
      "[OPTRACE]|78121|1406|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495836470|END|Creating in-memory project|",
      "[OPTRACE]|78121|1407|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495836470|START|Adding files|",
      "[OPTRACE]|78121|1408|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495836661|END|Adding files|",
      "[OPTRACE]|78121|1409|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495836662|START|Configure IP Cache|",
      "[OPTRACE]|78121|1410|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495836707|END|Configure IP Cache|",
      "[OPTRACE]|78121|1411|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_2_synth_1/pfm_dynamic_auto_cc_2.tcl|vivado_synth|1635495836708|END|pfm_dynamic_auto_cc_2_synth_1|",
      "[OPTRACE]|80502|1450|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496058214|START|pfm_dynamic_memory_subsystem_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|80502|1451|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496058222|START|Creating in-memory project|",
      "[OPTRACE]|80502|1452|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496063134|END|Creating in-memory project|",
      "[OPTRACE]|80502|1453|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496063135|START|Adding files|",
      "[OPTRACE]|80502|1454|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496068887|END|Adding files|",
      "[OPTRACE]|80502|1455|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496068905|START|Configure IP Cache|",
      "[OPTRACE]|80502|1456|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496069389|END|Configure IP Cache|",
      "[OPTRACE]|80502|1457|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496069390|START|synth_design|",
      "[OPTRACE]|80502|1458|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496127755|END|synth_design|",
      "[OPTRACE]|80502|1459|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496127756|START|Write IP Cache|",
      "[OPTRACE]|80502|1460|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496130288|END|Write IP Cache|",
      "[OPTRACE]|80502|1461|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496130291|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|80502|1462|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496131544|END|write_checkpoint|",
      "[OPTRACE]|80502|1463|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496131544|START|synth reports|REPORT",
      "[OPTRACE]|80502|1464|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496131945|END|synth reports|",
      "[OPTRACE]|80502|1465|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/pfm_dynamic_memory_subsystem_0.tcl|vivado_synth|1635496132986|END|pfm_dynamic_memory_subsystem_0_synth_1|",
      "[OPTRACE]|81857|1466|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496149463|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|81857|1467|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496149466|START|Creating in-memory project|",
      "[OPTRACE]|81857|1468|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496154252|END|Creating in-memory project|",
      "[OPTRACE]|81857|1469|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496154252|START|Adding files|",
      "[OPTRACE]|81857|1470|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496165695|END|Adding files|",
      "[OPTRACE]|81857|1471|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496165715|START|synth_design|",
      "[OPTRACE]|81857|1472|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496237393|END|synth_design|",
      "[OPTRACE]|81857|1473|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496237416|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|81857|1474|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496238525|END|write_checkpoint|",
      "[OPTRACE]|81857|1475|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496238525|START|synth reports|REPORT",
      "[OPTRACE]|81857|1476|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496238525|END|synth reports|",
      "[OPTRACE]|81857|1477|/dev/shm/meyermar_synth/ptrans/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.tcl|vivado_synth|1635496239953|END|my_rm_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

