// Seed: 3080079779
module module_0;
  wire id_1;
  supply1 id_2 = 1;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wor   id_3
);
  assign id_0 = 1;
  assign id_0 = 1;
  module_0 modCall_1 ();
  id_5(
      id_0, id_2
  );
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6
);
  module_0 modCall_1 ();
endmodule
