
spi_txrx_intrrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003888  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080039c4  080039c4  000139c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a98  08003a98  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08003a98  08003a98  00013a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003aa0  08003aa0  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003aa0  08003aa0  00013aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003aa4  08003aa4  00013aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08003aa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000080  08003b28  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08003b28  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a511  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b04  00000000  00000000  0002a5ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000948  00000000  00000000  0002c0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a0  00000000  00000000  0002ca08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016138  00000000  00000000  0002d2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aba0  00000000  00000000  000433e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084c43  00000000  00000000  0004df80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d2bc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002da4  00000000  00000000  000d2c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000080 	.word	0x20000080
 8000158:	00000000 	.word	0x00000000
 800015c:	080039ac 	.word	0x080039ac

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000084 	.word	0x20000084
 8000178:	080039ac 	.word	0x080039ac

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800018c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295	; 0xffffffff
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <HAL_SPI_TxRxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
    // TX-RX Done .. Do Something ...
	printf("txandrx done\r\n");
 800048c:	4803      	ldr	r0, [pc, #12]	; (800049c <HAL_SPI_TxRxCpltCallback+0x18>)
 800048e:	f002 fb09 	bl	8002aa4 <puts>
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	080039c4 	.word	0x080039c4

080004a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a4:	f000 faa9 	bl	80009fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a8:	f000 f81a 	bl	80004e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ac:	f000 f8c6 	bl	800063c <MX_GPIO_Init>
  MX_SPI2_Init();
 80004b0:	f000 f864 	bl	800057c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80004b4:	f000 f898 	bl	80005e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  HAL_SPI_TransmitReceive_IT(&hspi2, tx_buff, rx_buff, sizeof(tx_buff));
 80004b8:	230d      	movs	r3, #13
 80004ba:	4a05      	ldr	r2, [pc, #20]	; (80004d0 <main+0x30>)
 80004bc:	4905      	ldr	r1, [pc, #20]	; (80004d4 <main+0x34>)
 80004be:	4806      	ldr	r0, [pc, #24]	; (80004d8 <main+0x38>)
 80004c0:	f001 fc58 	bl	8001d74 <HAL_SPI_TransmitReceive_IT>
 	    printf("%s\r\n",rx_buff);
 80004c4:	4902      	ldr	r1, [pc, #8]	; (80004d0 <main+0x30>)
 80004c6:	4805      	ldr	r0, [pc, #20]	; (80004dc <main+0x3c>)
 80004c8:	f002 fa66 	bl	8002998 <iprintf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004cc:	e7fe      	b.n	80004cc <main+0x2c>
 80004ce:	bf00      	nop
 80004d0:	2000013c 	.word	0x2000013c
 80004d4:	20000000 	.word	0x20000000
 80004d8:	2000009c 	.word	0x2000009c
 80004dc:	080039d4 	.word	0x080039d4

080004e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b092      	sub	sp, #72	; 0x48
 80004e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e6:	f107 0314 	add.w	r3, r7, #20
 80004ea:	2234      	movs	r2, #52	; 0x34
 80004ec:	2100      	movs	r1, #0
 80004ee:	4618      	mov	r0, r3
 80004f0:	f002 fa4a 	bl	8002988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f4:	463b      	mov	r3, r7
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
 80004fa:	605a      	str	r2, [r3, #4]
 80004fc:	609a      	str	r2, [r3, #8]
 80004fe:	60da      	str	r2, [r3, #12]
 8000500:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000502:	4b1d      	ldr	r3, [pc, #116]	; (8000578 <SystemClock_Config+0x98>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800050a:	4a1b      	ldr	r2, [pc, #108]	; (8000578 <SystemClock_Config+0x98>)
 800050c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000510:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000512:	2302      	movs	r3, #2
 8000514:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000516:	2301      	movs	r3, #1
 8000518:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800051a:	2310      	movs	r3, #16
 800051c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800051e:	2302      	movs	r3, #2
 8000520:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000522:	2300      	movs	r3, #0
 8000524:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000526:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800052a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800052c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000530:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000532:	f107 0314 	add.w	r3, r7, #20
 8000536:	4618      	mov	r0, r3
 8000538:	f000 fd9c 	bl	8001074 <HAL_RCC_OscConfig>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000542:	f000 f89d 	bl	8000680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000546:	230f      	movs	r3, #15
 8000548:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800054a:	2303      	movs	r3, #3
 800054c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800054e:	2300      	movs	r3, #0
 8000550:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000552:	2300      	movs	r3, #0
 8000554:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000556:	2300      	movs	r3, #0
 8000558:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800055a:	463b      	mov	r3, r7
 800055c:	2101      	movs	r1, #1
 800055e:	4618      	mov	r0, r3
 8000560:	f001 f8b8 	bl	80016d4 <HAL_RCC_ClockConfig>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800056a:	f000 f889 	bl	8000680 <Error_Handler>
  }
}
 800056e:	bf00      	nop
 8000570:	3748      	adds	r7, #72	; 0x48
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40007000 	.word	0x40007000

0800057c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000580:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <MX_SPI2_Init+0x64>)
 8000582:	4a18      	ldr	r2, [pc, #96]	; (80005e4 <MX_SPI2_Init+0x68>)
 8000584:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000586:	4b16      	ldr	r3, [pc, #88]	; (80005e0 <MX_SPI2_Init+0x64>)
 8000588:	f44f 7282 	mov.w	r2, #260	; 0x104
 800058c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800058e:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <MX_SPI2_Init+0x64>)
 8000590:	2200      	movs	r2, #0
 8000592:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000594:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <MX_SPI2_Init+0x64>)
 8000596:	2200      	movs	r2, #0
 8000598:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800059a:	4b11      	ldr	r3, [pc, #68]	; (80005e0 <MX_SPI2_Init+0x64>)
 800059c:	2200      	movs	r2, #0
 800059e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80005a6:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005ac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005ae:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005b4:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80005ba:	4b09      	ldr	r3, [pc, #36]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005bc:	2200      	movs	r2, #0
 80005be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005c0:	4b07      	ldr	r3, [pc, #28]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80005c6:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005c8:	220a      	movs	r2, #10
 80005ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80005cc:	4804      	ldr	r0, [pc, #16]	; (80005e0 <MX_SPI2_Init+0x64>)
 80005ce:	f001 fb47 	bl	8001c60 <HAL_SPI_Init>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80005d8:	f000 f852 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	2000009c 	.word	0x2000009c
 80005e4:	40003800 	.word	0x40003800

080005e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005ec:	4b11      	ldr	r3, [pc, #68]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 80005ee:	4a12      	ldr	r2, [pc, #72]	; (8000638 <MX_USART2_UART_Init+0x50>)
 80005f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005f2:	4b10      	ldr	r3, [pc, #64]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 80005f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005fa:	4b0e      	ldr	r3, [pc, #56]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 8000602:	2200      	movs	r2, #0
 8000604:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000606:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 8000608:	2200      	movs	r2, #0
 800060a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800060c:	4b09      	ldr	r3, [pc, #36]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 800060e:	220c      	movs	r2, #12
 8000610:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000612:	4b08      	ldr	r3, [pc, #32]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 8000614:	2200      	movs	r2, #0
 8000616:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 800061a:	2200      	movs	r2, #0
 800061c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800061e:	4805      	ldr	r0, [pc, #20]	; (8000634 <MX_USART2_UART_Init+0x4c>)
 8000620:	f001 ff62 	bl	80024e8 <HAL_UART_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800062a:	f000 f829 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800062e:	bf00      	nop
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	200000f4 	.word	0x200000f4
 8000638:	40004400 	.word	0x40004400

0800063c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	4b0e      	ldr	r3, [pc, #56]	; (800067c <MX_GPIO_Init+0x40>)
 8000644:	69db      	ldr	r3, [r3, #28]
 8000646:	4a0d      	ldr	r2, [pc, #52]	; (800067c <MX_GPIO_Init+0x40>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	61d3      	str	r3, [r2, #28]
 800064e:	4b0b      	ldr	r3, [pc, #44]	; (800067c <MX_GPIO_Init+0x40>)
 8000650:	69db      	ldr	r3, [r3, #28]
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800065a:	4b08      	ldr	r3, [pc, #32]	; (800067c <MX_GPIO_Init+0x40>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4a07      	ldr	r2, [pc, #28]	; (800067c <MX_GPIO_Init+0x40>)
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	61d3      	str	r3, [r2, #28]
 8000666:	4b05      	ldr	r3, [pc, #20]	; (800067c <MX_GPIO_Init+0x40>)
 8000668:	69db      	ldr	r3, [r3, #28]
 800066a:	f003 0302 	and.w	r3, r3, #2
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	683b      	ldr	r3, [r7, #0]

}
 8000672:	bf00      	nop
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr
 800067c:	40023800 	.word	0x40023800

08000680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000684:	b672      	cpsid	i
}
 8000686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000688:	e7fe      	b.n	8000688 <Error_Handler+0x8>
	...

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <HAL_MspInit+0x5c>)
 8000694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000696:	4a14      	ldr	r2, [pc, #80]	; (80006e8 <HAL_MspInit+0x5c>)
 8000698:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800069c:	6253      	str	r3, [r2, #36]	; 0x24
 800069e:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <HAL_MspInit+0x5c>)
 80006a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <HAL_MspInit+0x5c>)
 80006ac:	6a1b      	ldr	r3, [r3, #32]
 80006ae:	4a0e      	ldr	r2, [pc, #56]	; (80006e8 <HAL_MspInit+0x5c>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	6213      	str	r3, [r2, #32]
 80006b6:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <HAL_MspInit+0x5c>)
 80006b8:	6a1b      	ldr	r3, [r3, #32]
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c2:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <HAL_MspInit+0x5c>)
 80006c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006c6:	4a08      	ldr	r2, [pc, #32]	; (80006e8 <HAL_MspInit+0x5c>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006cc:	6253      	str	r3, [r2, #36]	; 0x24
 80006ce:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <HAL_MspInit+0x5c>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006da:	2007      	movs	r0, #7
 80006dc:	f000 fac8 	bl	8000c70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e0:	bf00      	nop
 80006e2:	3710      	adds	r7, #16
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40023800 	.word	0x40023800

080006ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	; 0x28
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a1b      	ldr	r2, [pc, #108]	; (8000778 <HAL_SPI_MspInit+0x8c>)
 800070a:	4293      	cmp	r3, r2
 800070c:	d130      	bne.n	8000770 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800070e:	4b1b      	ldr	r3, [pc, #108]	; (800077c <HAL_SPI_MspInit+0x90>)
 8000710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000712:	4a1a      	ldr	r2, [pc, #104]	; (800077c <HAL_SPI_MspInit+0x90>)
 8000714:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000718:	6253      	str	r3, [r2, #36]	; 0x24
 800071a:	4b18      	ldr	r3, [pc, #96]	; (800077c <HAL_SPI_MspInit+0x90>)
 800071c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800071e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000722:	613b      	str	r3, [r7, #16]
 8000724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <HAL_SPI_MspInit+0x90>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	4a14      	ldr	r2, [pc, #80]	; (800077c <HAL_SPI_MspInit+0x90>)
 800072c:	f043 0302 	orr.w	r3, r3, #2
 8000730:	61d3      	str	r3, [r2, #28]
 8000732:	4b12      	ldr	r3, [pc, #72]	; (800077c <HAL_SPI_MspInit+0x90>)
 8000734:	69db      	ldr	r3, [r3, #28]
 8000736:	f003 0302 	and.w	r3, r3, #2
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800073e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000744:	2302      	movs	r3, #2
 8000746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800074c:	2303      	movs	r3, #3
 800074e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000750:	2305      	movs	r3, #5
 8000752:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4619      	mov	r1, r3
 800075a:	4809      	ldr	r0, [pc, #36]	; (8000780 <HAL_SPI_MspInit+0x94>)
 800075c:	f000 fb0a 	bl	8000d74 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000760:	2200      	movs	r2, #0
 8000762:	2100      	movs	r1, #0
 8000764:	2024      	movs	r0, #36	; 0x24
 8000766:	f000 fa8e 	bl	8000c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800076a:	2024      	movs	r0, #36	; 0x24
 800076c:	f000 faa7 	bl	8000cbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000770:	bf00      	nop
 8000772:	3728      	adds	r7, #40	; 0x28
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40003800 	.word	0x40003800
 800077c:	40023800 	.word	0x40023800
 8000780:	40020400 	.word	0x40020400

08000784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	; 0x28
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	f107 0314 	add.w	r3, r7, #20
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a17      	ldr	r2, [pc, #92]	; (8000800 <HAL_UART_MspInit+0x7c>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d127      	bne.n	80007f6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007a6:	4b17      	ldr	r3, [pc, #92]	; (8000804 <HAL_UART_MspInit+0x80>)
 80007a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007aa:	4a16      	ldr	r2, [pc, #88]	; (8000804 <HAL_UART_MspInit+0x80>)
 80007ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b0:	6253      	str	r3, [r2, #36]	; 0x24
 80007b2:	4b14      	ldr	r3, [pc, #80]	; (8000804 <HAL_UART_MspInit+0x80>)
 80007b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <HAL_UART_MspInit+0x80>)
 80007c0:	69db      	ldr	r3, [r3, #28]
 80007c2:	4a10      	ldr	r2, [pc, #64]	; (8000804 <HAL_UART_MspInit+0x80>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	61d3      	str	r3, [r2, #28]
 80007ca:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <HAL_UART_MspInit+0x80>)
 80007cc:	69db      	ldr	r3, [r3, #28]
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007d6:	230c      	movs	r3, #12
 80007d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007da:	2302      	movs	r3, #2
 80007dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e2:	2303      	movs	r3, #3
 80007e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007e6:	2307      	movs	r3, #7
 80007e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	4619      	mov	r1, r3
 80007f0:	4805      	ldr	r0, [pc, #20]	; (8000808 <HAL_UART_MspInit+0x84>)
 80007f2:	f000 fabf 	bl	8000d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007f6:	bf00      	nop
 80007f8:	3728      	adds	r7, #40	; 0x28
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40004400 	.word	0x40004400
 8000804:	40023800 	.word	0x40023800
 8000808:	40020000 	.word	0x40020000

0800080c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000810:	e7fe      	b.n	8000810 <NMI_Handler+0x4>

08000812 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000812:	b480      	push	{r7}
 8000814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000816:	e7fe      	b.n	8000816 <HardFault_Handler+0x4>

08000818 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800081c:	e7fe      	b.n	800081c <MemManage_Handler+0x4>

0800081e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000822:	e7fe      	b.n	8000822 <BusFault_Handler+0x4>

08000824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000828:	e7fe      	b.n	8000828 <UsageFault_Handler+0x4>

0800082a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800082a:	b480      	push	{r7}
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800082e:	bf00      	nop
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr

08000836 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000836:	b480      	push	{r7}
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr

08000842 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000842:	b480      	push	{r7}
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	46bd      	mov	sp, r7
 800084a:	bc80      	pop	{r7}
 800084c:	4770      	bx	lr

0800084e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000852:	f000 f925 	bl	8000aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000860:	4802      	ldr	r0, [pc, #8]	; (800086c <SPI2_IRQHandler+0x10>)
 8000862:	f001 fb1b 	bl	8001e9c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	2000009c 	.word	0x2000009c

08000870 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	e00a      	b.n	8000898 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000882:	f3af 8000 	nop.w
 8000886:	4601      	mov	r1, r0
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	1c5a      	adds	r2, r3, #1
 800088c:	60ba      	str	r2, [r7, #8]
 800088e:	b2ca      	uxtb	r2, r1
 8000890:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	3301      	adds	r3, #1
 8000896:	617b      	str	r3, [r7, #20]
 8000898:	697a      	ldr	r2, [r7, #20]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	429a      	cmp	r2, r3
 800089e:	dbf0      	blt.n	8000882 <_read+0x12>
  }

  return len;
 80008a0:	687b      	ldr	r3, [r7, #4]
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3718      	adds	r7, #24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	607a      	str	r2, [r7, #4]
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }

HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	b29a      	uxth	r2, r3
 80008bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008c0:	68b9      	ldr	r1, [r7, #8]
 80008c2:	4804      	ldr	r0, [pc, #16]	; (80008d4 <_write+0x28>)
 80008c4:	f001 fe60 	bl	8002588 <HAL_UART_Transmit>
  return len;
 80008c8:	687b      	ldr	r3, [r7, #4]
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200000f4 	.word	0x200000f4

080008d8 <_close>:

int _close(int file)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr

080008ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008ee:	b480      	push	{r7}
 80008f0:	b083      	sub	sp, #12
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
 80008f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008fe:	605a      	str	r2, [r3, #4]
  return 0;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	bc80      	pop	{r7}
 800090a:	4770      	bx	lr

0800090c <_isatty>:

int _isatty(int file)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000914:	2301      	movs	r3, #1
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr

08000920 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000920:	b480      	push	{r7}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	60b9      	str	r1, [r7, #8]
 800092a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr

08000938 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000940:	4a14      	ldr	r2, [pc, #80]	; (8000994 <_sbrk+0x5c>)
 8000942:	4b15      	ldr	r3, [pc, #84]	; (8000998 <_sbrk+0x60>)
 8000944:	1ad3      	subs	r3, r2, r3
 8000946:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800094c:	4b13      	ldr	r3, [pc, #76]	; (800099c <_sbrk+0x64>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d102      	bne.n	800095a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <_sbrk+0x64>)
 8000956:	4a12      	ldr	r2, [pc, #72]	; (80009a0 <_sbrk+0x68>)
 8000958:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800095a:	4b10      	ldr	r3, [pc, #64]	; (800099c <_sbrk+0x64>)
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4413      	add	r3, r2
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	429a      	cmp	r2, r3
 8000966:	d207      	bcs.n	8000978 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000968:	f001 ffe4 	bl	8002934 <__errno>
 800096c:	4603      	mov	r3, r0
 800096e:	220c      	movs	r2, #12
 8000970:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000972:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000976:	e009      	b.n	800098c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000978:	4b08      	ldr	r3, [pc, #32]	; (800099c <_sbrk+0x64>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800097e:	4b07      	ldr	r3, [pc, #28]	; (800099c <_sbrk+0x64>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4413      	add	r3, r2
 8000986:	4a05      	ldr	r2, [pc, #20]	; (800099c <_sbrk+0x64>)
 8000988:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800098a:	68fb      	ldr	r3, [r7, #12]
}
 800098c:	4618      	mov	r0, r3
 800098e:	3718      	adds	r7, #24
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20008000 	.word	0x20008000
 8000998:	00000400 	.word	0x00000400
 800099c:	2000014c 	.word	0x2000014c
 80009a0:	20000168 	.word	0x20000168

080009a4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr

080009b0 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80009b0:	f7ff fff8 	bl	80009a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009b6:	490c      	ldr	r1, [pc, #48]	; (80009e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009b8:	4a0c      	ldr	r2, [pc, #48]	; (80009ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009bc:	e002      	b.n	80009c4 <LoopCopyDataInit>

080009be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009c2:	3304      	adds	r3, #4

080009c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c8:	d3f9      	bcc.n	80009be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ca:	4a09      	ldr	r2, [pc, #36]	; (80009f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009cc:	4c09      	ldr	r4, [pc, #36]	; (80009f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d0:	e001      	b.n	80009d6 <LoopFillZerobss>

080009d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d4:	3204      	adds	r2, #4

080009d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d8:	d3fb      	bcc.n	80009d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009da:	f001 ffb1 	bl	8002940 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009de:	f7ff fd5f 	bl	80004a0 <main>
  bx lr
 80009e2:	4770      	bx	lr
  ldr r0, =_sdata
 80009e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80009ec:	08003aa8 	.word	0x08003aa8
  ldr r2, =_sbss
 80009f0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80009f4:	20000164 	.word	0x20000164

080009f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009f8:	e7fe      	b.n	80009f8 <ADC1_IRQHandler>

080009fa <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a00:	2300      	movs	r3, #0
 8000a02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a04:	2003      	movs	r0, #3
 8000a06:	f000 f933 	bl	8000c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	f000 f80e 	bl	8000a2c <HAL_InitTick>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d002      	beq.n	8000a1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
 8000a18:	71fb      	strb	r3, [r7, #7]
 8000a1a:	e001      	b.n	8000a20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a1c:	f7ff fe36 	bl	800068c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a20:	79fb      	ldrb	r3, [r7, #7]
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
	...

08000a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a34:	2300      	movs	r3, #0
 8000a36:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a38:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <HAL_InitTick+0x68>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d022      	beq.n	8000a86 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a40:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <HAL_InitTick+0x6c>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <HAL_InitTick+0x68>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a54:	4618      	mov	r0, r3
 8000a56:	f000 f940 	bl	8000cda <HAL_SYSTICK_Config>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d10f      	bne.n	8000a80 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2b0f      	cmp	r3, #15
 8000a64:	d809      	bhi.n	8000a7a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a66:	2200      	movs	r2, #0
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a6e:	f000 f90a 	bl	8000c86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a72:	4a0a      	ldr	r2, [pc, #40]	; (8000a9c <HAL_InitTick+0x70>)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6013      	str	r3, [r2, #0]
 8000a78:	e007      	b.n	8000a8a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	73fb      	strb	r3, [r7, #15]
 8000a7e:	e004      	b.n	8000a8a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a80:	2301      	movs	r3, #1
 8000a82:	73fb      	strb	r3, [r7, #15]
 8000a84:	e001      	b.n	8000a8a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	20000018 	.word	0x20000018
 8000a98:	20000010 	.word	0x20000010
 8000a9c:	20000014 	.word	0x20000014

08000aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <HAL_IncTick+0x1c>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <HAL_IncTick+0x20>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4413      	add	r3, r2
 8000aae:	4a03      	ldr	r2, [pc, #12]	; (8000abc <HAL_IncTick+0x1c>)
 8000ab0:	6013      	str	r3, [r2, #0]
}
 8000ab2:	bf00      	nop
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000150 	.word	0x20000150
 8000ac0:	20000018 	.word	0x20000018

08000ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac8:	4b02      	ldr	r3, [pc, #8]	; (8000ad4 <HAL_GetTick+0x10>)
 8000aca:	681b      	ldr	r3, [r3, #0]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	20000150 	.word	0x20000150

08000ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000af4:	4013      	ands	r3, r2
 8000af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b0a:	4a04      	ldr	r2, [pc, #16]	; (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	60d3      	str	r3, [r2, #12]
}
 8000b10:	bf00      	nop
 8000b12:	3714      	adds	r7, #20
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bc80      	pop	{r7}
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b24:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <__NVIC_GetPriorityGrouping+0x18>)
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	0a1b      	lsrs	r3, r3, #8
 8000b2a:	f003 0307 	and.w	r3, r3, #7
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	db0b      	blt.n	8000b66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	f003 021f 	and.w	r2, r3, #31
 8000b54:	4906      	ldr	r1, [pc, #24]	; (8000b70 <__NVIC_EnableIRQ+0x34>)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	095b      	lsrs	r3, r3, #5
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b66:	bf00      	nop
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr
 8000b70:	e000e100 	.word	0xe000e100

08000b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	6039      	str	r1, [r7, #0]
 8000b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	db0a      	blt.n	8000b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	b2da      	uxtb	r2, r3
 8000b8c:	490c      	ldr	r1, [pc, #48]	; (8000bc0 <__NVIC_SetPriority+0x4c>)
 8000b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b92:	0112      	lsls	r2, r2, #4
 8000b94:	b2d2      	uxtb	r2, r2
 8000b96:	440b      	add	r3, r1
 8000b98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b9c:	e00a      	b.n	8000bb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	4908      	ldr	r1, [pc, #32]	; (8000bc4 <__NVIC_SetPriority+0x50>)
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	f003 030f 	and.w	r3, r3, #15
 8000baa:	3b04      	subs	r3, #4
 8000bac:	0112      	lsls	r2, r2, #4
 8000bae:	b2d2      	uxtb	r2, r2
 8000bb0:	440b      	add	r3, r1
 8000bb2:	761a      	strb	r2, [r3, #24]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	e000e100 	.word	0xe000e100
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b089      	sub	sp, #36	; 0x24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	f003 0307 	and.w	r3, r3, #7
 8000bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bdc:	69fb      	ldr	r3, [r7, #28]
 8000bde:	f1c3 0307 	rsb	r3, r3, #7
 8000be2:	2b04      	cmp	r3, #4
 8000be4:	bf28      	it	cs
 8000be6:	2304      	movcs	r3, #4
 8000be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	3304      	adds	r3, #4
 8000bee:	2b06      	cmp	r3, #6
 8000bf0:	d902      	bls.n	8000bf8 <NVIC_EncodePriority+0x30>
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3b03      	subs	r3, #3
 8000bf6:	e000      	b.n	8000bfa <NVIC_EncodePriority+0x32>
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	43da      	mvns	r2, r3
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c10:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1a:	43d9      	mvns	r1, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c20:	4313      	orrs	r3, r2
         );
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3724      	adds	r7, #36	; 0x24
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bc80      	pop	{r7}
 8000c2a:	4770      	bx	lr

08000c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	3b01      	subs	r3, #1
 8000c38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c3c:	d301      	bcc.n	8000c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e00f      	b.n	8000c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c42:	4a0a      	ldr	r2, [pc, #40]	; (8000c6c <SysTick_Config+0x40>)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c4a:	210f      	movs	r1, #15
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c50:	f7ff ff90 	bl	8000b74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c54:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <SysTick_Config+0x40>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c5a:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <SysTick_Config+0x40>)
 8000c5c:	2207      	movs	r2, #7
 8000c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	e000e010 	.word	0xe000e010

08000c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff ff2d 	bl	8000ad8 <__NVIC_SetPriorityGrouping>
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
 8000c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c98:	f7ff ff42 	bl	8000b20 <__NVIC_GetPriorityGrouping>
 8000c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	68b9      	ldr	r1, [r7, #8]
 8000ca2:	6978      	ldr	r0, [r7, #20]
 8000ca4:	f7ff ff90 	bl	8000bc8 <NVIC_EncodePriority>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cae:	4611      	mov	r1, r2
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff5f 	bl	8000b74 <__NVIC_SetPriority>
}
 8000cb6:	bf00      	nop
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b082      	sub	sp, #8
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ff35 	bl	8000b3c <__NVIC_EnableIRQ>
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b082      	sub	sp, #8
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f7ff ffa2 	bl	8000c2c <SysTick_Config>
 8000ce8:	4603      	mov	r3, r0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b084      	sub	sp, #16
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d005      	beq.n	8000d16 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2204      	movs	r2, #4
 8000d0e:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	73fb      	strb	r3, [r7, #15]
 8000d14:	e029      	b.n	8000d6a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f022 020e 	bic.w	r2, r2, #14
 8000d24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f022 0201 	bic.w	r2, r2, #1
 8000d34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3a:	f003 021c 	and.w	r2, r3, #28
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d42:	2101      	movs	r1, #1
 8000d44:	fa01 f202 	lsl.w	r2, r1, r2
 8000d48:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2200      	movs	r2, #0
 8000d56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d003      	beq.n	8000d6a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	4798      	blx	r3
    }
  }
  return status;
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b087      	sub	sp, #28
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000d86:	2300      	movs	r3, #0
 8000d88:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d8a:	e154      	b.n	8001036 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	2101      	movs	r1, #1
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	fa01 f303 	lsl.w	r3, r1, r3
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f000 8146 	beq.w	8001030 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 0303 	and.w	r3, r3, #3
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d005      	beq.n	8000dbc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000db8:	2b02      	cmp	r3, #2
 8000dba:	d130      	bne.n	8000e1e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	689b      	ldr	r3, [r3, #8]
 8000dc0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	68da      	ldr	r2, [r3, #12]
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000df2:	2201      	movs	r2, #1
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	091b      	lsrs	r3, r3, #4
 8000e08:	f003 0201 	and.w	r2, r3, #1
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 0303 	and.w	r3, r3, #3
 8000e26:	2b03      	cmp	r3, #3
 8000e28:	d017      	beq.n	8000e5a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	2203      	movs	r2, #3
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	689a      	ldr	r2, [r3, #8]
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f003 0303 	and.w	r3, r3, #3
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d123      	bne.n	8000eae <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	08da      	lsrs	r2, r3, #3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	3208      	adds	r2, #8
 8000e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e72:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	220f      	movs	r2, #15
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43db      	mvns	r3, r3
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	691a      	ldr	r2, [r3, #16]
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	f003 0307 	and.w	r3, r3, #7
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	08da      	lsrs	r2, r3, #3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3208      	adds	r2, #8
 8000ea8:	6939      	ldr	r1, [r7, #16]
 8000eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	2203      	movs	r2, #3
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0203 	and.w	r2, r3, #3
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f000 80a0 	beq.w	8001030 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef0:	4b58      	ldr	r3, [pc, #352]	; (8001054 <HAL_GPIO_Init+0x2e0>)
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	4a57      	ldr	r2, [pc, #348]	; (8001054 <HAL_GPIO_Init+0x2e0>)
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	6213      	str	r3, [r2, #32]
 8000efc:	4b55      	ldr	r3, [pc, #340]	; (8001054 <HAL_GPIO_Init+0x2e0>)
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000f08:	4a53      	ldr	r2, [pc, #332]	; (8001058 <HAL_GPIO_Init+0x2e4>)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	089b      	lsrs	r3, r3, #2
 8000f0e:	3302      	adds	r3, #2
 8000f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f14:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	f003 0303 	and.w	r3, r3, #3
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	220f      	movs	r2, #15
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4a4b      	ldr	r2, [pc, #300]	; (800105c <HAL_GPIO_Init+0x2e8>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d019      	beq.n	8000f68 <HAL_GPIO_Init+0x1f4>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a4a      	ldr	r2, [pc, #296]	; (8001060 <HAL_GPIO_Init+0x2ec>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d013      	beq.n	8000f64 <HAL_GPIO_Init+0x1f0>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4a49      	ldr	r2, [pc, #292]	; (8001064 <HAL_GPIO_Init+0x2f0>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d00d      	beq.n	8000f60 <HAL_GPIO_Init+0x1ec>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a48      	ldr	r2, [pc, #288]	; (8001068 <HAL_GPIO_Init+0x2f4>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d007      	beq.n	8000f5c <HAL_GPIO_Init+0x1e8>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a47      	ldr	r2, [pc, #284]	; (800106c <HAL_GPIO_Init+0x2f8>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d101      	bne.n	8000f58 <HAL_GPIO_Init+0x1e4>
 8000f54:	2304      	movs	r3, #4
 8000f56:	e008      	b.n	8000f6a <HAL_GPIO_Init+0x1f6>
 8000f58:	2305      	movs	r3, #5
 8000f5a:	e006      	b.n	8000f6a <HAL_GPIO_Init+0x1f6>
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	e004      	b.n	8000f6a <HAL_GPIO_Init+0x1f6>
 8000f60:	2302      	movs	r3, #2
 8000f62:	e002      	b.n	8000f6a <HAL_GPIO_Init+0x1f6>
 8000f64:	2301      	movs	r3, #1
 8000f66:	e000      	b.n	8000f6a <HAL_GPIO_Init+0x1f6>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	f002 0203 	and.w	r2, r2, #3
 8000f70:	0092      	lsls	r2, r2, #2
 8000f72:	4093      	lsls	r3, r2
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f7a:	4937      	ldr	r1, [pc, #220]	; (8001058 <HAL_GPIO_Init+0x2e4>)
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	089b      	lsrs	r3, r3, #2
 8000f80:	3302      	adds	r3, #2
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f88:	4b39      	ldr	r3, [pc, #228]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	43db      	mvns	r3, r3
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d003      	beq.n	8000fac <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fac:	4a30      	ldr	r2, [pc, #192]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fb2:	4b2f      	ldr	r3, [pc, #188]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fd6:	4a26      	ldr	r2, [pc, #152]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fdc:	4b24      	ldr	r3, [pc, #144]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d003      	beq.n	8001000 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001000:	4a1b      	ldr	r2, [pc, #108]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001006:	4b1a      	ldr	r3, [pc, #104]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	43db      	mvns	r3, r3
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800102a:	4a11      	ldr	r2, [pc, #68]	; (8001070 <HAL_GPIO_Init+0x2fc>)
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	3301      	adds	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	fa22 f303 	lsr.w	r3, r2, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	f47f aea3 	bne.w	8000d8c <HAL_GPIO_Init+0x18>
  }
}
 8001046:	bf00      	nop
 8001048:	bf00      	nop
 800104a:	371c      	adds	r7, #28
 800104c:	46bd      	mov	sp, r7
 800104e:	bc80      	pop	{r7}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800
 8001058:	40010000 	.word	0x40010000
 800105c:	40020000 	.word	0x40020000
 8001060:	40020400 	.word	0x40020400
 8001064:	40020800 	.word	0x40020800
 8001068:	40020c00 	.word	0x40020c00
 800106c:	40021000 	.word	0x40021000
 8001070:	40010400 	.word	0x40010400

08001074 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d101      	bne.n	8001086 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e31d      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001086:	4b94      	ldr	r3, [pc, #592]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f003 030c 	and.w	r3, r3, #12
 800108e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001090:	4b91      	ldr	r3, [pc, #580]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001098:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d07b      	beq.n	800119e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	2b08      	cmp	r3, #8
 80010aa:	d006      	beq.n	80010ba <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	2b0c      	cmp	r3, #12
 80010b0:	d10f      	bne.n	80010d2 <HAL_RCC_OscConfig+0x5e>
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010b8:	d10b      	bne.n	80010d2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ba:	4b87      	ldr	r3, [pc, #540]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d06a      	beq.n	800119c <HAL_RCC_OscConfig+0x128>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d166      	bne.n	800119c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e2f7      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d106      	bne.n	80010e8 <HAL_RCC_OscConfig+0x74>
 80010da:	4b7f      	ldr	r3, [pc, #508]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a7e      	ldr	r2, [pc, #504]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80010e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e4:	6013      	str	r3, [r2, #0]
 80010e6:	e02d      	b.n	8001144 <HAL_RCC_OscConfig+0xd0>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d10c      	bne.n	800110a <HAL_RCC_OscConfig+0x96>
 80010f0:	4b79      	ldr	r3, [pc, #484]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a78      	ldr	r2, [pc, #480]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80010f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b76      	ldr	r3, [pc, #472]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a75      	ldr	r2, [pc, #468]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001102:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	e01c      	b.n	8001144 <HAL_RCC_OscConfig+0xd0>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2b05      	cmp	r3, #5
 8001110:	d10c      	bne.n	800112c <HAL_RCC_OscConfig+0xb8>
 8001112:	4b71      	ldr	r3, [pc, #452]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a70      	ldr	r2, [pc, #448]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001118:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	4b6e      	ldr	r3, [pc, #440]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a6d      	ldr	r2, [pc, #436]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	e00b      	b.n	8001144 <HAL_RCC_OscConfig+0xd0>
 800112c:	4b6a      	ldr	r3, [pc, #424]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a69      	ldr	r2, [pc, #420]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001132:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b67      	ldr	r3, [pc, #412]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a66      	ldr	r2, [pc, #408]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 800113e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001142:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d013      	beq.n	8001174 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114c:	f7ff fcba 	bl	8000ac4 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001154:	f7ff fcb6 	bl	8000ac4 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b64      	cmp	r3, #100	; 0x64
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e2ad      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001166:	4b5c      	ldr	r3, [pc, #368]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d0f0      	beq.n	8001154 <HAL_RCC_OscConfig+0xe0>
 8001172:	e014      	b.n	800119e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001174:	f7ff fca6 	bl	8000ac4 <HAL_GetTick>
 8001178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800117c:	f7ff fca2 	bl	8000ac4 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b64      	cmp	r3, #100	; 0x64
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e299      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800118e:	4b52      	ldr	r3, [pc, #328]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f0      	bne.n	800117c <HAL_RCC_OscConfig+0x108>
 800119a:	e000      	b.n	800119e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800119c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d05a      	beq.n	8001260 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	2b04      	cmp	r3, #4
 80011ae:	d005      	beq.n	80011bc <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	2b0c      	cmp	r3, #12
 80011b4:	d119      	bne.n	80011ea <HAL_RCC_OscConfig+0x176>
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d116      	bne.n	80011ea <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011bc:	4b46      	ldr	r3, [pc, #280]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d005      	beq.n	80011d4 <HAL_RCC_OscConfig+0x160>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d001      	beq.n	80011d4 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e276      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d4:	4b40      	ldr	r3, [pc, #256]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	021b      	lsls	r3, r3, #8
 80011e2:	493d      	ldr	r1, [pc, #244]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80011e4:	4313      	orrs	r3, r2
 80011e6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e8:	e03a      	b.n	8001260 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d020      	beq.n	8001234 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f2:	4b3a      	ldr	r3, [pc, #232]	; (80012dc <HAL_RCC_OscConfig+0x268>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f8:	f7ff fc64 	bl	8000ac4 <HAL_GetTick>
 80011fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001200:	f7ff fc60 	bl	8000ac4 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e257      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001212:	4b31      	ldr	r3, [pc, #196]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f0      	beq.n	8001200 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121e:	4b2e      	ldr	r3, [pc, #184]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	492a      	ldr	r1, [pc, #168]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 800122e:	4313      	orrs	r3, r2
 8001230:	604b      	str	r3, [r1, #4]
 8001232:	e015      	b.n	8001260 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001234:	4b29      	ldr	r3, [pc, #164]	; (80012dc <HAL_RCC_OscConfig+0x268>)
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123a:	f7ff fc43 	bl	8000ac4 <HAL_GetTick>
 800123e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001240:	e008      	b.n	8001254 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001242:	f7ff fc3f 	bl	8000ac4 <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e236      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001254:	4b20      	ldr	r3, [pc, #128]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1f0      	bne.n	8001242 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0310 	and.w	r3, r3, #16
 8001268:	2b00      	cmp	r3, #0
 800126a:	f000 80b8 	beq.w	80013de <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d170      	bne.n	8001356 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001274:	4b18      	ldr	r3, [pc, #96]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800127c:	2b00      	cmp	r3, #0
 800127e:	d005      	beq.n	800128c <HAL_RCC_OscConfig+0x218>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e21a      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a1a      	ldr	r2, [r3, #32]
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001298:	429a      	cmp	r2, r3
 800129a:	d921      	bls.n	80012e0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 fc7d 	bl	8001ba0 <RCC_SetFlashLatencyFromMSIRange>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e208      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	4906      	ldr	r1, [pc, #24]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012c2:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	061b      	lsls	r3, r3, #24
 80012d0:	4901      	ldr	r1, [pc, #4]	; (80012d8 <HAL_RCC_OscConfig+0x264>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	604b      	str	r3, [r1, #4]
 80012d6:	e020      	b.n	800131a <HAL_RCC_OscConfig+0x2a6>
 80012d8:	40023800 	.word	0x40023800
 80012dc:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012e0:	4b99      	ldr	r3, [pc, #612]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a1b      	ldr	r3, [r3, #32]
 80012ec:	4996      	ldr	r1, [pc, #600]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012f2:	4b95      	ldr	r3, [pc, #596]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	061b      	lsls	r3, r3, #24
 8001300:	4991      	ldr	r1, [pc, #580]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001302:	4313      	orrs	r3, r2
 8001304:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a1b      	ldr	r3, [r3, #32]
 800130a:	4618      	mov	r0, r3
 800130c:	f000 fc48 	bl	8001ba0 <RCC_SetFlashLatencyFromMSIRange>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e1d3      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6a1b      	ldr	r3, [r3, #32]
 800131e:	0b5b      	lsrs	r3, r3, #13
 8001320:	3301      	adds	r3, #1
 8001322:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800132a:	4a87      	ldr	r2, [pc, #540]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 800132c:	6892      	ldr	r2, [r2, #8]
 800132e:	0912      	lsrs	r2, r2, #4
 8001330:	f002 020f 	and.w	r2, r2, #15
 8001334:	4985      	ldr	r1, [pc, #532]	; (800154c <HAL_RCC_OscConfig+0x4d8>)
 8001336:	5c8a      	ldrb	r2, [r1, r2]
 8001338:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800133a:	4a85      	ldr	r2, [pc, #532]	; (8001550 <HAL_RCC_OscConfig+0x4dc>)
 800133c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800133e:	4b85      	ldr	r3, [pc, #532]	; (8001554 <HAL_RCC_OscConfig+0x4e0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fb72 	bl	8000a2c <HAL_InitTick>
 8001348:	4603      	mov	r3, r0
 800134a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d045      	beq.n	80013de <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	e1b5      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d029      	beq.n	80013b2 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800135e:	4b7e      	ldr	r3, [pc, #504]	; (8001558 <HAL_RCC_OscConfig+0x4e4>)
 8001360:	2201      	movs	r2, #1
 8001362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001364:	f7ff fbae 	bl	8000ac4 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800136c:	f7ff fbaa 	bl	8000ac4 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e1a1      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800137e:	4b72      	ldr	r3, [pc, #456]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0f0      	beq.n	800136c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800138a:	4b6f      	ldr	r3, [pc, #444]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	496c      	ldr	r1, [pc, #432]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001398:	4313      	orrs	r3, r2
 800139a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800139c:	4b6a      	ldr	r3, [pc, #424]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69db      	ldr	r3, [r3, #28]
 80013a8:	061b      	lsls	r3, r3, #24
 80013aa:	4967      	ldr	r1, [pc, #412]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	604b      	str	r3, [r1, #4]
 80013b0:	e015      	b.n	80013de <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013b2:	4b69      	ldr	r3, [pc, #420]	; (8001558 <HAL_RCC_OscConfig+0x4e4>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fb84 	bl	8000ac4 <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013c0:	f7ff fb80 	bl	8000ac4 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e177      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80013d2:	4b5d      	ldr	r3, [pc, #372]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f0      	bne.n	80013c0 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d030      	beq.n	800144c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d016      	beq.n	8001420 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013f2:	4b5a      	ldr	r3, [pc, #360]	; (800155c <HAL_RCC_OscConfig+0x4e8>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013f8:	f7ff fb64 	bl	8000ac4 <HAL_GetTick>
 80013fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013fe:	e008      	b.n	8001412 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001400:	f7ff fb60 	bl	8000ac4 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e157      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001412:	4b4d      	ldr	r3, [pc, #308]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d0f0      	beq.n	8001400 <HAL_RCC_OscConfig+0x38c>
 800141e:	e015      	b.n	800144c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001420:	4b4e      	ldr	r3, [pc, #312]	; (800155c <HAL_RCC_OscConfig+0x4e8>)
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001426:	f7ff fb4d 	bl	8000ac4 <HAL_GetTick>
 800142a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800142e:	f7ff fb49 	bl	8000ac4 <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e140      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001440:	4b41      	ldr	r3, [pc, #260]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1f0      	bne.n	800142e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	2b00      	cmp	r3, #0
 8001456:	f000 80b5 	beq.w	80015c4 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800145a:	2300      	movs	r3, #0
 800145c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800145e:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d10d      	bne.n	8001486 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800146a:	4b37      	ldr	r3, [pc, #220]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 800146c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146e:	4a36      	ldr	r2, [pc, #216]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001474:	6253      	str	r3, [r2, #36]	; 0x24
 8001476:	4b34      	ldr	r3, [pc, #208]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001482:	2301      	movs	r3, #1
 8001484:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001486:	4b36      	ldr	r3, [pc, #216]	; (8001560 <HAL_RCC_OscConfig+0x4ec>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800148e:	2b00      	cmp	r3, #0
 8001490:	d118      	bne.n	80014c4 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001492:	4b33      	ldr	r3, [pc, #204]	; (8001560 <HAL_RCC_OscConfig+0x4ec>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a32      	ldr	r2, [pc, #200]	; (8001560 <HAL_RCC_OscConfig+0x4ec>)
 8001498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800149c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800149e:	f7ff fb11 	bl	8000ac4 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014a6:	f7ff fb0d 	bl	8000ac4 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b64      	cmp	r3, #100	; 0x64
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e104      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b8:	4b29      	ldr	r3, [pc, #164]	; (8001560 <HAL_RCC_OscConfig+0x4ec>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d106      	bne.n	80014da <HAL_RCC_OscConfig+0x466>
 80014cc:	4b1e      	ldr	r3, [pc, #120]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80014ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014d0:	4a1d      	ldr	r2, [pc, #116]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80014d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d6:	6353      	str	r3, [r2, #52]	; 0x34
 80014d8:	e02d      	b.n	8001536 <HAL_RCC_OscConfig+0x4c2>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d10c      	bne.n	80014fc <HAL_RCC_OscConfig+0x488>
 80014e2:	4b19      	ldr	r3, [pc, #100]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80014e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014e6:	4a18      	ldr	r2, [pc, #96]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80014e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014ec:	6353      	str	r3, [r2, #52]	; 0x34
 80014ee:	4b16      	ldr	r3, [pc, #88]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80014f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014f2:	4a15      	ldr	r2, [pc, #84]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 80014f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80014f8:	6353      	str	r3, [r2, #52]	; 0x34
 80014fa:	e01c      	b.n	8001536 <HAL_RCC_OscConfig+0x4c2>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	2b05      	cmp	r3, #5
 8001502:	d10c      	bne.n	800151e <HAL_RCC_OscConfig+0x4aa>
 8001504:	4b10      	ldr	r3, [pc, #64]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001508:	4a0f      	ldr	r2, [pc, #60]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 800150a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800150e:	6353      	str	r3, [r2, #52]	; 0x34
 8001510:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001514:	4a0c      	ldr	r2, [pc, #48]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001516:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800151a:	6353      	str	r3, [r2, #52]	; 0x34
 800151c:	e00b      	b.n	8001536 <HAL_RCC_OscConfig+0x4c2>
 800151e:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001522:	4a09      	ldr	r2, [pc, #36]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001524:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001528:	6353      	str	r3, [r2, #52]	; 0x34
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 800152c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800152e:	4a06      	ldr	r2, [pc, #24]	; (8001548 <HAL_RCC_OscConfig+0x4d4>)
 8001530:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001534:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d024      	beq.n	8001588 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153e:	f7ff fac1 	bl	8000ac4 <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001544:	e019      	b.n	800157a <HAL_RCC_OscConfig+0x506>
 8001546:	bf00      	nop
 8001548:	40023800 	.word	0x40023800
 800154c:	080039e8 	.word	0x080039e8
 8001550:	20000010 	.word	0x20000010
 8001554:	20000014 	.word	0x20000014
 8001558:	42470020 	.word	0x42470020
 800155c:	42470680 	.word	0x42470680
 8001560:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001564:	f7ff faae 	bl	8000ac4 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001572:	4293      	cmp	r3, r2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e0a3      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800157a:	4b54      	ldr	r3, [pc, #336]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 800157c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800157e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0ee      	beq.n	8001564 <HAL_RCC_OscConfig+0x4f0>
 8001586:	e014      	b.n	80015b2 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001588:	f7ff fa9c 	bl	8000ac4 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800158e:	e00a      	b.n	80015a6 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001590:	f7ff fa98 	bl	8000ac4 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	f241 3288 	movw	r2, #5000	; 0x1388
 800159e:	4293      	cmp	r3, r2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e08d      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80015a6:	4b49      	ldr	r3, [pc, #292]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 80015a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1ee      	bne.n	8001590 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015b2:	7ffb      	ldrb	r3, [r7, #31]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d105      	bne.n	80015c4 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015b8:	4b44      	ldr	r3, [pc, #272]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 80015ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015bc:	4a43      	ldr	r2, [pc, #268]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 80015be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015c2:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d079      	beq.n	80016c0 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	2b0c      	cmp	r3, #12
 80015d0:	d056      	beq.n	8001680 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d13b      	bne.n	8001652 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015da:	4b3d      	ldr	r3, [pc, #244]	; (80016d0 <HAL_RCC_OscConfig+0x65c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e0:	f7ff fa70 	bl	8000ac4 <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015e8:	f7ff fa6c 	bl	8000ac4 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e063      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80015fa:	4b34      	ldr	r3, [pc, #208]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1f0      	bne.n	80015e8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001606:	4b31      	ldr	r3, [pc, #196]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001616:	4319      	orrs	r1, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161c:	430b      	orrs	r3, r1
 800161e:	492b      	ldr	r1, [pc, #172]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 8001620:	4313      	orrs	r3, r2
 8001622:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001624:	4b2a      	ldr	r3, [pc, #168]	; (80016d0 <HAL_RCC_OscConfig+0x65c>)
 8001626:	2201      	movs	r2, #1
 8001628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162a:	f7ff fa4b 	bl	8000ac4 <HAL_GetTick>
 800162e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001632:	f7ff fa47 	bl	8000ac4 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e03e      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001644:	4b21      	ldr	r3, [pc, #132]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0f0      	beq.n	8001632 <HAL_RCC_OscConfig+0x5be>
 8001650:	e036      	b.n	80016c0 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001652:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <HAL_RCC_OscConfig+0x65c>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fa34 	bl	8000ac4 <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff fa30 	bl	8000ac4 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e027      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001672:	4b16      	ldr	r3, [pc, #88]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x5ec>
 800167e:	e01f      	b.n	80016c0 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001684:	2b01      	cmp	r3, #1
 8001686:	d101      	bne.n	800168c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e01a      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <HAL_RCC_OscConfig+0x658>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800169c:	429a      	cmp	r2, r3
 800169e:	d10d      	bne.n	80016bc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d106      	bne.n	80016bc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d001      	beq.n	80016c0 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e000      	b.n	80016c2 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3720      	adds	r7, #32
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40023800 	.word	0x40023800
 80016d0:	42470060 	.word	0x42470060

080016d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e11a      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016e8:	4b8f      	ldr	r3, [pc, #572]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d919      	bls.n	800172a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d105      	bne.n	8001708 <HAL_RCC_ClockConfig+0x34>
 80016fc:	4b8a      	ldr	r3, [pc, #552]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a89      	ldr	r2, [pc, #548]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 8001702:	f043 0304 	orr.w	r3, r3, #4
 8001706:	6013      	str	r3, [r2, #0]
 8001708:	4b87      	ldr	r3, [pc, #540]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f023 0201 	bic.w	r2, r3, #1
 8001710:	4985      	ldr	r1, [pc, #532]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	4313      	orrs	r3, r2
 8001716:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001718:	4b83      	ldr	r3, [pc, #524]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d001      	beq.n	800172a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e0f9      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d008      	beq.n	8001748 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001736:	4b7d      	ldr	r3, [pc, #500]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	497a      	ldr	r1, [pc, #488]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001744:	4313      	orrs	r3, r2
 8001746:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 808e 	beq.w	8001872 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d107      	bne.n	800176e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800175e:	4b73      	ldr	r3, [pc, #460]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d121      	bne.n	80017ae <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e0d7      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b03      	cmp	r3, #3
 8001774:	d107      	bne.n	8001786 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001776:	4b6d      	ldr	r3, [pc, #436]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d115      	bne.n	80017ae <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e0cb      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d107      	bne.n	800179e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800178e:	4b67      	ldr	r3, [pc, #412]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d109      	bne.n	80017ae <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e0bf      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800179e:	4b63      	ldr	r3, [pc, #396]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e0b7      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ae:	4b5f      	ldr	r3, [pc, #380]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f023 0203 	bic.w	r2, r3, #3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	495c      	ldr	r1, [pc, #368]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80017bc:	4313      	orrs	r3, r2
 80017be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017c0:	f7ff f980 	bl	8000ac4 <HAL_GetTick>
 80017c4:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d112      	bne.n	80017f4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80017ce:	e00a      	b.n	80017e6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d0:	f7ff f978 	bl	8000ac4 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	f241 3288 	movw	r2, #5000	; 0x1388
 80017de:	4293      	cmp	r3, r2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e09b      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80017e6:	4b51      	ldr	r3, [pc, #324]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b08      	cmp	r3, #8
 80017f0:	d1ee      	bne.n	80017d0 <HAL_RCC_ClockConfig+0xfc>
 80017f2:	e03e      	b.n	8001872 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b03      	cmp	r3, #3
 80017fa:	d112      	bne.n	8001822 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017fc:	e00a      	b.n	8001814 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017fe:	f7ff f961 	bl	8000ac4 <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	f241 3288 	movw	r2, #5000	; 0x1388
 800180c:	4293      	cmp	r3, r2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e084      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001814:	4b45      	ldr	r3, [pc, #276]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f003 030c 	and.w	r3, r3, #12
 800181c:	2b0c      	cmp	r3, #12
 800181e:	d1ee      	bne.n	80017fe <HAL_RCC_ClockConfig+0x12a>
 8001820:	e027      	b.n	8001872 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d11d      	bne.n	8001866 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800182a:	e00a      	b.n	8001842 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800182c:	f7ff f94a 	bl	8000ac4 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	f241 3288 	movw	r2, #5000	; 0x1388
 800183a:	4293      	cmp	r3, r2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e06d      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001842:	4b3a      	ldr	r3, [pc, #232]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 030c 	and.w	r3, r3, #12
 800184a:	2b04      	cmp	r3, #4
 800184c:	d1ee      	bne.n	800182c <HAL_RCC_ClockConfig+0x158>
 800184e:	e010      	b.n	8001872 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001850:	f7ff f938 	bl	8000ac4 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	f241 3288 	movw	r2, #5000	; 0x1388
 800185e:	4293      	cmp	r3, r2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e05b      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001866:	4b31      	ldr	r3, [pc, #196]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 030c 	and.w	r3, r3, #12
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1ee      	bne.n	8001850 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001872:	4b2d      	ldr	r3, [pc, #180]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	429a      	cmp	r2, r3
 800187e:	d219      	bcs.n	80018b4 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d105      	bne.n	8001892 <HAL_RCC_ClockConfig+0x1be>
 8001886:	4b28      	ldr	r3, [pc, #160]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a27      	ldr	r2, [pc, #156]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 800188c:	f043 0304 	orr.w	r3, r3, #4
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	4b25      	ldr	r3, [pc, #148]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f023 0201 	bic.w	r2, r3, #1
 800189a:	4923      	ldr	r1, [pc, #140]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	4313      	orrs	r3, r2
 80018a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	4b21      	ldr	r3, [pc, #132]	; (8001928 <HAL_RCC_ClockConfig+0x254>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e034      	b.n	800191e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	4b1a      	ldr	r3, [pc, #104]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4917      	ldr	r1, [pc, #92]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018de:	4b13      	ldr	r3, [pc, #76]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	490f      	ldr	r1, [pc, #60]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018f2:	f000 f823 	bl	800193c <HAL_RCC_GetSysClockFreq>
 80018f6:	4602      	mov	r2, r0
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <HAL_RCC_ClockConfig+0x258>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	091b      	lsrs	r3, r3, #4
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	490b      	ldr	r1, [pc, #44]	; (8001930 <HAL_RCC_ClockConfig+0x25c>)
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	4a0a      	ldr	r2, [pc, #40]	; (8001934 <HAL_RCC_ClockConfig+0x260>)
 800190c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800190e:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <HAL_RCC_ClockConfig+0x264>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f88a 	bl	8000a2c <HAL_InitTick>
 8001918:	4603      	mov	r3, r0
 800191a:	72fb      	strb	r3, [r7, #11]

  return status;
 800191c:	7afb      	ldrb	r3, [r7, #11]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023c00 	.word	0x40023c00
 800192c:	40023800 	.word	0x40023800
 8001930:	080039e8 	.word	0x080039e8
 8001934:	20000010 	.word	0x20000010
 8001938:	20000014 	.word	0x20000014

0800193c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800193c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001940:	b092      	sub	sp, #72	; 0x48
 8001942:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001944:	4b79      	ldr	r3, [pc, #484]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800194a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800194c:	f003 030c 	and.w	r3, r3, #12
 8001950:	2b0c      	cmp	r3, #12
 8001952:	d00d      	beq.n	8001970 <HAL_RCC_GetSysClockFreq+0x34>
 8001954:	2b0c      	cmp	r3, #12
 8001956:	f200 80d5 	bhi.w	8001b04 <HAL_RCC_GetSysClockFreq+0x1c8>
 800195a:	2b04      	cmp	r3, #4
 800195c:	d002      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x28>
 800195e:	2b08      	cmp	r3, #8
 8001960:	d003      	beq.n	800196a <HAL_RCC_GetSysClockFreq+0x2e>
 8001962:	e0cf      	b.n	8001b04 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001964:	4b72      	ldr	r3, [pc, #456]	; (8001b30 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001966:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001968:	e0da      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800196a:	4b72      	ldr	r3, [pc, #456]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800196c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800196e:	e0d7      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001972:	0c9b      	lsrs	r3, r3, #18
 8001974:	f003 020f 	and.w	r2, r3, #15
 8001978:	4b6f      	ldr	r3, [pc, #444]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800197a:	5c9b      	ldrb	r3, [r3, r2]
 800197c:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800197e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001980:	0d9b      	lsrs	r3, r3, #22
 8001982:	f003 0303 	and.w	r3, r3, #3
 8001986:	3301      	adds	r3, #1
 8001988:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800198a:	4b68      	ldr	r3, [pc, #416]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d05d      	beq.n	8001a52 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001998:	2200      	movs	r2, #0
 800199a:	4618      	mov	r0, r3
 800199c:	4611      	mov	r1, r2
 800199e:	4604      	mov	r4, r0
 80019a0:	460d      	mov	r5, r1
 80019a2:	4622      	mov	r2, r4
 80019a4:	462b      	mov	r3, r5
 80019a6:	f04f 0000 	mov.w	r0, #0
 80019aa:	f04f 0100 	mov.w	r1, #0
 80019ae:	0159      	lsls	r1, r3, #5
 80019b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019b4:	0150      	lsls	r0, r2, #5
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4621      	mov	r1, r4
 80019bc:	1a51      	subs	r1, r2, r1
 80019be:	6139      	str	r1, [r7, #16]
 80019c0:	4629      	mov	r1, r5
 80019c2:	eb63 0301 	sbc.w	r3, r3, r1
 80019c6:	617b      	str	r3, [r7, #20]
 80019c8:	f04f 0200 	mov.w	r2, #0
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019d4:	4659      	mov	r1, fp
 80019d6:	018b      	lsls	r3, r1, #6
 80019d8:	4651      	mov	r1, sl
 80019da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019de:	4651      	mov	r1, sl
 80019e0:	018a      	lsls	r2, r1, #6
 80019e2:	46d4      	mov	ip, sl
 80019e4:	ebb2 080c 	subs.w	r8, r2, ip
 80019e8:	4659      	mov	r1, fp
 80019ea:	eb63 0901 	sbc.w	r9, r3, r1
 80019ee:	f04f 0200 	mov.w	r2, #0
 80019f2:	f04f 0300 	mov.w	r3, #0
 80019f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a02:	4690      	mov	r8, r2
 8001a04:	4699      	mov	r9, r3
 8001a06:	4623      	mov	r3, r4
 8001a08:	eb18 0303 	adds.w	r3, r8, r3
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	462b      	mov	r3, r5
 8001a10:	eb49 0303 	adc.w	r3, r9, r3
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a22:	4629      	mov	r1, r5
 8001a24:	024b      	lsls	r3, r1, #9
 8001a26:	4620      	mov	r0, r4
 8001a28:	4629      	mov	r1, r5
 8001a2a:	4604      	mov	r4, r0
 8001a2c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001a30:	4601      	mov	r1, r0
 8001a32:	024a      	lsls	r2, r1, #9
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a44:	f7fe fb9a 	bl	800017c <__aeabi_uldivmod>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	647b      	str	r3, [r7, #68]	; 0x44
 8001a50:	e055      	b.n	8001afe <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a54:	2200      	movs	r2, #0
 8001a56:	623b      	str	r3, [r7, #32]
 8001a58:	627a      	str	r2, [r7, #36]	; 0x24
 8001a5a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a5e:	4642      	mov	r2, r8
 8001a60:	464b      	mov	r3, r9
 8001a62:	f04f 0000 	mov.w	r0, #0
 8001a66:	f04f 0100 	mov.w	r1, #0
 8001a6a:	0159      	lsls	r1, r3, #5
 8001a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a70:	0150      	lsls	r0, r2, #5
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	46c4      	mov	ip, r8
 8001a78:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	4649      	mov	r1, r9
 8001a80:	468c      	mov	ip, r1
 8001a82:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001a86:	f04f 0200 	mov.w	r2, #0
 8001a8a:	f04f 0300 	mov.w	r3, #0
 8001a8e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a92:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a96:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a9a:	ebb2 040a 	subs.w	r4, r2, sl
 8001a9e:	eb63 050b 	sbc.w	r5, r3, fp
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	00eb      	lsls	r3, r5, #3
 8001aac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ab0:	00e2      	lsls	r2, r4, #3
 8001ab2:	4614      	mov	r4, r2
 8001ab4:	461d      	mov	r5, r3
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	18e3      	adds	r3, r4, r3
 8001aba:	603b      	str	r3, [r7, #0]
 8001abc:	460b      	mov	r3, r1
 8001abe:	eb45 0303 	adc.w	r3, r5, r3
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	f04f 0300 	mov.w	r3, #0
 8001acc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ad0:	4629      	mov	r1, r5
 8001ad2:	028b      	lsls	r3, r1, #10
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	4629      	mov	r1, r5
 8001ad8:	4604      	mov	r4, r0
 8001ada:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001ade:	4601      	mov	r1, r0
 8001ae0:	028a      	lsls	r2, r1, #10
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae8:	2200      	movs	r2, #0
 8001aea:	61bb      	str	r3, [r7, #24]
 8001aec:	61fa      	str	r2, [r7, #28]
 8001aee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001af2:	f7fe fb43 	bl	800017c <__aeabi_uldivmod>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4613      	mov	r3, r2
 8001afc:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8001afe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b00:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001b02:	e00d      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001b04:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	0b5b      	lsrs	r3, r3, #13
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b12:	3301      	adds	r3, #1
 8001b14:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001b1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3748      	adds	r7, #72	; 0x48
 8001b26:	46bd      	mov	sp, r7
 8001b28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	00f42400 	.word	0x00f42400
 8001b34:	007a1200 	.word	0x007a1200
 8001b38:	080039dc 	.word	0x080039dc

08001b3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b40:	4b02      	ldr	r3, [pc, #8]	; (8001b4c <HAL_RCC_GetHCLKFreq+0x10>)
 8001b42:	681b      	ldr	r3, [r3, #0]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	20000010 	.word	0x20000010

08001b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b54:	f7ff fff2 	bl	8001b3c <HAL_RCC_GetHCLKFreq>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4b05      	ldr	r3, [pc, #20]	; (8001b70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	4903      	ldr	r1, [pc, #12]	; (8001b74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b66:	5ccb      	ldrb	r3, [r1, r3]
 8001b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40023800 	.word	0x40023800
 8001b74:	080039f8 	.word	0x080039f8

08001b78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b7c:	f7ff ffde 	bl	8001b3c <HAL_RCC_GetHCLKFreq>
 8001b80:	4602      	mov	r2, r0
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	0adb      	lsrs	r3, r3, #11
 8001b88:	f003 0307 	and.w	r3, r3, #7
 8001b8c:	4903      	ldr	r1, [pc, #12]	; (8001b9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b8e:	5ccb      	ldrb	r3, [r1, r3]
 8001b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	080039f8 	.word	0x080039f8

08001ba0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b087      	sub	sp, #28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ba8:	2300      	movs	r3, #0
 8001baa:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001bac:	4b29      	ldr	r3, [pc, #164]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d12c      	bne.n	8001c12 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001bb8:	4b26      	ldr	r3, [pc, #152]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d005      	beq.n	8001bd0 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001bc4:	4b24      	ldr	r3, [pc, #144]	; (8001c58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	e016      	b.n	8001bfe <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bd0:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	4a1f      	ldr	r2, [pc, #124]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bda:	6253      	str	r3, [r2, #36]	; 0x24
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001be8:	4b1b      	ldr	r3, [pc, #108]	; (8001c58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001bf0:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bf2:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf6:	4a17      	ldr	r2, [pc, #92]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bfc:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001c04:	d105      	bne.n	8001c12 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001c0c:	d101      	bne.n	8001c12 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001c0e:	2301      	movs	r3, #1
 8001c10:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d105      	bne.n	8001c24 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001c18:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0f      	ldr	r2, [pc, #60]	; (8001c5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c1e:	f043 0304 	orr.w	r3, r3, #4
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f023 0201 	bic.w	r2, r3, #1
 8001c2c:	490b      	ldr	r1, [pc, #44]	; (8001c5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c34:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d001      	beq.n	8001c46 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	371c      	adds	r7, #28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bc80      	pop	{r7}
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40007000 	.word	0x40007000
 8001c5c:	40023c00 	.word	0x40023c00

08001c60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e07b      	b.n	8001d6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d108      	bne.n	8001c8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001c82:	d009      	beq.n	8001c98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	61da      	str	r2, [r3, #28]
 8001c8a:	e005      	b.n	8001c98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d106      	bne.n	8001cb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7fe fd1a 	bl	80006ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2202      	movs	r2, #2
 8001cbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001cce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cea:	431a      	orrs	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	431a      	orrs	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d1c:	ea42 0103 	orr.w	r1, r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d24:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	0c1b      	lsrs	r3, r3, #16
 8001d36:	f003 0104 	and.w	r1, r3, #4
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3e:	f003 0210 	and.w	r2, r3, #16
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	69da      	ldr	r2, [r3, #28]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
 8001d80:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_SPI_TransmitReceive_IT+0x20>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e075      	b.n	8001e80 <HAL_SPI_TransmitReceive_IT+0x10c>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001da2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001daa:	7dbb      	ldrb	r3, [r7, #22]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d00d      	beq.n	8001dcc <HAL_SPI_TransmitReceive_IT+0x58>
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001db6:	d106      	bne.n	8001dc6 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d102      	bne.n	8001dc6 <HAL_SPI_TransmitReceive_IT+0x52>
 8001dc0:	7dbb      	ldrb	r3, [r7, #22]
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d002      	beq.n	8001dcc <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001dca:	e054      	b.n	8001e76 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d005      	beq.n	8001dde <HAL_SPI_TransmitReceive_IT+0x6a>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d002      	beq.n	8001dde <HAL_SPI_TransmitReceive_IT+0x6a>
 8001dd8:	887b      	ldrh	r3, [r7, #2]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d102      	bne.n	8001de4 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001de2:	e048      	b.n	8001e76 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b04      	cmp	r3, #4
 8001dee:	d003      	beq.n	8001df8 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2205      	movs	r2, #5
 8001df4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	887a      	ldrh	r2, [r7, #2]
 8001e08:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	887a      	ldrh	r2, [r7, #2]
 8001e0e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	887a      	ldrh	r2, [r7, #2]
 8001e1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	887a      	ldrh	r2, [r7, #2]
 8001e20:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d006      	beq.n	8001e38 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	4a17      	ldr	r2, [pc, #92]	; (8001e8c <HAL_SPI_TransmitReceive_IT+0x118>)
 8001e2e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4a17      	ldr	r2, [pc, #92]	; (8001e90 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8001e34:	645a      	str	r2, [r3, #68]	; 0x44
 8001e36:	e005      	b.n	8001e44 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	4a16      	ldr	r2, [pc, #88]	; (8001e94 <HAL_SPI_TransmitReceive_IT+0x120>)
 8001e3c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	4a15      	ldr	r2, [pc, #84]	; (8001e98 <HAL_SPI_TransmitReceive_IT+0x124>)
 8001e42:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8001e52:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e5e:	2b40      	cmp	r3, #64	; 0x40
 8001e60:	d008      	beq.n	8001e74 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	e000      	b.n	8001e76 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8001e74:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001e7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	371c      	adds	r7, #28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	080021ad 	.word	0x080021ad
 8001e90:	0800220d 	.word	0x0800220d
 8001e94:	080020e9 	.word	0x080020e9
 8001e98:	0800214d 	.word	0x0800214d

08001e9c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	099b      	lsrs	r3, r3, #6
 8001eb8:	f003 0301 	and.w	r3, r3, #1
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10f      	bne.n	8001ee0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00a      	beq.n	8001ee0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	099b      	lsrs	r3, r3, #6
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d004      	beq.n	8001ee0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	4798      	blx	r3
    return;
 8001ede:	e0d7      	b.n	8002090 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	085b      	lsrs	r3, r3, #1
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00a      	beq.n	8001f02 <HAL_SPI_IRQHandler+0x66>
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	09db      	lsrs	r3, r3, #7
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d004      	beq.n	8001f02 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	4798      	blx	r3
    return;
 8001f00:	e0c6      	b.n	8002090 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	095b      	lsrs	r3, r3, #5
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d10c      	bne.n	8001f28 <HAL_SPI_IRQHandler+0x8c>
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	099b      	lsrs	r3, r3, #6
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d106      	bne.n	8001f28 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	0a1b      	lsrs	r3, r3, #8
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	f000 80b4 	beq.w	8002090 <HAL_SPI_IRQHandler+0x1f4>
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	095b      	lsrs	r3, r3, #5
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 80ad 	beq.w	8002090 <HAL_SPI_IRQHandler+0x1f4>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#endif /* SPI_CR2_FRF */
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	099b      	lsrs	r3, r3, #6
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d023      	beq.n	8001f8a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b03      	cmp	r3, #3
 8001f4c:	d011      	beq.n	8001f72 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f52:	f043 0204 	orr.w	r2, r3, #4
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	e00b      	b.n	8001f8a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	693b      	ldr	r3, [r7, #16]
        return;
 8001f88:	e082      	b.n	8002090 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	095b      	lsrs	r3, r3, #5
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d014      	beq.n	8001fc0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f9a:	f043 0201 	orr.w	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
#if defined(SPI_CR2_FRF)
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	0a1b      	lsrs	r3, r3, #8
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00c      	beq.n	8001fe6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd0:	f043 0208 	orr.w	r2, r3, #8
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
    }
#endif /* SPI_CR2_FRF */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d04f      	beq.n	800208e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001ffc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d104      	bne.n	800201a <HAL_SPI_IRQHandler+0x17e>
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d034      	beq.n	8002084 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 0203 	bic.w	r2, r2, #3
 8002028:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202e:	2b00      	cmp	r3, #0
 8002030:	d011      	beq.n	8002056 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002036:	4a18      	ldr	r2, [pc, #96]	; (8002098 <HAL_SPI_IRQHandler+0x1fc>)
 8002038:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fe57 	bl	8000cf2 <HAL_DMA_Abort_IT>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800204e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800205a:	2b00      	cmp	r3, #0
 800205c:	d016      	beq.n	800208c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002062:	4a0d      	ldr	r2, [pc, #52]	; (8002098 <HAL_SPI_IRQHandler+0x1fc>)
 8002064:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe fe41 	bl	8000cf2 <HAL_DMA_Abort_IT>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002082:	e003      	b.n	800208c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f812 	bl	80020ae <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800208a:	e000      	b.n	800208e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800208c:	bf00      	nop
    return;
 800208e:	bf00      	nop
  }
}
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	080020c1 	.word	0x080020c1

0800209c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr

080020ae <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr

080020c0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020cc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	f7ff ffe7 	bl	80020ae <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80020e0:	bf00      	nop
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f103 020c 	add.w	r2, r3, #12
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020fc:	7812      	ldrb	r2, [r2, #0]
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002110:	b29b      	uxth	r3, r3
 8002112:	3b01      	subs	r3, #1
 8002114:	b29a      	uxth	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800211e:	b29b      	uxth	r3, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	d10f      	bne.n	8002144 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002132:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002138:	b29b      	uxth	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d102      	bne.n	8002144 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f95e 	bl	8002400 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	330c      	adds	r3, #12
 800215e:	7812      	ldrb	r2, [r2, #0]
 8002160:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002170:	b29b      	uxth	r3, r3
 8002172:	3b01      	subs	r3, #1
 8002174:	b29a      	uxth	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800217e:	b29b      	uxth	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10f      	bne.n	80021a4 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002192:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002198:	b29b      	uxth	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d102      	bne.n	80021a4 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f92e 	bl	8002400 <SPI_CloseRxTx_ISR>
    }
  }
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021be:	b292      	uxth	r2, r2
 80021c0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021c6:	1c9a      	adds	r2, r3, #2
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	3b01      	subs	r3, #1
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021de:	b29b      	uxth	r3, r3
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d10f      	bne.n	8002204 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021f2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d102      	bne.n	8002204 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 f8fe 	bl	8002400 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002218:	881a      	ldrh	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	1c9a      	adds	r2, r3, #2
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800222e:	b29b      	uxth	r3, r3
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800223c:	b29b      	uxth	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10f      	bne.n	8002262 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002250:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002256:	b29b      	uxth	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	d102      	bne.n	8002262 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f8cf 	bl	8002400 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	603b      	str	r3, [r7, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800227c:	f7fe fc22 	bl	8000ac4 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002284:	1a9b      	subs	r3, r3, r2
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	4413      	add	r3, r2
 800228a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800228c:	f7fe fc1a 	bl	8000ac4 <HAL_GetTick>
 8002290:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002292:	4b39      	ldr	r3, [pc, #228]	; (8002378 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	015b      	lsls	r3, r3, #5
 8002298:	0d1b      	lsrs	r3, r3, #20
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	fb02 f303 	mul.w	r3, r2, r3
 80022a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80022a2:	e054      	b.n	800234e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022aa:	d050      	beq.n	800234e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80022ac:	f7fe fc0a 	bl	8000ac4 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	69fa      	ldr	r2, [r7, #28]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d902      	bls.n	80022c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d13d      	bne.n	800233e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80022d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80022da:	d111      	bne.n	8002300 <SPI_WaitFlagStateUntilTimeout+0x94>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022e4:	d004      	beq.n	80022f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022ee:	d107      	bne.n	8002300 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002308:	d10f      	bne.n	800232a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002328:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e017      	b.n	800236e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3b01      	subs	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4013      	ands	r3, r2
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	429a      	cmp	r2, r3
 800235c:	bf0c      	ite	eq
 800235e:	2301      	moveq	r3, #1
 8002360:	2300      	movne	r3, #0
 8002362:	b2db      	uxtb	r3, r3
 8002364:	461a      	mov	r2, r3
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	429a      	cmp	r2, r3
 800236a:	d19b      	bne.n	80022a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3720      	adds	r7, #32
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000010 	.word	0x20000010

0800237c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af02      	add	r7, sp, #8
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002388:	4b1b      	ldr	r3, [pc, #108]	; (80023f8 <SPI_EndRxTxTransaction+0x7c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a1b      	ldr	r2, [pc, #108]	; (80023fc <SPI_EndRxTxTransaction+0x80>)
 800238e:	fba2 2303 	umull	r2, r3, r2, r3
 8002392:	0d5b      	lsrs	r3, r3, #21
 8002394:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002398:	fb02 f303 	mul.w	r3, r2, r3
 800239c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023a6:	d112      	bne.n	80023ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	9300      	str	r3, [sp, #0]
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	2200      	movs	r2, #0
 80023b0:	2180      	movs	r1, #128	; 0x80
 80023b2:	68f8      	ldr	r0, [r7, #12]
 80023b4:	f7ff ff5a 	bl	800226c <SPI_WaitFlagStateUntilTimeout>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d016      	beq.n	80023ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c2:	f043 0220 	orr.w	r2, r3, #32
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e00f      	b.n	80023ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00a      	beq.n	80023ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	3b01      	subs	r3, #1
 80023d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023e4:	2b80      	cmp	r3, #128	; 0x80
 80023e6:	d0f2      	beq.n	80023ce <SPI_EndRxTxTransaction+0x52>
 80023e8:	e000      	b.n	80023ec <SPI_EndRxTxTransaction+0x70>
        break;
 80023ea:	bf00      	nop
  }

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000010 	.word	0x20000010
 80023fc:	165e9f81 	.word	0x165e9f81

08002400 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8002408:	4b35      	ldr	r3, [pc, #212]	; (80024e0 <SPI_CloseRxTx_ISR+0xe0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a35      	ldr	r2, [pc, #212]	; (80024e4 <SPI_CloseRxTx_ISR+0xe4>)
 800240e:	fba2 2303 	umull	r2, r3, r2, r3
 8002412:	0a5b      	lsrs	r3, r3, #9
 8002414:	2264      	movs	r2, #100	; 0x64
 8002416:	fb02 f303 	mul.w	r3, r2, r3
 800241a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800241c:	f7fe fb52 	bl	8000ac4 <HAL_GetTick>
 8002420:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 0220 	bic.w	r2, r2, #32
 8002430:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d106      	bne.n	8002446 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800243c:	f043 0220 	orr.w	r2, r3, #32
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002444:	e009      	b.n	800245a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	3b01      	subs	r3, #1
 800244a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0eb      	beq.n	8002432 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	2164      	movs	r1, #100	; 0x64
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff ff8c 	bl	800237c <SPI_EndRxTxTransaction>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d005      	beq.n	8002476 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800246e:	f043 0220 	orr.w	r2, r3, #32
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10a      	bne.n	8002494 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002498:	2b00      	cmp	r3, #0
 800249a:	d115      	bne.n	80024c8 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d107      	bne.n	80024b8 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff fdf3 	bl	800209c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80024b6:	e00e      	b.n	80024d6 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7fd ffdf 	bl	8000484 <HAL_SPI_TxRxCpltCallback>
}
 80024c6:	e006      	b.n	80024d6 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff fdec 	bl	80020ae <HAL_SPI_ErrorCallback>
}
 80024d6:	bf00      	nop
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000010 	.word	0x20000010
 80024e4:	057619f1 	.word	0x057619f1

080024e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e042      	b.n	8002580 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d106      	bne.n	8002514 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe f938 	bl	8000784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2224      	movs	r2, #36	; 0x24
 8002518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800252a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 f91d 	bl	800276c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002540:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	695a      	ldr	r2, [r3, #20]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002550:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68da      	ldr	r2, [r3, #12]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002560:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2220      	movs	r2, #32
 800256c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2220      	movs	r2, #32
 8002574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08a      	sub	sp, #40	; 0x28
 800258c:	af02      	add	r7, sp, #8
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	603b      	str	r3, [r7, #0]
 8002594:	4613      	mov	r3, r2
 8002596:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	2b20      	cmp	r3, #32
 80025a6:	d16d      	bne.n	8002684 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d002      	beq.n	80025b4 <HAL_UART_Transmit+0x2c>
 80025ae:	88fb      	ldrh	r3, [r7, #6]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e066      	b.n	8002686 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2221      	movs	r2, #33	; 0x21
 80025c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025c6:	f7fe fa7d 	bl	8000ac4 <HAL_GetTick>
 80025ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	88fa      	ldrh	r2, [r7, #6]
 80025d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	88fa      	ldrh	r2, [r7, #6]
 80025d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025e0:	d108      	bne.n	80025f4 <HAL_UART_Transmit+0x6c>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d104      	bne.n	80025f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025ea:	2300      	movs	r3, #0
 80025ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	61bb      	str	r3, [r7, #24]
 80025f2:	e003      	b.n	80025fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80025fc:	e02a      	b.n	8002654 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2200      	movs	r2, #0
 8002606:	2180      	movs	r1, #128	; 0x80
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f000 f840 	bl	800268e <UART_WaitOnFlagUntilTimeout>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e036      	b.n	8002686 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10b      	bne.n	8002636 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	461a      	mov	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800262c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	3302      	adds	r3, #2
 8002632:	61bb      	str	r3, [r7, #24]
 8002634:	e007      	b.n	8002646 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	781a      	ldrb	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	3301      	adds	r3, #1
 8002644:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800264a:	b29b      	uxth	r3, r3
 800264c:	3b01      	subs	r3, #1
 800264e:	b29a      	uxth	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002658:	b29b      	uxth	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1cf      	bne.n	80025fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	2200      	movs	r2, #0
 8002666:	2140      	movs	r1, #64	; 0x40
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 f810 	bl	800268e <UART_WaitOnFlagUntilTimeout>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e006      	b.n	8002686 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2220      	movs	r2, #32
 800267c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	e000      	b.n	8002686 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002684:	2302      	movs	r3, #2
  }
}
 8002686:	4618      	mov	r0, r3
 8002688:	3720      	adds	r7, #32
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b090      	sub	sp, #64	; 0x40
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	603b      	str	r3, [r7, #0]
 800269a:	4613      	mov	r3, r2
 800269c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800269e:	e050      	b.n	8002742 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026a6:	d04c      	beq.n	8002742 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d007      	beq.n	80026be <UART_WaitOnFlagUntilTimeout+0x30>
 80026ae:	f7fe fa09 	bl	8000ac4 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d241      	bcs.n	8002742 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	330c      	adds	r3, #12
 80026c4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026c8:	e853 3f00 	ldrex	r3, [r3]
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80026ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80026d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	330c      	adds	r3, #12
 80026dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026de:	637a      	str	r2, [r7, #52]	; 0x34
 80026e0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80026e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026e6:	e841 2300 	strex	r3, r2, [r1]
 80026ea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80026ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1e5      	bne.n	80026be <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	3314      	adds	r3, #20
 80026f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	e853 3f00 	ldrex	r3, [r3]
 8002700:	613b      	str	r3, [r7, #16]
   return(result);
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	f023 0301 	bic.w	r3, r3, #1
 8002708:	63bb      	str	r3, [r7, #56]	; 0x38
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	3314      	adds	r3, #20
 8002710:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002712:	623a      	str	r2, [r7, #32]
 8002714:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002716:	69f9      	ldr	r1, [r7, #28]
 8002718:	6a3a      	ldr	r2, [r7, #32]
 800271a:	e841 2300 	strex	r3, r2, [r1]
 800271e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1e5      	bne.n	80026f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2220      	movs	r2, #32
 800272a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2220      	movs	r2, #32
 8002732:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e00f      	b.n	8002762 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	4013      	ands	r3, r2
 800274c:	68ba      	ldr	r2, [r7, #8]
 800274e:	429a      	cmp	r2, r3
 8002750:	bf0c      	ite	eq
 8002752:	2301      	moveq	r3, #1
 8002754:	2300      	movne	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	461a      	mov	r2, r3
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	429a      	cmp	r2, r3
 800275e:	d09f      	beq.n	80026a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3740      	adds	r7, #64	; 0x40
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
	...

0800276c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	431a      	orrs	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	431a      	orrs	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	4313      	orrs	r3, r2
 80027a0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80027ac:	f023 030c 	bic.w	r3, r3, #12
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	6812      	ldr	r2, [r2, #0]
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	430b      	orrs	r3, r1
 80027b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	699a      	ldr	r2, [r3, #24]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a55      	ldr	r2, [pc, #340]	; (800292c <UART_SetConfig+0x1c0>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d103      	bne.n	80027e2 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80027da:	f7ff f9cd 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	e002      	b.n	80027e8 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80027e2:	f7ff f9b5 	bl	8001b50 <HAL_RCC_GetPCLK1Freq>
 80027e6:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	69db      	ldr	r3, [r3, #28]
 80027ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027f0:	d14c      	bne.n	800288c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	009a      	lsls	r2, r3, #2
 80027fc:	441a      	add	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fbb2 f3f3 	udiv	r3, r2, r3
 8002808:	4a49      	ldr	r2, [pc, #292]	; (8002930 <UART_SetConfig+0x1c4>)
 800280a:	fba2 2303 	umull	r2, r3, r2, r3
 800280e:	095b      	lsrs	r3, r3, #5
 8002810:	0119      	lsls	r1, r3, #4
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4613      	mov	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	009a      	lsls	r2, r3, #2
 800281c:	441a      	add	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	fbb2 f2f3 	udiv	r2, r2, r3
 8002828:	4b41      	ldr	r3, [pc, #260]	; (8002930 <UART_SetConfig+0x1c4>)
 800282a:	fba3 0302 	umull	r0, r3, r3, r2
 800282e:	095b      	lsrs	r3, r3, #5
 8002830:	2064      	movs	r0, #100	; 0x64
 8002832:	fb00 f303 	mul.w	r3, r0, r3
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	3332      	adds	r3, #50	; 0x32
 800283c:	4a3c      	ldr	r2, [pc, #240]	; (8002930 <UART_SetConfig+0x1c4>)
 800283e:	fba2 2303 	umull	r2, r3, r2, r3
 8002842:	095b      	lsrs	r3, r3, #5
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800284a:	4419      	add	r1, r3
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	009a      	lsls	r2, r3, #2
 8002856:	441a      	add	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002862:	4b33      	ldr	r3, [pc, #204]	; (8002930 <UART_SetConfig+0x1c4>)
 8002864:	fba3 0302 	umull	r0, r3, r3, r2
 8002868:	095b      	lsrs	r3, r3, #5
 800286a:	2064      	movs	r0, #100	; 0x64
 800286c:	fb00 f303 	mul.w	r3, r0, r3
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	3332      	adds	r3, #50	; 0x32
 8002876:	4a2e      	ldr	r2, [pc, #184]	; (8002930 <UART_SetConfig+0x1c4>)
 8002878:	fba2 2303 	umull	r2, r3, r2, r3
 800287c:	095b      	lsrs	r3, r3, #5
 800287e:	f003 0207 	and.w	r2, r3, #7
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	440a      	add	r2, r1
 8002888:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800288a:	e04a      	b.n	8002922 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	009a      	lsls	r2, r3, #2
 8002896:	441a      	add	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a2:	4a23      	ldr	r2, [pc, #140]	; (8002930 <UART_SetConfig+0x1c4>)
 80028a4:	fba2 2303 	umull	r2, r3, r2, r3
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	0119      	lsls	r1, r3, #4
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	009a      	lsls	r2, r3, #2
 80028b6:	441a      	add	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	fbb2 f2f3 	udiv	r2, r2, r3
 80028c2:	4b1b      	ldr	r3, [pc, #108]	; (8002930 <UART_SetConfig+0x1c4>)
 80028c4:	fba3 0302 	umull	r0, r3, r3, r2
 80028c8:	095b      	lsrs	r3, r3, #5
 80028ca:	2064      	movs	r0, #100	; 0x64
 80028cc:	fb00 f303 	mul.w	r3, r0, r3
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	3332      	adds	r3, #50	; 0x32
 80028d6:	4a16      	ldr	r2, [pc, #88]	; (8002930 <UART_SetConfig+0x1c4>)
 80028d8:	fba2 2303 	umull	r2, r3, r2, r3
 80028dc:	095b      	lsrs	r3, r3, #5
 80028de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028e2:	4419      	add	r1, r3
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4613      	mov	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	009a      	lsls	r2, r3, #2
 80028ee:	441a      	add	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80028fa:	4b0d      	ldr	r3, [pc, #52]	; (8002930 <UART_SetConfig+0x1c4>)
 80028fc:	fba3 0302 	umull	r0, r3, r3, r2
 8002900:	095b      	lsrs	r3, r3, #5
 8002902:	2064      	movs	r0, #100	; 0x64
 8002904:	fb00 f303 	mul.w	r3, r0, r3
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	011b      	lsls	r3, r3, #4
 800290c:	3332      	adds	r3, #50	; 0x32
 800290e:	4a08      	ldr	r2, [pc, #32]	; (8002930 <UART_SetConfig+0x1c4>)
 8002910:	fba2 2303 	umull	r2, r3, r2, r3
 8002914:	095b      	lsrs	r3, r3, #5
 8002916:	f003 020f 	and.w	r2, r3, #15
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	440a      	add	r2, r1
 8002920:	609a      	str	r2, [r3, #8]
}
 8002922:	bf00      	nop
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40013800 	.word	0x40013800
 8002930:	51eb851f 	.word	0x51eb851f

08002934 <__errno>:
 8002934:	4b01      	ldr	r3, [pc, #4]	; (800293c <__errno+0x8>)
 8002936:	6818      	ldr	r0, [r3, #0]
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	2000001c 	.word	0x2000001c

08002940 <__libc_init_array>:
 8002940:	b570      	push	{r4, r5, r6, lr}
 8002942:	2600      	movs	r6, #0
 8002944:	4d0c      	ldr	r5, [pc, #48]	; (8002978 <__libc_init_array+0x38>)
 8002946:	4c0d      	ldr	r4, [pc, #52]	; (800297c <__libc_init_array+0x3c>)
 8002948:	1b64      	subs	r4, r4, r5
 800294a:	10a4      	asrs	r4, r4, #2
 800294c:	42a6      	cmp	r6, r4
 800294e:	d109      	bne.n	8002964 <__libc_init_array+0x24>
 8002950:	f001 f82c 	bl	80039ac <_init>
 8002954:	2600      	movs	r6, #0
 8002956:	4d0a      	ldr	r5, [pc, #40]	; (8002980 <__libc_init_array+0x40>)
 8002958:	4c0a      	ldr	r4, [pc, #40]	; (8002984 <__libc_init_array+0x44>)
 800295a:	1b64      	subs	r4, r4, r5
 800295c:	10a4      	asrs	r4, r4, #2
 800295e:	42a6      	cmp	r6, r4
 8002960:	d105      	bne.n	800296e <__libc_init_array+0x2e>
 8002962:	bd70      	pop	{r4, r5, r6, pc}
 8002964:	f855 3b04 	ldr.w	r3, [r5], #4
 8002968:	4798      	blx	r3
 800296a:	3601      	adds	r6, #1
 800296c:	e7ee      	b.n	800294c <__libc_init_array+0xc>
 800296e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002972:	4798      	blx	r3
 8002974:	3601      	adds	r6, #1
 8002976:	e7f2      	b.n	800295e <__libc_init_array+0x1e>
 8002978:	08003aa0 	.word	0x08003aa0
 800297c:	08003aa0 	.word	0x08003aa0
 8002980:	08003aa0 	.word	0x08003aa0
 8002984:	08003aa4 	.word	0x08003aa4

08002988 <memset>:
 8002988:	4603      	mov	r3, r0
 800298a:	4402      	add	r2, r0
 800298c:	4293      	cmp	r3, r2
 800298e:	d100      	bne.n	8002992 <memset+0xa>
 8002990:	4770      	bx	lr
 8002992:	f803 1b01 	strb.w	r1, [r3], #1
 8002996:	e7f9      	b.n	800298c <memset+0x4>

08002998 <iprintf>:
 8002998:	b40f      	push	{r0, r1, r2, r3}
 800299a:	4b0a      	ldr	r3, [pc, #40]	; (80029c4 <iprintf+0x2c>)
 800299c:	b513      	push	{r0, r1, r4, lr}
 800299e:	681c      	ldr	r4, [r3, #0]
 80029a0:	b124      	cbz	r4, 80029ac <iprintf+0x14>
 80029a2:	69a3      	ldr	r3, [r4, #24]
 80029a4:	b913      	cbnz	r3, 80029ac <iprintf+0x14>
 80029a6:	4620      	mov	r0, r4
 80029a8:	f000 fa5a 	bl	8002e60 <__sinit>
 80029ac:	ab05      	add	r3, sp, #20
 80029ae:	4620      	mov	r0, r4
 80029b0:	9a04      	ldr	r2, [sp, #16]
 80029b2:	68a1      	ldr	r1, [r4, #8]
 80029b4:	9301      	str	r3, [sp, #4]
 80029b6:	f000 fc5d 	bl	8003274 <_vfiprintf_r>
 80029ba:	b002      	add	sp, #8
 80029bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029c0:	b004      	add	sp, #16
 80029c2:	4770      	bx	lr
 80029c4:	2000001c 	.word	0x2000001c

080029c8 <_puts_r>:
 80029c8:	b570      	push	{r4, r5, r6, lr}
 80029ca:	460e      	mov	r6, r1
 80029cc:	4605      	mov	r5, r0
 80029ce:	b118      	cbz	r0, 80029d8 <_puts_r+0x10>
 80029d0:	6983      	ldr	r3, [r0, #24]
 80029d2:	b90b      	cbnz	r3, 80029d8 <_puts_r+0x10>
 80029d4:	f000 fa44 	bl	8002e60 <__sinit>
 80029d8:	69ab      	ldr	r3, [r5, #24]
 80029da:	68ac      	ldr	r4, [r5, #8]
 80029dc:	b913      	cbnz	r3, 80029e4 <_puts_r+0x1c>
 80029de:	4628      	mov	r0, r5
 80029e0:	f000 fa3e 	bl	8002e60 <__sinit>
 80029e4:	4b2c      	ldr	r3, [pc, #176]	; (8002a98 <_puts_r+0xd0>)
 80029e6:	429c      	cmp	r4, r3
 80029e8:	d120      	bne.n	8002a2c <_puts_r+0x64>
 80029ea:	686c      	ldr	r4, [r5, #4]
 80029ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80029ee:	07db      	lsls	r3, r3, #31
 80029f0:	d405      	bmi.n	80029fe <_puts_r+0x36>
 80029f2:	89a3      	ldrh	r3, [r4, #12]
 80029f4:	0598      	lsls	r0, r3, #22
 80029f6:	d402      	bmi.n	80029fe <_puts_r+0x36>
 80029f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029fa:	f000 facf 	bl	8002f9c <__retarget_lock_acquire_recursive>
 80029fe:	89a3      	ldrh	r3, [r4, #12]
 8002a00:	0719      	lsls	r1, r3, #28
 8002a02:	d51d      	bpl.n	8002a40 <_puts_r+0x78>
 8002a04:	6923      	ldr	r3, [r4, #16]
 8002a06:	b1db      	cbz	r3, 8002a40 <_puts_r+0x78>
 8002a08:	3e01      	subs	r6, #1
 8002a0a:	68a3      	ldr	r3, [r4, #8]
 8002a0c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002a10:	3b01      	subs	r3, #1
 8002a12:	60a3      	str	r3, [r4, #8]
 8002a14:	bb39      	cbnz	r1, 8002a66 <_puts_r+0x9e>
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	da38      	bge.n	8002a8c <_puts_r+0xc4>
 8002a1a:	4622      	mov	r2, r4
 8002a1c:	210a      	movs	r1, #10
 8002a1e:	4628      	mov	r0, r5
 8002a20:	f000 f848 	bl	8002ab4 <__swbuf_r>
 8002a24:	3001      	adds	r0, #1
 8002a26:	d011      	beq.n	8002a4c <_puts_r+0x84>
 8002a28:	250a      	movs	r5, #10
 8002a2a:	e011      	b.n	8002a50 <_puts_r+0x88>
 8002a2c:	4b1b      	ldr	r3, [pc, #108]	; (8002a9c <_puts_r+0xd4>)
 8002a2e:	429c      	cmp	r4, r3
 8002a30:	d101      	bne.n	8002a36 <_puts_r+0x6e>
 8002a32:	68ac      	ldr	r4, [r5, #8]
 8002a34:	e7da      	b.n	80029ec <_puts_r+0x24>
 8002a36:	4b1a      	ldr	r3, [pc, #104]	; (8002aa0 <_puts_r+0xd8>)
 8002a38:	429c      	cmp	r4, r3
 8002a3a:	bf08      	it	eq
 8002a3c:	68ec      	ldreq	r4, [r5, #12]
 8002a3e:	e7d5      	b.n	80029ec <_puts_r+0x24>
 8002a40:	4621      	mov	r1, r4
 8002a42:	4628      	mov	r0, r5
 8002a44:	f000 f888 	bl	8002b58 <__swsetup_r>
 8002a48:	2800      	cmp	r0, #0
 8002a4a:	d0dd      	beq.n	8002a08 <_puts_r+0x40>
 8002a4c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002a50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a52:	07da      	lsls	r2, r3, #31
 8002a54:	d405      	bmi.n	8002a62 <_puts_r+0x9a>
 8002a56:	89a3      	ldrh	r3, [r4, #12]
 8002a58:	059b      	lsls	r3, r3, #22
 8002a5a:	d402      	bmi.n	8002a62 <_puts_r+0x9a>
 8002a5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a5e:	f000 fa9e 	bl	8002f9e <__retarget_lock_release_recursive>
 8002a62:	4628      	mov	r0, r5
 8002a64:	bd70      	pop	{r4, r5, r6, pc}
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	da04      	bge.n	8002a74 <_puts_r+0xac>
 8002a6a:	69a2      	ldr	r2, [r4, #24]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	dc06      	bgt.n	8002a7e <_puts_r+0xb6>
 8002a70:	290a      	cmp	r1, #10
 8002a72:	d004      	beq.n	8002a7e <_puts_r+0xb6>
 8002a74:	6823      	ldr	r3, [r4, #0]
 8002a76:	1c5a      	adds	r2, r3, #1
 8002a78:	6022      	str	r2, [r4, #0]
 8002a7a:	7019      	strb	r1, [r3, #0]
 8002a7c:	e7c5      	b.n	8002a0a <_puts_r+0x42>
 8002a7e:	4622      	mov	r2, r4
 8002a80:	4628      	mov	r0, r5
 8002a82:	f000 f817 	bl	8002ab4 <__swbuf_r>
 8002a86:	3001      	adds	r0, #1
 8002a88:	d1bf      	bne.n	8002a0a <_puts_r+0x42>
 8002a8a:	e7df      	b.n	8002a4c <_puts_r+0x84>
 8002a8c:	250a      	movs	r5, #10
 8002a8e:	6823      	ldr	r3, [r4, #0]
 8002a90:	1c5a      	adds	r2, r3, #1
 8002a92:	6022      	str	r2, [r4, #0]
 8002a94:	701d      	strb	r5, [r3, #0]
 8002a96:	e7db      	b.n	8002a50 <_puts_r+0x88>
 8002a98:	08003a24 	.word	0x08003a24
 8002a9c:	08003a44 	.word	0x08003a44
 8002aa0:	08003a04 	.word	0x08003a04

08002aa4 <puts>:
 8002aa4:	4b02      	ldr	r3, [pc, #8]	; (8002ab0 <puts+0xc>)
 8002aa6:	4601      	mov	r1, r0
 8002aa8:	6818      	ldr	r0, [r3, #0]
 8002aaa:	f7ff bf8d 	b.w	80029c8 <_puts_r>
 8002aae:	bf00      	nop
 8002ab0:	2000001c 	.word	0x2000001c

08002ab4 <__swbuf_r>:
 8002ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab6:	460e      	mov	r6, r1
 8002ab8:	4614      	mov	r4, r2
 8002aba:	4605      	mov	r5, r0
 8002abc:	b118      	cbz	r0, 8002ac6 <__swbuf_r+0x12>
 8002abe:	6983      	ldr	r3, [r0, #24]
 8002ac0:	b90b      	cbnz	r3, 8002ac6 <__swbuf_r+0x12>
 8002ac2:	f000 f9cd 	bl	8002e60 <__sinit>
 8002ac6:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <__swbuf_r+0x98>)
 8002ac8:	429c      	cmp	r4, r3
 8002aca:	d12b      	bne.n	8002b24 <__swbuf_r+0x70>
 8002acc:	686c      	ldr	r4, [r5, #4]
 8002ace:	69a3      	ldr	r3, [r4, #24]
 8002ad0:	60a3      	str	r3, [r4, #8]
 8002ad2:	89a3      	ldrh	r3, [r4, #12]
 8002ad4:	071a      	lsls	r2, r3, #28
 8002ad6:	d52f      	bpl.n	8002b38 <__swbuf_r+0x84>
 8002ad8:	6923      	ldr	r3, [r4, #16]
 8002ada:	b36b      	cbz	r3, 8002b38 <__swbuf_r+0x84>
 8002adc:	6923      	ldr	r3, [r4, #16]
 8002ade:	6820      	ldr	r0, [r4, #0]
 8002ae0:	b2f6      	uxtb	r6, r6
 8002ae2:	1ac0      	subs	r0, r0, r3
 8002ae4:	6963      	ldr	r3, [r4, #20]
 8002ae6:	4637      	mov	r7, r6
 8002ae8:	4283      	cmp	r3, r0
 8002aea:	dc04      	bgt.n	8002af6 <__swbuf_r+0x42>
 8002aec:	4621      	mov	r1, r4
 8002aee:	4628      	mov	r0, r5
 8002af0:	f000 f922 	bl	8002d38 <_fflush_r>
 8002af4:	bb30      	cbnz	r0, 8002b44 <__swbuf_r+0x90>
 8002af6:	68a3      	ldr	r3, [r4, #8]
 8002af8:	3001      	adds	r0, #1
 8002afa:	3b01      	subs	r3, #1
 8002afc:	60a3      	str	r3, [r4, #8]
 8002afe:	6823      	ldr	r3, [r4, #0]
 8002b00:	1c5a      	adds	r2, r3, #1
 8002b02:	6022      	str	r2, [r4, #0]
 8002b04:	701e      	strb	r6, [r3, #0]
 8002b06:	6963      	ldr	r3, [r4, #20]
 8002b08:	4283      	cmp	r3, r0
 8002b0a:	d004      	beq.n	8002b16 <__swbuf_r+0x62>
 8002b0c:	89a3      	ldrh	r3, [r4, #12]
 8002b0e:	07db      	lsls	r3, r3, #31
 8002b10:	d506      	bpl.n	8002b20 <__swbuf_r+0x6c>
 8002b12:	2e0a      	cmp	r6, #10
 8002b14:	d104      	bne.n	8002b20 <__swbuf_r+0x6c>
 8002b16:	4621      	mov	r1, r4
 8002b18:	4628      	mov	r0, r5
 8002b1a:	f000 f90d 	bl	8002d38 <_fflush_r>
 8002b1e:	b988      	cbnz	r0, 8002b44 <__swbuf_r+0x90>
 8002b20:	4638      	mov	r0, r7
 8002b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b24:	4b0a      	ldr	r3, [pc, #40]	; (8002b50 <__swbuf_r+0x9c>)
 8002b26:	429c      	cmp	r4, r3
 8002b28:	d101      	bne.n	8002b2e <__swbuf_r+0x7a>
 8002b2a:	68ac      	ldr	r4, [r5, #8]
 8002b2c:	e7cf      	b.n	8002ace <__swbuf_r+0x1a>
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <__swbuf_r+0xa0>)
 8002b30:	429c      	cmp	r4, r3
 8002b32:	bf08      	it	eq
 8002b34:	68ec      	ldreq	r4, [r5, #12]
 8002b36:	e7ca      	b.n	8002ace <__swbuf_r+0x1a>
 8002b38:	4621      	mov	r1, r4
 8002b3a:	4628      	mov	r0, r5
 8002b3c:	f000 f80c 	bl	8002b58 <__swsetup_r>
 8002b40:	2800      	cmp	r0, #0
 8002b42:	d0cb      	beq.n	8002adc <__swbuf_r+0x28>
 8002b44:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002b48:	e7ea      	b.n	8002b20 <__swbuf_r+0x6c>
 8002b4a:	bf00      	nop
 8002b4c:	08003a24 	.word	0x08003a24
 8002b50:	08003a44 	.word	0x08003a44
 8002b54:	08003a04 	.word	0x08003a04

08002b58 <__swsetup_r>:
 8002b58:	4b32      	ldr	r3, [pc, #200]	; (8002c24 <__swsetup_r+0xcc>)
 8002b5a:	b570      	push	{r4, r5, r6, lr}
 8002b5c:	681d      	ldr	r5, [r3, #0]
 8002b5e:	4606      	mov	r6, r0
 8002b60:	460c      	mov	r4, r1
 8002b62:	b125      	cbz	r5, 8002b6e <__swsetup_r+0x16>
 8002b64:	69ab      	ldr	r3, [r5, #24]
 8002b66:	b913      	cbnz	r3, 8002b6e <__swsetup_r+0x16>
 8002b68:	4628      	mov	r0, r5
 8002b6a:	f000 f979 	bl	8002e60 <__sinit>
 8002b6e:	4b2e      	ldr	r3, [pc, #184]	; (8002c28 <__swsetup_r+0xd0>)
 8002b70:	429c      	cmp	r4, r3
 8002b72:	d10f      	bne.n	8002b94 <__swsetup_r+0x3c>
 8002b74:	686c      	ldr	r4, [r5, #4]
 8002b76:	89a3      	ldrh	r3, [r4, #12]
 8002b78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b7c:	0719      	lsls	r1, r3, #28
 8002b7e:	d42c      	bmi.n	8002bda <__swsetup_r+0x82>
 8002b80:	06dd      	lsls	r5, r3, #27
 8002b82:	d411      	bmi.n	8002ba8 <__swsetup_r+0x50>
 8002b84:	2309      	movs	r3, #9
 8002b86:	6033      	str	r3, [r6, #0]
 8002b88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002b8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b90:	81a3      	strh	r3, [r4, #12]
 8002b92:	e03e      	b.n	8002c12 <__swsetup_r+0xba>
 8002b94:	4b25      	ldr	r3, [pc, #148]	; (8002c2c <__swsetup_r+0xd4>)
 8002b96:	429c      	cmp	r4, r3
 8002b98:	d101      	bne.n	8002b9e <__swsetup_r+0x46>
 8002b9a:	68ac      	ldr	r4, [r5, #8]
 8002b9c:	e7eb      	b.n	8002b76 <__swsetup_r+0x1e>
 8002b9e:	4b24      	ldr	r3, [pc, #144]	; (8002c30 <__swsetup_r+0xd8>)
 8002ba0:	429c      	cmp	r4, r3
 8002ba2:	bf08      	it	eq
 8002ba4:	68ec      	ldreq	r4, [r5, #12]
 8002ba6:	e7e6      	b.n	8002b76 <__swsetup_r+0x1e>
 8002ba8:	0758      	lsls	r0, r3, #29
 8002baa:	d512      	bpl.n	8002bd2 <__swsetup_r+0x7a>
 8002bac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002bae:	b141      	cbz	r1, 8002bc2 <__swsetup_r+0x6a>
 8002bb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002bb4:	4299      	cmp	r1, r3
 8002bb6:	d002      	beq.n	8002bbe <__swsetup_r+0x66>
 8002bb8:	4630      	mov	r0, r6
 8002bba:	f000 fa57 	bl	800306c <_free_r>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	6363      	str	r3, [r4, #52]	; 0x34
 8002bc2:	89a3      	ldrh	r3, [r4, #12]
 8002bc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002bc8:	81a3      	strh	r3, [r4, #12]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	6063      	str	r3, [r4, #4]
 8002bce:	6923      	ldr	r3, [r4, #16]
 8002bd0:	6023      	str	r3, [r4, #0]
 8002bd2:	89a3      	ldrh	r3, [r4, #12]
 8002bd4:	f043 0308 	orr.w	r3, r3, #8
 8002bd8:	81a3      	strh	r3, [r4, #12]
 8002bda:	6923      	ldr	r3, [r4, #16]
 8002bdc:	b94b      	cbnz	r3, 8002bf2 <__swsetup_r+0x9a>
 8002bde:	89a3      	ldrh	r3, [r4, #12]
 8002be0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002be8:	d003      	beq.n	8002bf2 <__swsetup_r+0x9a>
 8002bea:	4621      	mov	r1, r4
 8002bec:	4630      	mov	r0, r6
 8002bee:	f000 f9fd 	bl	8002fec <__smakebuf_r>
 8002bf2:	89a0      	ldrh	r0, [r4, #12]
 8002bf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002bf8:	f010 0301 	ands.w	r3, r0, #1
 8002bfc:	d00a      	beq.n	8002c14 <__swsetup_r+0xbc>
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60a3      	str	r3, [r4, #8]
 8002c02:	6963      	ldr	r3, [r4, #20]
 8002c04:	425b      	negs	r3, r3
 8002c06:	61a3      	str	r3, [r4, #24]
 8002c08:	6923      	ldr	r3, [r4, #16]
 8002c0a:	b943      	cbnz	r3, 8002c1e <__swsetup_r+0xc6>
 8002c0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002c10:	d1ba      	bne.n	8002b88 <__swsetup_r+0x30>
 8002c12:	bd70      	pop	{r4, r5, r6, pc}
 8002c14:	0781      	lsls	r1, r0, #30
 8002c16:	bf58      	it	pl
 8002c18:	6963      	ldrpl	r3, [r4, #20]
 8002c1a:	60a3      	str	r3, [r4, #8]
 8002c1c:	e7f4      	b.n	8002c08 <__swsetup_r+0xb0>
 8002c1e:	2000      	movs	r0, #0
 8002c20:	e7f7      	b.n	8002c12 <__swsetup_r+0xba>
 8002c22:	bf00      	nop
 8002c24:	2000001c 	.word	0x2000001c
 8002c28:	08003a24 	.word	0x08003a24
 8002c2c:	08003a44 	.word	0x08003a44
 8002c30:	08003a04 	.word	0x08003a04

08002c34 <__sflush_r>:
 8002c34:	898a      	ldrh	r2, [r1, #12]
 8002c36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c38:	4605      	mov	r5, r0
 8002c3a:	0710      	lsls	r0, r2, #28
 8002c3c:	460c      	mov	r4, r1
 8002c3e:	d457      	bmi.n	8002cf0 <__sflush_r+0xbc>
 8002c40:	684b      	ldr	r3, [r1, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	dc04      	bgt.n	8002c50 <__sflush_r+0x1c>
 8002c46:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	dc01      	bgt.n	8002c50 <__sflush_r+0x1c>
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c52:	2e00      	cmp	r6, #0
 8002c54:	d0fa      	beq.n	8002c4c <__sflush_r+0x18>
 8002c56:	2300      	movs	r3, #0
 8002c58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002c5c:	682f      	ldr	r7, [r5, #0]
 8002c5e:	602b      	str	r3, [r5, #0]
 8002c60:	d032      	beq.n	8002cc8 <__sflush_r+0x94>
 8002c62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002c64:	89a3      	ldrh	r3, [r4, #12]
 8002c66:	075a      	lsls	r2, r3, #29
 8002c68:	d505      	bpl.n	8002c76 <__sflush_r+0x42>
 8002c6a:	6863      	ldr	r3, [r4, #4]
 8002c6c:	1ac0      	subs	r0, r0, r3
 8002c6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c70:	b10b      	cbz	r3, 8002c76 <__sflush_r+0x42>
 8002c72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c74:	1ac0      	subs	r0, r0, r3
 8002c76:	2300      	movs	r3, #0
 8002c78:	4602      	mov	r2, r0
 8002c7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c7c:	4628      	mov	r0, r5
 8002c7e:	6a21      	ldr	r1, [r4, #32]
 8002c80:	47b0      	blx	r6
 8002c82:	1c43      	adds	r3, r0, #1
 8002c84:	89a3      	ldrh	r3, [r4, #12]
 8002c86:	d106      	bne.n	8002c96 <__sflush_r+0x62>
 8002c88:	6829      	ldr	r1, [r5, #0]
 8002c8a:	291d      	cmp	r1, #29
 8002c8c:	d82c      	bhi.n	8002ce8 <__sflush_r+0xb4>
 8002c8e:	4a29      	ldr	r2, [pc, #164]	; (8002d34 <__sflush_r+0x100>)
 8002c90:	40ca      	lsrs	r2, r1
 8002c92:	07d6      	lsls	r6, r2, #31
 8002c94:	d528      	bpl.n	8002ce8 <__sflush_r+0xb4>
 8002c96:	2200      	movs	r2, #0
 8002c98:	6062      	str	r2, [r4, #4]
 8002c9a:	6922      	ldr	r2, [r4, #16]
 8002c9c:	04d9      	lsls	r1, r3, #19
 8002c9e:	6022      	str	r2, [r4, #0]
 8002ca0:	d504      	bpl.n	8002cac <__sflush_r+0x78>
 8002ca2:	1c42      	adds	r2, r0, #1
 8002ca4:	d101      	bne.n	8002caa <__sflush_r+0x76>
 8002ca6:	682b      	ldr	r3, [r5, #0]
 8002ca8:	b903      	cbnz	r3, 8002cac <__sflush_r+0x78>
 8002caa:	6560      	str	r0, [r4, #84]	; 0x54
 8002cac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002cae:	602f      	str	r7, [r5, #0]
 8002cb0:	2900      	cmp	r1, #0
 8002cb2:	d0cb      	beq.n	8002c4c <__sflush_r+0x18>
 8002cb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002cb8:	4299      	cmp	r1, r3
 8002cba:	d002      	beq.n	8002cc2 <__sflush_r+0x8e>
 8002cbc:	4628      	mov	r0, r5
 8002cbe:	f000 f9d5 	bl	800306c <_free_r>
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	6360      	str	r0, [r4, #52]	; 0x34
 8002cc6:	e7c2      	b.n	8002c4e <__sflush_r+0x1a>
 8002cc8:	6a21      	ldr	r1, [r4, #32]
 8002cca:	2301      	movs	r3, #1
 8002ccc:	4628      	mov	r0, r5
 8002cce:	47b0      	blx	r6
 8002cd0:	1c41      	adds	r1, r0, #1
 8002cd2:	d1c7      	bne.n	8002c64 <__sflush_r+0x30>
 8002cd4:	682b      	ldr	r3, [r5, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0c4      	beq.n	8002c64 <__sflush_r+0x30>
 8002cda:	2b1d      	cmp	r3, #29
 8002cdc:	d001      	beq.n	8002ce2 <__sflush_r+0xae>
 8002cde:	2b16      	cmp	r3, #22
 8002ce0:	d101      	bne.n	8002ce6 <__sflush_r+0xb2>
 8002ce2:	602f      	str	r7, [r5, #0]
 8002ce4:	e7b2      	b.n	8002c4c <__sflush_r+0x18>
 8002ce6:	89a3      	ldrh	r3, [r4, #12]
 8002ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cec:	81a3      	strh	r3, [r4, #12]
 8002cee:	e7ae      	b.n	8002c4e <__sflush_r+0x1a>
 8002cf0:	690f      	ldr	r7, [r1, #16]
 8002cf2:	2f00      	cmp	r7, #0
 8002cf4:	d0aa      	beq.n	8002c4c <__sflush_r+0x18>
 8002cf6:	0793      	lsls	r3, r2, #30
 8002cf8:	bf18      	it	ne
 8002cfa:	2300      	movne	r3, #0
 8002cfc:	680e      	ldr	r6, [r1, #0]
 8002cfe:	bf08      	it	eq
 8002d00:	694b      	ldreq	r3, [r1, #20]
 8002d02:	1bf6      	subs	r6, r6, r7
 8002d04:	600f      	str	r7, [r1, #0]
 8002d06:	608b      	str	r3, [r1, #8]
 8002d08:	2e00      	cmp	r6, #0
 8002d0a:	dd9f      	ble.n	8002c4c <__sflush_r+0x18>
 8002d0c:	4633      	mov	r3, r6
 8002d0e:	463a      	mov	r2, r7
 8002d10:	4628      	mov	r0, r5
 8002d12:	6a21      	ldr	r1, [r4, #32]
 8002d14:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002d18:	47e0      	blx	ip
 8002d1a:	2800      	cmp	r0, #0
 8002d1c:	dc06      	bgt.n	8002d2c <__sflush_r+0xf8>
 8002d1e:	89a3      	ldrh	r3, [r4, #12]
 8002d20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d28:	81a3      	strh	r3, [r4, #12]
 8002d2a:	e790      	b.n	8002c4e <__sflush_r+0x1a>
 8002d2c:	4407      	add	r7, r0
 8002d2e:	1a36      	subs	r6, r6, r0
 8002d30:	e7ea      	b.n	8002d08 <__sflush_r+0xd4>
 8002d32:	bf00      	nop
 8002d34:	20400001 	.word	0x20400001

08002d38 <_fflush_r>:
 8002d38:	b538      	push	{r3, r4, r5, lr}
 8002d3a:	690b      	ldr	r3, [r1, #16]
 8002d3c:	4605      	mov	r5, r0
 8002d3e:	460c      	mov	r4, r1
 8002d40:	b913      	cbnz	r3, 8002d48 <_fflush_r+0x10>
 8002d42:	2500      	movs	r5, #0
 8002d44:	4628      	mov	r0, r5
 8002d46:	bd38      	pop	{r3, r4, r5, pc}
 8002d48:	b118      	cbz	r0, 8002d52 <_fflush_r+0x1a>
 8002d4a:	6983      	ldr	r3, [r0, #24]
 8002d4c:	b90b      	cbnz	r3, 8002d52 <_fflush_r+0x1a>
 8002d4e:	f000 f887 	bl	8002e60 <__sinit>
 8002d52:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <_fflush_r+0x6c>)
 8002d54:	429c      	cmp	r4, r3
 8002d56:	d11b      	bne.n	8002d90 <_fflush_r+0x58>
 8002d58:	686c      	ldr	r4, [r5, #4]
 8002d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0ef      	beq.n	8002d42 <_fflush_r+0xa>
 8002d62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002d64:	07d0      	lsls	r0, r2, #31
 8002d66:	d404      	bmi.n	8002d72 <_fflush_r+0x3a>
 8002d68:	0599      	lsls	r1, r3, #22
 8002d6a:	d402      	bmi.n	8002d72 <_fflush_r+0x3a>
 8002d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d6e:	f000 f915 	bl	8002f9c <__retarget_lock_acquire_recursive>
 8002d72:	4628      	mov	r0, r5
 8002d74:	4621      	mov	r1, r4
 8002d76:	f7ff ff5d 	bl	8002c34 <__sflush_r>
 8002d7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d7c:	4605      	mov	r5, r0
 8002d7e:	07da      	lsls	r2, r3, #31
 8002d80:	d4e0      	bmi.n	8002d44 <_fflush_r+0xc>
 8002d82:	89a3      	ldrh	r3, [r4, #12]
 8002d84:	059b      	lsls	r3, r3, #22
 8002d86:	d4dd      	bmi.n	8002d44 <_fflush_r+0xc>
 8002d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d8a:	f000 f908 	bl	8002f9e <__retarget_lock_release_recursive>
 8002d8e:	e7d9      	b.n	8002d44 <_fflush_r+0xc>
 8002d90:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <_fflush_r+0x70>)
 8002d92:	429c      	cmp	r4, r3
 8002d94:	d101      	bne.n	8002d9a <_fflush_r+0x62>
 8002d96:	68ac      	ldr	r4, [r5, #8]
 8002d98:	e7df      	b.n	8002d5a <_fflush_r+0x22>
 8002d9a:	4b04      	ldr	r3, [pc, #16]	; (8002dac <_fflush_r+0x74>)
 8002d9c:	429c      	cmp	r4, r3
 8002d9e:	bf08      	it	eq
 8002da0:	68ec      	ldreq	r4, [r5, #12]
 8002da2:	e7da      	b.n	8002d5a <_fflush_r+0x22>
 8002da4:	08003a24 	.word	0x08003a24
 8002da8:	08003a44 	.word	0x08003a44
 8002dac:	08003a04 	.word	0x08003a04

08002db0 <std>:
 8002db0:	2300      	movs	r3, #0
 8002db2:	b510      	push	{r4, lr}
 8002db4:	4604      	mov	r4, r0
 8002db6:	e9c0 3300 	strd	r3, r3, [r0]
 8002dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dbe:	6083      	str	r3, [r0, #8]
 8002dc0:	8181      	strh	r1, [r0, #12]
 8002dc2:	6643      	str	r3, [r0, #100]	; 0x64
 8002dc4:	81c2      	strh	r2, [r0, #14]
 8002dc6:	6183      	str	r3, [r0, #24]
 8002dc8:	4619      	mov	r1, r3
 8002dca:	2208      	movs	r2, #8
 8002dcc:	305c      	adds	r0, #92	; 0x5c
 8002dce:	f7ff fddb 	bl	8002988 <memset>
 8002dd2:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <std+0x38>)
 8002dd4:	6224      	str	r4, [r4, #32]
 8002dd6:	6263      	str	r3, [r4, #36]	; 0x24
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <std+0x3c>)
 8002dda:	62a3      	str	r3, [r4, #40]	; 0x28
 8002ddc:	4b04      	ldr	r3, [pc, #16]	; (8002df0 <std+0x40>)
 8002dde:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002de0:	4b04      	ldr	r3, [pc, #16]	; (8002df4 <std+0x44>)
 8002de2:	6323      	str	r3, [r4, #48]	; 0x30
 8002de4:	bd10      	pop	{r4, pc}
 8002de6:	bf00      	nop
 8002de8:	08003821 	.word	0x08003821
 8002dec:	08003843 	.word	0x08003843
 8002df0:	0800387b 	.word	0x0800387b
 8002df4:	0800389f 	.word	0x0800389f

08002df8 <_cleanup_r>:
 8002df8:	4901      	ldr	r1, [pc, #4]	; (8002e00 <_cleanup_r+0x8>)
 8002dfa:	f000 b8af 	b.w	8002f5c <_fwalk_reent>
 8002dfe:	bf00      	nop
 8002e00:	08002d39 	.word	0x08002d39

08002e04 <__sfmoreglue>:
 8002e04:	2268      	movs	r2, #104	; 0x68
 8002e06:	b570      	push	{r4, r5, r6, lr}
 8002e08:	1e4d      	subs	r5, r1, #1
 8002e0a:	4355      	muls	r5, r2
 8002e0c:	460e      	mov	r6, r1
 8002e0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e12:	f000 f993 	bl	800313c <_malloc_r>
 8002e16:	4604      	mov	r4, r0
 8002e18:	b140      	cbz	r0, 8002e2c <__sfmoreglue+0x28>
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	e9c0 1600 	strd	r1, r6, [r0]
 8002e20:	300c      	adds	r0, #12
 8002e22:	60a0      	str	r0, [r4, #8]
 8002e24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e28:	f7ff fdae 	bl	8002988 <memset>
 8002e2c:	4620      	mov	r0, r4
 8002e2e:	bd70      	pop	{r4, r5, r6, pc}

08002e30 <__sfp_lock_acquire>:
 8002e30:	4801      	ldr	r0, [pc, #4]	; (8002e38 <__sfp_lock_acquire+0x8>)
 8002e32:	f000 b8b3 	b.w	8002f9c <__retarget_lock_acquire_recursive>
 8002e36:	bf00      	nop
 8002e38:	20000155 	.word	0x20000155

08002e3c <__sfp_lock_release>:
 8002e3c:	4801      	ldr	r0, [pc, #4]	; (8002e44 <__sfp_lock_release+0x8>)
 8002e3e:	f000 b8ae 	b.w	8002f9e <__retarget_lock_release_recursive>
 8002e42:	bf00      	nop
 8002e44:	20000155 	.word	0x20000155

08002e48 <__sinit_lock_acquire>:
 8002e48:	4801      	ldr	r0, [pc, #4]	; (8002e50 <__sinit_lock_acquire+0x8>)
 8002e4a:	f000 b8a7 	b.w	8002f9c <__retarget_lock_acquire_recursive>
 8002e4e:	bf00      	nop
 8002e50:	20000156 	.word	0x20000156

08002e54 <__sinit_lock_release>:
 8002e54:	4801      	ldr	r0, [pc, #4]	; (8002e5c <__sinit_lock_release+0x8>)
 8002e56:	f000 b8a2 	b.w	8002f9e <__retarget_lock_release_recursive>
 8002e5a:	bf00      	nop
 8002e5c:	20000156 	.word	0x20000156

08002e60 <__sinit>:
 8002e60:	b510      	push	{r4, lr}
 8002e62:	4604      	mov	r4, r0
 8002e64:	f7ff fff0 	bl	8002e48 <__sinit_lock_acquire>
 8002e68:	69a3      	ldr	r3, [r4, #24]
 8002e6a:	b11b      	cbz	r3, 8002e74 <__sinit+0x14>
 8002e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e70:	f7ff bff0 	b.w	8002e54 <__sinit_lock_release>
 8002e74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002e78:	6523      	str	r3, [r4, #80]	; 0x50
 8002e7a:	4b13      	ldr	r3, [pc, #76]	; (8002ec8 <__sinit+0x68>)
 8002e7c:	4a13      	ldr	r2, [pc, #76]	; (8002ecc <__sinit+0x6c>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	62a2      	str	r2, [r4, #40]	; 0x28
 8002e82:	42a3      	cmp	r3, r4
 8002e84:	bf08      	it	eq
 8002e86:	2301      	moveq	r3, #1
 8002e88:	4620      	mov	r0, r4
 8002e8a:	bf08      	it	eq
 8002e8c:	61a3      	streq	r3, [r4, #24]
 8002e8e:	f000 f81f 	bl	8002ed0 <__sfp>
 8002e92:	6060      	str	r0, [r4, #4]
 8002e94:	4620      	mov	r0, r4
 8002e96:	f000 f81b 	bl	8002ed0 <__sfp>
 8002e9a:	60a0      	str	r0, [r4, #8]
 8002e9c:	4620      	mov	r0, r4
 8002e9e:	f000 f817 	bl	8002ed0 <__sfp>
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2104      	movs	r1, #4
 8002ea6:	60e0      	str	r0, [r4, #12]
 8002ea8:	6860      	ldr	r0, [r4, #4]
 8002eaa:	f7ff ff81 	bl	8002db0 <std>
 8002eae:	2201      	movs	r2, #1
 8002eb0:	2109      	movs	r1, #9
 8002eb2:	68a0      	ldr	r0, [r4, #8]
 8002eb4:	f7ff ff7c 	bl	8002db0 <std>
 8002eb8:	2202      	movs	r2, #2
 8002eba:	2112      	movs	r1, #18
 8002ebc:	68e0      	ldr	r0, [r4, #12]
 8002ebe:	f7ff ff77 	bl	8002db0 <std>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	61a3      	str	r3, [r4, #24]
 8002ec6:	e7d1      	b.n	8002e6c <__sinit+0xc>
 8002ec8:	08003a00 	.word	0x08003a00
 8002ecc:	08002df9 	.word	0x08002df9

08002ed0 <__sfp>:
 8002ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed2:	4607      	mov	r7, r0
 8002ed4:	f7ff ffac 	bl	8002e30 <__sfp_lock_acquire>
 8002ed8:	4b1e      	ldr	r3, [pc, #120]	; (8002f54 <__sfp+0x84>)
 8002eda:	681e      	ldr	r6, [r3, #0]
 8002edc:	69b3      	ldr	r3, [r6, #24]
 8002ede:	b913      	cbnz	r3, 8002ee6 <__sfp+0x16>
 8002ee0:	4630      	mov	r0, r6
 8002ee2:	f7ff ffbd 	bl	8002e60 <__sinit>
 8002ee6:	3648      	adds	r6, #72	; 0x48
 8002ee8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002eec:	3b01      	subs	r3, #1
 8002eee:	d503      	bpl.n	8002ef8 <__sfp+0x28>
 8002ef0:	6833      	ldr	r3, [r6, #0]
 8002ef2:	b30b      	cbz	r3, 8002f38 <__sfp+0x68>
 8002ef4:	6836      	ldr	r6, [r6, #0]
 8002ef6:	e7f7      	b.n	8002ee8 <__sfp+0x18>
 8002ef8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002efc:	b9d5      	cbnz	r5, 8002f34 <__sfp+0x64>
 8002efe:	4b16      	ldr	r3, [pc, #88]	; (8002f58 <__sfp+0x88>)
 8002f00:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f04:	60e3      	str	r3, [r4, #12]
 8002f06:	6665      	str	r5, [r4, #100]	; 0x64
 8002f08:	f000 f847 	bl	8002f9a <__retarget_lock_init_recursive>
 8002f0c:	f7ff ff96 	bl	8002e3c <__sfp_lock_release>
 8002f10:	2208      	movs	r2, #8
 8002f12:	4629      	mov	r1, r5
 8002f14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002f18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002f1c:	6025      	str	r5, [r4, #0]
 8002f1e:	61a5      	str	r5, [r4, #24]
 8002f20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f24:	f7ff fd30 	bl	8002988 <memset>
 8002f28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f30:	4620      	mov	r0, r4
 8002f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f34:	3468      	adds	r4, #104	; 0x68
 8002f36:	e7d9      	b.n	8002eec <__sfp+0x1c>
 8002f38:	2104      	movs	r1, #4
 8002f3a:	4638      	mov	r0, r7
 8002f3c:	f7ff ff62 	bl	8002e04 <__sfmoreglue>
 8002f40:	4604      	mov	r4, r0
 8002f42:	6030      	str	r0, [r6, #0]
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d1d5      	bne.n	8002ef4 <__sfp+0x24>
 8002f48:	f7ff ff78 	bl	8002e3c <__sfp_lock_release>
 8002f4c:	230c      	movs	r3, #12
 8002f4e:	603b      	str	r3, [r7, #0]
 8002f50:	e7ee      	b.n	8002f30 <__sfp+0x60>
 8002f52:	bf00      	nop
 8002f54:	08003a00 	.word	0x08003a00
 8002f58:	ffff0001 	.word	0xffff0001

08002f5c <_fwalk_reent>:
 8002f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f60:	4606      	mov	r6, r0
 8002f62:	4688      	mov	r8, r1
 8002f64:	2700      	movs	r7, #0
 8002f66:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002f6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f6e:	f1b9 0901 	subs.w	r9, r9, #1
 8002f72:	d505      	bpl.n	8002f80 <_fwalk_reent+0x24>
 8002f74:	6824      	ldr	r4, [r4, #0]
 8002f76:	2c00      	cmp	r4, #0
 8002f78:	d1f7      	bne.n	8002f6a <_fwalk_reent+0xe>
 8002f7a:	4638      	mov	r0, r7
 8002f7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f80:	89ab      	ldrh	r3, [r5, #12]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d907      	bls.n	8002f96 <_fwalk_reent+0x3a>
 8002f86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	d003      	beq.n	8002f96 <_fwalk_reent+0x3a>
 8002f8e:	4629      	mov	r1, r5
 8002f90:	4630      	mov	r0, r6
 8002f92:	47c0      	blx	r8
 8002f94:	4307      	orrs	r7, r0
 8002f96:	3568      	adds	r5, #104	; 0x68
 8002f98:	e7e9      	b.n	8002f6e <_fwalk_reent+0x12>

08002f9a <__retarget_lock_init_recursive>:
 8002f9a:	4770      	bx	lr

08002f9c <__retarget_lock_acquire_recursive>:
 8002f9c:	4770      	bx	lr

08002f9e <__retarget_lock_release_recursive>:
 8002f9e:	4770      	bx	lr

08002fa0 <__swhatbuf_r>:
 8002fa0:	b570      	push	{r4, r5, r6, lr}
 8002fa2:	460e      	mov	r6, r1
 8002fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fa8:	4614      	mov	r4, r2
 8002faa:	2900      	cmp	r1, #0
 8002fac:	461d      	mov	r5, r3
 8002fae:	b096      	sub	sp, #88	; 0x58
 8002fb0:	da08      	bge.n	8002fc4 <__swhatbuf_r+0x24>
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002fb8:	602a      	str	r2, [r5, #0]
 8002fba:	061a      	lsls	r2, r3, #24
 8002fbc:	d410      	bmi.n	8002fe0 <__swhatbuf_r+0x40>
 8002fbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fc2:	e00e      	b.n	8002fe2 <__swhatbuf_r+0x42>
 8002fc4:	466a      	mov	r2, sp
 8002fc6:	f000 fc91 	bl	80038ec <_fstat_r>
 8002fca:	2800      	cmp	r0, #0
 8002fcc:	dbf1      	blt.n	8002fb2 <__swhatbuf_r+0x12>
 8002fce:	9a01      	ldr	r2, [sp, #4]
 8002fd0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002fd4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002fd8:	425a      	negs	r2, r3
 8002fda:	415a      	adcs	r2, r3
 8002fdc:	602a      	str	r2, [r5, #0]
 8002fde:	e7ee      	b.n	8002fbe <__swhatbuf_r+0x1e>
 8002fe0:	2340      	movs	r3, #64	; 0x40
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	6023      	str	r3, [r4, #0]
 8002fe6:	b016      	add	sp, #88	; 0x58
 8002fe8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002fec <__smakebuf_r>:
 8002fec:	898b      	ldrh	r3, [r1, #12]
 8002fee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002ff0:	079d      	lsls	r5, r3, #30
 8002ff2:	4606      	mov	r6, r0
 8002ff4:	460c      	mov	r4, r1
 8002ff6:	d507      	bpl.n	8003008 <__smakebuf_r+0x1c>
 8002ff8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002ffc:	6023      	str	r3, [r4, #0]
 8002ffe:	6123      	str	r3, [r4, #16]
 8003000:	2301      	movs	r3, #1
 8003002:	6163      	str	r3, [r4, #20]
 8003004:	b002      	add	sp, #8
 8003006:	bd70      	pop	{r4, r5, r6, pc}
 8003008:	466a      	mov	r2, sp
 800300a:	ab01      	add	r3, sp, #4
 800300c:	f7ff ffc8 	bl	8002fa0 <__swhatbuf_r>
 8003010:	9900      	ldr	r1, [sp, #0]
 8003012:	4605      	mov	r5, r0
 8003014:	4630      	mov	r0, r6
 8003016:	f000 f891 	bl	800313c <_malloc_r>
 800301a:	b948      	cbnz	r0, 8003030 <__smakebuf_r+0x44>
 800301c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003020:	059a      	lsls	r2, r3, #22
 8003022:	d4ef      	bmi.n	8003004 <__smakebuf_r+0x18>
 8003024:	f023 0303 	bic.w	r3, r3, #3
 8003028:	f043 0302 	orr.w	r3, r3, #2
 800302c:	81a3      	strh	r3, [r4, #12]
 800302e:	e7e3      	b.n	8002ff8 <__smakebuf_r+0xc>
 8003030:	4b0d      	ldr	r3, [pc, #52]	; (8003068 <__smakebuf_r+0x7c>)
 8003032:	62b3      	str	r3, [r6, #40]	; 0x28
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	6020      	str	r0, [r4, #0]
 8003038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800303c:	81a3      	strh	r3, [r4, #12]
 800303e:	9b00      	ldr	r3, [sp, #0]
 8003040:	6120      	str	r0, [r4, #16]
 8003042:	6163      	str	r3, [r4, #20]
 8003044:	9b01      	ldr	r3, [sp, #4]
 8003046:	b15b      	cbz	r3, 8003060 <__smakebuf_r+0x74>
 8003048:	4630      	mov	r0, r6
 800304a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800304e:	f000 fc5f 	bl	8003910 <_isatty_r>
 8003052:	b128      	cbz	r0, 8003060 <__smakebuf_r+0x74>
 8003054:	89a3      	ldrh	r3, [r4, #12]
 8003056:	f023 0303 	bic.w	r3, r3, #3
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	81a3      	strh	r3, [r4, #12]
 8003060:	89a0      	ldrh	r0, [r4, #12]
 8003062:	4305      	orrs	r5, r0
 8003064:	81a5      	strh	r5, [r4, #12]
 8003066:	e7cd      	b.n	8003004 <__smakebuf_r+0x18>
 8003068:	08002df9 	.word	0x08002df9

0800306c <_free_r>:
 800306c:	b538      	push	{r3, r4, r5, lr}
 800306e:	4605      	mov	r5, r0
 8003070:	2900      	cmp	r1, #0
 8003072:	d040      	beq.n	80030f6 <_free_r+0x8a>
 8003074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003078:	1f0c      	subs	r4, r1, #4
 800307a:	2b00      	cmp	r3, #0
 800307c:	bfb8      	it	lt
 800307e:	18e4      	addlt	r4, r4, r3
 8003080:	f000 fc76 	bl	8003970 <__malloc_lock>
 8003084:	4a1c      	ldr	r2, [pc, #112]	; (80030f8 <_free_r+0x8c>)
 8003086:	6813      	ldr	r3, [r2, #0]
 8003088:	b933      	cbnz	r3, 8003098 <_free_r+0x2c>
 800308a:	6063      	str	r3, [r4, #4]
 800308c:	6014      	str	r4, [r2, #0]
 800308e:	4628      	mov	r0, r5
 8003090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003094:	f000 bc72 	b.w	800397c <__malloc_unlock>
 8003098:	42a3      	cmp	r3, r4
 800309a:	d908      	bls.n	80030ae <_free_r+0x42>
 800309c:	6820      	ldr	r0, [r4, #0]
 800309e:	1821      	adds	r1, r4, r0
 80030a0:	428b      	cmp	r3, r1
 80030a2:	bf01      	itttt	eq
 80030a4:	6819      	ldreq	r1, [r3, #0]
 80030a6:	685b      	ldreq	r3, [r3, #4]
 80030a8:	1809      	addeq	r1, r1, r0
 80030aa:	6021      	streq	r1, [r4, #0]
 80030ac:	e7ed      	b.n	800308a <_free_r+0x1e>
 80030ae:	461a      	mov	r2, r3
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	b10b      	cbz	r3, 80030b8 <_free_r+0x4c>
 80030b4:	42a3      	cmp	r3, r4
 80030b6:	d9fa      	bls.n	80030ae <_free_r+0x42>
 80030b8:	6811      	ldr	r1, [r2, #0]
 80030ba:	1850      	adds	r0, r2, r1
 80030bc:	42a0      	cmp	r0, r4
 80030be:	d10b      	bne.n	80030d8 <_free_r+0x6c>
 80030c0:	6820      	ldr	r0, [r4, #0]
 80030c2:	4401      	add	r1, r0
 80030c4:	1850      	adds	r0, r2, r1
 80030c6:	4283      	cmp	r3, r0
 80030c8:	6011      	str	r1, [r2, #0]
 80030ca:	d1e0      	bne.n	800308e <_free_r+0x22>
 80030cc:	6818      	ldr	r0, [r3, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	4401      	add	r1, r0
 80030d2:	6011      	str	r1, [r2, #0]
 80030d4:	6053      	str	r3, [r2, #4]
 80030d6:	e7da      	b.n	800308e <_free_r+0x22>
 80030d8:	d902      	bls.n	80030e0 <_free_r+0x74>
 80030da:	230c      	movs	r3, #12
 80030dc:	602b      	str	r3, [r5, #0]
 80030de:	e7d6      	b.n	800308e <_free_r+0x22>
 80030e0:	6820      	ldr	r0, [r4, #0]
 80030e2:	1821      	adds	r1, r4, r0
 80030e4:	428b      	cmp	r3, r1
 80030e6:	bf01      	itttt	eq
 80030e8:	6819      	ldreq	r1, [r3, #0]
 80030ea:	685b      	ldreq	r3, [r3, #4]
 80030ec:	1809      	addeq	r1, r1, r0
 80030ee:	6021      	streq	r1, [r4, #0]
 80030f0:	6063      	str	r3, [r4, #4]
 80030f2:	6054      	str	r4, [r2, #4]
 80030f4:	e7cb      	b.n	800308e <_free_r+0x22>
 80030f6:	bd38      	pop	{r3, r4, r5, pc}
 80030f8:	20000158 	.word	0x20000158

080030fc <sbrk_aligned>:
 80030fc:	b570      	push	{r4, r5, r6, lr}
 80030fe:	4e0e      	ldr	r6, [pc, #56]	; (8003138 <sbrk_aligned+0x3c>)
 8003100:	460c      	mov	r4, r1
 8003102:	6831      	ldr	r1, [r6, #0]
 8003104:	4605      	mov	r5, r0
 8003106:	b911      	cbnz	r1, 800310e <sbrk_aligned+0x12>
 8003108:	f000 fb7a 	bl	8003800 <_sbrk_r>
 800310c:	6030      	str	r0, [r6, #0]
 800310e:	4621      	mov	r1, r4
 8003110:	4628      	mov	r0, r5
 8003112:	f000 fb75 	bl	8003800 <_sbrk_r>
 8003116:	1c43      	adds	r3, r0, #1
 8003118:	d00a      	beq.n	8003130 <sbrk_aligned+0x34>
 800311a:	1cc4      	adds	r4, r0, #3
 800311c:	f024 0403 	bic.w	r4, r4, #3
 8003120:	42a0      	cmp	r0, r4
 8003122:	d007      	beq.n	8003134 <sbrk_aligned+0x38>
 8003124:	1a21      	subs	r1, r4, r0
 8003126:	4628      	mov	r0, r5
 8003128:	f000 fb6a 	bl	8003800 <_sbrk_r>
 800312c:	3001      	adds	r0, #1
 800312e:	d101      	bne.n	8003134 <sbrk_aligned+0x38>
 8003130:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003134:	4620      	mov	r0, r4
 8003136:	bd70      	pop	{r4, r5, r6, pc}
 8003138:	2000015c 	.word	0x2000015c

0800313c <_malloc_r>:
 800313c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003140:	1ccd      	adds	r5, r1, #3
 8003142:	f025 0503 	bic.w	r5, r5, #3
 8003146:	3508      	adds	r5, #8
 8003148:	2d0c      	cmp	r5, #12
 800314a:	bf38      	it	cc
 800314c:	250c      	movcc	r5, #12
 800314e:	2d00      	cmp	r5, #0
 8003150:	4607      	mov	r7, r0
 8003152:	db01      	blt.n	8003158 <_malloc_r+0x1c>
 8003154:	42a9      	cmp	r1, r5
 8003156:	d905      	bls.n	8003164 <_malloc_r+0x28>
 8003158:	230c      	movs	r3, #12
 800315a:	2600      	movs	r6, #0
 800315c:	603b      	str	r3, [r7, #0]
 800315e:	4630      	mov	r0, r6
 8003160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003164:	4e2e      	ldr	r6, [pc, #184]	; (8003220 <_malloc_r+0xe4>)
 8003166:	f000 fc03 	bl	8003970 <__malloc_lock>
 800316a:	6833      	ldr	r3, [r6, #0]
 800316c:	461c      	mov	r4, r3
 800316e:	bb34      	cbnz	r4, 80031be <_malloc_r+0x82>
 8003170:	4629      	mov	r1, r5
 8003172:	4638      	mov	r0, r7
 8003174:	f7ff ffc2 	bl	80030fc <sbrk_aligned>
 8003178:	1c43      	adds	r3, r0, #1
 800317a:	4604      	mov	r4, r0
 800317c:	d14d      	bne.n	800321a <_malloc_r+0xde>
 800317e:	6834      	ldr	r4, [r6, #0]
 8003180:	4626      	mov	r6, r4
 8003182:	2e00      	cmp	r6, #0
 8003184:	d140      	bne.n	8003208 <_malloc_r+0xcc>
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	4631      	mov	r1, r6
 800318a:	4638      	mov	r0, r7
 800318c:	eb04 0803 	add.w	r8, r4, r3
 8003190:	f000 fb36 	bl	8003800 <_sbrk_r>
 8003194:	4580      	cmp	r8, r0
 8003196:	d13a      	bne.n	800320e <_malloc_r+0xd2>
 8003198:	6821      	ldr	r1, [r4, #0]
 800319a:	3503      	adds	r5, #3
 800319c:	1a6d      	subs	r5, r5, r1
 800319e:	f025 0503 	bic.w	r5, r5, #3
 80031a2:	3508      	adds	r5, #8
 80031a4:	2d0c      	cmp	r5, #12
 80031a6:	bf38      	it	cc
 80031a8:	250c      	movcc	r5, #12
 80031aa:	4638      	mov	r0, r7
 80031ac:	4629      	mov	r1, r5
 80031ae:	f7ff ffa5 	bl	80030fc <sbrk_aligned>
 80031b2:	3001      	adds	r0, #1
 80031b4:	d02b      	beq.n	800320e <_malloc_r+0xd2>
 80031b6:	6823      	ldr	r3, [r4, #0]
 80031b8:	442b      	add	r3, r5
 80031ba:	6023      	str	r3, [r4, #0]
 80031bc:	e00e      	b.n	80031dc <_malloc_r+0xa0>
 80031be:	6822      	ldr	r2, [r4, #0]
 80031c0:	1b52      	subs	r2, r2, r5
 80031c2:	d41e      	bmi.n	8003202 <_malloc_r+0xc6>
 80031c4:	2a0b      	cmp	r2, #11
 80031c6:	d916      	bls.n	80031f6 <_malloc_r+0xba>
 80031c8:	1961      	adds	r1, r4, r5
 80031ca:	42a3      	cmp	r3, r4
 80031cc:	6025      	str	r5, [r4, #0]
 80031ce:	bf18      	it	ne
 80031d0:	6059      	strne	r1, [r3, #4]
 80031d2:	6863      	ldr	r3, [r4, #4]
 80031d4:	bf08      	it	eq
 80031d6:	6031      	streq	r1, [r6, #0]
 80031d8:	5162      	str	r2, [r4, r5]
 80031da:	604b      	str	r3, [r1, #4]
 80031dc:	4638      	mov	r0, r7
 80031de:	f104 060b 	add.w	r6, r4, #11
 80031e2:	f000 fbcb 	bl	800397c <__malloc_unlock>
 80031e6:	f026 0607 	bic.w	r6, r6, #7
 80031ea:	1d23      	adds	r3, r4, #4
 80031ec:	1af2      	subs	r2, r6, r3
 80031ee:	d0b6      	beq.n	800315e <_malloc_r+0x22>
 80031f0:	1b9b      	subs	r3, r3, r6
 80031f2:	50a3      	str	r3, [r4, r2]
 80031f4:	e7b3      	b.n	800315e <_malloc_r+0x22>
 80031f6:	6862      	ldr	r2, [r4, #4]
 80031f8:	42a3      	cmp	r3, r4
 80031fa:	bf0c      	ite	eq
 80031fc:	6032      	streq	r2, [r6, #0]
 80031fe:	605a      	strne	r2, [r3, #4]
 8003200:	e7ec      	b.n	80031dc <_malloc_r+0xa0>
 8003202:	4623      	mov	r3, r4
 8003204:	6864      	ldr	r4, [r4, #4]
 8003206:	e7b2      	b.n	800316e <_malloc_r+0x32>
 8003208:	4634      	mov	r4, r6
 800320a:	6876      	ldr	r6, [r6, #4]
 800320c:	e7b9      	b.n	8003182 <_malloc_r+0x46>
 800320e:	230c      	movs	r3, #12
 8003210:	4638      	mov	r0, r7
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	f000 fbb2 	bl	800397c <__malloc_unlock>
 8003218:	e7a1      	b.n	800315e <_malloc_r+0x22>
 800321a:	6025      	str	r5, [r4, #0]
 800321c:	e7de      	b.n	80031dc <_malloc_r+0xa0>
 800321e:	bf00      	nop
 8003220:	20000158 	.word	0x20000158

08003224 <__sfputc_r>:
 8003224:	6893      	ldr	r3, [r2, #8]
 8003226:	b410      	push	{r4}
 8003228:	3b01      	subs	r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	6093      	str	r3, [r2, #8]
 800322e:	da07      	bge.n	8003240 <__sfputc_r+0x1c>
 8003230:	6994      	ldr	r4, [r2, #24]
 8003232:	42a3      	cmp	r3, r4
 8003234:	db01      	blt.n	800323a <__sfputc_r+0x16>
 8003236:	290a      	cmp	r1, #10
 8003238:	d102      	bne.n	8003240 <__sfputc_r+0x1c>
 800323a:	bc10      	pop	{r4}
 800323c:	f7ff bc3a 	b.w	8002ab4 <__swbuf_r>
 8003240:	6813      	ldr	r3, [r2, #0]
 8003242:	1c58      	adds	r0, r3, #1
 8003244:	6010      	str	r0, [r2, #0]
 8003246:	7019      	strb	r1, [r3, #0]
 8003248:	4608      	mov	r0, r1
 800324a:	bc10      	pop	{r4}
 800324c:	4770      	bx	lr

0800324e <__sfputs_r>:
 800324e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003250:	4606      	mov	r6, r0
 8003252:	460f      	mov	r7, r1
 8003254:	4614      	mov	r4, r2
 8003256:	18d5      	adds	r5, r2, r3
 8003258:	42ac      	cmp	r4, r5
 800325a:	d101      	bne.n	8003260 <__sfputs_r+0x12>
 800325c:	2000      	movs	r0, #0
 800325e:	e007      	b.n	8003270 <__sfputs_r+0x22>
 8003260:	463a      	mov	r2, r7
 8003262:	4630      	mov	r0, r6
 8003264:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003268:	f7ff ffdc 	bl	8003224 <__sfputc_r>
 800326c:	1c43      	adds	r3, r0, #1
 800326e:	d1f3      	bne.n	8003258 <__sfputs_r+0xa>
 8003270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003274 <_vfiprintf_r>:
 8003274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003278:	460d      	mov	r5, r1
 800327a:	4614      	mov	r4, r2
 800327c:	4698      	mov	r8, r3
 800327e:	4606      	mov	r6, r0
 8003280:	b09d      	sub	sp, #116	; 0x74
 8003282:	b118      	cbz	r0, 800328c <_vfiprintf_r+0x18>
 8003284:	6983      	ldr	r3, [r0, #24]
 8003286:	b90b      	cbnz	r3, 800328c <_vfiprintf_r+0x18>
 8003288:	f7ff fdea 	bl	8002e60 <__sinit>
 800328c:	4b89      	ldr	r3, [pc, #548]	; (80034b4 <_vfiprintf_r+0x240>)
 800328e:	429d      	cmp	r5, r3
 8003290:	d11b      	bne.n	80032ca <_vfiprintf_r+0x56>
 8003292:	6875      	ldr	r5, [r6, #4]
 8003294:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003296:	07d9      	lsls	r1, r3, #31
 8003298:	d405      	bmi.n	80032a6 <_vfiprintf_r+0x32>
 800329a:	89ab      	ldrh	r3, [r5, #12]
 800329c:	059a      	lsls	r2, r3, #22
 800329e:	d402      	bmi.n	80032a6 <_vfiprintf_r+0x32>
 80032a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032a2:	f7ff fe7b 	bl	8002f9c <__retarget_lock_acquire_recursive>
 80032a6:	89ab      	ldrh	r3, [r5, #12]
 80032a8:	071b      	lsls	r3, r3, #28
 80032aa:	d501      	bpl.n	80032b0 <_vfiprintf_r+0x3c>
 80032ac:	692b      	ldr	r3, [r5, #16]
 80032ae:	b9eb      	cbnz	r3, 80032ec <_vfiprintf_r+0x78>
 80032b0:	4629      	mov	r1, r5
 80032b2:	4630      	mov	r0, r6
 80032b4:	f7ff fc50 	bl	8002b58 <__swsetup_r>
 80032b8:	b1c0      	cbz	r0, 80032ec <_vfiprintf_r+0x78>
 80032ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80032bc:	07dc      	lsls	r4, r3, #31
 80032be:	d50e      	bpl.n	80032de <_vfiprintf_r+0x6a>
 80032c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032c4:	b01d      	add	sp, #116	; 0x74
 80032c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032ca:	4b7b      	ldr	r3, [pc, #492]	; (80034b8 <_vfiprintf_r+0x244>)
 80032cc:	429d      	cmp	r5, r3
 80032ce:	d101      	bne.n	80032d4 <_vfiprintf_r+0x60>
 80032d0:	68b5      	ldr	r5, [r6, #8]
 80032d2:	e7df      	b.n	8003294 <_vfiprintf_r+0x20>
 80032d4:	4b79      	ldr	r3, [pc, #484]	; (80034bc <_vfiprintf_r+0x248>)
 80032d6:	429d      	cmp	r5, r3
 80032d8:	bf08      	it	eq
 80032da:	68f5      	ldreq	r5, [r6, #12]
 80032dc:	e7da      	b.n	8003294 <_vfiprintf_r+0x20>
 80032de:	89ab      	ldrh	r3, [r5, #12]
 80032e0:	0598      	lsls	r0, r3, #22
 80032e2:	d4ed      	bmi.n	80032c0 <_vfiprintf_r+0x4c>
 80032e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032e6:	f7ff fe5a 	bl	8002f9e <__retarget_lock_release_recursive>
 80032ea:	e7e9      	b.n	80032c0 <_vfiprintf_r+0x4c>
 80032ec:	2300      	movs	r3, #0
 80032ee:	9309      	str	r3, [sp, #36]	; 0x24
 80032f0:	2320      	movs	r3, #32
 80032f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032f6:	2330      	movs	r3, #48	; 0x30
 80032f8:	f04f 0901 	mov.w	r9, #1
 80032fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003300:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80034c0 <_vfiprintf_r+0x24c>
 8003304:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003308:	4623      	mov	r3, r4
 800330a:	469a      	mov	sl, r3
 800330c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003310:	b10a      	cbz	r2, 8003316 <_vfiprintf_r+0xa2>
 8003312:	2a25      	cmp	r2, #37	; 0x25
 8003314:	d1f9      	bne.n	800330a <_vfiprintf_r+0x96>
 8003316:	ebba 0b04 	subs.w	fp, sl, r4
 800331a:	d00b      	beq.n	8003334 <_vfiprintf_r+0xc0>
 800331c:	465b      	mov	r3, fp
 800331e:	4622      	mov	r2, r4
 8003320:	4629      	mov	r1, r5
 8003322:	4630      	mov	r0, r6
 8003324:	f7ff ff93 	bl	800324e <__sfputs_r>
 8003328:	3001      	adds	r0, #1
 800332a:	f000 80aa 	beq.w	8003482 <_vfiprintf_r+0x20e>
 800332e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003330:	445a      	add	r2, fp
 8003332:	9209      	str	r2, [sp, #36]	; 0x24
 8003334:	f89a 3000 	ldrb.w	r3, [sl]
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 80a2 	beq.w	8003482 <_vfiprintf_r+0x20e>
 800333e:	2300      	movs	r3, #0
 8003340:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003344:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003348:	f10a 0a01 	add.w	sl, sl, #1
 800334c:	9304      	str	r3, [sp, #16]
 800334e:	9307      	str	r3, [sp, #28]
 8003350:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003354:	931a      	str	r3, [sp, #104]	; 0x68
 8003356:	4654      	mov	r4, sl
 8003358:	2205      	movs	r2, #5
 800335a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800335e:	4858      	ldr	r0, [pc, #352]	; (80034c0 <_vfiprintf_r+0x24c>)
 8003360:	f000 faf8 	bl	8003954 <memchr>
 8003364:	9a04      	ldr	r2, [sp, #16]
 8003366:	b9d8      	cbnz	r0, 80033a0 <_vfiprintf_r+0x12c>
 8003368:	06d1      	lsls	r1, r2, #27
 800336a:	bf44      	itt	mi
 800336c:	2320      	movmi	r3, #32
 800336e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003372:	0713      	lsls	r3, r2, #28
 8003374:	bf44      	itt	mi
 8003376:	232b      	movmi	r3, #43	; 0x2b
 8003378:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800337c:	f89a 3000 	ldrb.w	r3, [sl]
 8003380:	2b2a      	cmp	r3, #42	; 0x2a
 8003382:	d015      	beq.n	80033b0 <_vfiprintf_r+0x13c>
 8003384:	4654      	mov	r4, sl
 8003386:	2000      	movs	r0, #0
 8003388:	f04f 0c0a 	mov.w	ip, #10
 800338c:	9a07      	ldr	r2, [sp, #28]
 800338e:	4621      	mov	r1, r4
 8003390:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003394:	3b30      	subs	r3, #48	; 0x30
 8003396:	2b09      	cmp	r3, #9
 8003398:	d94e      	bls.n	8003438 <_vfiprintf_r+0x1c4>
 800339a:	b1b0      	cbz	r0, 80033ca <_vfiprintf_r+0x156>
 800339c:	9207      	str	r2, [sp, #28]
 800339e:	e014      	b.n	80033ca <_vfiprintf_r+0x156>
 80033a0:	eba0 0308 	sub.w	r3, r0, r8
 80033a4:	fa09 f303 	lsl.w	r3, r9, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	46a2      	mov	sl, r4
 80033ac:	9304      	str	r3, [sp, #16]
 80033ae:	e7d2      	b.n	8003356 <_vfiprintf_r+0xe2>
 80033b0:	9b03      	ldr	r3, [sp, #12]
 80033b2:	1d19      	adds	r1, r3, #4
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	9103      	str	r1, [sp, #12]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bfbb      	ittet	lt
 80033bc:	425b      	neglt	r3, r3
 80033be:	f042 0202 	orrlt.w	r2, r2, #2
 80033c2:	9307      	strge	r3, [sp, #28]
 80033c4:	9307      	strlt	r3, [sp, #28]
 80033c6:	bfb8      	it	lt
 80033c8:	9204      	strlt	r2, [sp, #16]
 80033ca:	7823      	ldrb	r3, [r4, #0]
 80033cc:	2b2e      	cmp	r3, #46	; 0x2e
 80033ce:	d10c      	bne.n	80033ea <_vfiprintf_r+0x176>
 80033d0:	7863      	ldrb	r3, [r4, #1]
 80033d2:	2b2a      	cmp	r3, #42	; 0x2a
 80033d4:	d135      	bne.n	8003442 <_vfiprintf_r+0x1ce>
 80033d6:	9b03      	ldr	r3, [sp, #12]
 80033d8:	3402      	adds	r4, #2
 80033da:	1d1a      	adds	r2, r3, #4
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	9203      	str	r2, [sp, #12]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	bfb8      	it	lt
 80033e4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80033e8:	9305      	str	r3, [sp, #20]
 80033ea:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80034c4 <_vfiprintf_r+0x250>
 80033ee:	2203      	movs	r2, #3
 80033f0:	4650      	mov	r0, sl
 80033f2:	7821      	ldrb	r1, [r4, #0]
 80033f4:	f000 faae 	bl	8003954 <memchr>
 80033f8:	b140      	cbz	r0, 800340c <_vfiprintf_r+0x198>
 80033fa:	2340      	movs	r3, #64	; 0x40
 80033fc:	eba0 000a 	sub.w	r0, r0, sl
 8003400:	fa03 f000 	lsl.w	r0, r3, r0
 8003404:	9b04      	ldr	r3, [sp, #16]
 8003406:	3401      	adds	r4, #1
 8003408:	4303      	orrs	r3, r0
 800340a:	9304      	str	r3, [sp, #16]
 800340c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003410:	2206      	movs	r2, #6
 8003412:	482d      	ldr	r0, [pc, #180]	; (80034c8 <_vfiprintf_r+0x254>)
 8003414:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003418:	f000 fa9c 	bl	8003954 <memchr>
 800341c:	2800      	cmp	r0, #0
 800341e:	d03f      	beq.n	80034a0 <_vfiprintf_r+0x22c>
 8003420:	4b2a      	ldr	r3, [pc, #168]	; (80034cc <_vfiprintf_r+0x258>)
 8003422:	bb1b      	cbnz	r3, 800346c <_vfiprintf_r+0x1f8>
 8003424:	9b03      	ldr	r3, [sp, #12]
 8003426:	3307      	adds	r3, #7
 8003428:	f023 0307 	bic.w	r3, r3, #7
 800342c:	3308      	adds	r3, #8
 800342e:	9303      	str	r3, [sp, #12]
 8003430:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003432:	443b      	add	r3, r7
 8003434:	9309      	str	r3, [sp, #36]	; 0x24
 8003436:	e767      	b.n	8003308 <_vfiprintf_r+0x94>
 8003438:	460c      	mov	r4, r1
 800343a:	2001      	movs	r0, #1
 800343c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003440:	e7a5      	b.n	800338e <_vfiprintf_r+0x11a>
 8003442:	2300      	movs	r3, #0
 8003444:	f04f 0c0a 	mov.w	ip, #10
 8003448:	4619      	mov	r1, r3
 800344a:	3401      	adds	r4, #1
 800344c:	9305      	str	r3, [sp, #20]
 800344e:	4620      	mov	r0, r4
 8003450:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003454:	3a30      	subs	r2, #48	; 0x30
 8003456:	2a09      	cmp	r2, #9
 8003458:	d903      	bls.n	8003462 <_vfiprintf_r+0x1ee>
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0c5      	beq.n	80033ea <_vfiprintf_r+0x176>
 800345e:	9105      	str	r1, [sp, #20]
 8003460:	e7c3      	b.n	80033ea <_vfiprintf_r+0x176>
 8003462:	4604      	mov	r4, r0
 8003464:	2301      	movs	r3, #1
 8003466:	fb0c 2101 	mla	r1, ip, r1, r2
 800346a:	e7f0      	b.n	800344e <_vfiprintf_r+0x1da>
 800346c:	ab03      	add	r3, sp, #12
 800346e:	9300      	str	r3, [sp, #0]
 8003470:	462a      	mov	r2, r5
 8003472:	4630      	mov	r0, r6
 8003474:	4b16      	ldr	r3, [pc, #88]	; (80034d0 <_vfiprintf_r+0x25c>)
 8003476:	a904      	add	r1, sp, #16
 8003478:	f3af 8000 	nop.w
 800347c:	4607      	mov	r7, r0
 800347e:	1c78      	adds	r0, r7, #1
 8003480:	d1d6      	bne.n	8003430 <_vfiprintf_r+0x1bc>
 8003482:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003484:	07d9      	lsls	r1, r3, #31
 8003486:	d405      	bmi.n	8003494 <_vfiprintf_r+0x220>
 8003488:	89ab      	ldrh	r3, [r5, #12]
 800348a:	059a      	lsls	r2, r3, #22
 800348c:	d402      	bmi.n	8003494 <_vfiprintf_r+0x220>
 800348e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003490:	f7ff fd85 	bl	8002f9e <__retarget_lock_release_recursive>
 8003494:	89ab      	ldrh	r3, [r5, #12]
 8003496:	065b      	lsls	r3, r3, #25
 8003498:	f53f af12 	bmi.w	80032c0 <_vfiprintf_r+0x4c>
 800349c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800349e:	e711      	b.n	80032c4 <_vfiprintf_r+0x50>
 80034a0:	ab03      	add	r3, sp, #12
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	462a      	mov	r2, r5
 80034a6:	4630      	mov	r0, r6
 80034a8:	4b09      	ldr	r3, [pc, #36]	; (80034d0 <_vfiprintf_r+0x25c>)
 80034aa:	a904      	add	r1, sp, #16
 80034ac:	f000 f882 	bl	80035b4 <_printf_i>
 80034b0:	e7e4      	b.n	800347c <_vfiprintf_r+0x208>
 80034b2:	bf00      	nop
 80034b4:	08003a24 	.word	0x08003a24
 80034b8:	08003a44 	.word	0x08003a44
 80034bc:	08003a04 	.word	0x08003a04
 80034c0:	08003a64 	.word	0x08003a64
 80034c4:	08003a6a 	.word	0x08003a6a
 80034c8:	08003a6e 	.word	0x08003a6e
 80034cc:	00000000 	.word	0x00000000
 80034d0:	0800324f 	.word	0x0800324f

080034d4 <_printf_common>:
 80034d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034d8:	4616      	mov	r6, r2
 80034da:	4699      	mov	r9, r3
 80034dc:	688a      	ldr	r2, [r1, #8]
 80034de:	690b      	ldr	r3, [r1, #16]
 80034e0:	4607      	mov	r7, r0
 80034e2:	4293      	cmp	r3, r2
 80034e4:	bfb8      	it	lt
 80034e6:	4613      	movlt	r3, r2
 80034e8:	6033      	str	r3, [r6, #0]
 80034ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034ee:	460c      	mov	r4, r1
 80034f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034f4:	b10a      	cbz	r2, 80034fa <_printf_common+0x26>
 80034f6:	3301      	adds	r3, #1
 80034f8:	6033      	str	r3, [r6, #0]
 80034fa:	6823      	ldr	r3, [r4, #0]
 80034fc:	0699      	lsls	r1, r3, #26
 80034fe:	bf42      	ittt	mi
 8003500:	6833      	ldrmi	r3, [r6, #0]
 8003502:	3302      	addmi	r3, #2
 8003504:	6033      	strmi	r3, [r6, #0]
 8003506:	6825      	ldr	r5, [r4, #0]
 8003508:	f015 0506 	ands.w	r5, r5, #6
 800350c:	d106      	bne.n	800351c <_printf_common+0x48>
 800350e:	f104 0a19 	add.w	sl, r4, #25
 8003512:	68e3      	ldr	r3, [r4, #12]
 8003514:	6832      	ldr	r2, [r6, #0]
 8003516:	1a9b      	subs	r3, r3, r2
 8003518:	42ab      	cmp	r3, r5
 800351a:	dc28      	bgt.n	800356e <_printf_common+0x9a>
 800351c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003520:	1e13      	subs	r3, r2, #0
 8003522:	6822      	ldr	r2, [r4, #0]
 8003524:	bf18      	it	ne
 8003526:	2301      	movne	r3, #1
 8003528:	0692      	lsls	r2, r2, #26
 800352a:	d42d      	bmi.n	8003588 <_printf_common+0xb4>
 800352c:	4649      	mov	r1, r9
 800352e:	4638      	mov	r0, r7
 8003530:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003534:	47c0      	blx	r8
 8003536:	3001      	adds	r0, #1
 8003538:	d020      	beq.n	800357c <_printf_common+0xa8>
 800353a:	6823      	ldr	r3, [r4, #0]
 800353c:	68e5      	ldr	r5, [r4, #12]
 800353e:	f003 0306 	and.w	r3, r3, #6
 8003542:	2b04      	cmp	r3, #4
 8003544:	bf18      	it	ne
 8003546:	2500      	movne	r5, #0
 8003548:	6832      	ldr	r2, [r6, #0]
 800354a:	f04f 0600 	mov.w	r6, #0
 800354e:	68a3      	ldr	r3, [r4, #8]
 8003550:	bf08      	it	eq
 8003552:	1aad      	subeq	r5, r5, r2
 8003554:	6922      	ldr	r2, [r4, #16]
 8003556:	bf08      	it	eq
 8003558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800355c:	4293      	cmp	r3, r2
 800355e:	bfc4      	itt	gt
 8003560:	1a9b      	subgt	r3, r3, r2
 8003562:	18ed      	addgt	r5, r5, r3
 8003564:	341a      	adds	r4, #26
 8003566:	42b5      	cmp	r5, r6
 8003568:	d11a      	bne.n	80035a0 <_printf_common+0xcc>
 800356a:	2000      	movs	r0, #0
 800356c:	e008      	b.n	8003580 <_printf_common+0xac>
 800356e:	2301      	movs	r3, #1
 8003570:	4652      	mov	r2, sl
 8003572:	4649      	mov	r1, r9
 8003574:	4638      	mov	r0, r7
 8003576:	47c0      	blx	r8
 8003578:	3001      	adds	r0, #1
 800357a:	d103      	bne.n	8003584 <_printf_common+0xb0>
 800357c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003584:	3501      	adds	r5, #1
 8003586:	e7c4      	b.n	8003512 <_printf_common+0x3e>
 8003588:	2030      	movs	r0, #48	; 0x30
 800358a:	18e1      	adds	r1, r4, r3
 800358c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003596:	4422      	add	r2, r4
 8003598:	3302      	adds	r3, #2
 800359a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800359e:	e7c5      	b.n	800352c <_printf_common+0x58>
 80035a0:	2301      	movs	r3, #1
 80035a2:	4622      	mov	r2, r4
 80035a4:	4649      	mov	r1, r9
 80035a6:	4638      	mov	r0, r7
 80035a8:	47c0      	blx	r8
 80035aa:	3001      	adds	r0, #1
 80035ac:	d0e6      	beq.n	800357c <_printf_common+0xa8>
 80035ae:	3601      	adds	r6, #1
 80035b0:	e7d9      	b.n	8003566 <_printf_common+0x92>
	...

080035b4 <_printf_i>:
 80035b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035b8:	7e0f      	ldrb	r7, [r1, #24]
 80035ba:	4691      	mov	r9, r2
 80035bc:	2f78      	cmp	r7, #120	; 0x78
 80035be:	4680      	mov	r8, r0
 80035c0:	460c      	mov	r4, r1
 80035c2:	469a      	mov	sl, r3
 80035c4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80035c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80035ca:	d807      	bhi.n	80035dc <_printf_i+0x28>
 80035cc:	2f62      	cmp	r7, #98	; 0x62
 80035ce:	d80a      	bhi.n	80035e6 <_printf_i+0x32>
 80035d0:	2f00      	cmp	r7, #0
 80035d2:	f000 80d9 	beq.w	8003788 <_printf_i+0x1d4>
 80035d6:	2f58      	cmp	r7, #88	; 0x58
 80035d8:	f000 80a4 	beq.w	8003724 <_printf_i+0x170>
 80035dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035e4:	e03a      	b.n	800365c <_printf_i+0xa8>
 80035e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035ea:	2b15      	cmp	r3, #21
 80035ec:	d8f6      	bhi.n	80035dc <_printf_i+0x28>
 80035ee:	a101      	add	r1, pc, #4	; (adr r1, 80035f4 <_printf_i+0x40>)
 80035f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035f4:	0800364d 	.word	0x0800364d
 80035f8:	08003661 	.word	0x08003661
 80035fc:	080035dd 	.word	0x080035dd
 8003600:	080035dd 	.word	0x080035dd
 8003604:	080035dd 	.word	0x080035dd
 8003608:	080035dd 	.word	0x080035dd
 800360c:	08003661 	.word	0x08003661
 8003610:	080035dd 	.word	0x080035dd
 8003614:	080035dd 	.word	0x080035dd
 8003618:	080035dd 	.word	0x080035dd
 800361c:	080035dd 	.word	0x080035dd
 8003620:	0800376f 	.word	0x0800376f
 8003624:	08003691 	.word	0x08003691
 8003628:	08003751 	.word	0x08003751
 800362c:	080035dd 	.word	0x080035dd
 8003630:	080035dd 	.word	0x080035dd
 8003634:	08003791 	.word	0x08003791
 8003638:	080035dd 	.word	0x080035dd
 800363c:	08003691 	.word	0x08003691
 8003640:	080035dd 	.word	0x080035dd
 8003644:	080035dd 	.word	0x080035dd
 8003648:	08003759 	.word	0x08003759
 800364c:	682b      	ldr	r3, [r5, #0]
 800364e:	1d1a      	adds	r2, r3, #4
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	602a      	str	r2, [r5, #0]
 8003654:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003658:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800365c:	2301      	movs	r3, #1
 800365e:	e0a4      	b.n	80037aa <_printf_i+0x1f6>
 8003660:	6820      	ldr	r0, [r4, #0]
 8003662:	6829      	ldr	r1, [r5, #0]
 8003664:	0606      	lsls	r6, r0, #24
 8003666:	f101 0304 	add.w	r3, r1, #4
 800366a:	d50a      	bpl.n	8003682 <_printf_i+0xce>
 800366c:	680e      	ldr	r6, [r1, #0]
 800366e:	602b      	str	r3, [r5, #0]
 8003670:	2e00      	cmp	r6, #0
 8003672:	da03      	bge.n	800367c <_printf_i+0xc8>
 8003674:	232d      	movs	r3, #45	; 0x2d
 8003676:	4276      	negs	r6, r6
 8003678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800367c:	230a      	movs	r3, #10
 800367e:	485e      	ldr	r0, [pc, #376]	; (80037f8 <_printf_i+0x244>)
 8003680:	e019      	b.n	80036b6 <_printf_i+0x102>
 8003682:	680e      	ldr	r6, [r1, #0]
 8003684:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003688:	602b      	str	r3, [r5, #0]
 800368a:	bf18      	it	ne
 800368c:	b236      	sxthne	r6, r6
 800368e:	e7ef      	b.n	8003670 <_printf_i+0xbc>
 8003690:	682b      	ldr	r3, [r5, #0]
 8003692:	6820      	ldr	r0, [r4, #0]
 8003694:	1d19      	adds	r1, r3, #4
 8003696:	6029      	str	r1, [r5, #0]
 8003698:	0601      	lsls	r1, r0, #24
 800369a:	d501      	bpl.n	80036a0 <_printf_i+0xec>
 800369c:	681e      	ldr	r6, [r3, #0]
 800369e:	e002      	b.n	80036a6 <_printf_i+0xf2>
 80036a0:	0646      	lsls	r6, r0, #25
 80036a2:	d5fb      	bpl.n	800369c <_printf_i+0xe8>
 80036a4:	881e      	ldrh	r6, [r3, #0]
 80036a6:	2f6f      	cmp	r7, #111	; 0x6f
 80036a8:	bf0c      	ite	eq
 80036aa:	2308      	moveq	r3, #8
 80036ac:	230a      	movne	r3, #10
 80036ae:	4852      	ldr	r0, [pc, #328]	; (80037f8 <_printf_i+0x244>)
 80036b0:	2100      	movs	r1, #0
 80036b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80036b6:	6865      	ldr	r5, [r4, #4]
 80036b8:	2d00      	cmp	r5, #0
 80036ba:	bfa8      	it	ge
 80036bc:	6821      	ldrge	r1, [r4, #0]
 80036be:	60a5      	str	r5, [r4, #8]
 80036c0:	bfa4      	itt	ge
 80036c2:	f021 0104 	bicge.w	r1, r1, #4
 80036c6:	6021      	strge	r1, [r4, #0]
 80036c8:	b90e      	cbnz	r6, 80036ce <_printf_i+0x11a>
 80036ca:	2d00      	cmp	r5, #0
 80036cc:	d04d      	beq.n	800376a <_printf_i+0x1b6>
 80036ce:	4615      	mov	r5, r2
 80036d0:	fbb6 f1f3 	udiv	r1, r6, r3
 80036d4:	fb03 6711 	mls	r7, r3, r1, r6
 80036d8:	5dc7      	ldrb	r7, [r0, r7]
 80036da:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80036de:	4637      	mov	r7, r6
 80036e0:	42bb      	cmp	r3, r7
 80036e2:	460e      	mov	r6, r1
 80036e4:	d9f4      	bls.n	80036d0 <_printf_i+0x11c>
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d10b      	bne.n	8003702 <_printf_i+0x14e>
 80036ea:	6823      	ldr	r3, [r4, #0]
 80036ec:	07de      	lsls	r6, r3, #31
 80036ee:	d508      	bpl.n	8003702 <_printf_i+0x14e>
 80036f0:	6923      	ldr	r3, [r4, #16]
 80036f2:	6861      	ldr	r1, [r4, #4]
 80036f4:	4299      	cmp	r1, r3
 80036f6:	bfde      	ittt	le
 80036f8:	2330      	movle	r3, #48	; 0x30
 80036fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036fe:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003702:	1b52      	subs	r2, r2, r5
 8003704:	6122      	str	r2, [r4, #16]
 8003706:	464b      	mov	r3, r9
 8003708:	4621      	mov	r1, r4
 800370a:	4640      	mov	r0, r8
 800370c:	f8cd a000 	str.w	sl, [sp]
 8003710:	aa03      	add	r2, sp, #12
 8003712:	f7ff fedf 	bl	80034d4 <_printf_common>
 8003716:	3001      	adds	r0, #1
 8003718:	d14c      	bne.n	80037b4 <_printf_i+0x200>
 800371a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800371e:	b004      	add	sp, #16
 8003720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003724:	4834      	ldr	r0, [pc, #208]	; (80037f8 <_printf_i+0x244>)
 8003726:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800372a:	6829      	ldr	r1, [r5, #0]
 800372c:	6823      	ldr	r3, [r4, #0]
 800372e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003732:	6029      	str	r1, [r5, #0]
 8003734:	061d      	lsls	r5, r3, #24
 8003736:	d514      	bpl.n	8003762 <_printf_i+0x1ae>
 8003738:	07df      	lsls	r7, r3, #31
 800373a:	bf44      	itt	mi
 800373c:	f043 0320 	orrmi.w	r3, r3, #32
 8003740:	6023      	strmi	r3, [r4, #0]
 8003742:	b91e      	cbnz	r6, 800374c <_printf_i+0x198>
 8003744:	6823      	ldr	r3, [r4, #0]
 8003746:	f023 0320 	bic.w	r3, r3, #32
 800374a:	6023      	str	r3, [r4, #0]
 800374c:	2310      	movs	r3, #16
 800374e:	e7af      	b.n	80036b0 <_printf_i+0xfc>
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	f043 0320 	orr.w	r3, r3, #32
 8003756:	6023      	str	r3, [r4, #0]
 8003758:	2378      	movs	r3, #120	; 0x78
 800375a:	4828      	ldr	r0, [pc, #160]	; (80037fc <_printf_i+0x248>)
 800375c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003760:	e7e3      	b.n	800372a <_printf_i+0x176>
 8003762:	0659      	lsls	r1, r3, #25
 8003764:	bf48      	it	mi
 8003766:	b2b6      	uxthmi	r6, r6
 8003768:	e7e6      	b.n	8003738 <_printf_i+0x184>
 800376a:	4615      	mov	r5, r2
 800376c:	e7bb      	b.n	80036e6 <_printf_i+0x132>
 800376e:	682b      	ldr	r3, [r5, #0]
 8003770:	6826      	ldr	r6, [r4, #0]
 8003772:	1d18      	adds	r0, r3, #4
 8003774:	6961      	ldr	r1, [r4, #20]
 8003776:	6028      	str	r0, [r5, #0]
 8003778:	0635      	lsls	r5, r6, #24
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	d501      	bpl.n	8003782 <_printf_i+0x1ce>
 800377e:	6019      	str	r1, [r3, #0]
 8003780:	e002      	b.n	8003788 <_printf_i+0x1d4>
 8003782:	0670      	lsls	r0, r6, #25
 8003784:	d5fb      	bpl.n	800377e <_printf_i+0x1ca>
 8003786:	8019      	strh	r1, [r3, #0]
 8003788:	2300      	movs	r3, #0
 800378a:	4615      	mov	r5, r2
 800378c:	6123      	str	r3, [r4, #16]
 800378e:	e7ba      	b.n	8003706 <_printf_i+0x152>
 8003790:	682b      	ldr	r3, [r5, #0]
 8003792:	2100      	movs	r1, #0
 8003794:	1d1a      	adds	r2, r3, #4
 8003796:	602a      	str	r2, [r5, #0]
 8003798:	681d      	ldr	r5, [r3, #0]
 800379a:	6862      	ldr	r2, [r4, #4]
 800379c:	4628      	mov	r0, r5
 800379e:	f000 f8d9 	bl	8003954 <memchr>
 80037a2:	b108      	cbz	r0, 80037a8 <_printf_i+0x1f4>
 80037a4:	1b40      	subs	r0, r0, r5
 80037a6:	6060      	str	r0, [r4, #4]
 80037a8:	6863      	ldr	r3, [r4, #4]
 80037aa:	6123      	str	r3, [r4, #16]
 80037ac:	2300      	movs	r3, #0
 80037ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037b2:	e7a8      	b.n	8003706 <_printf_i+0x152>
 80037b4:	462a      	mov	r2, r5
 80037b6:	4649      	mov	r1, r9
 80037b8:	4640      	mov	r0, r8
 80037ba:	6923      	ldr	r3, [r4, #16]
 80037bc:	47d0      	blx	sl
 80037be:	3001      	adds	r0, #1
 80037c0:	d0ab      	beq.n	800371a <_printf_i+0x166>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	079b      	lsls	r3, r3, #30
 80037c6:	d413      	bmi.n	80037f0 <_printf_i+0x23c>
 80037c8:	68e0      	ldr	r0, [r4, #12]
 80037ca:	9b03      	ldr	r3, [sp, #12]
 80037cc:	4298      	cmp	r0, r3
 80037ce:	bfb8      	it	lt
 80037d0:	4618      	movlt	r0, r3
 80037d2:	e7a4      	b.n	800371e <_printf_i+0x16a>
 80037d4:	2301      	movs	r3, #1
 80037d6:	4632      	mov	r2, r6
 80037d8:	4649      	mov	r1, r9
 80037da:	4640      	mov	r0, r8
 80037dc:	47d0      	blx	sl
 80037de:	3001      	adds	r0, #1
 80037e0:	d09b      	beq.n	800371a <_printf_i+0x166>
 80037e2:	3501      	adds	r5, #1
 80037e4:	68e3      	ldr	r3, [r4, #12]
 80037e6:	9903      	ldr	r1, [sp, #12]
 80037e8:	1a5b      	subs	r3, r3, r1
 80037ea:	42ab      	cmp	r3, r5
 80037ec:	dcf2      	bgt.n	80037d4 <_printf_i+0x220>
 80037ee:	e7eb      	b.n	80037c8 <_printf_i+0x214>
 80037f0:	2500      	movs	r5, #0
 80037f2:	f104 0619 	add.w	r6, r4, #25
 80037f6:	e7f5      	b.n	80037e4 <_printf_i+0x230>
 80037f8:	08003a75 	.word	0x08003a75
 80037fc:	08003a86 	.word	0x08003a86

08003800 <_sbrk_r>:
 8003800:	b538      	push	{r3, r4, r5, lr}
 8003802:	2300      	movs	r3, #0
 8003804:	4d05      	ldr	r5, [pc, #20]	; (800381c <_sbrk_r+0x1c>)
 8003806:	4604      	mov	r4, r0
 8003808:	4608      	mov	r0, r1
 800380a:	602b      	str	r3, [r5, #0]
 800380c:	f7fd f894 	bl	8000938 <_sbrk>
 8003810:	1c43      	adds	r3, r0, #1
 8003812:	d102      	bne.n	800381a <_sbrk_r+0x1a>
 8003814:	682b      	ldr	r3, [r5, #0]
 8003816:	b103      	cbz	r3, 800381a <_sbrk_r+0x1a>
 8003818:	6023      	str	r3, [r4, #0]
 800381a:	bd38      	pop	{r3, r4, r5, pc}
 800381c:	20000160 	.word	0x20000160

08003820 <__sread>:
 8003820:	b510      	push	{r4, lr}
 8003822:	460c      	mov	r4, r1
 8003824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003828:	f000 f8ae 	bl	8003988 <_read_r>
 800382c:	2800      	cmp	r0, #0
 800382e:	bfab      	itete	ge
 8003830:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003832:	89a3      	ldrhlt	r3, [r4, #12]
 8003834:	181b      	addge	r3, r3, r0
 8003836:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800383a:	bfac      	ite	ge
 800383c:	6563      	strge	r3, [r4, #84]	; 0x54
 800383e:	81a3      	strhlt	r3, [r4, #12]
 8003840:	bd10      	pop	{r4, pc}

08003842 <__swrite>:
 8003842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003846:	461f      	mov	r7, r3
 8003848:	898b      	ldrh	r3, [r1, #12]
 800384a:	4605      	mov	r5, r0
 800384c:	05db      	lsls	r3, r3, #23
 800384e:	460c      	mov	r4, r1
 8003850:	4616      	mov	r6, r2
 8003852:	d505      	bpl.n	8003860 <__swrite+0x1e>
 8003854:	2302      	movs	r3, #2
 8003856:	2200      	movs	r2, #0
 8003858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800385c:	f000 f868 	bl	8003930 <_lseek_r>
 8003860:	89a3      	ldrh	r3, [r4, #12]
 8003862:	4632      	mov	r2, r6
 8003864:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003868:	81a3      	strh	r3, [r4, #12]
 800386a:	4628      	mov	r0, r5
 800386c:	463b      	mov	r3, r7
 800386e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003876:	f000 b817 	b.w	80038a8 <_write_r>

0800387a <__sseek>:
 800387a:	b510      	push	{r4, lr}
 800387c:	460c      	mov	r4, r1
 800387e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003882:	f000 f855 	bl	8003930 <_lseek_r>
 8003886:	1c43      	adds	r3, r0, #1
 8003888:	89a3      	ldrh	r3, [r4, #12]
 800388a:	bf15      	itete	ne
 800388c:	6560      	strne	r0, [r4, #84]	; 0x54
 800388e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003892:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003896:	81a3      	strheq	r3, [r4, #12]
 8003898:	bf18      	it	ne
 800389a:	81a3      	strhne	r3, [r4, #12]
 800389c:	bd10      	pop	{r4, pc}

0800389e <__sclose>:
 800389e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038a2:	f000 b813 	b.w	80038cc <_close_r>
	...

080038a8 <_write_r>:
 80038a8:	b538      	push	{r3, r4, r5, lr}
 80038aa:	4604      	mov	r4, r0
 80038ac:	4608      	mov	r0, r1
 80038ae:	4611      	mov	r1, r2
 80038b0:	2200      	movs	r2, #0
 80038b2:	4d05      	ldr	r5, [pc, #20]	; (80038c8 <_write_r+0x20>)
 80038b4:	602a      	str	r2, [r5, #0]
 80038b6:	461a      	mov	r2, r3
 80038b8:	f7fc fff8 	bl	80008ac <_write>
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d102      	bne.n	80038c6 <_write_r+0x1e>
 80038c0:	682b      	ldr	r3, [r5, #0]
 80038c2:	b103      	cbz	r3, 80038c6 <_write_r+0x1e>
 80038c4:	6023      	str	r3, [r4, #0]
 80038c6:	bd38      	pop	{r3, r4, r5, pc}
 80038c8:	20000160 	.word	0x20000160

080038cc <_close_r>:
 80038cc:	b538      	push	{r3, r4, r5, lr}
 80038ce:	2300      	movs	r3, #0
 80038d0:	4d05      	ldr	r5, [pc, #20]	; (80038e8 <_close_r+0x1c>)
 80038d2:	4604      	mov	r4, r0
 80038d4:	4608      	mov	r0, r1
 80038d6:	602b      	str	r3, [r5, #0]
 80038d8:	f7fc fffe 	bl	80008d8 <_close>
 80038dc:	1c43      	adds	r3, r0, #1
 80038de:	d102      	bne.n	80038e6 <_close_r+0x1a>
 80038e0:	682b      	ldr	r3, [r5, #0]
 80038e2:	b103      	cbz	r3, 80038e6 <_close_r+0x1a>
 80038e4:	6023      	str	r3, [r4, #0]
 80038e6:	bd38      	pop	{r3, r4, r5, pc}
 80038e8:	20000160 	.word	0x20000160

080038ec <_fstat_r>:
 80038ec:	b538      	push	{r3, r4, r5, lr}
 80038ee:	2300      	movs	r3, #0
 80038f0:	4d06      	ldr	r5, [pc, #24]	; (800390c <_fstat_r+0x20>)
 80038f2:	4604      	mov	r4, r0
 80038f4:	4608      	mov	r0, r1
 80038f6:	4611      	mov	r1, r2
 80038f8:	602b      	str	r3, [r5, #0]
 80038fa:	f7fc fff8 	bl	80008ee <_fstat>
 80038fe:	1c43      	adds	r3, r0, #1
 8003900:	d102      	bne.n	8003908 <_fstat_r+0x1c>
 8003902:	682b      	ldr	r3, [r5, #0]
 8003904:	b103      	cbz	r3, 8003908 <_fstat_r+0x1c>
 8003906:	6023      	str	r3, [r4, #0]
 8003908:	bd38      	pop	{r3, r4, r5, pc}
 800390a:	bf00      	nop
 800390c:	20000160 	.word	0x20000160

08003910 <_isatty_r>:
 8003910:	b538      	push	{r3, r4, r5, lr}
 8003912:	2300      	movs	r3, #0
 8003914:	4d05      	ldr	r5, [pc, #20]	; (800392c <_isatty_r+0x1c>)
 8003916:	4604      	mov	r4, r0
 8003918:	4608      	mov	r0, r1
 800391a:	602b      	str	r3, [r5, #0]
 800391c:	f7fc fff6 	bl	800090c <_isatty>
 8003920:	1c43      	adds	r3, r0, #1
 8003922:	d102      	bne.n	800392a <_isatty_r+0x1a>
 8003924:	682b      	ldr	r3, [r5, #0]
 8003926:	b103      	cbz	r3, 800392a <_isatty_r+0x1a>
 8003928:	6023      	str	r3, [r4, #0]
 800392a:	bd38      	pop	{r3, r4, r5, pc}
 800392c:	20000160 	.word	0x20000160

08003930 <_lseek_r>:
 8003930:	b538      	push	{r3, r4, r5, lr}
 8003932:	4604      	mov	r4, r0
 8003934:	4608      	mov	r0, r1
 8003936:	4611      	mov	r1, r2
 8003938:	2200      	movs	r2, #0
 800393a:	4d05      	ldr	r5, [pc, #20]	; (8003950 <_lseek_r+0x20>)
 800393c:	602a      	str	r2, [r5, #0]
 800393e:	461a      	mov	r2, r3
 8003940:	f7fc ffee 	bl	8000920 <_lseek>
 8003944:	1c43      	adds	r3, r0, #1
 8003946:	d102      	bne.n	800394e <_lseek_r+0x1e>
 8003948:	682b      	ldr	r3, [r5, #0]
 800394a:	b103      	cbz	r3, 800394e <_lseek_r+0x1e>
 800394c:	6023      	str	r3, [r4, #0]
 800394e:	bd38      	pop	{r3, r4, r5, pc}
 8003950:	20000160 	.word	0x20000160

08003954 <memchr>:
 8003954:	4603      	mov	r3, r0
 8003956:	b510      	push	{r4, lr}
 8003958:	b2c9      	uxtb	r1, r1
 800395a:	4402      	add	r2, r0
 800395c:	4293      	cmp	r3, r2
 800395e:	4618      	mov	r0, r3
 8003960:	d101      	bne.n	8003966 <memchr+0x12>
 8003962:	2000      	movs	r0, #0
 8003964:	e003      	b.n	800396e <memchr+0x1a>
 8003966:	7804      	ldrb	r4, [r0, #0]
 8003968:	3301      	adds	r3, #1
 800396a:	428c      	cmp	r4, r1
 800396c:	d1f6      	bne.n	800395c <memchr+0x8>
 800396e:	bd10      	pop	{r4, pc}

08003970 <__malloc_lock>:
 8003970:	4801      	ldr	r0, [pc, #4]	; (8003978 <__malloc_lock+0x8>)
 8003972:	f7ff bb13 	b.w	8002f9c <__retarget_lock_acquire_recursive>
 8003976:	bf00      	nop
 8003978:	20000154 	.word	0x20000154

0800397c <__malloc_unlock>:
 800397c:	4801      	ldr	r0, [pc, #4]	; (8003984 <__malloc_unlock+0x8>)
 800397e:	f7ff bb0e 	b.w	8002f9e <__retarget_lock_release_recursive>
 8003982:	bf00      	nop
 8003984:	20000154 	.word	0x20000154

08003988 <_read_r>:
 8003988:	b538      	push	{r3, r4, r5, lr}
 800398a:	4604      	mov	r4, r0
 800398c:	4608      	mov	r0, r1
 800398e:	4611      	mov	r1, r2
 8003990:	2200      	movs	r2, #0
 8003992:	4d05      	ldr	r5, [pc, #20]	; (80039a8 <_read_r+0x20>)
 8003994:	602a      	str	r2, [r5, #0]
 8003996:	461a      	mov	r2, r3
 8003998:	f7fc ff6a 	bl	8000870 <_read>
 800399c:	1c43      	adds	r3, r0, #1
 800399e:	d102      	bne.n	80039a6 <_read_r+0x1e>
 80039a0:	682b      	ldr	r3, [r5, #0]
 80039a2:	b103      	cbz	r3, 80039a6 <_read_r+0x1e>
 80039a4:	6023      	str	r3, [r4, #0]
 80039a6:	bd38      	pop	{r3, r4, r5, pc}
 80039a8:	20000160 	.word	0x20000160

080039ac <_init>:
 80039ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ae:	bf00      	nop
 80039b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039b2:	bc08      	pop	{r3}
 80039b4:	469e      	mov	lr, r3
 80039b6:	4770      	bx	lr

080039b8 <_fini>:
 80039b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ba:	bf00      	nop
 80039bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039be:	bc08      	pop	{r3}
 80039c0:	469e      	mov	lr, r3
 80039c2:	4770      	bx	lr
