#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec  4 16:43:27 2022
# Process ID: 996
# Current directory: C:/ASPLC_Projects/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2948 C:\ASPLC_Projects\project_1\project_1.xpr
# Log file: C:/ASPLC_Projects/project_1/vivado.log
# Journal file: C:/ASPLC_Projects/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ASPLC_Projects/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/ASPLC_Projects/ip_repo/axi4l_adder_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_adder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 743.543 ; gain = 160.223
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 16:44:47 2022...
/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:accelerator_2049:1.0 - accelerator_2049_0
Successfully read diagram <design_1> from BD file <C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.047 ; gain = 142.770
ipx::edit_ip_in_project -upgrade true -name accelerator_2049_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/accelerator_2049_v1_0_project c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 922.707 ; gain = 33.660
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_adder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0/hdl/accelerator_2049_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0/hdl/accelerator_2049_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0/hdl/accelerator_2049_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0/hdl/accelerator_2049_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 937.871 ; gain = 48.824
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 16:45:50 2022...
