Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 21 20:50:18 2021
| Host         : ROG-112-18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file state_timing_summary_routed.rpt -pb state_timing_summary_routed.pb -rpx state_timing_summary_routed.rpx -warn_on_violation
| Design       : state
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.859        0.000                      0                  270        0.179        0.000                      0                  270        4.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.859        0.000                      0                  219        0.179        0.000                      0                  219        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.210        0.000                      0                   51        0.542        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 1.200ns (17.184%)  route 5.783ns (82.816%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.653     7.613    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  ms_counter/score[11]_i_12/O
                         net (fo=11, routed)          0.865     8.602    ms_counter/score[11]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.726 r  ms_counter/score[7]_i_11/O
                         net (fo=2, routed)           0.998     9.724    ms_counter/score[7]_i_11_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  ms_counter/score[3]_i_3/O
                         net (fo=4, routed)           0.680    10.529    ms_counter/score[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    10.653 f  ms_counter/score[7]_i_3/O
                         net (fo=5, routed)           0.852    11.505    ms_counter/score[7]_i_3_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124    11.629 r  ms_counter/score[8]_i_2/O
                         net (fo=4, routed)           0.681    12.310    bcd_2_pattern[8]
    SLICE_X1Y91          FDRE                                         r  score_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  score_reg[8]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.081    15.169    score_reg[8]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 1.324ns (19.084%)  route 5.614ns (80.916%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.653     7.613    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  ms_counter/score[11]_i_12/O
                         net (fo=11, routed)          0.865     8.602    ms_counter/score[11]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.726 r  ms_counter/score[7]_i_11/O
                         net (fo=2, routed)           0.998     9.724    ms_counter/score[7]_i_11_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  ms_counter/score[3]_i_3/O
                         net (fo=4, routed)           0.680    10.529    ms_counter/score[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    10.653 f  ms_counter/score[7]_i_3/O
                         net (fo=5, routed)           0.852    11.505    ms_counter/score[7]_i_3_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124    11.629 r  ms_counter/score[8]_i_2/O
                         net (fo=4, routed)           0.511    12.140    ms_counter/bcd_2_pattern[7]
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.124    12.264 r  ms_counter/display_num[5]_i_1/O
                         net (fo=1, routed)           0.000    12.264    ms_counter_n_24
    SLICE_X2Y91          FDRE                                         r  display_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  display_num_reg[5]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.081    15.331    display_num_reg[5]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.324ns (19.238%)  route 5.558ns (80.762%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.653     7.613    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  ms_counter/score[11]_i_12/O
                         net (fo=11, routed)          0.865     8.602    ms_counter/score[11]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.726 r  ms_counter/score[7]_i_11/O
                         net (fo=2, routed)           0.998     9.724    ms_counter/score[7]_i_11_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  ms_counter/score[3]_i_3/O
                         net (fo=4, routed)           0.680    10.529    ms_counter/score[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    10.653 f  ms_counter/score[7]_i_3/O
                         net (fo=5, routed)           0.852    11.505    ms_counter/score[7]_i_3_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124    11.629 r  ms_counter/score[8]_i_2/O
                         net (fo=4, routed)           0.456    12.085    ms_counter/bcd_2_pattern[7]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124    12.209 r  ms_counter/score[5]_i_1/O
                         net (fo=1, routed)           0.000    12.209    bcd_2_pattern[5]
    SLICE_X1Y91          FDRE                                         r  score_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  score_reg[5]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.029    15.279    score_reg[5]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.324ns (19.266%)  route 5.548ns (80.734%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.653     7.613    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  ms_counter/score[11]_i_12/O
                         net (fo=11, routed)          0.865     8.602    ms_counter/score[11]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.726 r  ms_counter/score[7]_i_11/O
                         net (fo=2, routed)           0.998     9.724    ms_counter/score[7]_i_11_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  ms_counter/score[3]_i_3/O
                         net (fo=4, routed)           0.680    10.529    ms_counter/score[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    10.653 f  ms_counter/score[7]_i_3/O
                         net (fo=5, routed)           0.852    11.505    ms_counter/score[7]_i_3_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124    11.629 r  ms_counter/score[8]_i_2/O
                         net (fo=4, routed)           0.446    12.075    ms_counter/bcd_2_pattern[7]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.124    12.199 r  ms_counter/display_num[8]_i_1/O
                         net (fo=1, routed)           0.000    12.199    p_1_in[8]
    SLICE_X2Y91          FDRE                                         r  display_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  display_num_reg[8]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.079    15.329    display_num_reg[8]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_num_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.324ns (19.362%)  route 5.514ns (80.638%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.877     7.838    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.124     7.962 r  ms_counter/score[15]_i_26/O
                         net (fo=8, routed)           0.583     8.545    ms_counter/score[15]_i_26_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  ms_counter/score[15]_i_16/O
                         net (fo=12, routed)          1.166     9.835    ms_counter/score[15]_i_16_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124     9.959 r  ms_counter/score[15]_i_9/O
                         net (fo=1, routed)           0.847    10.806    ms_counter/score[15]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.930 r  ms_counter/score[15]_i_3/O
                         net (fo=3, routed)           0.519    11.449    ms_counter/score[15]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124    11.573 r  ms_counter/score[15]_i_2/O
                         net (fo=2, routed)           0.468    12.041    ms_counter/bcd_2_pattern[14]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.124    12.165 r  ms_counter/display_num[15]_i_2/O
                         net (fo=1, routed)           0.000    12.165    ms_counter_n_32
    SLICE_X2Y93          FDSE                                         r  display_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.605    15.028    clk_IBUF_BUFG
    SLICE_X2Y93          FDSE                                         r  display_num_reg[15]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDSE (Setup_fdse_C_D)        0.077    15.328    display_num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.200ns (17.827%)  route 5.531ns (82.173%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.877     7.838    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.124     7.962 r  ms_counter/score[15]_i_26/O
                         net (fo=8, routed)           0.583     8.545    ms_counter/score[15]_i_26_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  ms_counter/score[15]_i_16/O
                         net (fo=12, routed)          1.166     9.835    ms_counter/score[15]_i_16_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124     9.959 r  ms_counter/score[15]_i_9/O
                         net (fo=1, routed)           0.847    10.806    ms_counter/score[15]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.930 r  ms_counter/score[15]_i_3/O
                         net (fo=3, routed)           0.442    11.372    ms_counter/score[15]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  ms_counter/score[14]_i_1/O
                         net (fo=2, routed)           0.562    12.058    bcd_2_pattern[14]
    SLICE_X2Y92          FDRE                                         r  score_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  score_reg[14]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)       -0.028    15.222    score_reg[14]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 1.200ns (18.120%)  route 5.423ns (81.880%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.653     7.613    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  ms_counter/score[11]_i_12/O
                         net (fo=11, routed)          0.865     8.602    ms_counter/score[11]_i_12_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.726 r  ms_counter/score[7]_i_11/O
                         net (fo=2, routed)           0.998     9.724    ms_counter/score[7]_i_11_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.848 r  ms_counter/score[3]_i_3/O
                         net (fo=4, routed)           0.680    10.529    ms_counter/score[3]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  ms_counter/score[7]_i_3/O
                         net (fo=5, routed)           0.616    11.269    ms_counter/score[7]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124    11.393 r  ms_counter/score[7]_i_1/O
                         net (fo=2, routed)           0.556    11.949    bcd_2_pattern[7]
    SLICE_X3Y93          FDRE                                         r  score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  score_reg[7]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)       -0.067    15.184    score_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.324ns (19.596%)  route 5.432ns (80.404%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.877     7.838    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.124     7.962 r  ms_counter/score[15]_i_26/O
                         net (fo=8, routed)           0.583     8.545    ms_counter/score[15]_i_26_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  ms_counter/score[15]_i_16/O
                         net (fo=12, routed)          1.166     9.835    ms_counter/score[15]_i_16_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124     9.959 r  ms_counter/score[15]_i_9/O
                         net (fo=1, routed)           0.847    10.806    ms_counter/score[15]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.930 r  ms_counter/score[15]_i_3/O
                         net (fo=3, routed)           0.442    11.372    ms_counter/score[15]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.496 r  ms_counter/score[14]_i_1/O
                         net (fo=2, routed)           0.463    11.959    ms_counter/bcd_2_pattern[13]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.124    12.083 r  ms_counter/display_num[14]_i_2/O
                         net (fo=1, routed)           0.000    12.083    p_1_in[14]
    SLICE_X2Y91          FDRE                                         r  display_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  display_num_reg[14]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.077    15.327    display_num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.200ns (18.093%)  route 5.432ns (81.907%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.877     7.838    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.124     7.962 r  ms_counter/score[15]_i_26/O
                         net (fo=8, routed)           0.719     8.681    ms_counter/score[15]_i_26_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.805 r  ms_counter/score[11]_i_14/O
                         net (fo=4, routed)           0.970     9.775    ms_counter/score[11]_i_14_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.899 r  ms_counter/score[11]_i_10/O
                         net (fo=2, routed)           0.530    10.429    ms_counter/score[11]_i_10_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124    10.553 f  ms_counter/score[11]_i_2/O
                         net (fo=5, routed)           0.691    11.244    ms_counter/score[11]_i_2_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  ms_counter/score[12]_i_2/O
                         net (fo=4, routed)           0.591    11.959    bcd_2_pattern[12]
    SLICE_X2Y92          FDRE                                         r  score_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  score_reg[12]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)       -0.045    15.205    score_reg[12]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 ms_counter/time_elapsed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 1.200ns (18.185%)  route 5.399ns (81.815%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.724     5.327    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  ms_counter/time_elapsed_reg[11]/Q
                         net (fo=15, routed)          1.054     6.836    ms_counter/time_elapsed_reg_n_0_[11]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  ms_counter/score[11]_i_16/O
                         net (fo=8, routed)           0.877     7.838    ms_counter/score[11]_i_16_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.124     7.962 r  ms_counter/score[15]_i_26/O
                         net (fo=8, routed)           0.583     8.545    ms_counter/score[15]_i_26_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  ms_counter/score[15]_i_16/O
                         net (fo=12, routed)          1.166     9.835    ms_counter/score[15]_i_16_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124     9.959 r  ms_counter/score[15]_i_9/O
                         net (fo=1, routed)           0.847    10.806    ms_counter/score[15]_i_9_n_0
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.930 r  ms_counter/score[15]_i_3/O
                         net (fo=3, routed)           0.519    11.449    ms_counter/score[15]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124    11.573 r  ms_counter/score[15]_i_2/O
                         net (fo=2, routed)           0.353    11.926    bcd_2_pattern[15]
    SLICE_X1Y93          FDRE                                         r  score_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.605    15.028    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  score_reg[15]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)       -0.067    15.184    score_reg[15]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  3.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_rdm_number/state_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.085%)  route 0.125ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    my_rdm_number/clk_IBUF_BUFG
    SLICE_X5Y92          FDPE                                         r  my_rdm_number/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  my_rdm_number/state_reg[7]/Q
                         net (fo=2, routed)           0.125     1.787    state[7]
    SLICE_X1Y92          FDRE                                         r  random_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  random_reg[12]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.047     1.608    random_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_num_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  score_reg[11]/Q
                         net (fo=1, routed)           0.082     1.768    ms_counter/display_num_reg[15][11]
    SLICE_X3Y90          LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  ms_counter/display_num[11]_i_1/O
                         net (fo=1, routed)           0.000     1.813    ms_counter_n_31
    SLICE_X3Y90          FDSE                                         r  display_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y90          FDSE                                         r  display_num_reg[11]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y90          FDSE (Hold_fdse_C_D)         0.091     1.626    display_num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  current_state_reg[0]/Q
                         net (fo=29, routed)          0.135     1.796    debounce1/Q[0]
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  debounce1/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    debounce1_n_2
    SLICE_X6Y89          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.653    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.277%)  route 0.139ns (42.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 f  current_state_reg[0]/Q
                         net (fo=29, routed)          0.139     1.800    debounce1/Q[0]
    SLICE_X6Y89          LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  debounce1/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    debounce1_n_0
    SLICE_X6Y89          FDRE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  next_state_reg[2]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.121     1.654    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 debounce0/count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.603     1.522    debounce0/clk_IBUF_BUFG
    SLICE_X6Y93          FDPE                                         r  debounce0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDPE (Prop_fdpe_C_Q)         0.148     1.670 r  debounce0/count_reg[1]/Q
                         net (fo=5, routed)           0.073     1.743    debounce0/count[1]
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.098     1.841 r  debounce0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    debounce0/nstate[1]
    SLICE_X6Y93          FDCE                                         r  debounce0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.874     2.039    debounce0/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  debounce0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.121     1.643    debounce0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 my_rdm_number/state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.007%)  route 0.172ns (54.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    my_rdm_number/clk_IBUF_BUFG
    SLICE_X4Y92          FDPE                                         r  my_rdm_number/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  my_rdm_number/state_reg[1]/Q
                         net (fo=2, routed)           0.172     1.835    state[1]
    SLICE_X1Y92          FDRE                                         r  random_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  random_reg[6]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.075     1.636    random_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  current_state_reg[1]/Q
                         net (fo=26, routed)          0.147     1.809    debounce1/Q[1]
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  debounce1/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    debounce1_n_1
    SLICE_X6Y90          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120     1.654    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ms_counter/time_elapsed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  ms_counter/time_elapsed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  ms_counter/time_elapsed_reg[0]/Q
                         net (fo=6, routed)           0.142     1.805    bcd_2_pattern[0]
    SLICE_X6Y91          FDRE                                         r  score_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  score_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.059     1.596    score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  next_state_reg[2]/Q
                         net (fo=2, routed)           0.128     1.812    next_state_reg_n_0_[2]
    SLICE_X7Y89          FDCE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.066     1.599    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 my_rdm_number/state_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rdm_number/state_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    my_rdm_number/clk_IBUF_BUFG
    SLICE_X5Y92          FDPE                                         r  my_rdm_number/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  my_rdm_number/state_reg[14]/Q
                         net (fo=1, routed)           0.157     1.819    my_rdm_number/state[14]
    SLICE_X6Y92          FDPE                                         r  my_rdm_number/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.873     2.038    my_rdm_number/clk_IBUF_BUFG
    SLICE_X6Y92          FDPE                                         r  my_rdm_number/state_reg[13]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y92          FDPE (Hold_fdpe_C_D)         0.063     1.600    my_rdm_number/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     LED0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     display_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     display_num_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     display_num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     display_num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     display_num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     LED0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     LED0_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     display_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     display_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     LED0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     LED0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     display_num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     display_num_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/time_elapsed_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.870     7.651    ms_counter/time_rest
    SLICE_X7Y94          FDCE                                         f  ms_counter/time_elapsed_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.603    15.026    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    ms_counter/time_elapsed_reg[10]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/time_elapsed_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.870     7.651    ms_counter/time_rest
    SLICE_X7Y94          FDCE                                         f  ms_counter/time_elapsed_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.603    15.026    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[11]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    ms_counter/time_elapsed_reg[11]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/time_elapsed_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.870     7.651    ms_counter/time_rest
    SLICE_X7Y94          FDCE                                         f  ms_counter/time_elapsed_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.603    15.026    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    ms_counter/time_elapsed_reg[8]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/time_elapsed_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.606%)  route 1.870ns (80.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.870     7.651    ms_counter/time_rest
    SLICE_X7Y94          FDCE                                         f  ms_counter/time_elapsed_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.603    15.026    ms_counter/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  ms_counter/time_elapsed_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.861    ms_counter/time_elapsed_reg[9]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.511     7.293    ms_counter/time_rest
    SLICE_X9Y94          FDCE                                         f  ms_counter/counting_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.524    14.947    ms_counter/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  ms_counter/counting_reg[26]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.765    ms_counter/counting_reg[26]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.511     7.293    ms_counter/time_rest
    SLICE_X9Y94          FDCE                                         f  ms_counter/counting_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.524    14.947    ms_counter/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  ms_counter/counting_reg[27]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.765    ms_counter/counting_reg[27]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.511     7.293    ms_counter/time_rest
    SLICE_X9Y94          FDCE                                         f  ms_counter/counting_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.524    14.947    ms_counter/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  ms_counter/counting_reg[28]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.765    ms_counter/counting_reg[28]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.511     7.293    ms_counter/time_rest
    SLICE_X9Y94          FDCE                                         f  ms_counter/counting_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.524    14.947    ms_counter/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  ms_counter/counting_reg[29]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.765    ms_counter/counting_reg[29]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.456ns (23.255%)  route 1.505ns (76.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.505     7.287    ms_counter/time_rest
    SLICE_X11Y94         FDCE                                         f  ms_counter/counting_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.527    14.950    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  ms_counter/counting_reg[18]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.768    ms_counter/counting_reg[18]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.456ns (23.255%)  route 1.505ns (76.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  time_rest_reg/Q
                         net (fo=49, routed)          1.505     7.287    ms_counter/time_rest
    SLICE_X11Y94         FDCE                                         f  ms_counter/counting_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.527    14.950    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  ms_counter/counting_reg[21]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.768    ms_counter/counting_reg[21]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  7.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 debounce2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.716%)  route 0.258ns (55.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.601     1.520    debounce2/clk_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  debounce2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  debounce2/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.132     1.817    debounce2/state[1]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.862 f  debounce2/current_state[2]_i_1/O
                         net (fo=3, routed)           0.126     1.988    rst
    SLICE_X7Y90          FDCE                                         f  current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[0]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[1]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[2]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[3]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[4]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[5]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[7]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 time_rest_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_counter/counting_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.216%)  route 0.342ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  time_rest_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_rest_reg/Q
                         net (fo=49, routed)          0.342     2.004    ms_counter/time_rest
    SLICE_X11Y90         FDCE                                         f  ms_counter/counting_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.845     2.010    ms_counter/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  ms_counter/counting_reg[8]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    ms_counter/counting_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 debounce2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.237%)  route 0.324ns (60.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.601     1.520    debounce2/clk_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  debounce2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  debounce2/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.132     1.817    debounce2/state[1]
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.862 f  debounce2/current_state[2]_i_1/O
                         net (fo=3, routed)           0.191     2.053    rst
    SLICE_X7Y89          FDCE                                         f  current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.444    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.609    





