{
  "paper_id": "143b4a1b-4ae3-442d-b065-1d1736f2f5a7",
  "arxiv_id": "2512.12106v1",
  "title_en": "DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM",
  "title_zh": "DreamRAM：面向定制化3D晶圆堆叠DRAM的细粒度可配置设计空间建模工具",
  "summary_en": "3D die-stacked DRAM has emerged as a key technology for delivering high bandwidth and high density for applications such as high-performance computing, graphics, and machine learning. However, different applications place diverse and sometimes diverging demands on power, performance, and area that cannot be universally satisfied with fixed commodity DRAM designs. Die stacking creates the opportunity for a large DRAM design space through 3D integration and expanded total die area. To open and navigate this expansive design space of customized memory architectures that cater to application-specific needs, we introduce DreamRAM, a configurable bandwidth, capacity, energy, latency, and area modeling tool for custom 3D die-stacked DRAM designs. DreamRAM exposes fine-grained design customization parameters at the MAT, subarray, bank, and inter-bank levels, including extensions of partial page and subarray parallelism proposals found in the literature, to open a large previously-unexplored design space. DreamRAM analytically models wire pitch, width, length, capacitance, and scaling parameters to capture the performance tradeoffs of physical layout and routing design choices. Routing awareness enables DreamRAM to model a custom MAT-level routing scheme, Dataline-Over-MAT (DLOMAT), to facilitate better bandwidth tradeoffs. DreamRAM is calibrated and validated against published industry HBM3 and HBM2E designs. Within DreamRAM's rich design space, we identify designs that achieve each of 66% higher bandwidth, 100% higher capacity, and 45% lower power and energy per bit compared to the baseline design, each on an iso-bandwidth, iso-capacity, and iso-power basis.",
  "summary_zh": "3D晶圆堆叠DRAM已成为为高性能计算、图形处理和机器学习等应用提供高带宽与高存储密度的关键技术。然而，不同应用对功耗、性能与面积的需求存在差异甚至相互矛盾，固定的商用DRAM设计难以普遍满足这些需求。晶圆堆叠技术通过三维集成与扩展的总芯片面积，为DRAM开辟了广阔的设计空间。为探索并驾驭这一面向特定应用需求的定制化存储架构设计空间，我们提出了DreamRAM——一款面向定制化3D晶圆堆叠DRAM设计的可配置带宽、容量、能耗、延迟与面积建模工具。DreamRAM在MAT（存储阵列单元）、子阵列、存储体及存储体间层级提供了细粒度的设计定制参数，包括对文献中部分页访问与子阵列并行方案的扩展，从而开辟了此前未被探索的大规模设计空间。该工具通过解析建模线间距、宽度、长度、电容及缩放参数，以捕捉物理布局与布线设计选择带来的性能权衡。其布线感知特性使其能够对定制化的MAT级布线方案“数据线跨MAT”（DLOMAT）进行建模，以优化带宽权衡。DreamRAM已通过已发布的工业级HBM3与HBM2E设计完成校准与验证。在该工具丰富的设计空间中，我们识别出相较于基准设计，在等带宽条件下容量提升100%、在等容量条件下带宽提升66%、在等功耗条件下每比特功耗与能耗降低45%的优化设计方案。",
  "timestamp": "2025-12-16T22:26:05.391310",
  "model_name": "deepseek-reasoner"
}