#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  2 13:32:55 2019
# Process ID: 19896
# Current directory: X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1
# Command line: vivado.exe -log axi_ethernet_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ethernet_1.tcl
# Log file: X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/axi_ethernet_1.vds
# Journal file: X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1\vivado.jou
#-----------------------------------------------------------
source axi_ethernet_1.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 354.582 ; gain = 47.707
Command: synth_design -top axi_ethernet_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 957.895 ; gain = 177.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_ethernet_1' [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/synth/axi_ethernet_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_9d5e_0' [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/synth/bd_9d5e_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_9d5e_0_c_counter_binary_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d5e_0_c_counter_binary_0_0' (1#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_c_counter_binary_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'c_counter_binary_0' of module 'bd_9d5e_0_c_counter_binary_0_0' has 4 connections declared, but only 3 given [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/synth/bd_9d5e_0.v:301]
INFO: [Synth 8-6157] synthesizing module 'bd_9d5e_0_c_shift_ram_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d5e_0_c_shift_ram_0_0' (2#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_9d5e_0_eth_buf_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_eth_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d5e_0_eth_buf_0' (3#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_eth_buf_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'eth_buf' of module 'bd_9d5e_0_eth_buf_0' has 102 connections declared, but only 96 given [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/synth/bd_9d5e_0.v:311]
INFO: [Synth 8-6157] synthesizing module 'bd_9d5e_0_mac_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d5e_0_mac_0' (4#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_mac_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mac' of module 'bd_9d5e_0_mac_0' has 62 connections declared, but only 57 given [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/synth/bd_9d5e_0.v:408]
INFO: [Synth 8-6157] synthesizing module 'bd_9d5e_0_util_vector_logic_0_0' [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d5e_0_util_vector_logic_0_0' (5#1) [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/.Xil/Vivado-19896-ECE-SD-T02/realtime/bd_9d5e_0_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_9d5e_0_xlconstant_0_0' [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_4/synth/bd_9d5e_0_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_4/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (6#1) [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_4/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d5e_0_xlconstant_0_0' (7#1) [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_4/synth/bd_9d5e_0_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d5e_0' (8#1) [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/synth/bd_9d5e_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_ethernet_1' (9#1) [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/synth/axi_ethernet_1.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.242 ; gain = 243.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.242 ; gain = 243.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.242 ; gain = 243.984
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_0/bd_9d5e_0_eth_buf_0/bd_9d5e_0_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_0/bd_9d5e_0_eth_buf_0/bd_9d5e_0_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc] for cell 'inst/mac'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc] for cell 'inst/mac'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_2/bd_9d5e_0_c_shift_ram_0_0/bd_9d5e_0_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_2/bd_9d5e_0_c_shift_ram_0_0/bd_9d5e_0_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_3/bd_9d5e_0_c_counter_binary_0_0/bd_9d5e_0_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_3/bd_9d5e_0_c_counter_binary_0_0/bd_9d5e_0_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_5/bd_9d5e_0_util_vector_logic_0_0/bd_9d5e_0_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_5/bd_9d5e_0_util_vector_logic_0_0/bd_9d5e_0_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/synth/axi_ethernet_1_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'gmii_rx_clk' already exists, overwriting the previous clock with the same name. [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/synth/axi_ethernet_1_ooc.xdc:39]
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/synth/axi_ethernet_1_ooc.xdc] for cell 'inst'
Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/axi_ethernet_1_board.xdc] for cell 'inst'
Finished Parsing XDC File [x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/axi_ethernet_1_board.xdc] for cell 'inst'
Parsing XDC File [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1076.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1076.926 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1076.926 ; gain = 296.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1076.926 ; gain = 296.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  {x:/My Documents/SeniorDesign/CyberTap/CyberTap.srcs/sources_1/ip/axi_ethernet_1/bd_0/ip/ip_1/bd_9d5e_0_mac_0/bd_9d5e_0_mac_0_in_context.xdc}, line 51).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/eth_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/c_shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1076.926 ; gain = 296.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1076.926 ; gain = 296.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1076.926 ; gain = 296.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/rx_mac_aclk' to pin 'inst/mac/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/tx_mac_aclk' to pin 'inst/mac/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/gmii_tx_clk' to pin 'inst/mac/bbstub_gmii_tx_clk/O'
WARNING: [Synth 8-565] redefining clock 'gmii_rx_clk'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1105.605 ; gain = 325.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1105.680 ; gain = 325.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1115.703 ; gain = 335.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |bd_9d5e_0_c_counter_binary_0_0  |         1|
|2     |bd_9d5e_0_c_shift_ram_0_0       |         1|
|3     |bd_9d5e_0_eth_buf_0             |         1|
|4     |bd_9d5e_0_mac_0                 |         1|
|5     |bd_9d5e_0_util_vector_logic_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |bd_9d5e_0_c_counter_binary_0_0  |     1|
|2     |bd_9d5e_0_c_shift_ram_0_0       |     1|
|3     |bd_9d5e_0_eth_buf_0             |     1|
|4     |bd_9d5e_0_mac_0                 |     1|
|5     |bd_9d5e_0_util_vector_logic_0_0 |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |   394|
|2     |  inst           |bd_9d5e_0                |   394|
|3     |    xlconstant_0 |bd_9d5e_0_xlconstant_0_0 |     0|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1131.504 ; gain = 298.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1131.504 ; gain = 351.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1154.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1159.344 ; gain = 634.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/axi_ethernet_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_ethernet_1, cache-ID = 18ace465bee36c05
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/My Documents/SeniorDesign/CyberTap/CyberTap.runs/axi_ethernet_1_synth_1/axi_ethernet_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_ethernet_1_utilization_synth.rpt -pb axi_ethernet_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 13:33:59 2019...
