// Seed: 778971116
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  always @(1'b0 or negedge id_2) id_1 <= id_3;
  always #(id_3.id_3) begin
    id_2 <= id_3;
  end
  assign id_1 = (1);
endmodule
