

================================================================
== Vivado HLS Report for 'load_input20'
================================================================
* Date:           Tue Apr 19 22:13:57 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab5_vadd_dma_azaz
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098| 40.980 us | 40.980 us |  4098|  4098|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |     4096|     4096|         2|          1|          1|  4096|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     68|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|     102|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     102|    158|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_159_p2                |     +    |      0|  0|  38|          31|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_154_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  68|          70|          40|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_i_i_reg_139          |   9|          2|   31|         62|
    |in1_TDATA_blk_n          |   9|          2|    1|          2|
    |in1_stream_V_blk_n       |   9|          2|    1|          2|
    |size_blk_n               |   9|          2|    1|          2|
    |size_out_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   38|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_i_reg_139          |  31|   0|   31|          0|
    |icmp_ln10_reg_178        |   1|   0|    1|          0|
    |in_data_V_tmp_reg_187    |  32|   0|   32|          0|
    |size_read_reg_173        |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | load_input20 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | load_input20 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | load_input20 | return value |
|ap_done              | out |    1| ap_ctrl_hs | load_input20 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | load_input20 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | load_input20 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | load_input20 | return value |
|in1_TDATA            |  in |   32|    axis    |   in_data_V  |    pointer   |
|in1_TVALID           |  in |    1|    axis    |   in_dest_V  |    pointer   |
|in1_TREADY           | out |    1|    axis    |   in_dest_V  |    pointer   |
|in1_TDEST            |  in |    5|    axis    |   in_dest_V  |    pointer   |
|in1_TKEEP            |  in |    4|    axis    |   in_keep_V  |    pointer   |
|in1_TSTRB            |  in |    4|    axis    |   in_strb_V  |    pointer   |
|in1_TUSER            |  in |    4|    axis    |   in_user_V  |    pointer   |
|in1_TLAST            |  in |    1|    axis    |   in_last_V  |    pointer   |
|in1_TID              |  in |    5|    axis    |    in_id_V   |    pointer   |
|size_dout            |  in |   32|   ap_fifo  |     size     |    pointer   |
|size_empty_n         |  in |    1|   ap_fifo  |     size     |    pointer   |
|size_read            | out |    1|   ap_fifo  |     size     |    pointer   |
|size_out_din         | out |   32|   ap_fifo  |   size_out   |    pointer   |
|size_out_full_n      |  in |    1|   ap_fifo  |   size_out   |    pointer   |
|size_out_write       | out |    1|   ap_fifo  |   size_out   |    pointer   |
|in1_stream_V_din     | out |   32|   ap_fifo  | in1_stream_V |    pointer   |
|in1_stream_V_full_n  |  in |    1|   ap_fifo  | in1_stream_V |    pointer   |
|in1_stream_V_write   | out |    1|   ap_fifo  | in1_stream_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

