// Seed: 2499936221
module module_0 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply0 id_10,
    output supply1 id_11
);
  logic id_13, id_14 = id_10;
  logic id_15;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd45
) (
    input supply0 id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri0 id_4[-1 : id_7],
    output wor id_5,
    input tri1 id_6,
    output wand _id_7,
    output uwire id_8,
    input wire id_9,
    input wand id_10,
    input wor id_11,
    input tri0 id_12,
    output tri id_13,
    input wand id_14,
    output supply1 id_15
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_11,
      id_3,
      id_9,
      id_0,
      id_6,
      id_14,
      id_11,
      id_12,
      id_9,
      id_15
  );
endmodule
