/******************************************************************************/
/*  This file is part of the uVision/ARM development tools                    */
/*  Copyright KEIL - An ARM Company 2002-2008                                 */
/******************************************************************************/
/*                                                                            */
/*  iMX27.h:    Header file for Freescale i.MX27 Device Series                */
/*                                                                            */
/******************************************************************************/

#ifndef __iMX27_H
#define __iMX27_H

#define REG8(adr)                       (*((volatile unsigned char  *) (adr)))
#define REG16(adr)                      (*((volatile unsigned short *) (adr)))
#define REG32(adr)                      (*((volatile unsigned long  *) (adr)))

/* AHB-Lite IP Interface 1 (AIPI1) Module Memory Map                          */  
#define AIPI1_BASE                      0x10000000
#define DMA_BASE                        0x10001000
#define WDOG_BASE                       0x10002000
#define GPT1_BASE                       0x10003000
#define GPT2_BASE                       0x10004000
#define GPT3_BASE                       0x10005000
#define PWM_BASE                        0x10006000
#define RTC_BASE                        0x10007000
#define KPP_BASE                        0x10008000
#define OWIRE_BASE                      0x10009000
#define UART1_BASE                      0x1000A000
#define UART2_BASE                      0x1000B000
#define UART3_BASE                      0x1000C000
#define UART4_BASE                      0x1000D000
#define CSPI1_BASE                      0x1000E000
#define CSPI2_BASE                      0x1000F000
#define SSI1_BASE                       0x10010000
#define SSI2_BASE                       0x10011000
#define I2C1_BASE                       0x10012000
#define SDHC1_BASE                      0x10013000
#define SDHC2_BASE                      0x10014000
#define GPIO_BASE                       0x10015000
#define AUDMUX_BASE                     0x10016000
#define CSPI3_BASE                      0x10017000
#define MSHC_BASE                       0x10018000
#define GPT4_BASE                       0x10019000
#define GPT5_BASE                       0x1001A000
#define UART5_BASE                      0x1001B000
#define UART6_BASE                      0x1001C000
#define I2C2_BASE                       0x1001D000
#define SDHC3_BASE                      0x1001E000
#define GPT6_BASE                       0x1001F000

/* AHB-Lite IP Interface 2 (AIPI2) Module Memory Map                          */  
#define AIPI2_BASE                      0x10020000
#define LCDC_BASE                       0x10021000
#define SLCDC_BASE                      0x10022000
#define VC_BASE                         0x10023000
#define USB_BASE                        0x10024000
#define SAHARA_BASE                     0x10025000
#define EMMA_BASE                       0x10026000
#define CRM_BASE                        0x10027000
#define SYSCTRL_BASE                    0x10027800
#define IIM_BASE                        0x10028000
#define RTIC_BASE                       0x1002A000
#define FEC_BASE                        0x1002B000
#define SCC_BASE                        0x1002C000
#define ETBREG_BASE                     0x1003B000
#define ETBRAM_BASE                     0x1003C000
#define JAM_BASE                        0x1003E000
#define MAX_BASE                        0x1003F000

/* Primary AHB Memory Map                                                     */  
#define AITC_BASE                       0x10040000
#define ROMPATCH_BASE                   0x10041000
#define CSI_BASE                        0x80000000
#define ATA_BASE                        0x80001000
#define VRAM_BASE                       0xFFFF4C00

/* Secondary AHB Port 2 Memory Map                                            */  
#define CSD0_BASE                       0xA0000000
#define CSD1_BASE                       0xB0000000
#define CS0_BASE                        0xC0000000
#define CS1_BASE                        0xC8000000
#define CS2_BASE                        0xD0000000
#define CS3_BASE                        0xD2000000
#define CS4_BASE                        0xD4000000
#define CS5_BASE                        0xD6000000
#define NFC_BASE                        0xD8000000
#define ESDRAMC_BASE                    0xD8001000
#define WEIM_BASE                       0xD8002000
#define M3IF_BASE                       0xD8003000
#define PCMCIA_BASE                     0xD8004000
#define PCMCIA_MEM_BASE                 0xDC000000

/* AHB-Lite IP Interface 1 (AIPI1) Registers                                  */  
#define AIPI1_PSR0                      REG32 (AIPI1_BASE    + 0x0000)
#define AIPI1_PSR1                      REG32 (AIPI1_BASE    + 0x0004)
#define AIPI1_PAR                       REG32 (AIPI1_BASE    + 0x0008)

/* Direct Memory Access Controller (DMAC) Registers                           */
#define DMA_DCR                         REG32 (DMA_BASE      + 0x0000)
#define DMA_DISR                        REG32 (DMA_BASE      + 0x0004)
#define DMA_DIMR                        REG32 (DMA_BASE      + 0x0008)
#define DMA_DBTOSR                      REG32 (DMA_BASE      + 0x000C)
#define DMA_DRTOSR                      REG32 (DMA_BASE      + 0x0010)
#define DMA_DSESR                       REG32 (DMA_BASE      + 0x0014)
#define DMA_DBOSR                       REG32 (DMA_BASE      + 0x0018)
#define DMA_DBTOCR                      REG32 (DMA_BASE      + 0x001C)
#define DMA_WSRA                        REG32 (DMA_BASE      + 0x0040)
#define DMA_XSRA                        REG32 (DMA_BASE      + 0x0044)
#define DMA_YSRA                        REG32 (DMA_BASE      + 0x0048)
#define DMA_WSRB                        REG32 (DMA_BASE      + 0x004C)
#define DMA_XSRB                        REG32 (DMA_BASE      + 0x0050)
#define DMA_YSRB                        REG32 (DMA_BASE      + 0x0054)

#define DMA_SAR0                        REG32 (DMA_BASE      + 0x0080 +  0*0x40)
#define DMA_DAR0                        REG32 (DMA_BASE      + 0x0084 +  0*0x40)
#define DMA_CNTR0                       REG32 (DMA_BASE      + 0x0088 +  0*0x40)
#define DMA_CCR0                        REG32 (DMA_BASE      + 0x008C +  0*0x40)
#define DMA_RSSR0                       REG32 (DMA_BASE      + 0x0090 +  0*0x40)
#define DMA_BLR0                        REG32 (DMA_BASE      + 0x0094 +  0*0x40)
#define DMA_RTOR0                       REG32 (DMA_BASE      + 0x0098 +  0*0x40)
#define DMA_BUCR0                       REG32 (DMA_BASE      + 0x0098 +  0*0x40)
#define DMA_CCNR0                       REG32 (DMA_BASE      + 0x009C +  0*0x40)

#define DMA_SAR1                        REG32 (DMA_BASE      + 0x0080 +  1*0x40)
#define DMA_DAR1                        REG32 (DMA_BASE      + 0x0084 +  1*0x40)
#define DMA_CNTR1                       REG32 (DMA_BASE      + 0x0088 +  1*0x40)
#define DMA_CCR1                        REG32 (DMA_BASE      + 0x008C +  1*0x40)
#define DMA_RSSR1                       REG32 (DMA_BASE      + 0x0090 +  1*0x40)
#define DMA_BLR1                        REG32 (DMA_BASE      + 0x0094 +  1*0x40)
#define DMA_RTOR1                       REG32 (DMA_BASE      + 0x0098 +  1*0x40)
#define DMA_BUCR1                       REG32 (DMA_BASE      + 0x0098 +  1*0x40)
#define DMA_CCNR1                       REG32 (DMA_BASE      + 0x009C +  1*0x40)

#define DMA_SAR2                        REG32 (DMA_BASE      + 0x0080 +  2*0x40)
#define DMA_DAR2                        REG32 (DMA_BASE      + 0x0084 +  2*0x40)
#define DMA_CNTR2                       REG32 (DMA_BASE      + 0x0088 +  2*0x40)
#define DMA_CCR2                        REG32 (DMA_BASE      + 0x008C +  2*0x40)
#define DMA_RSSR2                       REG32 (DMA_BASE      + 0x0090 +  2*0x40)
#define DMA_BLR2                        REG32 (DMA_BASE      + 0x0094 +  2*0x40)
#define DMA_RTOR2                       REG32 (DMA_BASE      + 0x0098 +  2*0x40)
#define DMA_BUCR2                       REG32 (DMA_BASE      + 0x0098 +  2*0x40)
#define DMA_CCNR2                       REG32 (DMA_BASE      + 0x009C +  2*0x40)

#define DMA_SAR3                        REG32 (DMA_BASE      + 0x0080 +  3*0x40)
#define DMA_DAR3                        REG32 (DMA_BASE      + 0x0084 +  3*0x40)
#define DMA_CNTR3                       REG32 (DMA_BASE      + 0x0088 +  3*0x40)
#define DMA_CCR3                        REG32 (DMA_BASE      + 0x008C +  3*0x40)
#define DMA_RSSR3                       REG32 (DMA_BASE      + 0x0090 +  3*0x40)
#define DMA_BLR3                        REG32 (DMA_BASE      + 0x0094 +  3*0x40)
#define DMA_RTOR3                       REG32 (DMA_BASE      + 0x0098 +  3*0x40)
#define DMA_BUCR3                       REG32 (DMA_BASE      + 0x0098 +  3*0x40)
#define DMA_CCNR3                       REG32 (DMA_BASE      + 0x009C +  3*0x40)

#define DMA_SAR4                        REG32 (DMA_BASE      + 0x0080 +  4*0x40)
#define DMA_DAR4                        REG32 (DMA_BASE      + 0x0084 +  4*0x40)
#define DMA_CNTR4                       REG32 (DMA_BASE      + 0x0088 +  4*0x40)
#define DMA_CCR4                        REG32 (DMA_BASE      + 0x008C +  4*0x40)
#define DMA_RSSR4                       REG32 (DMA_BASE      + 0x0090 +  4*0x40)
#define DMA_BLR4                        REG32 (DMA_BASE      + 0x0094 +  4*0x40)
#define DMA_RTOR4                       REG32 (DMA_BASE      + 0x0098 +  4*0x40)
#define DMA_BUCR4                       REG32 (DMA_BASE      + 0x0098 +  4*0x40)
#define DMA_CCNR4                       REG32 (DMA_BASE      + 0x009C +  4*0x40)

#define DMA_SAR5                        REG32 (DMA_BASE      + 0x0080 +  5*0x40)
#define DMA_DAR5                        REG32 (DMA_BASE      + 0x0084 +  5*0x40)
#define DMA_CNTR5                       REG32 (DMA_BASE      + 0x0088 +  5*0x40)
#define DMA_CCR5                        REG32 (DMA_BASE      + 0x008C +  5*0x40)
#define DMA_RSSR5                       REG32 (DMA_BASE      + 0x0090 +  5*0x40)
#define DMA_BLR5                        REG32 (DMA_BASE      + 0x0094 +  5*0x40)
#define DMA_RTOR5                       REG32 (DMA_BASE      + 0x0098 +  5*0x40)
#define DMA_BUCR5                       REG32 (DMA_BASE      + 0x0098 +  5*0x40)
#define DMA_CCNR5                       REG32 (DMA_BASE      + 0x009C +  5*0x40)

#define DMA_SAR6                        REG32 (DMA_BASE      + 0x0080 +  6*0x40)
#define DMA_DAR6                        REG32 (DMA_BASE      + 0x0084 +  6*0x40)
#define DMA_CNTR6                       REG32 (DMA_BASE      + 0x0088 +  6*0x40)
#define DMA_CCR6                        REG32 (DMA_BASE      + 0x008C +  6*0x40)
#define DMA_RSSR6                       REG32 (DMA_BASE      + 0x0090 +  6*0x40)
#define DMA_BLR6                        REG32 (DMA_BASE      + 0x0094 +  6*0x40)
#define DMA_RTOR6                       REG32 (DMA_BASE      + 0x0098 +  6*0x40)
#define DMA_BUCR6                       REG32 (DMA_BASE      + 0x0098 +  6*0x40)
#define DMA_CCNR6                       REG32 (DMA_BASE      + 0x009C +  6*0x40)

#define DMA_SAR7                        REG32 (DMA_BASE      + 0x0080 +  7*0x40)
#define DMA_DAR7                        REG32 (DMA_BASE      + 0x0084 +  7*0x40)
#define DMA_CNTR7                       REG32 (DMA_BASE      + 0x0088 +  7*0x40)
#define DMA_CCR7                        REG32 (DMA_BASE      + 0x008C +  7*0x40)
#define DMA_RSSR7                       REG32 (DMA_BASE      + 0x0090 +  7*0x40)
#define DMA_BLR7                        REG32 (DMA_BASE      + 0x0094 +  7*0x40)
#define DMA_RTOR7                       REG32 (DMA_BASE      + 0x0098 +  7*0x40)
#define DMA_BUCR7                       REG32 (DMA_BASE      + 0x0098 +  7*0x40)
#define DMA_CCNR7                       REG32 (DMA_BASE      + 0x009C +  7*0x40)

#define DMA_SAR8                        REG32 (DMA_BASE      + 0x0080 +  8*0x40)
#define DMA_DAR8                        REG32 (DMA_BASE      + 0x0084 +  8*0x40)
#define DMA_CNTR8                       REG32 (DMA_BASE      + 0x0088 +  8*0x40)
#define DMA_CCR8                        REG32 (DMA_BASE      + 0x008C +  8*0x40)
#define DMA_RSSR8                       REG32 (DMA_BASE      + 0x0090 +  8*0x40)
#define DMA_BLR8                        REG32 (DMA_BASE      + 0x0094 +  8*0x40)
#define DMA_RTOR8                       REG32 (DMA_BASE      + 0x0098 +  8*0x40)
#define DMA_BUCR8                       REG32 (DMA_BASE      + 0x0098 +  8*0x40)
#define DMA_CCNR8                       REG32 (DMA_BASE      + 0x009C +  8*0x40)

#define DMA_SAR9                        REG32 (DMA_BASE      + 0x0080 +  9*0x40)
#define DMA_DAR9                        REG32 (DMA_BASE      + 0x0084 +  9*0x40)
#define DMA_CNTR9                       REG32 (DMA_BASE      + 0x0088 +  9*0x40)
#define DMA_CCR9                        REG32 (DMA_BASE      + 0x008C +  9*0x40)
#define DMA_RSSR9                       REG32 (DMA_BASE      + 0x0090 +  9*0x40)
#define DMA_BLR9                        REG32 (DMA_BASE      + 0x0094 +  9*0x40)
#define DMA_RTOR9                       REG32 (DMA_BASE      + 0x0098 +  9*0x40)
#define DMA_BUCR9                       REG32 (DMA_BASE      + 0x0098 +  9*0x40)
#define DMA_CCNR9                       REG32 (DMA_BASE      + 0x009C +  9*0x40)

#define DMA_SAR10                       REG32 (DMA_BASE      + 0x0080 + 10*0x40)
#define DMA_DAR10                       REG32 (DMA_BASE      + 0x0084 + 10*0x40)
#define DMA_CNTR10                      REG32 (DMA_BASE      + 0x0088 + 10*0x40)
#define DMA_CCR10                       REG32 (DMA_BASE      + 0x008C + 10*0x40)
#define DMA_RSSR10                      REG32 (DMA_BASE      + 0x0090 + 10*0x40)
#define DMA_BLR10                       REG32 (DMA_BASE      + 0x0094 + 10*0x40)
#define DMA_RTOR10                      REG32 (DMA_BASE      + 0x0098 + 10*0x40)
#define DMA_BUCR10                      REG32 (DMA_BASE      + 0x0098 + 10*0x40)
#define DMA_CCNR10                      REG32 (DMA_BASE      + 0x009C + 10*0x40)

#define DMA_SAR11                       REG32 (DMA_BASE      + 0x0080 + 11*0x40)
#define DMA_DAR11                       REG32 (DMA_BASE      + 0x0084 + 11*0x40)
#define DMA_CNTR11                      REG32 (DMA_BASE      + 0x0088 + 11*0x40)
#define DMA_CCR11                       REG32 (DMA_BASE      + 0x008C + 11*0x40)
#define DMA_RSSR11                      REG32 (DMA_BASE      + 0x0090 + 11*0x40)
#define DMA_BLR11                       REG32 (DMA_BASE      + 0x0094 + 11*0x40)
#define DMA_RTOR11                      REG32 (DMA_BASE      + 0x0098 + 11*0x40)
#define DMA_BUCR11                      REG32 (DMA_BASE      + 0x0098 + 11*0x40)
#define DMA_CCNR11                      REG32 (DMA_BASE      + 0x009C + 11*0x40)

#define DMA_SAR12                       REG32 (DMA_BASE      + 0x0080 + 12*0x40)
#define DMA_DAR12                       REG32 (DMA_BASE      + 0x0084 + 12*0x40)
#define DMA_CNTR12                      REG32 (DMA_BASE      + 0x0088 + 12*0x40)
#define DMA_CCR12                       REG32 (DMA_BASE      + 0x008C + 12*0x40)
#define DMA_RSSR12                      REG32 (DMA_BASE      + 0x0090 + 12*0x40)
#define DMA_BLR12                       REG32 (DMA_BASE      + 0x0094 + 12*0x40)
#define DMA_RTOR12                      REG32 (DMA_BASE      + 0x0098 + 12*0x40)
#define DMA_BUCR12                      REG32 (DMA_BASE      + 0x0098 + 12*0x40)
#define DMA_CCNR12                      REG32 (DMA_BASE      + 0x009C + 12*0x40)

#define DMA_SAR13                       REG32 (DMA_BASE      + 0x0080 + 13*0x40)
#define DMA_DAR13                       REG32 (DMA_BASE      + 0x0084 + 13*0x40)
#define DMA_CNTR13                      REG32 (DMA_BASE      + 0x0088 + 13*0x40)
#define DMA_CCR13                       REG32 (DMA_BASE      + 0x008C + 13*0x40)
#define DMA_RSSR13                      REG32 (DMA_BASE      + 0x0090 + 13*0x40)
#define DMA_BLR13                       REG32 (DMA_BASE      + 0x0094 + 13*0x40)
#define DMA_RTOR13                      REG32 (DMA_BASE      + 0x0098 + 13*0x40)
#define DMA_BUCR13                      REG32 (DMA_BASE      + 0x0098 + 13*0x40)
#define DMA_CCNR13                      REG32 (DMA_BASE      + 0x009C + 13*0x40)

#define DMA_SAR14                       REG32 (DMA_BASE      + 0x0080 + 14*0x40)
#define DMA_DAR14                       REG32 (DMA_BASE      + 0x0084 + 14*0x40)
#define DMA_CNTR14                      REG32 (DMA_BASE      + 0x0088 + 14*0x40)
#define DMA_CCR14                       REG32 (DMA_BASE      + 0x008C + 14*0x40)
#define DMA_RSSR14                      REG32 (DMA_BASE      + 0x0090 + 14*0x40)
#define DMA_BLR14                       REG32 (DMA_BASE      + 0x0094 + 14*0x40)
#define DMA_RTOR14                      REG32 (DMA_BASE      + 0x0098 + 14*0x40)
#define DMA_BUCR14                      REG32 (DMA_BASE      + 0x0098 + 14*0x40)
#define DMA_CCNR14                      REG32 (DMA_BASE      + 0x009C + 14*0x40)

#define DMA_SAR15                       REG32 (DMA_BASE      + 0x0080 + 15*0x40)
#define DMA_DAR15                       REG32 (DMA_BASE      + 0x0084 + 15*0x40)
#define DMA_CNTR15                      REG32 (DMA_BASE      + 0x0088 + 15*0x40)
#define DMA_CCR15                       REG32 (DMA_BASE      + 0x008C + 15*0x40)
#define DMA_RSSR15                      REG32 (DMA_BASE      + 0x0090 + 15*0x40)
#define DMA_BLR15                       REG32 (DMA_BASE      + 0x0094 + 15*0x40)
#define DMA_RTOR15                      REG32 (DMA_BASE      + 0x0098 + 15*0x40)
#define DMA_BUCR15                      REG32 (DMA_BASE      + 0x0098 + 15*0x40)
#define DMA_CCNR15                      REG32 (DMA_BASE      + 0x009C + 15*0x40)

/* Watchdog Timer (WDOG) Registers                                            */
#define WDOG_WCR                        REG16 (WDOG_BASE     + 0x0000)
#define WDOG_WSR                        REG16 (WDOG_BASE     + 0x0002)
#define WDOG_WRSR                       REG16 (WDOG_BASE     + 0x0004)

/* General Purpose Timer 1 (GPT1) Registers                                   */
#define GPT1_TCTL                       REG32 (GPT1_BASE     + 0x0000)
#define GPT1_TPRER                      REG32 (GPT1_BASE     + 0x0004)
#define GPT1_TCMP                       REG32 (GPT1_BASE     + 0x0008)
#define GPT1_TCR                        REG32 (GPT1_BASE     + 0x000C)
#define GPT1_TCN                        REG32 (GPT1_BASE     + 0x0010)
#define GPT1_TSTAT                      REG32 (GPT1_BASE     + 0x0014)

/* General Purpose Timer 2 (GPT2) Registers                                   */
#define GPT2_TCTL                       REG32 (GPT2_BASE     + 0x0000)
#define GPT2_TPRER                      REG32 (GPT2_BASE     + 0x0004)
#define GPT2_TCMP                       REG32 (GPT2_BASE     + 0x0008)
#define GPT2_TCR                        REG32 (GPT2_BASE     + 0x000C)
#define GPT2_TCN                        REG32 (GPT2_BASE     + 0x0010)
#define GPT2_TSTAT                      REG32 (GPT2_BASE     + 0x0014)

/* General Purpose Timer 3 (GPT3) Registers                                   */
#define GPT3_TCTL                       REG32 (GPT3_BASE     + 0x0000)
#define GPT3_TPRER                      REG32 (GPT3_BASE     + 0x0004)
#define GPT3_TCMP                       REG32 (GPT3_BASE     + 0x0008)
#define GPT3_TCR                        REG32 (GPT3_BASE     + 0x000C)
#define GPT3_TCN                        REG32 (GPT3_BASE     + 0x0010)
#define GPT3_TSTAT                      REG32 (GPT3_BASE     + 0x0014)

/* Pulse-Width Modulator (PWM) Registers                                      */
#define PWM_PWMCR                       REG32 (PWM_BASE      + 0x0000)
#define PWM_PWMSR                       REG32 (PWM_BASE      + 0x0004)
#define PWM_PWMIR                       REG32 (PWM_BASE      + 0x0008)
#define PWM_PWMSAR                      REG32 (PWM_BASE      + 0x000C)
#define PWM_PWMPR                       REG32 (PWM_BASE      + 0x0010)
#define PWM_PWMCNR                      REG32 (PWM_BASE      + 0x0014)

/* Real Time Clock (RTC) Registers                                            */
#define RTC_HOURMIN                     REG32 (RTC_BASE      + 0x0000)
#define RTC_SECONDS                     REG32 (RTC_BASE      + 0x0004)
#define RTC_ALRM_HM                     REG32 (RTC_BASE      + 0x0008)
#define RTC_ALRM_SEC                    REG32 (RTC_BASE      + 0x000C)
#define RTC_RTCCTL                      REG32 (RTC_BASE      + 0x0010)
#define RTC_RTCISR                      REG32 (RTC_BASE      + 0x0014)
#define RTC_RTCIENR                     REG32 (RTC_BASE      + 0x0018)
#define RTC_STPWCH                      REG32 (RTC_BASE      + 0x001C)
#define RTC_DAYR                        REG32 (RTC_BASE      + 0x0020)
#define RTC_DAYALARM                    REG32 (RTC_BASE      + 0x0024)

/* Keypad Port (KPP) Registers                                                */
#define KPP_KPCR                        REG16 (KPP_BASE      + 0x0000)
#define KPP_KPSR                        REG16 (KPP_BASE      + 0x0002)
#define KPP_KDDR                        REG16 (KPP_BASE      + 0x0004)
#define KPP_KPDR                        REG16 (KPP_BASE      + 0x0006)

/* 1-Wire Interface (OWIRE) Registers                                         */
#define OWIRE_CONTROL                   REG16 (OWIRE_BASE    + 0x0000)
#define OWIRE_TIME_DIVIDER              REG16 (OWIRE_BASE    + 0x0002)
#define OWIRE_RESET                     REG16 (OWIRE_BASE    + 0x0004)

/* Universal Asynchronous Receiver/Transmitter 1 (UART1) Registers            */
#define UART1_URXD                      REG32 (UART1_BASE    + 0x0000)
#define UART1_UTXD                      REG32 (UART1_BASE    + 0x0040)
#define UART1_UCR1                      REG32 (UART1_BASE    + 0x0080)
#define UART1_UCR2                      REG32 (UART1_BASE    + 0x0084)
#define UART1_UCR3                      REG32 (UART1_BASE    + 0x0088)
#define UART1_UCR4                      REG32 (UART1_BASE    + 0x008C)
#define UART1_UFCR                      REG32 (UART1_BASE    + 0x0090)
#define UART1_USR1                      REG32 (UART1_BASE    + 0x0094)
#define UART1_USR2                      REG32 (UART1_BASE    + 0x0098)
#define UART1_UESC                      REG32 (UART1_BASE    + 0x009C)
#define UART1_UTIM                      REG32 (UART1_BASE    + 0x00A0)
#define UART1_UBIR                      REG32 (UART1_BASE    + 0x00A4)
#define UART1_UBMR                      REG32 (UART1_BASE    + 0x00A8)
#define UART1_UBRC                      REG32 (UART1_BASE    + 0x00AC)
#define UART1_ONEMS                     REG32 (UART1_BASE    + 0x00B0)
#define UART1_UTS                       REG32 (UART1_BASE    + 0x00B4)

/* Universal Asynchronous Receiver/Transmitter 2 (UART2) Registers            */
#define UART2_URXD                      REG32 (UART2_BASE    + 0x0000)
#define UART2_UTXD                      REG32 (UART2_BASE    + 0x0040)
#define UART2_UCR1                      REG32 (UART2_BASE    + 0x0080)
#define UART2_UCR2                      REG32 (UART2_BASE    + 0x0084)
#define UART2_UCR3                      REG32 (UART2_BASE    + 0x0088)
#define UART2_UCR4                      REG32 (UART2_BASE    + 0x008C)
#define UART2_UFCR                      REG32 (UART2_BASE    + 0x0090)
#define UART2_USR1                      REG32 (UART2_BASE    + 0x0094)
#define UART2_USR2                      REG32 (UART2_BASE    + 0x0098)
#define UART2_UESC                      REG32 (UART2_BASE    + 0x009C)
#define UART2_UTIM                      REG32 (UART2_BASE    + 0x00A0)
#define UART2_UBIR                      REG32 (UART2_BASE    + 0x00A4)
#define UART2_UBMR                      REG32 (UART2_BASE    + 0x00A8)
#define UART2_UBRC                      REG32 (UART2_BASE    + 0x00AC)
#define UART2_ONEMS                     REG32 (UART2_BASE    + 0x00B0)
#define UART2_UTS                       REG32 (UART2_BASE    + 0x00B4)

/* Universal Asynchronous Receiver/Transmitter 3 (UART3) Registers            */
#define UART3_URXD                      REG32 (UART3_BASE    + 0x0000)
#define UART3_UTXD                      REG32 (UART3_BASE    + 0x0040)
#define UART3_UCR1                      REG32 (UART3_BASE    + 0x0080)
#define UART3_UCR2                      REG32 (UART3_BASE    + 0x0084)
#define UART3_UCR3                      REG32 (UART3_BASE    + 0x0088)
#define UART3_UCR4                      REG32 (UART3_BASE    + 0x008C)
#define UART3_UFCR                      REG32 (UART3_BASE    + 0x0090)
#define UART3_USR1                      REG32 (UART3_BASE    + 0x0094)
#define UART3_USR2                      REG32 (UART3_BASE    + 0x0098)
#define UART3_UESC                      REG32 (UART3_BASE    + 0x009C)
#define UART3_UTIM                      REG32 (UART3_BASE    + 0x00A0)
#define UART3_UBIR                      REG32 (UART3_BASE    + 0x00A4)
#define UART3_UBMR                      REG32 (UART3_BASE    + 0x00A8)
#define UART3_UBRC                      REG32 (UART3_BASE    + 0x00AC)
#define UART3_ONEMS                     REG32 (UART3_BASE    + 0x00B0)
#define UART3_UTS                       REG32 (UART3_BASE    + 0x00B4)

/* Universal Asynchronous Receiver/Transmitter 4 (UART4) Registers            */
#define UART4_URXD                      REG32 (UART4_BASE    + 0x0000)
#define UART4_UTXD                      REG32 (UART4_BASE    + 0x0040)
#define UART4_UCR1                      REG32 (UART4_BASE    + 0x0080)
#define UART4_UCR2                      REG32 (UART4_BASE    + 0x0084)
#define UART4_UCR3                      REG32 (UART4_BASE    + 0x0088)
#define UART4_UCR4                      REG32 (UART4_BASE    + 0x008C)
#define UART4_UFCR                      REG32 (UART4_BASE    + 0x0090)
#define UART4_USR1                      REG32 (UART4_BASE    + 0x0094)
#define UART4_USR2                      REG32 (UART4_BASE    + 0x0098)
#define UART4_UESC                      REG32 (UART4_BASE    + 0x009C)
#define UART4_UTIM                      REG32 (UART4_BASE    + 0x00A0)
#define UART4_UBIR                      REG32 (UART4_BASE    + 0x00A4)
#define UART4_UBMR                      REG32 (UART4_BASE    + 0x00A8)
#define UART4_UBRC                      REG32 (UART4_BASE    + 0x00AC)
#define UART4_ONEMS                     REG32 (UART4_BASE    + 0x00B0)
#define UART4_UTS                       REG32 (UART4_BASE    + 0x00B4)

/* Configurable Serial Peripheral Interface 1 (CSPI1) Registers               */
#define CSPI1_RXDATA                    REG32 (CSPI1_BASE    + 0x0000)
#define CSPI1_TXDATA                    REG32 (CSPI1_BASE    + 0x0004)
#define CSPI1_CONREG                    REG32 (CSPI1_BASE    + 0x0008)
#define CSPI1_INTREG                    REG32 (CSPI1_BASE    + 0x000C)
#define CSPI1_DMAREG                    REG32 (CSPI1_BASE    + 0x0010)
#define CSPI1_STATREG                   REG32 (CSPI1_BASE    + 0x0014)
#define CSPI1_PERIODREG                 REG32 (CSPI1_BASE    + 0x0018)

/* Configurable Serial Peripheral Interface 2 (CSPI2) Registers               */
#define CSPI2_RXDATA                    REG32 (CSPI2_BASE    + 0x0000)
#define CSPI2_TXDATA                    REG32 (CSPI2_BASE    + 0x0004)
#define CSPI2_CONREG                    REG32 (CSPI2_BASE    + 0x0008)
#define CSPI2_INTREG                    REG32 (CSPI2_BASE    + 0x000C)
#define CSPI2_DMAREG                    REG32 (CSPI2_BASE    + 0x0010)
#define CSPI2_STATREG                   REG32 (CSPI2_BASE    + 0x0014)
#define CSPI2_PERIODREG                 REG32 (CSPI2_BASE    + 0x0018)

/* Synchronous Serial Interface 1 (SSI1) Registers                            */
#define SSI1_STX0                       REG32 (SSI1_BASE     + 0x0000)
#define SSI1_STX1                       REG32 (SSI1_BASE     + 0x0004)
#define SSI1_SRX0                       REG32 (SSI1_BASE     + 0x0008)
#define SSI1_SRX1                       REG32 (SSI1_BASE     + 0x000C)
#define SSI1_SCR                        REG32 (SSI1_BASE     + 0x0010)
#define SSI1_SISR                       REG32 (SSI1_BASE     + 0x0014)
#define SSI1_SIER                       REG32 (SSI1_BASE     + 0x0018)
#define SSI1_STCR                       REG32 (SSI1_BASE     + 0x001C)
#define SSI1_SRCR                       REG32 (SSI1_BASE     + 0x0020)
#define SSI1_STCCR                      REG32 (SSI1_BASE     + 0x0024)
#define SSI1_SRCCR                      REG32 (SSI1_BASE     + 0x0028)
#define SSI1_SFCSR                      REG32 (SSI1_BASE     + 0x002C)
#define SSI1_STR                        REG32 (SSI1_BASE     + 0x0030)
#define SSI1_SOR                        REG32 (SSI1_BASE     + 0x0034)
#define SSI1_SACNT                      REG32 (SSI1_BASE     + 0x0038)
#define SSI1_SACADD                     REG32 (SSI1_BASE     + 0x003C)
#define SSI1_SACDAT                     REG32 (SSI1_BASE     + 0x0040)
#define SSI1_SATAG                      REG32 (SSI1_BASE     + 0x0044)
#define SSI1_STMSK                      REG32 (SSI1_BASE     + 0x0048)
#define SSI1_SRMSK                      REG32 (SSI1_BASE     + 0x004C)
#define SSI1_SACCST                     REG32 (SSI1_BASE     + 0x0050)
#define SSI1_SACCEN                     REG32 (SSI1_BASE     + 0x0054)
#define SSI1_SACCDIS                    REG32 (SSI1_BASE     + 0x0058)

/* Synchronous Serial Interface 2 (SSI2) Registers                            */
#define SSI2_STX0                       REG32 (SSI2_BASE     + 0x0000)
#define SSI2_STX1                       REG32 (SSI2_BASE     + 0x0004)
#define SSI2_SRX0                       REG32 (SSI2_BASE     + 0x0008)
#define SSI2_SRX1                       REG32 (SSI2_BASE     + 0x000C)
#define SSI2_SCR                        REG32 (SSI2_BASE     + 0x0010)
#define SSI2_SISR                       REG32 (SSI2_BASE     + 0x0014)
#define SSI2_SIER                       REG32 (SSI2_BASE     + 0x0018)
#define SSI2_STCR                       REG32 (SSI2_BASE     + 0x001C)
#define SSI2_SRCR                       REG32 (SSI2_BASE     + 0x0020)
#define SSI2_STCCR                      REG32 (SSI2_BASE     + 0x0024)
#define SSI2_SRCCR                      REG32 (SSI2_BASE     + 0x0028)
#define SSI2_SFCSR                      REG32 (SSI2_BASE     + 0x002C)
#define SSI2_STR                        REG32 (SSI2_BASE     + 0x0030)
#define SSI2_SOR                        REG32 (SSI2_BASE     + 0x0034)
#define SSI2_SACNT                      REG32 (SSI2_BASE     + 0x0038)
#define SSI2_SACADD                     REG32 (SSI2_BASE     + 0x003C)
#define SSI2_SACDAT                     REG32 (SSI2_BASE     + 0x0040)
#define SSI2_SATAG                      REG32 (SSI2_BASE     + 0x0044)
#define SSI2_STMSK                      REG32 (SSI2_BASE     + 0x0048)
#define SSI2_SRMSK                      REG32 (SSI2_BASE     + 0x004C)
#define SSI2_SACCST                     REG32 (SSI2_BASE     + 0x0050)
#define SSI2_SACCEN                     REG32 (SSI2_BASE     + 0x0054)
#define SSI2_SACCDIS                    REG32 (SSI2_BASE     + 0x0058)

/* Inter-Integrated Circuit 1 (I2C1) Registers                                */
#define I2C1_IADR                       REG32 (I2C1_BASE     + 0x0000)
#define I2C1_IFDR                       REG32 (I2C1_BASE     + 0x0004)
#define I2C1_I2CR                       REG32 (I2C1_BASE     + 0x0008)
#define I2C1_I2SR                       REG32 (I2C1_BASE     + 0x000C)
#define I2C1_I2DR                       REG32 (I2C1_BASE     + 0x0010)

/* Secured Digital Host Controller 1 (SDHC1) Registers                        */
#define SDHC1_STR_STP_CLK               REG32 (SDHC1_BASE    + 0x0000)
#define SDHC1_STATUS                    REG32 (SDHC1_BASE    + 0x0004)
#define SDHC1_CLK_RATE                  REG32 (SDHC1_BASE    + 0x0008)
#define SDHC1_CMD_DAT_CONT              REG32 (SDHC1_BASE    + 0x000C)
#define SDHC1_RES_TO                    REG32 (SDHC1_BASE    + 0x0010)
#define SDHC1_READ_TO                   REG32 (SDHC1_BASE    + 0x0014)
#define SDHC1_BLK_LEN                   REG32 (SDHC1_BASE    + 0x0018)
#define SDHC1_NOB                       REG32 (SDHC1_BASE    + 0x001C)
#define SDHC1_REV_NO                    REG32 (SDHC1_BASE    + 0x0020)
#define SDHC1_INT_CNTR                  REG32 (SDHC1_BASE    + 0x0024)
#define SDHC1_CMD                       REG32 (SDHC1_BASE    + 0x0028)
#define SDHC1_ARG                       REG32 (SDHC1_BASE    + 0x002C)
#define SDHC1_RES_FIFO                  REG32 (SDHC1_BASE    + 0x0034)
#define SDHC1_BUFFER_ACCESS             REG32 (SDHC1_BASE    + 0x0038)

/* Secured Digital Host Controller 2 (SDHC2) Registers                        */
#define SDHC2_STR_STP_CLK               REG32 (SDHC2_BASE    + 0x0000)
#define SDHC2_STATUS                    REG32 (SDHC2_BASE    + 0x0004)
#define SDHC2_CLK_RATE                  REG32 (SDHC2_BASE    + 0x0008)
#define SDHC2_CMD_DAT_CONT              REG32 (SDHC2_BASE    + 0x000C)
#define SDHC2_RES_TO                    REG32 (SDHC2_BASE    + 0x0010)
#define SDHC2_READ_TO                   REG32 (SDHC2_BASE    + 0x0014)
#define SDHC2_BLK_LEN                   REG32 (SDHC2_BASE    + 0x0018)
#define SDHC2_NOB                       REG32 (SDHC2_BASE    + 0x001C)
#define SDHC2_REV_NO                    REG32 (SDHC2_BASE    + 0x0020)
#define SDHC2_INT_CNTR                  REG32 (SDHC2_BASE    + 0x0024)
#define SDHC2_CMD                       REG32 (SDHC2_BASE    + 0x0028)
#define SDHC2_ARG                       REG32 (SDHC2_BASE    + 0x002C)
#define SDHC2_RES_FIFO                  REG32 (SDHC2_BASE    + 0x0034)
#define SDHC2_BUFFER_ACCESS             REG32 (SDHC2_BASE    + 0x0038)

/* General-Purpose I/O (GPIO) Registers                                       */
#define GPIO_PTA_DDIR                   REG32 (GPIO_BASE     + 0x0000)
#define GPIO_PTA_OCR1                   REG32 (GPIO_BASE     + 0x0004)
#define GPIO_PTA_OCR2                   REG32 (GPIO_BASE     + 0x0008)
#define GPIO_PTA_ICONFA1                REG32 (GPIO_BASE     + 0x000C)
#define GPIO_PTA_ICONFA2                REG32 (GPIO_BASE     + 0x0010)
#define GPIO_PTA_ICONFB1                REG32 (GPIO_BASE     + 0x0014)
#define GPIO_PTA_ICONFB2                REG32 (GPIO_BASE     + 0x0018)
#define GPIO_PTA_DR                     REG32 (GPIO_BASE     + 0x001C)
#define GPIO_PTA_GIUS                   REG32 (GPIO_BASE     + 0x0020)
#define GPIO_PTA_SSR                    REG32 (GPIO_BASE     + 0x0024)
#define GPIO_PTA_ICR1                   REG32 (GPIO_BASE     + 0x0028)
#define GPIO_PTA_ICR2                   REG32 (GPIO_BASE     + 0x002C)
#define GPIO_PTA_IMR                    REG32 (GPIO_BASE     + 0x0030)
#define GPIO_PTA_ISR                    REG32 (GPIO_BASE     + 0x0034)
#define GPIO_PTA_GPR                    REG32 (GPIO_BASE     + 0x0038)
#define GPIO_PTA_SWR                    REG32 (GPIO_BASE     + 0x003C)
#define GPIO_PTA_PUEN                   REG32 (GPIO_BASE     + 0x0040)
#define GPIO_PTB_DDIR                   REG32 (GPIO_BASE     + 0x0100)
#define GPIO_PTB_OCR1                   REG32 (GPIO_BASE     + 0x0104)
#define GPIO_PTB_OCR2                   REG32 (GPIO_BASE     + 0x0108)
#define GPIO_PTB_ICONFA1                REG32 (GPIO_BASE     + 0x010C)
#define GPIO_PTB_ICONFA2                REG32 (GPIO_BASE     + 0x0110)
#define GPIO_PTB_ICONFB1                REG32 (GPIO_BASE     + 0x0114)
#define GPIO_PTB_ICONFB2                REG32 (GPIO_BASE     + 0x0118)
#define GPIO_PTB_DR                     REG32 (GPIO_BASE     + 0x011C)
#define GPIO_PTB_GIUS                   REG32 (GPIO_BASE     + 0x0120)
#define GPIO_PTB_SSR                    REG32 (GPIO_BASE     + 0x0124)
#define GPIO_PTB_ICR1                   REG32 (GPIO_BASE     + 0x0128)
#define GPIO_PTB_ICR2                   REG32 (GPIO_BASE     + 0x012C)
#define GPIO_PTB_IMR                    REG32 (GPIO_BASE     + 0x0130)
#define GPIO_PTB_ISR                    REG32 (GPIO_BASE     + 0x0134)
#define GPIO_PTB_GPR                    REG32 (GPIO_BASE     + 0x0138)
#define GPIO_PTB_SWR                    REG32 (GPIO_BASE     + 0x013C)
#define GPIO_PTB_PUEN                   REG32 (GPIO_BASE     + 0x0140)
#define GPIO_PTC_DDIR                   REG32 (GPIO_BASE     + 0x0200)
#define GPIO_PTC_OCR1                   REG32 (GPIO_BASE     + 0x0204)
#define GPIO_PTC_OCR2                   REG32 (GPIO_BASE     + 0x0208)
#define GPIO_PTC_ICONFA1                REG32 (GPIO_BASE     + 0x020C)
#define GPIO_PTC_ICONFA2                REG32 (GPIO_BASE     + 0x0210)
#define GPIO_PTC_ICONFB1                REG32 (GPIO_BASE     + 0x0214)
#define GPIO_PTC_ICONFB2                REG32 (GPIO_BASE     + 0x0218)
#define GPIO_PTC_DR                     REG32 (GPIO_BASE     + 0x021C)
#define GPIO_PTC_GIUS                   REG32 (GPIO_BASE     + 0x0220)
#define GPIO_PTC_SSR                    REG32 (GPIO_BASE     + 0x0224)
#define GPIO_PTC_ICR1                   REG32 (GPIO_BASE     + 0x0228)
#define GPIO_PTC_ICR2                   REG32 (GPIO_BASE     + 0x022C)
#define GPIO_PTC_IMR                    REG32 (GPIO_BASE     + 0x0230)
#define GPIO_PTC_ISR                    REG32 (GPIO_BASE     + 0x0234)
#define GPIO_PTC_GPR                    REG32 (GPIO_BASE     + 0x0238)
#define GPIO_PTC_SWR                    REG32 (GPIO_BASE     + 0x023C)
#define GPIO_PTC_PUEN                   REG32 (GPIO_BASE     + 0x0240)
#define GPIO_PTD_DDIR                   REG32 (GPIO_BASE     + 0x0300)
#define GPIO_PTD_OCR1                   REG32 (GPIO_BASE     + 0x0304)
#define GPIO_PTD_OCR2                   REG32 (GPIO_BASE     + 0x0308)
#define GPIO_PTD_ICONFA1                REG32 (GPIO_BASE     + 0x030C)
#define GPIO_PTD_ICONFA2                REG32 (GPIO_BASE     + 0x0310)
#define GPIO_PTD_ICONFB1                REG32 (GPIO_BASE     + 0x0314)
#define GPIO_PTD_ICONFB2                REG32 (GPIO_BASE     + 0x0318)
#define GPIO_PTD_DR                     REG32 (GPIO_BASE     + 0x031C)
#define GPIO_PTD_GIUS                   REG32 (GPIO_BASE     + 0x0320)
#define GPIO_PTD_SSR                    REG32 (GPIO_BASE     + 0x0324)
#define GPIO_PTD_ICR1                   REG32 (GPIO_BASE     + 0x0328)
#define GPIO_PTD_ICR2                   REG32 (GPIO_BASE     + 0x032C)
#define GPIO_PTD_IMR                    REG32 (GPIO_BASE     + 0x0330)
#define GPIO_PTD_ISR                    REG32 (GPIO_BASE     + 0x0334)
#define GPIO_PTD_GPR                    REG32 (GPIO_BASE     + 0x0338)
#define GPIO_PTD_SWR                    REG32 (GPIO_BASE     + 0x033C)
#define GPIO_PTD_PUEN                   REG32 (GPIO_BASE     + 0x0340)
#define GPIO_PTE_DDIR                   REG32 (GPIO_BASE     + 0x0400)
#define GPIO_PTE_OCR1                   REG32 (GPIO_BASE     + 0x0404)
#define GPIO_PTE_OCR2                   REG32 (GPIO_BASE     + 0x0408)
#define GPIO_PTE_ICONFA1                REG32 (GPIO_BASE     + 0x040C)
#define GPIO_PTE_ICONFA2                REG32 (GPIO_BASE     + 0x0410)
#define GPIO_PTE_ICONFB1                REG32 (GPIO_BASE     + 0x0414)
#define GPIO_PTE_ICONFB2                REG32 (GPIO_BASE     + 0x0418)
#define GPIO_PTE_DR                     REG32 (GPIO_BASE     + 0x041C)
#define GPIO_PTE_GIUS                   REG32 (GPIO_BASE     + 0x0420)
#define GPIO_PTE_SSR                    REG32 (GPIO_BASE     + 0x0424)
#define GPIO_PTE_ICR1                   REG32 (GPIO_BASE     + 0x0428)
#define GPIO_PTE_ICR2                   REG32 (GPIO_BASE     + 0x042C)
#define GPIO_PTE_IMR                    REG32 (GPIO_BASE     + 0x0430)
#define GPIO_PTE_ISR                    REG32 (GPIO_BASE     + 0x0434)
#define GPIO_PTE_GPR                    REG32 (GPIO_BASE     + 0x0438)
#define GPIO_PTE_SWR                    REG32 (GPIO_BASE     + 0x043C)
#define GPIO_PTE_PUEN                   REG32 (GPIO_BASE     + 0x0440)
#define GPIO_PTF_DDIR                   REG32 (GPIO_BASE     + 0x0500)
#define GPIO_PTF_OCR1                   REG32 (GPIO_BASE     + 0x0504)
#define GPIO_PTF_OCR2                   REG32 (GPIO_BASE     + 0x0508)
#define GPIO_PTF_ICONFA1                REG32 (GPIO_BASE     + 0x050C)
#define GPIO_PTF_ICONFA2                REG32 (GPIO_BASE     + 0x0510)
#define GPIO_PTF_ICONFB1                REG32 (GPIO_BASE     + 0x0514)
#define GPIO_PTF_ICONFB2                REG32 (GPIO_BASE     + 0x0518)
#define GPIO_PTF_DR                     REG32 (GPIO_BASE     + 0x051C)
#define GPIO_PTF_GIUS                   REG32 (GPIO_BASE     + 0x0520)
#define GPIO_PTF_SSR                    REG32 (GPIO_BASE     + 0x0524)
#define GPIO_PTF_ICR1                   REG32 (GPIO_BASE     + 0x0528)
#define GPIO_PTF_ICR2                   REG32 (GPIO_BASE     + 0x052C)
#define GPIO_PTF_IMR                    REG32 (GPIO_BASE     + 0x0530)
#define GPIO_PTF_ISR                    REG32 (GPIO_BASE     + 0x0534)
#define GPIO_PTF_GPR                    REG32 (GPIO_BASE     + 0x0538)
#define GPIO_PTF_SWR                    REG32 (GPIO_BASE     + 0x053C)
#define GPIO_PTF_PUEN                   REG32 (GPIO_BASE     + 0x0540)
#define GPIO_PMASK                      REG32 (GPIO_BASE     + 0x0600)

/* Digital Audio MUX (AUDMUX) Registers                                       */
#define AUDMUX_HPCR1                    REG32 (AUDMUX_BASE   + 0x0000)
#define AUDMUX_HPCR2                    REG32 (AUDMUX_BASE   + 0x0004)
#define AUDMUX_HPCR3                    REG32 (AUDMUX_BASE   + 0x0008)
#define AUDMUX_PPCR1                    REG32 (AUDMUX_BASE   + 0x0010)
#define AUDMUX_PPCR2                    REG32 (AUDMUX_BASE   + 0x0014)
#define AUDMUX_PPCR3                    REG32 (AUDMUX_BASE   + 0x001C)

/* Configurable Serial Peripheral Interface 3 (CSPI3) Registers               */
#define CSPI3_RXDATA                    REG32 (CSPI3_BASE    + 0x0000)
#define CSPI3_TXDATA                    REG32 (CSPI3_BASE    + 0x0004)
#define CSPI3_CONREG                    REG32 (CSPI3_BASE    + 0x0008)
#define CSPI3_INTREG                    REG32 (CSPI3_BASE    + 0x000C)
#define CSPI3_DMAREG                    REG32 (CSPI3_BASE    + 0x0010)
#define CSPI3_STATREG                   REG32 (CSPI3_BASE    + 0x0014)
#define CSPI3_PERIODREG                 REG32 (CSPI3_BASE    + 0x0018)

/* Memory Stick Host Controller (MSHC) Registers                              */
#define MSHC_COMMAND                    REG32 (MSHC_BASE     + 0x0000)
#define MSHC_DATA                       REG32 (MSHC_BASE     + 0x0008)
#define MSHC_STATUS                     REG32 (MSHC_BASE     + 0x0010)
#define MSHC_SYSTEM                     REG32 (MSHC_BASE     + 0x0018)

/* General Purpose Timer 4 (GPT4) Registers                                   */
#define GPT4_TCTL                       REG32 (GPT4_BASE     + 0x0000)
#define GPT4_TPRER                      REG32 (GPT4_BASE     + 0x0004)
#define GPT4_TCMP                       REG32 (GPT4_BASE     + 0x0008)
#define GPT4_TCR                        REG32 (GPT4_BASE     + 0x000C)
#define GPT4_TCN                        REG32 (GPT4_BASE     + 0x0010)
#define GPT4_TSTAT                      REG32 (GPT4_BASE     + 0x0014)

/* General Purpose Timer 5 (GPT5) Registers                                   */
#define GPT5_TCTL                       REG32 (GPT5_BASE     + 0x0000)
#define GPT5_TPRER                      REG32 (GPT5_BASE     + 0x0004)
#define GPT5_TCMP                       REG32 (GPT5_BASE     + 0x0008)
#define GPT5_TCR                        REG32 (GPT5_BASE     + 0x000C)
#define GPT5_TCN                        REG32 (GPT5_BASE     + 0x0010)
#define GPT5_TSTAT                      REG32 (GPT5_BASE     + 0x0014)

/* Universal Asynchronous Receiver/Transmitter 5 (UART5) Registers            */
#define UART5_URXD                      REG32 (UART5_BASE    + 0x0000)
#define UART5_UTXD                      REG32 (UART5_BASE    + 0x0040)
#define UART5_UCR1                      REG32 (UART5_BASE    + 0x0080)
#define UART5_UCR2                      REG32 (UART5_BASE    + 0x0084)
#define UART5_UCR3                      REG32 (UART5_BASE    + 0x0088)
#define UART5_UCR4                      REG32 (UART5_BASE    + 0x008C)
#define UART5_UFCR                      REG32 (UART5_BASE    + 0x0090)
#define UART5_USR1                      REG32 (UART5_BASE    + 0x0094)
#define UART5_USR2                      REG32 (UART5_BASE    + 0x0098)
#define UART5_UESC                      REG32 (UART5_BASE    + 0x009C)
#define UART5_UTIM                      REG32 (UART5_BASE    + 0x00A0)
#define UART5_UBIR                      REG32 (UART5_BASE    + 0x00A4)
#define UART5_UBMR                      REG32 (UART5_BASE    + 0x00A8)
#define UART5_UBRC                      REG32 (UART5_BASE    + 0x00AC)
#define UART5_ONEMS                     REG32 (UART5_BASE    + 0x00B0)
#define UART5_UTS                       REG32 (UART5_BASE    + 0x00B4)

/* Universal Asynchronous Receiver/Transmitter 6 (UART6) Registers            */
#define UART6_URXD                      REG32 (UART6_BASE    + 0x0000)
#define UART6_UTXD                      REG32 (UART6_BASE    + 0x0040)
#define UART6_UCR1                      REG32 (UART6_BASE    + 0x0080)
#define UART6_UCR2                      REG32 (UART6_BASE    + 0x0084)
#define UART6_UCR3                      REG32 (UART6_BASE    + 0x0088)
#define UART6_UCR4                      REG32 (UART6_BASE    + 0x008C)
#define UART6_UFCR                      REG32 (UART6_BASE    + 0x0090)
#define UART6_USR1                      REG32 (UART6_BASE    + 0x0094)
#define UART6_USR2                      REG32 (UART6_BASE    + 0x0098)
#define UART6_UESC                      REG32 (UART6_BASE    + 0x009C)
#define UART6_UTIM                      REG32 (UART6_BASE    + 0x00A0)
#define UART6_UBIR                      REG32 (UART6_BASE    + 0x00A4)
#define UART6_UBMR                      REG32 (UART6_BASE    + 0x00A8)
#define UART6_UBRC                      REG32 (UART6_BASE    + 0x00AC)
#define UART6_ONEMS                     REG32 (UART6_BASE    + 0x00B0)
#define UART6_UTS                       REG32 (UART6_BASE    + 0x00B4)

/* Inter-Integrated Circuit 2 (I2C2) Registers                                */
#define I2C2_IADR                       REG32 (I2C2_BASE     + 0x0000)
#define I2C2_IFDR                       REG32 (I2C2_BASE     + 0x0004)
#define I2C2_I2CR                       REG32 (I2C2_BASE     + 0x0008)
#define I2C2_I2SR                       REG32 (I2C2_BASE     + 0x000C)
#define I2C2_I2DR                       REG32 (I2C2_BASE     + 0x0010)

/* Secured Digital Host Controller 3 (SDHC3) Registers                        */
#define SDHC3_STR_STP_CLK               REG32 (SDHC3_BASE    + 0x0000)
#define SDHC3_STATUS                    REG32 (SDHC3_BASE    + 0x0004)
#define SDHC3_CLK_RATE                  REG32 (SDHC3_BASE    + 0x0008)
#define SDHC3_CMD_DAT_CONT              REG32 (SDHC3_BASE    + 0x000C)
#define SDHC3_RES_TO                    REG32 (SDHC3_BASE    + 0x0010)
#define SDHC3_READ_TO                   REG32 (SDHC3_BASE    + 0x0014)
#define SDHC3_BLK_LEN                   REG32 (SDHC3_BASE    + 0x0018)
#define SDHC3_NOB                       REG32 (SDHC3_BASE    + 0x001C)
#define SDHC3_REV_NO                    REG32 (SDHC3_BASE    + 0x0020)
#define SDHC3_INT_CNTL                  REG32 (SDHC3_BASE    + 0x0024)
#define SDHC3_CMD                       REG32 (SDHC3_BASE    + 0x0028)
#define SDHC3_ARG                       REG32 (SDHC3_BASE    + 0x002C)
#define SDHC3_RES_FIFO                  REG32 (SDHC3_BASE    + 0x0034)
#define SDHC3_BUFFER_ACCESS             REG32 (SDHC3_BASE    + 0x0038)

/* General Purpose Timer 6 (GPT6) Registers */
#define GPT6_TCTL                       REG32 (GPT6_BASE     + 0x0000)
#define GPT6_TPRER                      REG32 (GPT6_BASE     + 0x0004)
#define GPT6_TCMP                       REG32 (GPT6_BASE     + 0x0008)
#define GPT6_TCR                        REG32 (GPT6_BASE     + 0x000C)
#define GPT6_TCN                        REG32 (GPT6_BASE     + 0x0010)
#define GPT6_TSTAT                      REG32 (GPT6_BASE     + 0x0014)

/* AHB-Lite IP Interface 2 (AIPI2) Registers                                  */  
#define AIPI2_PSR0                      REG32 (AIPI2_BASE    + 0x0000)
#define AIPI2_PSR1                      REG32 (AIPI2_BASE    + 0x0004)
#define AIPI2_PAR                       REG32 (AIPI2_BASE    + 0x0008)

/* Liquid Crystal Display Controller (LCDC) Registers                         */
#define LCDC_LSSAR                      REG32 (LCDC_BASE     + 0x0000)
#define LCDC_LSR                        REG32 (LCDC_BASE     + 0x0004)
#define LCDC_LVPWR                      REG32 (LCDC_BASE     + 0x0008)
#define LCDC_LCPR                       REG32 (LCDC_BASE     + 0x000C)
#define LCDC_LCWHB                      REG32 (LCDC_BASE     + 0x0010)
#define LCDC_LCCMR                      REG32 (LCDC_BASE     + 0x0014)
#define LCDC_LPCR                       REG32 (LCDC_BASE     + 0x0018)
#define LCDC_LHCR                       REG32 (LCDC_BASE     + 0x001C)
#define LCDC_LVCR                       REG32 (LCDC_BASE     + 0x0020)
#define LCDC_LPOR                       REG32 (LCDC_BASE     + 0x0024)
#define LCDC_LSCR                       REG32 (LCDC_BASE     + 0x0028)
#define LCDC_LPCCR                      REG32 (LCDC_BASE     + 0x002C)
#define LCDC_LDCR                       REG32 (LCDC_BASE     + 0x0030)
#define LCDC_LRMCR                      REG32 (LCDC_BASE     + 0x0034)
#define LCDC_LICR                       REG32 (LCDC_BASE     + 0x0038)
#define LCDC_LIER                       REG32 (LCDC_BASE     + 0x003C)
#define LCDC_LISR                       REG32 (LCDC_BASE     + 0x0040)
#define LCDC_LGWSAR                     REG32 (LCDC_BASE     + 0x0050)
#define LCDC_LGWSR                      REG32 (LCDC_BASE     + 0x0054)
#define LCDC_LGWVPWR                    REG32 (LCDC_BASE     + 0x0058)
#define LCDC_LGWPOR                     REG32 (LCDC_BASE     + 0x005C)
#define LCDC_LGWPR                      REG32 (LCDC_BASE     + 0x0060)
#define LCDC_LGWCR                      REG32 (LCDC_BASE     + 0x0064)
#define LCDC_LGWDCR                     REG32 (LCDC_BASE     + 0x0068)
#define LCDC_LAUSCR                     REG32 (LCDC_BASE     + 0x0080)
#define LCDC_LAUSCCR                    REG32 (LCDC_BASE     + 0x0084)
#define LCDC_BPLUT                      REG32 (LCDC_BASE     + 0x0800)
#define LCDC_GWLUT                      REG32 (LCDC_BASE     + 0x0C00)

/* Smart Liquid Crystal Display Controller (SLCDC) Registers                  */
#define SLCDC_DATABASEADR               REG32 (SLCDC_BASE    + 0x0000)
#define SLCDC_DATABUFSIZE               REG32 (SLCDC_BASE    + 0x0004)
#define SLCDC_COMBASEADR                REG32 (SLCDC_BASE    + 0x0008)
#define SLCDC_COMBUFSIZ                 REG32 (SLCDC_BASE    + 0x000C)
#define SLCDC_COMSTRINGSIZ              REG32 (SLCDC_BASE    + 0x0010)
#define SLCDC_FIFOCONFIG                REG32 (SLCDC_BASE    + 0x0014)
#define SLCDC_LCDCONFIG                 REG32 (SLCDC_BASE    + 0x0018)
#define SLCDC_LCDTRANSCONFIG            REG32 (SLCDC_BASE    + 0x001C)
#define SLCDC_SLCDCCONTROL              REG32 (SLCDC_BASE    + 0x0020)
#define SLCDC_SLCDCSTATUS               REG32 (SLCDC_BASE    + 0x0020)
#define SLCDC_LCDCLOCKCONFIG            REG32 (SLCDC_BASE    + 0x0024)
#define SLCDC_LCDWRITEDATA              REG32 (SLCDC_BASE    + 0x0028)

/* Video Codec (VC) Registers                                                 */
#define VC_CodeRun                      REG32 (VC_BASE       + 0x0000)
#define VC_CodeDown                     REG32 (VC_BASE       + 0x0004)
#define VC_HostIntReq                   REG32 (VC_BASE       + 0x0008)
#define VC_BitIntClear                  REG32 (VC_BASE       + 0x000C)
#define VC_BitIntSts                    REG32 (VC_BASE       + 0x0010)
#define VC_BitCodeReset                 REG32 (VC_BASE       + 0x0014)
#define VC_BitCurPc                     REG32 (VC_BASE       + 0x0018)
#define VC_WorkBufAddr                  REG32 (VC_BASE       + 0x0100)
#define VC_CodeBufAddr                  REG32 (VC_BASE       + 0x0104)
#define VC_BitStreamCtrl                REG32 (VC_BASE       + 0x0108)
#define VC_FrameMemCtrl                 REG32 (VC_BASE       + 0x010C)
#define VC_SramAddr                     REG32 (VC_BASE       + 0x0110)
#define VC_SramSize                     REG32 (VC_BASE       + 0x0114)
#define VC_BitStreamRdPtr               REG32 (VC_BASE       + 0x0140)
#define VC_BitStreamWrPtr               REG32 (VC_BASE       + 0x0144)
#define VC_FrameNum                     REG32 (VC_BASE       + 0x0148)
#define VC_BusyFlag                     REG32 (VC_BASE       + 0x0160)
#define VC_RunCommand                   REG32 (VC_BASE       + 0x0164)
#define VC_RunIndex                     REG32 (VC_BASE       + 0x0168)
#define VC_RunCodStd                    REG32 (VC_BASE       + 0x016C)
#define VC_BitBufAddr                   REG32 (VC_BASE       + 0x0180)
#define VC_BitBufSize                   REG32 (VC_BASE       + 0x0184)
#define VC_FrameIntAddrY                REG32 (VC_BASE       + 0x0188)
#define VC_FrameIntAddrCb               REG32 (VC_BASE       + 0x018C)
#define VC_FrameIntAddrCr               REG32 (VC_BASE       + 0x0190)
#define VC_EncCodStd                    REG32 (VC_BASE       + 0x0194)
#define VC_EncSrcFormat                 REG32 (VC_BASE       + 0x0198)
#define VC_EncMp4Para                   REG32 (VC_BASE       + 0x019C)
#define VC_Enc263Para                   REG32 (VC_BASE       + 0x01A0)
#define VC_Enc264Para                   REG32 (VC_BASE       + 0x01A4)
#define VC_EncSliceMode                 REG32 (VC_BASE       + 0x01A8)
#define VC_EncGopNum                    REG32 (VC_BASE       + 0x01AC)
#define VC_EncPictureQs                 REG32 (VC_BASE       + 0x01B0)
#define VC_RetStatus                    REG32 (VC_BASE       + 0x01C0)
#define VC_RetSrcFormat                 REG32 (VC_BASE       + 0x01C4)
#define VC_RetMp4Info                   REG32 (VC_BASE       + 0x01C8)
#define VC_Ret263Info                   REG32 (VC_BASE       + 0x01CC)
#define VC_Ret264Info                   REG32 (VC_BASE       + 0x01D0)
#define VC_FrameSrcAddrY                REG32 (VC_BASE       + 0x0180)
#define VC_FrameSrcAddrCb               REG32 (VC_BASE       + 0x0184)
#define VC_FrameSrcAddrCr               REG32 (VC_BASE       + 0x0188)
#define VC_FrameDecAddrY                REG32 (VC_BASE       + 0x018C)
#define VC_FrameDecAddrCb               REG32 (VC_BASE       + 0x0190)
#define VC_FrameDecAddrCr               REG32 (VC_BASE       + 0x0194)
#define VC_RetStatus                    REG32 (VC_BASE       + 0x01C0)

/* High-Speed USB On-The-Go (USBOTG) Registers                                */
#define USBOTG_UOG_ID                   REG32 (USB_BASE      + 0x0000)
#define USBOTG_UOG_HWGENERAL            REG32 (USB_BASE      + 0x0004)
#define USBOTG_UOG_HWHOST               REG32 (USB_BASE      + 0x0008)
#define USBOTG_UOG_HWDEVICE             REG32 (USB_BASE      + 0x000C)
#define USBOTG_UOG_HWTXBUF              REG32 (USB_BASE      + 0x0010)
#define USBOTG_UOG_HWRXBUF              REG32 (USB_BASE      + 0x0014)
#define USBOTG_UOG_GPTIMER0LD           REG32 (USB_BASE      + 0x0080)
#define USBOTG_UOG_GPTIMER0CTRL         REG32 (USB_BASE      + 0x0084)
#define USBOTG_UOG_GPTIMER1LD           REG32 (USB_BASE      + 0x0088)
#define USBOTG_UOG_GPTIMER1CTRL         REG32 (USB_BASE      + 0x008C)
#define USBOTG_UOG_CAPLENGTH            REG32 (USB_BASE      + 0x0100)
#define USBOTG_UOG_HCIVERSION           REG32 (USB_BASE      + 0x0102)
#define USBOTG_UOG_HCSPARAMS            REG32 (USB_BASE      + 0x0104)
#define USBOTG_UOG_HCCPARAMS            REG32 (USB_BASE      + 0x0108)
#define USBOTG_UOG_DCIVERSION           REG32 (USB_BASE      + 0x0120)
#define USBOTG_UOG_DCCPARAMS            REG32 (USB_BASE      + 0x0124)
#define USBOTG_UOG_USBCMD               REG32 (USB_BASE      + 0x0140)
#define USBOTG_UOG_USBSTS               REG32 (USB_BASE      + 0x0144)
#define USBOTG_UOG_USBINTR              REG32 (USB_BASE      + 0x0148)
#define USBOTG_UOG_FRINDEX              REG32 (USB_BASE      + 0x014C)
#define USBOTG_UOG_PERIODICLISTBASE     REG32 (USB_BASE      + 0x0154)
#define USBOTG_UOG_ASYNCLISTADDR        REG32 (USB_BASE      + 0x0158)
#define USBOTG_UOG_BURSTSIZE            REG32 (USB_BASE      + 0x0160)
#define USBOTG_UOG_TXFILLTUNING         REG32 (USB_BASE      + 0x0164)
#define USBOTG_UOG_ULPIVIEW             REG32 (USB_BASE      + 0x0170)
#define USBOTG_UOG_CFGFLAG              REG32 (USB_BASE      + 0x0180)
#define USBOTG_UOG_PORTSC1              REG32 (USB_BASE      + 0x0184)
#define USBOTG_UOG_OTGSC                REG32 (USB_BASE      + 0x01A4)
#define USBOTG_UOG_USBMODE              REG32 (USB_BASE      + 0x01A8)
#define USBOTG_UOG_ENDPTSETUPSTAT       REG32 (USB_BASE      + 0x01AC)
#define USBOTG_UOG_ENDPTPRIME           REG32 (USB_BASE      + 0x01B0)
#define USBOTG_UOG_ENDPTFLUSH           REG32 (USB_BASE      + 0x01B4)
#define USBOTG_UOG_ENDPTSTAT            REG32 (USB_BASE      + 0x01B8)
#define USBOTG_UOG_ENDPTCOMPLETE        REG32 (USB_BASE      + 0x01BC)
#define USBOTG_ENDPTCTRL0               REG32 (USB_BASE      + 0x01C0)
#define USBOTG_ENDPTCTRL1               REG32 (USB_BASE      + 0x01C4)
#define USBOTG_ENDPTCTRL2               REG32 (USB_BASE      + 0x01C8)
#define USBOTG_ENDPTCTRL3               REG32 (USB_BASE      + 0x01CC)
#define USBOTG_ENDPTCTRL4               REG32 (USB_BASE      + 0x01D0)
#define USBOTG_ENDPTCTRL5               REG32 (USB_BASE      + 0x01D4)
#define USBOTG_ENDPTCTRL6               REG32 (USB_BASE      + 0x01D8)
#define USBOTG_ENDPTCTRL7               REG32 (USB_BASE      + 0x01DC)

#define USBOTG_UH1_ID                   REG32 (USB_BASE      + 0x0200)
#define USBOTG_UH1_HWGENERAL            REG32 (USB_BASE      + 0x0204)
#define USBOTG_UH1_HWHOST               REG32 (USB_BASE      + 0x0208)
#define USBOTG_UH1_HWDEVICE             REG32 (USB_BASE      + 0x020C)
#define USBOTG_UH1_HWTXBUF              REG32 (USB_BASE      + 0x0210)
#define USBOTG_UH1_HWRXBUF              REG32 (USB_BASE      + 0x0214)
#define USBOTG_UH1_HWTTTXBUF            REG32 (USB_BASE      + 0x0218)
#define USBOTG_UH1_HWTTRXBUF            REG32 (USB_BASE      + 0x021C)
#define USBOTG_UH1_GPTIMER0LD           REG32 (USB_BASE      + 0x0280)
#define USBOTG_UH1_GPTIMER0CTRL         REG32 (USB_BASE      + 0x0284)
#define USBOTG_UH1_GPTIMER1LD           REG32 (USB_BASE      + 0x0288)
#define USBOTG_UH1_GPTIMER1CTRL         REG32 (USB_BASE      + 0x028C)
#define USBOTG_UH1_CAPLENGTH            REG32 (USB_BASE      + 0x0300)
#define USBOTG_UH1_HCIVERSION           REG32 (USB_BASE      + 0x0302)
#define USBOTG_UH1_HCSPARAMS            REG32 (USB_BASE      + 0x0304)
#define USBOTG_UH1_HCCPARAMS            REG32 (USB_BASE      + 0x0308)
#define USBOTG_UH1_DCIVERSION           REG32 (USB_BASE      + 0x0320)
#define USBOTG_UH1_DCCPARAMS            REG32 (USB_BASE      + 0x0324)
#define USBOTG_UH1_USBCMD               REG32 (USB_BASE      + 0x0340)
#define USBOTG_UH1_USBSTS               REG32 (USB_BASE      + 0x0344)
#define USBOTG_UH1_USBINTR              REG32 (USB_BASE      + 0x0348)
#define USBOTG_UH1_FRINDEX              REG32 (USB_BASE      + 0x034C)
#define USBOTG_UH1_PERIODICLISTBASE     REG32 (USB_BASE      + 0x0354)
#define USBOTG_UH1_ASYNCLISTADDR        REG32 (USB_BASE      + 0x0358)
#define USBOTG_UH1_ASYNCTTSTS           REG32 (USB_BASE      + 0x035C)
#define USBOTG_UH1_BURSTSIZE            REG32 (USB_BASE      + 0x0360)
#define USBOTG_UH1_TXFILLTUNING         REG32 (USB_BASE      + 0x0364)
#define USBOTG_UH1_TXTTFILLTUNING       REG32 (USB_BASE      + 0x0368)
#define USBOTG_UH1_CONFIGFLAG           REG32 (USB_BASE      + 0x0380)
#define USBOTG_UH1_PORTSC1              REG32 (USB_BASE      + 0x0384)
#define USBOTG_UH1_PORTSC2              REG32 (USB_BASE      + 0x0388)
#define USBOTG_UH1_PORTSC3              REG32 (USB_BASE      + 0x038C)
#define USBOTG_UH1_PORTSC4              REG32 (USB_BASE      + 0x0390)
#define USBOTG_UH1_PORTSC5              REG32 (USB_BASE      + 0x0394)
#define USBOTG_UH1_PORTSC6              REG32 (USB_BASE      + 0x0398)
#define USBOTG_UH1_PORTSC7              REG32 (USB_BASE      + 0x039C)
#define USBOTG_UH1_PORTSC8              REG32 (USB_BASE      + 0x03A0)
#define USBOTG_UH1_OTGSC                REG32 (USB_BASE      + 0x03A4)
#define USBOTG_UH1_USBMODE              REG32 (USB_BASE      + 0x03A8)
#define USBOTG_UH1_ENDPTSETUPSTAT       REG32 (USB_BASE      + 0x03AC)
#define USBOTG_UH1_ENDPTPRIME           REG32 (USB_BASE      + 0x03B0)
#define USBOTG_UH1_ENDPTFLUSH           REG32 (USB_BASE      + 0x03B4)
#define USBOTG_UH1_ENDPTSTATUS          REG32 (USB_BASE      + 0x03B8)
#define USBOTG_UH1_ENDPTCOMPLETE        REG32 (USB_BASE      + 0x03BC)
#define USBOTG_UH1_ENDPTCTRL0           REG32 (USB_BASE      + 0x03C0)
#define USBOTG_UH1_ENDPTCTRL1           REG32 (USB_BASE      + 0x03C4)
#define USBOTG_UH1_ENDPTCTRL2           REG32 (USB_BASE      + 0x03C8)
#define USBOTG_UH1_ENDPTCTRL3           REG32 (USB_BASE      + 0x03CC)
#define USBOTG_UH1_ENDPTCTRL4           REG32 (USB_BASE      + 0x03D0)
#define USBOTG_UH1_ENDPTCTRL5           REG32 (USB_BASE      + 0x03D4)
#define USBOTG_UH1_ENDPTCTRL6           REG32 (USB_BASE      + 0x03D8)
#define USBOTG_UH1_ENDPTCTRL7           REG32 (USB_BASE      + 0x03DC)
#define USBOTG_UH1_ENDPTCTRL8           REG32 (USB_BASE      + 0x03E0)
#define USBOTG_UH1_ENDPTCTRL9           REG32 (USB_BASE      + 0x03E4)
#define USBOTG_UH1_ENDPTCTRL10          REG32 (USB_BASE      + 0x03E8)
#define USBOTG_UH1_ENDPTCTRL11          REG32 (USB_BASE      + 0x03EC)
#define USBOTG_UH1_ENDPTCTRL12          REG32 (USB_BASE      + 0x03F0)
#define USBOTG_UH1_ENDPTCTRL13          REG32 (USB_BASE      + 0x03F4)
#define USBOTG_UH1_ENDPTCTRL14          REG32 (USB_BASE      + 0x03F8)
#define USBOTG_UH1_ENDPTCTRL15          REG32 (USB_BASE      + 0x03FC)

#define USBOTG_UH2_ID                   REG32 (USB_BASE      + 0x0400)
#define USBOTG_UH2_HWGENERAL            REG32 (USB_BASE      + 0x0404)
#define USBOTG_UH2_HWHOST               REG32 (USB_BASE      + 0x0408)
#define USBOTG_UH2_HWDEVICE             REG32 (USB_BASE      + 0x040C)
#define USBOTG_UH2_HWTXBUF              REG32 (USB_BASE      + 0x0410)
#define USBOTG_UH2_HWRXBUF              REG32 (USB_BASE      + 0x0414)
#define USBOTG_UH2_HWTTTXBUF            REG32 (USB_BASE      + 0x0418)
#define USBOTG_UH2_HWTTRXBUF            REG32 (USB_BASE      + 0x041C)
#define USBOTG_UH2_GPTIMER0LD           REG32 (USB_BASE      + 0x0480)
#define USBOTG_UH2_GPTIMER0CTRL         REG32 (USB_BASE      + 0x0484)
#define USBOTG_UH2_GPTIMER1LD           REG32 (USB_BASE      + 0x0488)
#define USBOTG_UH2_GPTIMER1CTRL         REG32 (USB_BASE      + 0x048C)
#define USBOTG_UH2_CAPLENGTH            REG32 (USB_BASE      + 0x0500)
#define USBOTG_UH2_HCIVERSION           REG32 (USB_BASE      + 0x0502)
#define USBOTG_UH2_HCSPARAMS            REG32 (USB_BASE      + 0x0504)
#define USBOTG_UH2_HCCPARAMS            REG32 (USB_BASE      + 0x0508)
#define USBOTG_UH2_DCIVERSION           REG32 (USB_BASE      + 0x0520)
#define USBOTG_UH2_DCCPARAMS            REG32 (USB_BASE      + 0x0524)
#define USBOTG_UH2_USBCMD               REG32 (USB_BASE      + 0x0540)
#define USBOTG_UH2_USBSTS               REG32 (USB_BASE      + 0x0544)
#define USBOTG_UH2_USBINTR              REG32 (USB_BASE      + 0x0548)
#define USBOTG_UH2_FRINDEX              REG32 (USB_BASE      + 0x054C)
#define USBOTG_UH2_PERIODICLISTBASE     REG32 (USB_BASE      + 0x0554)
#define USBOTG_UH2_ASYNCLISTADDR        REG32 (USB_BASE      + 0x0558)
#define USBOTG_UH2_ASYNCTTSTS           REG32 (USB_BASE      + 0x055C)
#define USBOTG_UH2_BURSTSIZE            REG32 (USB_BASE      + 0x0560)
#define USBOTG_UH2_TXFILLTUNING         REG32 (USB_BASE      + 0x0564)
#define USBOTG_UH2_TXTTFILLTUNING       REG32 (USB_BASE      + 0x0568)
#define USBOTG_UH2_CONFIGFLAG           REG32 (USB_BASE      + 0x0580)
#define USBOTG_UH2_PORTSC1              REG32 (USB_BASE      + 0x0584)
#define USBOTG_UH2_PORTSC2              REG32 (USB_BASE      + 0x0588)
#define USBOTG_UH2_PORTSC3              REG32 (USB_BASE      + 0x058C)
#define USBOTG_UH2_PORTSC4              REG32 (USB_BASE      + 0x0590)
#define USBOTG_UH2_PORTSC5              REG32 (USB_BASE      + 0x0594)
#define USBOTG_UH2_PORTSC6              REG32 (USB_BASE      + 0x0598)
#define USBOTG_UH2_PORTSC7              REG32 (USB_BASE      + 0x059C)
#define USBOTG_UH2_PORTSC8              REG32 (USB_BASE      + 0x05A0)
#define USBOTG_UH2_OTGSC                REG32 (USB_BASE      + 0x05A4)
#define USBOTG_UH2_USBMODE              REG32 (USB_BASE      + 0x05A8)
#define USBOTG_UH2_ENDPTSETUPSTAT       REG32 (USB_BASE      + 0x05AC)
#define USBOTG_UH2_ENDPTPRIME           REG32 (USB_BASE      + 0x05B0)
#define USBOTG_UH2_ENDPTFLUSH           REG32 (USB_BASE      + 0x05B4)
#define USBOTG_UH2_ENDPTSTATUS          REG32 (USB_BASE      + 0x05B8)
#define USBOTG_UH2_ENDPTCOMPLETE        REG32 (USB_BASE      + 0x05BC)
#define USBOTG_UH2_ENDPTCTRL0           REG32 (USB_BASE      + 0x05C0)
#define USBOTG_UH2_ENDPTCTRL1           REG32 (USB_BASE      + 0x05C4)
#define USBOTG_UH2_ENDPTCTRL2           REG32 (USB_BASE      + 0x05C8)
#define USBOTG_UH2_ENDPTCTRL3           REG32 (USB_BASE      + 0x05CC)
#define USBOTG_UH2_ENDPTCTRL4           REG32 (USB_BASE      + 0x05D0)
#define USBOTG_UH2_ENDPTCTRL5           REG32 (USB_BASE      + 0x05D4)
#define USBOTG_UH2_ENDPTCTRL6           REG32 (USB_BASE      + 0x05D8)
#define USBOTG_UH2_ENDPTCTRL7           REG32 (USB_BASE      + 0x05DC)
#define USBOTG_UH2_ENDPTCTRL8           REG32 (USB_BASE      + 0x05E0)
#define USBOTG_UH2_ENDPTCTRL9           REG32 (USB_BASE      + 0x05E4)
#define USBOTG_UH2_ENDPTCTRL10          REG32 (USB_BASE      + 0x05E8)
#define USBOTG_UH2_ENDPTCTRL11          REG32 (USB_BASE      + 0x05EC)
#define USBOTG_UH2_ENDPTCTRL12          REG32 (USB_BASE      + 0x05F0)
#define USBOTG_UH2_ENDPTCTRL13          REG32 (USB_BASE      + 0x05F4)
#define USBOTG_UH2_ENDPTCTRL14          REG32 (USB_BASE      + 0x05F8)
#define USBOTG_UH2_ENDPTCTRL15          REG32 (USB_BASE      + 0x05FC)

#define USBOTG_USB_CTRL                 REG32 (USB_BASE      + 0x0600)
#define USBOTG_USB_OTG_MIRROR           REG32 (USB_BASE      + 0x0604)
                                      
/* Symmetric/Asymmetric Hashing and Random Accelerator (SAHARA2) Registers    */
#define SAHARA_VER_ID                   REG32 (SAHARA_BASE   + 0x0000)
#define SAHARA_DSC_ADR                  REG32 (SAHARA_BASE   + 0x0004)
#define SAHARA_CONTROL                  REG32 (SAHARA_BASE   + 0x0008)
#define SAHARA_COMMAND                  REG32 (SAHARA_BASE   + 0x000C)
#define SAHARA_STAT                     REG32 (SAHARA_BASE   + 0x0010)
#define SAHARA_ERR_STAT                 REG32 (SAHARA_BASE   + 0x0014)
#define SAHARA_FAULT_ADR                REG32 (SAHARA_BASE   + 0x0018)
#define SAHARA_C_DSC_ADR                REG32 (SAHARA_BASE   + 0x001C)
#define SAHARA_I_DSC_ADR                REG32 (SAHARA_BASE   + 0x0020)
#define SAHARA_BUFF_LVL                 REG32 (SAHARA_BASE   + 0x0024)
#define SAHARA_DSC_A                    REG32 (SAHARA_BASE   + 0x0080)
#define SAHARA_DSC_B                    REG32 (SAHARA_BASE   + 0x0084)
#define SAHARA_DSC_C                    REG32 (SAHARA_BASE   + 0x0088)
#define SAHARA_DSC_D                    REG32 (SAHARA_BASE   + 0x008C)
#define SAHARA_DSC_E                    REG32 (SAHARA_BASE   + 0x0090)
#define SAHARA_DSC_F                    REG32 (SAHARA_BASE   + 0x0094)
#define SAHARA_LNK_1_A                  REG32 (SAHARA_BASE   + 0x00A0)
#define SAHARA_LNK_1_B                  REG32 (SAHARA_BASE   + 0x00A4)
#define SAHARA_LNK_1_C                  REG32 (SAHARA_BASE   + 0x00A8)
#define SAHARA_LNK_2_A                  REG32 (SAHARA_BASE   + 0x00B0)
#define SAHARA_LNK_2_B                  REG32 (SAHARA_BASE   + 0x00B4)
#define SAHARA_LNK_2_C                  REG32 (SAHARA_BASE   + 0x00B8)
#define SAHARA_FLOW_CTRL                REG32 (SAHARA_BASE   + 0x00C0)
#define SAHARA_SKHA_MODE                REG32 (SAHARA_BASE   + 0x0100)
#define SAHARA_SKHA_KEY_SIZE            REG32 (SAHARA_BASE   + 0x0104)
#define SAHARA_SKHA_DATA_SIZE           REG32 (SAHARA_BASE   + 0x0108)
#define SAHARA_SKHA_STAT                REG32 (SAHARA_BASE   + 0x010C)
#define SAHARA_SKHA_ERR_STAT            REG32 (SAHARA_BASE   + 0x0110)
#define SAHARA_SKHA_EOM                 REG32 (SAHARA_BASE   + 0x0114)
#define SAHARA_SKHA_CXT                 REG32 (SAHARA_BASE   + 0x0140)
#define SAHARA_SKHA_KEY                 REG32 (SAHARA_BASE   + 0x0180)
#define SAHARA_MDHA_MODE                REG32 (SAHARA_BASE   + 0x0200)
#define SAHARA_MDHA_KEY_SIZE            REG32 (SAHARA_BASE   + 0x0204)
#define SAHARA_MDHA_DATA_SIZE           REG32 (SAHARA_BASE   + 0x0208)
#define SAHARA_MDHA_STAT                REG32 (SAHARA_BASE   + 0x020C)
#define SAHARA_MDHA_ERR_STAT            REG32 (SAHARA_BASE   + 0x0210)
#define SAHARA_MDHA_EOM                 REG32 (SAHARA_BASE   + 0x0214)
#define SAHARA_MDHA_DAL                 REG32 (SAHARA_BASE   + 0x0240)
#define SAHARA_MDHA_KEY                 REG32 (SAHARA_BASE   + 0x0280)
#define SAHARA_RNG_MODE                 REG32 (SAHARA_BASE   + 0x0300)
#define SAHARA_RNG_Data_SIZE            REG32 (SAHARA_BASE   + 0x0308)
#define SAHARA_RNG_STAT                 REG32 (SAHARA_BASE   + 0x030C)
#define SAHARA_RNG_ERROR_STAT           REG32 (SAHARA_BASE   + 0x0310)
#define SAHARA_RNG_EOM                  REG32 (SAHARA_BASE   + 0x0314)
#define SAHARA_RNG_VERIFICATION         REG32 (SAHARA_BASE   + 0x0340)
#define SAHARA_RNG_ENTROPY              REG32 (SAHARA_BASE   + 0x0380)
#define SAHARA_DAT_IN_BUF               REG32 (SAHARA_BASE   + 0x0400)
#define SAHARA_DAT_OUT_BUF              REG32 (SAHARA_BASE   + 0x0500)
#define SAHARA_SBOX_CONTEXT             REG32 (SAHARA_BASE   + 0x0600)
                                      
/* Enhanced Multimedia Accelerator Light (eMMA_lt) Registers                  */
#define EMMA_PP_CNTL                    REG32 (EMMA_BASE     + 0x0000)
#define EMMA_PP_INTRCNTL                REG32 (EMMA_BASE     + 0x0004)
#define EMMA_PP_INTRSTATUS              REG32 (EMMA_BASE     + 0x0008)
#define EMMA_PP_SOURCE_Y_PTR            REG32 (EMMA_BASE     + 0x000C)
#define EMMA_PP_SOURCE_CB_PTR           REG32 (EMMA_BASE     + 0x0010)
#define EMMA_PP_SOURCE_CR_PTR           REG32 (EMMA_BASE     + 0x0014)
#define EMMA_PP_DEST_RGB_PTR            REG32 (EMMA_BASE     + 0x0018)
#define EMMA_PP_QUANTIZER_PTR           REG32 (EMMA_BASE     + 0x001C)
#define EMMA_PP_PROCESS_PARA            REG32 (EMMA_BASE     + 0x0020)
#define EMMA_PP_FRAME_WIDTH             REG32 (EMMA_BASE     + 0x0024)
#define EMMA_PP_DISPLAY_WIDTH           REG32 (EMMA_BASE     + 0x0028)
#define EMMA_PP_IMAGE_SIZE              REG32 (EMMA_BASE     + 0x002C)
#define EMMA_PP_DEST_FRAME_FORMAT_CNTL  REG32 (EMMA_BASE     + 0x0030)
#define EMMA_PP_RESIZE_INDEX            REG32 (EMMA_BASE     + 0x0034)
#define EMMA_PP_CSC_COEFF_123           REG32 (EMMA_BASE     + 0x0038)
#define EMMA_PP_CSC_COEFF_4             REG32 (EMMA_BASE     + 0x003C)
#define EMMA_PP_RESIZE_COEF_TBL         REG32 (EMMA_BASE     + 0x0100)
#define EMMA_PRP_CNTL                   REG32 (EMMA_BASE     + 0x0400)
#define EMMA_PRP_INTR_CNTL              REG32 (EMMA_BASE     + 0x0404)
#define EMMA_PRP_INTRSTATUS             REG32 (EMMA_BASE     + 0x0408)
#define EMMA_PRP_SOURCE_Y_PTR           REG32 (EMMA_BASE     + 0x040C)
#define EMMA_PRP_SOURCE_CB_PTR          REG32 (EMMA_BASE     + 0x0410)
#define EMMA_PRP_SOURCE_CR_PTR          REG32 (EMMA_BASE     + 0x0414)
#define EMMA_PRP_DEST_RGB1_PTR          REG32 (EMMA_BASE     + 0x0418)
#define EMMA_PRP_DEST_RGB2_PTR          REG32 (EMMA_BASE     + 0x041C)
#define EMMA_PRP_DEST_Y_PTR             REG32 (EMMA_BASE     + 0x0420)
#define EMMA_PRP_DEST_CB_PTR            REG32 (EMMA_BASE     + 0x0424)
#define EMMA_PRP_DEST_CR_PTR            REG32 (EMMA_BASE     + 0x0428)
#define EMMA_PRP_SRC_FRAME_SIZE         REG32 (EMMA_BASE     + 0x042C)
#define EMMA_PRP_DEST_CH1_LINE_STRIDE   REG32 (EMMA_BASE     + 0x0430)
#define EMMA_PRP_SRC_PIXEL_FORMAT_CNTL  REG32 (EMMA_BASE     + 0x0434)
#define EMMA_PRP_CH1_PIXEL_FORMAT_CNTL  REG32 (EMMA_BASE     + 0x0438)
#define EMMA_PRP_CH1_OUT_IMAGE_SIZE     REG32 (EMMA_BASE     + 0x043C)
#define EMMA_PRP_CH2_OUT_IMAGE_SIZE     REG32 (EMMA_BASE     + 0x0440)
#define EMMA_PRP_SRC_LINE_STRIDE        REG32 (EMMA_BASE     + 0x0444)
#define EMMA_PRP_CSC_COEFF_012          REG32 (EMMA_BASE     + 0x0448)
#define EMMA_PRP_CSC_COEFF_345          REG32 (EMMA_BASE     + 0x044C)
#define EMMA_PRP_CSC_COEFF_678          REG32 (EMMA_BASE     + 0x0450)
#define EMMA_PRP_CH1_RZ_HORI_COEFF1     REG32 (EMMA_BASE     + 0x0454)
#define EMMA_PRP_CH1_RZ_HORI_COEFF2     REG32 (EMMA_BASE     + 0x0458)
#define EMMA_PRP_CH1_RZ_HORI_VALID      REG32 (EMMA_BASE     + 0x045C)
#define EMMA_PRP_CH1_RZ_VERT_COEFF1     REG32 (EMMA_BASE     + 0x0460)
#define EMMA_PRP_CH1_RZ_VERT_COEFF2     REG32 (EMMA_BASE     + 0x0464)
#define EMMA_PRP_CH1_RZ_VERT_VALID      REG32 (EMMA_BASE     + 0x0468)
#define EMMA_PRP_CH2_RZ_HORI_COEFF1     REG32 (EMMA_BASE     + 0x046C)
#define EMMA_PRP_CH2_RZ_HORI_COEFF2     REG32 (EMMA_BASE     + 0x0470)
#define EMMA_PRP_CH2_RZ_HORI_VALID      REG32 (EMMA_BASE     + 0x0474)
#define EMMA_PRP_CH2_RZ_VERT_COEFF1     REG32 (EMMA_BASE     + 0x0478)
#define EMMA_PRP_CH2_RZ_VERT_COEFF2     REG32 (EMMA_BASE     + 0x047C)
#define EMMA_PRP_CH2_RZ_VERT_VALID      REG32 (EMMA_BASE     + 0x0480)
                                                             
/* PLL Clock (PLLCLK) Registers                                               */
#define PLLCLK_CSCR                     REG32 (CRM_BASE      + 0x0000)
#define PLLCLK_MPCTL0                   REG32 (CRM_BASE      + 0x0004)
#define PLLCLK_MPCTL1                   REG32 (CRM_BASE      + 0x0008)
#define PLLCLK_SPCTL0                   REG32 (CRM_BASE      + 0x000C)
#define PLLCLK_SPCTL1                   REG32 (CRM_BASE      + 0x0010)
#define PLLCLK_OSC26MCTL                REG32 (CRM_BASE      + 0x0014)
#define PLLCLK_PCDR0                    REG32 (CRM_BASE      + 0x0018)
#define PLLCLK_PCDR1                    REG32 (CRM_BASE      + 0x001C)
#define PLLCLK_PCCR0                    REG32 (CRM_BASE      + 0x0020)
#define PLLCLK_PCCR1                    REG32 (CRM_BASE      + 0x0024)
#define PLLCLK_CCSR                     REG32 (CRM_BASE      + 0x0028)
#define PLLCLK_WKGDCTL                  REG32 (CRM_BASE      + 0x0034)

/* System Control (SYSCTRL) Registers                                         */
#define SYSCTRL_CID                     REG32 (SYSCTRL_BASE  + 0x0000)
#define SYSCTRL_FMCR                    REG32 (SYSCTRL_BASE  + 0x0014)
#define SYSCTRL_GPCR                    REG32 (SYSCTRL_BASE  + 0x0018)
#define SYSCTRL_WBCR                    REG32 (SYSCTRL_BASE  + 0x001C)
#define SYSCTRL_DSCR1                   REG32 (SYSCTRL_BASE  + 0x0020)
#define SYSCTRL_DSCR2                   REG32 (SYSCTRL_BASE  + 0x0024)
#define SYSCTRL_DSCR3                   REG32 (SYSCTRL_BASE  + 0x0028)
#define SYSCTRL_DSCR4                   REG32 (SYSCTRL_BASE  + 0x002C)
#define SYSCTRL_DSCR5                   REG32 (SYSCTRL_BASE  + 0x0030)
#define SYSCTRL_DSCR6                   REG32 (SYSCTRL_BASE  + 0x0034)
#define SYSCTRL_DSCR7                   REG32 (SYSCTRL_BASE  + 0x0038)
#define SYSCTRL_DSCR8                   REG32 (SYSCTRL_BASE  + 0x003C)
#define SYSCTRL_DSCR9                   REG32 (SYSCTRL_BASE  + 0x0040)
#define SYSCTRL_DSCR10                  REG32 (SYSCTRL_BASE  + 0x0044)
#define SYSCTRL_DSCR11                  REG32 (SYSCTRL_BASE  + 0x0048)
#define SYSCTRL_DSCR12                  REG32 (SYSCTRL_BASE  + 0x004C)
#define SYSCTRL_DSCR13                  REG32 (SYSCTRL_BASE  + 0x0050)
#define SYSCTRL_PSCR                    REG32 (SYSCTRL_BASE  + 0x0054)
#define SYSCTRL_PCSR                    REG32 (SYSCTRL_BASE  + 0x0058)
#define SYSCTRL_PMCR                    REG32 (SYSCTRL_BASE  + 0x0060)
#define SYSCTRL_DCVR0                   REG32 (SYSCTRL_BASE  + 0x0064)
#define SYSCTRL_DCVR1                   REG32 (SYSCTRL_BASE  + 0x0068)
#define SYSCTRL_DCVR2                   REG32 (SYSCTRL_BASE  + 0x006C)
#define SYSCTRL_DCVR3                   REG32 (SYSCTRL_BASE  + 0x0070)
                                                             
/* IC Identification (IIM) Registers                                          */                      
#define IIM_STAT                        REG32 (IIM_BASE      + 0x0000)
#define IIM_STATM                       REG32 (IIM_BASE      + 0x0004)
#define IIM_ERR                         REG32 (IIM_BASE      + 0x0008)
#define IIM_EMASK                       REG32 (IIM_BASE      + 0x000C)
#define IIM_FCTL                        REG32 (IIM_BASE      + 0x0010)
#define IIM_UA                          REG32 (IIM_BASE      + 0x0014)
#define IIM_LA                          REG32 (IIM_BASE      + 0x0018)
#define IIM_SDAT                        REG32 (IIM_BASE      + 0x001C)
#define IIM_PREV                        REG32 (IIM_BASE      + 0x0020)
#define IIM_SREV                        REG32 (IIM_BASE      + 0x0024)
#define IIM_PROG_P                      REG32 (IIM_BASE      + 0x0028)
#define IIM_SCS0                        REG32 (IIM_BASE      + 0x002C)
#define IIM_SCS1                        REG32 (IIM_BASE      + 0x0030)
#define IIM_SCS2                        REG32 (IIM_BASE      + 0x0034)
#define IIM_SCS3                        REG32 (IIM_BASE      + 0x0038)
#define IIM_FBAC0                       REG32 (IIM_BASE      + 0x003C)
#define IIM_WORD1_BANK0                 REG32 (IIM_BASE      + 0x0804)
#define IIM_WORD2_BANK0                 REG32 (IIM_BASE      + 0x0808)
#define IIM_WORD3_BANK0                 REG32 (IIM_BASE      + 0x080C)
#define IIM_WORD4_BANK0                 REG32 (IIM_BASE      + 0x0810)
#define IIM_SUID                        REG32 (IIM_BASE      + 0x0814)
#define IIM_SCC_KEY                     REG32 (IIM_BASE      + 0x082C)
#define IIM_FBAC1                       REG32 (IIM_BASE      + 0x0C00)
#define IIM_MAC_ADDR                    REG32 (IIM_BASE      + 0x0C04)
                
/* Run-Time Integrity Checker (RTIC) Registers                                */
#define RTIC_RTICSR                     REG32 (RTIC_BASE     + 0x0000)
#define RTIC_RTICCMDR                   REG32 (RTIC_BASE     + 0x0004)
#define RTIC_RTICCNTLR                  REG32 (RTIC_BASE     + 0x0008)
#define RTIC_RTICTR                     REG32 (RTIC_BASE     + 0x000C)
#define RTIC_RTICAMSAR1                 REG32 (RTIC_BASE     + 0x0010)
#define RTIC_RTICAMLR1                  REG32 (RTIC_BASE     + 0x0014)
#define RTIC_RTICAMSAR2                 REG32 (RTIC_BASE     + 0x0018)
#define RTIC_RTICAMLR2                  REG32 (RTIC_BASE     + 0x001C)
#define RTIC_RTICBMSAR1                 REG32 (RTIC_BASE     + 0x0030)
#define RTIC_RTICBMLR1                  REG32 (RTIC_BASE     + 0x0034)
#define RTIC_RTICBMSAR2                 REG32 (RTIC_BASE     + 0x0038)
#define RTIC_RTICBMLR2                  REG32 (RTIC_BASE     + 0x003C)
#define RTIC_RTICCMSAR1                 REG32 (RTIC_BASE     + 0x0050)
#define RTIC_RTICCMLR1                  REG32 (RTIC_BASE     + 0x0054)
#define RTIC_RTICCMSAR2                 REG32 (RTIC_BASE     + 0x0058)
#define RTIC_RTICCMLR2                  REG32 (RTIC_BASE     + 0x005C)
#define RTIC_RTICDMSAR1                 REG32 (RTIC_BASE     + 0x0070)
#define RTIC_RTICDMLR1                  REG32 (RTIC_BASE     + 0x0074)
#define RTIC_RTICDMSAR2                 REG32 (RTIC_BASE     + 0x0078)
#define RTIC_RTICDMLR2                  REG32 (RTIC_BASE     + 0x007C)
#define RTIC_RTICFAR                    REG32 (RTIC_BASE     + 0x0090)
#define RTIC_RTICWR                     REG32 (RTIC_BASE     + 0x0094)
#define RTIC_RTICAMHR1                  REG32 (RTIC_BASE     + 0x00A0)
#define RTIC_RTICAMHR2                  REG32 (RTIC_BASE     + 0x00A4)
#define RTIC_RTICAMHR3                  REG32 (RTIC_BASE     + 0x00A8)
#define RTIC_RTICAMHR4                  REG32 (RTIC_BASE     + 0x00AC)
#define RTIC_RTICAMHR5                  REG32 (RTIC_BASE     + 0x00B0)
#define RTIC_RTICBMHR1                  REG32 (RTIC_BASE     + 0x00C0)
#define RTIC_RTICBMHR2                  REG32 (RTIC_BASE     + 0x00C4)
#define RTIC_RTICBMHR3                  REG32 (RTIC_BASE     + 0x00C8)
#define RTIC_RTICBMHR4                  REG32 (RTIC_BASE     + 0x00CC)
#define RTIC_RTICBMHR5                  REG32 (RTIC_BASE     + 0x00D0)
#define RTIC_RTICCMHR1                  REG32 (RTIC_BASE     + 0x00E0)
#define RTIC_RTICCMHR2                  REG32 (RTIC_BASE     + 0x00E4)
#define RTIC_RTICCMHR3                  REG32 (RTIC_BASE     + 0x00E8)
#define RTIC_RTICCMHR4                  REG32 (RTIC_BASE     + 0x00EC)
#define RTIC_RTICCMHR5                  REG32 (RTIC_BASE     + 0x00F0)
#define RTIC_RTICDMHR1                  REG32 (RTIC_BASE     + 0x0100)
#define RTIC_RTICDMHR2                  REG32 (RTIC_BASE     + 0x0104)
#define RTIC_RTICDMHR3                  REG32 (RTIC_BASE     + 0x0108)
#define RTIC_RTICDMHR4                  REG32 (RTIC_BASE     + 0x010C)
#define RTIC_RTICDMHR5                  REG32 (RTIC_BASE     + 0x0110)
                
/* Fast Ethernet Controller (FEC) Registers                                   */
#define FEC_EIR                         REG32 (FEC_BASE      + 0x0004)
#define FEC_EIMR                        REG32 (FEC_BASE      + 0x0008)
#define FEC_RDAR                        REG32 (FEC_BASE      + 0x0010)
#define FEC_TDAR                        REG32 (FEC_BASE      + 0x0014)
#define FEC_ECR                         REG32 (FEC_BASE      + 0x0024)
#define FEC_MMFR                        REG32 (FEC_BASE      + 0x0040)
#define FEC_MSCR                        REG32 (FEC_BASE      + 0x0044)
#define FEC_MIBC                        REG32 (FEC_BASE      + 0x0064)
#define FEC_RCR                         REG32 (FEC_BASE      + 0x0084)
#define FEC_TCR                         REG32 (FEC_BASE      + 0x00C4)
#define FEC_PALR                        REG32 (FEC_BASE      + 0x00E4)
#define FEC_PAUR                        REG32 (FEC_BASE      + 0x00E8)
#define FEC_OPD                         REG32 (FEC_BASE      + 0x00EC)
#define FEC_IAUR                        REG32 (FEC_BASE      + 0x0118)
#define FEC_IALR                        REG32 (FEC_BASE      + 0x011C)
#define FEC_GAUR                        REG32 (FEC_BASE      + 0x0120)
#define FEC_GALR                        REG32 (FEC_BASE      + 0x0124)
#define FEC_TFWR                        REG32 (FEC_BASE      + 0x0144)
#define FEC_FRBR                        REG32 (FEC_BASE      + 0x014C)
#define FEC_FRSR                        REG32 (FEC_BASE      + 0x0150)
#define FEC_ERDSR                       REG32 (FEC_BASE      + 0x0180)
#define FEC_ETDSR                       REG32 (FEC_BASE      + 0x0184)
#define FEC_EMRBR                       REG32 (FEC_BASE      + 0x0188)
#define FEC_RMON_T_DROP                 REG32 (FEC_BASE      + 0x0200)
#define FEC_RMON_T_PACKETS              REG32 (FEC_BASE      + 0x0204)
#define FEC_RMON_T_BC_PKT               REG32 (FEC_BASE      + 0x0208)
#define FEC_RMON_T_MC_PKT               REG32 (FEC_BASE      + 0x020C)
#define FEC_RMON_T_CRC_ALIGN            REG32 (FEC_BASE      + 0x0210)
#define FEC_RMON_T_UNDERSIZE            REG32 (FEC_BASE      + 0x0214)
#define FEC_RMON_T_OVERSIZE             REG32 (FEC_BASE      + 0x0218)
#define FEC_RMON_T_FRAG                 REG32 (FEC_BASE      + 0x021C)
#define FEC_RMON_T_JAB                  REG32 (FEC_BASE      + 0x0220)
#define FEC_RMON_T_COL                  REG32 (FEC_BASE      + 0x0224)
#define FEC_RMON_T_P64                  REG32 (FEC_BASE      + 0x0228)
#define FEC_RMON_T_P65TO127             REG32 (FEC_BASE      + 0x022C)
#define FEC_RMON_T_P128TO255            REG32 (FEC_BASE      + 0x0230)
#define FEC_RMON_T_P256TO511            REG32 (FEC_BASE      + 0x0234)
#define FEC_RMON_T_P512TO1023           REG32 (FEC_BASE      + 0x0238)
#define FEC_RMON_T_P1024TO2047          REG32 (FEC_BASE      + 0x023C)
#define FEC_RMON_T_P_GTE2048            REG32 (FEC_BASE      + 0x0240)
#define FEC_RMON_T_OCTETS               REG32 (FEC_BASE      + 0x0244)
#define FEC_IEEE_T_DROP                 REG32 (FEC_BASE      + 0x0248)
#define FEC_IEEE_T_FRAME_OK             REG32 (FEC_BASE      + 0x024C)
#define FEC_IEEE_T_1COL                 REG32 (FEC_BASE      + 0x0250)
#define FEC_IEEE_T_MCOL                 REG32 (FEC_BASE      + 0x0254)
#define FEC_IEEE_T_DEF                  REG32 (FEC_BASE      + 0x0258)
#define FEC_IEEE_T_LCOL                 REG32 (FEC_BASE      + 0x025C)
#define FEC_IEEE_T_EXCOL                REG32 (FEC_BASE      + 0x0260)
#define FEC_IEEE_T_MACERR               REG32 (FEC_BASE      + 0x0264)
#define FEC_IEEE_T_CSERR                REG32 (FEC_BASE      + 0x0268)
#define FEC_IEEE_T_SQE                  REG32 (FEC_BASE      + 0x026C)
#define FEC_IEEE_T_FDXFC                REG32 (FEC_BASE      + 0x0270)
#define FEC_IEEE_T_OCTETS_OK            REG32 (FEC_BASE      + 0x0274)
#define FEC_RMON_R_PACKETS              REG32 (FEC_BASE      + 0x0284)
#define FEC_RMON_R_BC_PKT               REG32 (FEC_BASE      + 0x0288)
#define FEC_RMON_R_MC_PKT               REG32 (FEC_BASE      + 0x028C)
#define FEC_RMON_R_CRC_ALIGN            REG32 (FEC_BASE      + 0x0290)
#define FEC_RMON_R_UNDERSIZE            REG32 (FEC_BASE      + 0x0294)
#define FEC_RMON_R_OVERSIZE             REG32 (FEC_BASE      + 0x0298)
#define FEC_RMON_R_FRAG                 REG32 (FEC_BASE      + 0x029C)
#define FEC_RMON_R_JAB                  REG32 (FEC_BASE      + 0x02A0)
#define FEC_RMON_R_RESVD_0              REG32 (FEC_BASE      + 0x02A4)
#define FEC_RMON_R_P64                  REG32 (FEC_BASE      + 0x02A8)
#define FEC_RMON_R_P65TO127             REG32 (FEC_BASE      + 0x02AC)
#define FEC_RMON_R_P128TO255            REG32 (FEC_BASE      + 0x02B0)
#define FEC_RMON_R_P256TO511            REG32 (FEC_BASE      + 0x02B4)
#define FEC_RMON_R_P512TO1023           REG32 (FEC_BASE      + 0x02B8)
#define FEC_RMON_R_P1024TO2047          REG32 (FEC_BASE      + 0x02BC)
#define FEC_RMON_R_P_GTE2048            REG32 (FEC_BASE      + 0x02C0)
#define FEC_RMON_R_OCTETS               REG32 (FEC_BASE      + 0x02C4)
#define FEC_IEEE_R_DROP                 REG32 (FEC_BASE      + 0x02C8)
#define FEC_IEEE_R_FRAME_OK             REG32 (FEC_BASE      + 0x02CC)
#define FEC_IEEE_R_CRC                  REG32 (FEC_BASE      + 0x02D0)
#define FEC_IEEE_R_ALIGN                REG32 (FEC_BASE      + 0x02D4)
#define FEC_IEEE_R_MACERR               REG32 (FEC_BASE      + 0x02D8)
#define FEC_IEEE_R_FDXFC                REG32 (FEC_BASE      + 0x02DC)
#define FEC_IEEE_R_OCTETS_OK            REG32 (FEC_BASE      + 0x02E0)
                
/* Security Controller (SCC) Registers                                        */
#define SCC_RED_START                   REG32 (SCC_BASE      + 0x0000)
#define SCC_BLACK_START                 REG32 (SCC_BASE      + 0x0004)
#define SCC_LENGTH                      REG32 (SCC_BASE      + 0x0008)
#define SCC_SCM_STAT                    REG32 (SCC_BASE      + 0x0010)
#define SCC_SCM_ERROR                   REG32 (SCC_BASE      + 0x0014)
#define SCC_INTERRUPT_CONTROL           REG32 (SCC_BASE      + 0x0018)
#define SCC_CONFIGURATION               REG32 (SCC_BASE      + 0x001C)
#define SCC_INIT_VECTOR 0               REG32 (SCC_BASE      + 0x0020)
#define SCC_INIT_VECTOR1                REG32 (SCC_BASE      + 0x0024)
#define SCC_SCM_RED_MEM                 REG32 (SCC_BASE      + 0x0400)
#define SCC_SCM_BLACK_MEM               REG32 (SCC_BASE      + 0x0800)
#define SCC_SMN_STAT                    REG32 (SCC_BASE      + 0x1000)
#define SCC_SMN_COMMAND                 REG32 (SCC_BASE      + 0x1004)
#define SCC_SEQ_START                   REG32 (SCC_BASE      + 0x1008)
#define SCC_SEQ_END                     REG32 (SCC_BASE      + 0x100C)
#define SCC_SEQ_CHECK                   REG32 (SCC_BASE      + 0x1010)
#define SCC_BIT_COUNT                   REG32 (SCC_BASE      + 0x1014)
#define SCC_BIT_BANK_INC_SIZE           REG32 (SCC_BASE      + 0x1018)
#define SCC_BIT_BANK_DEC                REG32 (SCC_BASE      + 0x101C)
#define SCC_CMP_SIZE                    REG32 (SCC_BASE      + 0x1020)
#define SCC_PLAINTEXT_CHECK             REG32 (SCC_BASE      + 0x1024)
#define SCC_CIPHER_CHECK                REG32 (SCC_BASE      + 0x1028)
#define SCC_TIMER_IV                    REG32 (SCC_BASE      + 0x102C)
#define SCC_TIMER_CONTROL               REG32 (SCC_BASE      + 0x1030)
#define SCC_DEBUG_DETECTOR_STATUS       REG32 (SCC_BASE      + 0x1034)
#define SCC_TIMER                       REG32 (SCC_BASE      + 0x1038)

/* ETB Registers                                                              */
#define ETBREG_ETB_ID                   REG32 (ETBREG_BASE   + 0x0000)
#define ETBREG_ETB_RAM_DEPTH            REG32 (ETBREG_BASE   + 0x0004)
#define ETBREG_ETB_RAM_WIDTH            REG32 (ETBREG_BASE   + 0x0008)
#define ETBREG_ETB_STATUS               REG32 (ETBREG_BASE   + 0x000C)
#define ETBREG_ETB_DATA                 REG32 (ETBREG_BASE   + 0x0010)
#define ETBREG_ETB_READ_POINTER         REG32 (ETBREG_BASE   + 0x0014)
#define ETBREG_ETB_WRITE_POINTER        REG32 (ETBREG_BASE   + 0x0018)
#define ETBREG_ETB_TRIGGER_COUNTER      REG32 (ETBREG_BASE   + 0x001C)
#define ETBREG_ETB_CONTROL              REG32 (ETBREG_BASE   + 0x0020)
                
/* JAM Registers                                                              */
#define JAM_JAM_ARM9P_GPR0              REG32 (JAM_BASE      + 0x0000)
#define JAM_JAM_ARM9P_GPR4              REG32 (JAM_BASE      + 0x0010)

/* Multi-Layer AHB Crossbar Switch (MAX) Registers                            */
#define MAX_MPR0                        REG32 (MAX_BASE      + 0x0000)
#define MAX_AMPR0                       REG32 (MAX_BASE      + 0x0004)
#define MAX_SGPCR0                      REG32 (MAX_BASE      + 0x0010)
#define MAX_ASGPCR0                     REG32 (MAX_BASE      + 0x0014)
#define MAX_MPR1                        REG32 (MAX_BASE      + 0x0100)
#define MAX_AMPR1                       REG32 (MAX_BASE      + 0x0104)
#define MAX_SGPCR1                      REG32 (MAX_BASE      + 0x0110)
#define MAX_ASGPCR1                     REG32 (MAX_BASE      + 0x0114)
#define MAX_MPR2                        REG32 (MAX_BASE      + 0x0200)
#define MAX_AMPR2                       REG32 (MAX_BASE      + 0x0204)
#define MAX_SGPCR2                      REG32 (MAX_BASE      + 0x0210)
#define MAX_ASGPCR2                     REG32 (MAX_BASE      + 0x0214)
#define MAX_MGPCR0                      REG32 (MAX_BASE      + 0x0800)
#define MAX_MGPCR1                      REG32 (MAX_BASE      + 0x0900)
#define MAX_MGPCR2                      REG32 (MAX_BASE      + 0x0A00)
#define MAX_MGPCR3                      REG32 (MAX_BASE      + 0x0B00)
#define MAX_MGPCR4                      REG32 (MAX_BASE      + 0x0C00)
#define MAX_MGPCR5                      REG32 (MAX_BASE      + 0x0D00)

/* ARM926EJ-S Interrupt Controller (AITC) Registers                           */
#define AITC_INTCNTL                    REG32 (AITC_BASE     + 0x0000)
#define AITC_NIMASK                     REG32 (AITC_BASE     + 0x0004)
#define AITC_INTENNUM                   REG32 (AITC_BASE     + 0x0008)
#define AITC_INTDISNUM                  REG32 (AITC_BASE     + 0x000C)
#define AITC_INTENABLEH                 REG32 (AITC_BASE     + 0x0010)
#define AITC_INTENABLEL                 REG32 (AITC_BASE     + 0x0014)
#define AITC_INTTYPEH                   REG32 (AITC_BASE     + 0x0018)
#define AITC_INTTYPEL                   REG32 (AITC_BASE     + 0x001C)
#define AITC_NIPRIORITY7                REG32 (AITC_BASE     + 0x0020)
#define AITC_NIPRIORITY6                REG32 (AITC_BASE     + 0x0024)
#define AITC_NIPRIORITY5                REG32 (AITC_BASE     + 0x0028)
#define AITC_NIPRIORITY4                REG32 (AITC_BASE     + 0x002C)
#define AITC_NIPRIORITY3                REG32 (AITC_BASE     + 0x0030)
#define AITC_NIPRIORITY2                REG32 (AITC_BASE     + 0x0034)
#define AITC_NIPRIORITY1                REG32 (AITC_BASE     + 0x0038)
#define AITC_NIPRIORITY0                REG32 (AITC_BASE     + 0x003C)
#define AITC_NIVECSR                    REG32 (AITC_BASE     + 0x0040)
#define AITC_FIVECSR                    REG32 (AITC_BASE     + 0x0044)
#define AITC_INTSRCH                    REG32 (AITC_BASE     + 0x0048)
#define AITC_INTSRCL                    REG32 (AITC_BASE     + 0x004C)
#define AITC_INTFRCH                    REG32 (AITC_BASE     + 0x0050)
#define AITC_INTFRCL                    REG32 (AITC_BASE     + 0x0054)
#define AITC_NIPNDH                     REG32 (AITC_BASE     + 0x0058)
#define AITC_NIPNDL                     REG32 (AITC_BASE     + 0x005C)
#define AITC_FIPNDH                     REG32 (AITC_BASE     + 0x0060)
#define AITC_FIPNDL                     REG32 (AITC_BASE     + 0x0064)

/* CMOS Sensor Interface (CSI) Registers                                      */
#define CSI_CSICR1                      REG32 (CSI_BASE      + 0x0000)
#define CSI_CSICR2                      REG32 (CSI_BASE      + 0x0004)
#define CSI_CSISR                       REG32 (CSI_BASE      + 0x0008)
#define CSI_CSISTATFIFO                 REG32 (CSI_BASE      + 0x000C)
#define CSI_CSIRFIFO                    REG32 (CSI_BASE      + 0x0010)
#define CSI_CSIRXCNT                    REG32 (CSI_BASE      + 0x0014)
#define CSI_CSICR3                      REG32 (CSI_BASE      + 0x001C)

/* Advanced Technology Attachment (ATA) Registers                             */
#define ATA_TIME_CONFIG0                REG32 (ATA_BASE      + 0x0000)
#define ATA_TIME_CONFIG1                REG32 (ATA_BASE      + 0x0004)
#define ATA_TIME_CONFIG2                REG32 (ATA_BASE      + 0x0008)
#define ATA_TIME_CONFIG3                REG32 (ATA_BASE      + 0x000C)
#define ATA_TIME_CONFIG4                REG32 (ATA_BASE      + 0x0010)
#define ATA_TIME_CONFIG5                REG32 (ATA_BASE      + 0x0014)
#define ATA_FIFO_DATA_32                REG32 (ATA_BASE      + 0x0018)
#define ATA_FIFO_DATA_16                REG32 (ATA_BASE      + 0x001C)
#define ATA_FIFO_FILL                   REG32 (ATA_BASE      + 0x0020)
#define ATA_ATA_CONTROL                 REG32 (ATA_BASE      + 0x0024)
#define ATA_INT_PENDING                 REG32 (ATA_BASE      + 0x0028)
#define ATA_INT_ENABLE                  REG32 (ATA_BASE      + 0x002C)
#define ATA_INT_CLEAR                   REG32 (ATA_BASE      + 0x0030)
#define ATA_FIFO_ALARM                  REG32 (ATA_BASE      + 0x0034)
#define ATA_DDTR                        REG32 (ATA_BASE      + 0x00A0)
#define ATA_DFTR                        REG32 (ATA_BASE      + 0x00A4)
#define ATA_DSCR                        REG32 (ATA_BASE      + 0x00A8)
#define ATA_DSNR                        REG32 (ATA_BASE      + 0x00AC)
#define ATA_DCLR                        REG32 (ATA_BASE      + 0x00B0)
#define ATA_DCHR                        REG32 (ATA_BASE      + 0x00B4)
#define ATA_DDHR                        REG32 (ATA_BASE      + 0x00B8)
#define ATA_DCDR                        REG32 (ATA_BASE      + 0x00BC)
#define ATA_DCTR                        REG32 (ATA_BASE      + 0x00D8)

/* NAND Flash Controller (NFC) Registers                                      */
#define NFC_NFC_BUFSIZE                 REG16 (NFC_BASE      + 0x0E00)
#define NFC_RAM_BUFFER_ADDRESS          REG16 (NFC_BASE      + 0x0E04)
#define NFC_NAND_FLASH_ADD              REG16 (NFC_BASE      + 0x0E06)
#define NFC_NAND_FLASH_CMD              REG16 (NFC_BASE      + 0x0E08)
#define NFC_NFC_CONFIGURATION           REG16 (NFC_BASE      + 0x0E0A)
#define NFC_ECC_STATUS_RESULT           REG16 (NFC_BASE      + 0x0E0C)
#define NFC_ECC_RSLT_MAIN_AREA          REG16 (NFC_BASE      + 0x0E0E)
#define NFC_ECC_RSLT_SPARE_AREA         REG16 (NFC_BASE      + 0x0E10)
#define NFC_NF_WR_PROT                  REG16 (NFC_BASE      + 0x0E12)
#define NFC_UNLOCK_START_BLK_ADD        REG16 (NFC_BASE      + 0x0E14)
#define NFC_UNLOCK_END_BLK_ADD          REG16 (NFC_BASE      + 0x0E16)
#define NFC_NAND_FLASH_WR_PR_ST         REG16 (NFC_BASE      + 0x0E18)
#define NFC_NAND_FLASH_CONFIG1          REG16 (NFC_BASE      + 0x0E1A)
#define NFC_NAND_FLASH_CONFIG2          REG16 (NFC_BASE      + 0x0E1C)

/* Enhanced SDRAM Controller (ESDRAMC) Registers                              */
#define ESDRAMC_ESDCTL0                 REG32 (ESDRAMC_BASE  + 0x0000)
#define ESDRAMC_ESDCFG0                 REG32 (ESDRAMC_BASE  + 0x0004)
#define ESDRAMC_ESDCTL1                 REG32 (ESDRAMC_BASE  + 0x0008)
#define ESDRAMC_ESDCFG1                 REG32 (ESDRAMC_BASE  + 0x000C)
#define ESDRAMC_ESDMISC                 REG32 (ESDRAMC_BASE  + 0x0010)
#define ESDRAMC_ESDCDLY1                REG32 (ESDRAMC_BASE  + 0x0020)
#define ESDRAMC_ESDCDLY2                REG32 (ESDRAMC_BASE  + 0x0024)
#define ESDRAMC_ESDCDLY3                REG32 (ESDRAMC_BASE  + 0x0028)
#define ESDRAMC_ESDCDLY4                REG32 (ESDRAMC_BASE  + 0x002C)
#define ESDRAMC_ESDCDLY5                REG32 (ESDRAMC_BASE  + 0x0030)
#define ESDRAMC_ESDCDLYL                REG32 (ESDRAMC_BASE  + 0x0034)

/* Wireless External Interface Module (WEIM) Registers                        */
#define WEIM_CSCR0U                     REG32 (WEIM_BASE     + 0x0000)
#define WEIM_CSCR0L                     REG32 (WEIM_BASE     + 0x0004)
#define WEIM_CSCR0A                     REG32 (WEIM_BASE     + 0x0008)
#define WEIM_CSCR1U                     REG32 (WEIM_BASE     + 0x0010)
#define WEIM_CSCR1L                     REG32 (WEIM_BASE     + 0x0014)
#define WEIM_CSCR1A                     REG32 (WEIM_BASE     + 0x0018)
#define WEIM_CSCR2U                     REG32 (WEIM_BASE     + 0x0020)
#define WEIM_CSCR2L                     REG32 (WEIM_BASE     + 0x0024)
#define WEIM_CSCR2A                     REG32 (WEIM_BASE     + 0x0028)
#define WEIM_CSCR3U                     REG32 (WEIM_BASE     + 0x0030)
#define WEIM_CSCR3L                     REG32 (WEIM_BASE     + 0x0034)
#define WEIM_CSCR3A                     REG32 (WEIM_BASE     + 0x0038)
#define WEIM_CSCR4U                     REG32 (WEIM_BASE     + 0x0040)
#define WEIM_CSCR4L                     REG32 (WEIM_BASE     + 0x0044)
#define WEIM_CSCR4A                     REG32 (WEIM_BASE     + 0x0048)
#define WEIM_CSCR5U                     REG32 (WEIM_BASE     + 0x0050)
#define WEIM_CSCR5L                     REG32 (WEIM_BASE     + 0x0054)
#define WEIM_CSCR5A                     REG32 (WEIM_BASE     + 0x0058)
#define WEIM_WCR                        REG32 (WEIM_BASE     + 0x0060)

/* Multi-Master Memory Interface (M3IF) Registers                             */
#define M3IF_M3IFCTL                    REG32 (M3IF_BASE     + 0x0000)
#define M3IF_M3IFSCFG0                  REG32 (M3IF_BASE     + 0x0028)
#define M3IF_M3IFSCFG1                  REG32 (M3IF_BASE     + 0x002C)
#define M3IF_M3IFSCFG2                  REG32 (M3IF_BASE     + 0x0030)
#define M3IF_M3IFSSR0                   REG32 (M3IF_BASE     + 0x0034)
#define M3IF_M3IFSSR1                   REG32 (M3IF_BASE     + 0x0038)
#define M3IF_M3IFMLWE0                  REG32 (M3IF_BASE     + 0x0040)
#define M3IF_M3IFMLWE1                  REG32 (M3IF_BASE     + 0x0044)
#define M3IF_M3IFMLWE2                  REG32 (M3IF_BASE     + 0x0048)
#define M3IF_M3IFMLWE3                  REG32 (M3IF_BASE     + 0x004C)
#define M3IF_M3IFMLWE4                  REG32 (M3IF_BASE     + 0x0050)
#define M3IF_M3IFMLWE5                  REG32 (M3IF_BASE     + 0x0054)

/* Personal Computer Memory Card International Association Controller (PCMCIA)*/
#define PCMCIA_PIPR                     REG32 (PCMCIA_BASE   + 0x0000)
#define PCMCIA_PSCR                     REG32 (PCMCIA_BASE   + 0x0004)
#define PCMCIA_PER                      REG32 (PCMCIA_BASE   + 0x0008)
#define PCMCIA_PBR0                     REG32 (PCMCIA_BASE   + 0x000C)
#define PCMCIA_PBR1                     REG32 (PCMCIA_BASE   + 0x0010)
#define PCMCIA_PBR2                     REG32 (PCMCIA_BASE   + 0x0014)
#define PCMCIA_PBR3                     REG32 (PCMCIA_BASE   + 0x0018)
#define PCMCIA_PBR4                     REG32 (PCMCIA_BASE   + 0x001C)
#define PCMCIA_POR0                     REG32 (PCMCIA_BASE   + 0x0028)
#define PCMCIA_POR1                     REG32 (PCMCIA_BASE   + 0x002C)
#define PCMCIA_POR2                     REG32 (PCMCIA_BASE   + 0x0030)
#define PCMCIA_POR3                     REG32 (PCMCIA_BASE   + 0x0034)
#define PCMCIA_POR4                     REG32 (PCMCIA_BASE   + 0x0038)
#define PCMCIA_POFR0                    REG32 (PCMCIA_BASE   + 0x0044)
#define PCMCIA_POFR1                    REG32 (PCMCIA_BASE   + 0x0048)
#define PCMCIA_POFR2                    REG32 (PCMCIA_BASE   + 0x004C)
#define PCMCIA_POFR3                    REG32 (PCMCIA_BASE   + 0x0050)
#define PCMCIA_POFR4                    REG32 (PCMCIA_BASE   + 0x0054)
#define PCMCIA_PGCR                     REG32 (PCMCIA_BASE   + 0x0060)
#define PCMCIA_PGSR                     REG32 (PCMCIA_BASE   + 0x0064)

#endif  // __iMX27_H

