
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2595947 heartbeat IPC: 3.85216 cumulative IPC: 3.85216 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5187000 heartbeat IPC: 3.85943 cumulative IPC: 3.85579 (Simulation time: 0 hr 1 min 41 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6482848 (Simulation time: 0 hr 2 min 12 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30045714 heartbeat IPC: 0.402274 cumulative IPC: 0.212198 (Simulation time: 0 hr 5 min 0 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77113733 heartbeat IPC: 0.212459 cumulative IPC: 0.212372 (Simulation time: 0 hr 9 min 13 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125240538 heartbeat IPC: 0.207784 cumulative IPC: 0.210513 (Simulation time: 0 hr 12 min 36 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118757690 cumulative IPC: 0.210513 (Simulation time: 0 hr 12 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210513 instructions: 25000000 cycles: 118757690
cpu0_DTLB TOTAL     ACCESS:    4451038  HIT:    4416991  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981163  HIT:    1976542  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2469875  HIT:    2440449  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 524.488 cycles
cpu0_ITLB TOTAL     ACCESS:     472756  HIT:     472756  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472756  HIT:     472756  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551812  HIT:     551812  MISS:          0
cpu0_L1I LOAD      ACCESS:     551812  HIT:     551812  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 949.785 cycles
cpu0_L1D TOTAL     ACCESS:    5915602  HIT:    3965037  MISS:    1950565
cpu0_L1D LOAD      ACCESS:    1404080  HIT:    1108532  MISS:     295548
cpu0_L1D RFO       ACCESS:    4493996  HIT:    2838988  MISS:    1655008
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17526  HIT:      17517  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 763.592 cycles
cpu0_L2C TOTAL     ACCESS:    3968622  HIT:    2729804  MISS:    1238818
cpu0_L2C LOAD      ACCESS:     295548  HIT:          2  MISS:     295546
cpu0_L2C RFO       ACCESS:    1655008  HIT:     738404  MISS:     916604
cpu0_L2C PREFETCH  ACCESS:     363021  HIT:     336418  MISS:      26603
cpu0_L2C WRITEBACK ACCESS:    1655036  HIT:    1654980  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     489935  ISSUED:     409694  USEFUL:      26559  USELESS:         44
cpu0_L2C AVERAGE MISS LATENCY: 1218.23 cycles
LLC TOTAL     ACCESS:    2157866  HIT:     949107  MISS:    1208759
LLC LOAD      ACCESS:     295546  HIT:          1  MISS:     295545
LLC RFO       ACCESS:     916549  HIT:      29974  MISS:     886575
LLC PREFETCH  ACCESS:      28996  HIT:       2409  MISS:      26587
LLC WRITEBACK ACCESS:     916766  HIT:     916723  MISS:         43
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1231.01 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35736  ROW_BUFFER_MISS:    1172980
 DBUS AVG_CONGESTED_CYCLE:    4.00323
 WQ ROW_BUFFER_HIT:      14432  ROW_BUFFER_MISS:     872428  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.039
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

