Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct  9 13:38:16 2023


Cell Usage:
GTP_DFF                      29 uses
GTP_DFF_C                    43 uses
GTP_DFF_CE                   10 uses
GTP_DFF_P                     2 uses
GTP_DFF_R                    47 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     12 uses
GTP_LUT2                     14 uses
GTP_LUT3                     12 uses
GTP_LUT4                     48 uses
GTP_LUT5                     59 uses
GTP_LUT5CARRY                80 uses
GTP_LUT5M                    20 uses
GTP_OSERDES                   8 uses
GTP_PLL_E3                    1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 245 of 22560 (1.09%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 245
Total Registers: 131 of 33840 (0.39%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 10 of 226 (4.42%)


Overview of Control Sets:

Number of unique control sets : 9

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 2        | 2                 0
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 2                 2
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 29
  NO              NO                YES                45
  NO              YES               NO                 47
  YES             NO                NO                 0
  YES             NO                YES                10
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_colorbar_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name      | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_colorbar_top     | 245     | 131     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 10     | 0           | 0           | 0            | 0        | 80            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + clk_wiz_0           | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rgb2dvi_0         | 188     | 101     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encoder_b         | 32      | 17      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encoder_g         | 71      | 27      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encoder_r         | 32      | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + reset_syn         | 1       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_b      | 16      | 13      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_clk    | 9       | 8       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_g      | 12      | 10      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_r      | 15      | 13      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_display     | 5       | 4       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_driver      | 51      | 26      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                        
*******************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                      
-------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           2  {sys_clk}                    
   sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      60           0  {clk_wiz_0/u_pll_e3/CLKOUT1} 
   sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)      87           0  {clk_wiz_0/u_pll_e3/CLKOUT0} 
=======================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    578.7037 MHz         2.6660         1.7280          0.938
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz    152.8585 MHz        13.3330         6.5420          6.791
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     1.025       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.938       0.000              0             60
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     6.791       0.000              0            105
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.901       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.872       0.000              0             60
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            105
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    11.453       0.000              0             27
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     1.439       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             60
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred         6.046       0.000              0             87
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      29.921         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.244 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865      31.109         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)

 Data arrival time                                                  31.109         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      29.921         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.244 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865      31.109         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)

 Data arrival time                                                  31.109         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      29.062 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      29.921         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.244 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865      31.109         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)

 Data arrival time                                                  31.109         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.717 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.630         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.630                          
 clock uncertainty                                      -0.150      32.480                          

 Setup time                                             -0.346      32.134                          

 Data required time                                                 32.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.134                          
 Data arrival time                                                  31.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/dout[9]/CLK (GTP_DFF_C)
Endpoint    : u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/D (GTP_DFF_R)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_r/dout[9]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/encoder_r/dout[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.042         u_rgb2dvi_0/red_10bit [9]
                                                                                   u_rgb2dvi_0/serializer_r/N42[4]_1/I0 (GTP_LUT4)
                                   td                    0.360       4.402 f       u_rgb2dvi_0/serializer_r/N42[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.402         u_rgb2dvi_0/serializer_r/N42 [4]
                                                                           f       u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   4.402         Logic Levels: 1  
                                                                                   Logic: 0.683ns(59.547%), Route: 0.464ns(40.453%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)
Endpoint    : u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/encoder_r/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.042         u_rgb2dvi_0/red_10bit [8]
                                                                                   u_rgb2dvi_0/serializer_r/N41[4]_1/I0 (GTP_LUT4)
                                   td                    0.360       4.402 f       u_rgb2dvi_0/serializer_r/N41[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.402         u_rgb2dvi_0/serializer_r/N41 [4]
                                                                           f       u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   4.402         Logic Levels: 1  
                                                                                   Logic: 0.683ns(59.547%), Route: 0.464ns(40.453%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/dout[9]/CLK (GTP_DFF_C)
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/D (GTP_DFF_R)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/dout[9]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/encoder_b/dout[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.042         u_rgb2dvi_0/blue_10bit [9]
                                                                                   u_rgb2dvi_0/serializer_b/N42[4]_1/I0 (GTP_LUT4)
                                   td                    0.386       4.428 f       u_rgb2dvi_0/serializer_b/N42[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.428         u_rgb2dvi_0/serializer_b/N42 [4]
                                                                           f       u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   4.428         Logic Levels: 1  
                                                                                   Logic: 0.709ns(60.443%), Route: 0.464ns(39.557%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                               0.047       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                   4.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                                   u_rgb2dvi_0/serializer_b/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_rgb2dvi_0/serializer_b/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_rgb2dvi_0/serializer_b/N29
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                                   u_rgb2dvi_0/serializer_b/N28/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_rgb2dvi_0/serializer_b/N28/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_rgb2dvi_0/serializer_b/N28
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.633 r       u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.186         u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                                   u_rgb2dvi_0/serializer_clk/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.358 f       u_rgb2dvi_0/serializer_clk/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.449         u_rgb2dvi_0/serializer_clk/N29
                                                                           f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.449         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       5.057 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.597         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.597                          
 clock uncertainty                                      -0.150       6.447                          

 Setup time                                             -0.060       6.387                          

 Data required time                                                  6.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.387                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.304         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.627 f       u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.807         u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                           f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.807         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.931         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.931                          
 clock uncertainty                                       0.000       3.931                          

 Hold time                                               0.004       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.584 r       u_rgb2dvi_0/encoder_g/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.386         u_rgb2dvi_0/encoder_g/n0q_m [0]
                                                                                   u_rgb2dvi_0/encoder_g/N97.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.694 f       u_rgb2dvi_0/encoder_g/N97.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.694         u_rgb2dvi_0/encoder_g/N97.co [0]
                                                                                   u_rgb2dvi_0/encoder_g/N97.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.724 r       u_rgb2dvi_0/encoder_g/N97.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       5.495         u_rgb2dvi_0/encoder_g/N97
                                                                                   u_rgb2dvi_0/encoder_g/N202/I2 (GTP_LUT4)
                                   td                    0.217       5.712 r       u_rgb2dvi_0/encoder_g/N202/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.425         u_rgb2dvi_0/encoder_g/N202
                                                                                   u_rgb2dvi_0/encoder_g/N222_14_maj0_1/I3 (GTP_LUT5)
                                   td                    0.185       6.610 r       u_rgb2dvi_0/encoder_g/N222_14_maj0_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.163         u_rgb2dvi_0/encoder_g/_N499
                                                                                   u_rgb2dvi_0/encoder_g/N222_14_maj1_3/I4 (GTP_LUT5)
                                   td                    0.185       7.348 r       u_rgb2dvi_0/encoder_g/N222_14_maj1_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       7.953         u_rgb2dvi_0/encoder_g/_N503
                                                                                   u_rgb2dvi_0/encoder_g/N222_14_sum3_1_2/I4 (GTP_LUT5)
                                   td                    0.185       8.138 r       u_rgb2dvi_0/encoder_g/N222_14_sum3_1_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.602         u_rgb2dvi_0/encoder_g/_N970
                                                                                   u_rgb2dvi_0/encoder_g/N222_13_5/I3 (GTP_LUT5CARRY)
                                   td                    0.430       9.032 f       u_rgb2dvi_0/encoder_g/N222_13_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.496         u_rgb2dvi_0/encoder_g/nb0 [4]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9[4]/I2 (GTP_LUT4)
                                   td                    0.185       9.681 r       u_rgb2dvi_0/encoder_g/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.681         u_rgb2dvi_0/encoder_g/N220 [4]
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   9.681         Logic Levels: 7  
                                                                                   Logic: 2.054ns(31.964%), Route: 4.372ns(68.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      16.588         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.588                          
 clock uncertainty                                      -0.150      16.438                          

 Setup time                                              0.034      16.472                          

 Data required time                                                 16.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.472                          
 Data arrival time                                                   9.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.584 r       u_rgb2dvi_0/encoder_g/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.386         u_rgb2dvi_0/encoder_g/n0q_m [0]
                                                                                   u_rgb2dvi_0/encoder_g/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.694 f       u_rgb2dvi_0/encoder_g/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.694         u_rgb2dvi_0/encoder_g/N94.co [0]
                                                                                   u_rgb2dvi_0/encoder_g/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.724 r       u_rgb2dvi_0/encoder_g/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.188         u_rgb2dvi_0/encoder_g/N94
                                                                                   u_rgb2dvi_0/encoder_g/N95/I2 (GTP_LUT4)
                                   td                    0.185       5.373 r       u_rgb2dvi_0/encoder_g/N95/Z (GTP_LUT4)
                                   net (fanout=16)       0.819       6.192         u_rgb2dvi_0/encoder_g/decision2
                                                                                   u_rgb2dvi_0/encoder_g/N220_8[1]/I4 (GTP_LUT5)
                                   td                    0.185       6.377 r       u_rgb2dvi_0/encoder_g/N220_8[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.841         u_rgb2dvi_0/encoder_g/nb11 [1]
                                                                                   u_rgb2dvi_0/encoder_g/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.074 f       u_rgb2dvi_0/encoder_g/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.074         u_rgb2dvi_0/encoder_g/_N480
                                                                                   u_rgb2dvi_0/encoder_g/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.310 r       u_rgb2dvi_0/encoder_g/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       7.863         u_rgb2dvi_0/encoder_g/nb12 [2]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.096 f       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.096         u_rgb2dvi_0/encoder_g/N220_9.co [3]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.332 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.796         u_rgb2dvi_0/encoder_g/nb7 [3]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9[3]/I3 (GTP_LUT4)
                                   td                    0.185       8.981 r       u_rgb2dvi_0/encoder_g/N220_9[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.981         u_rgb2dvi_0/encoder_g/N220 [3]
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   8.981         Logic Levels: 6  
                                                                                   Logic: 2.160ns(37.723%), Route: 3.566ns(62.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      16.588         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.588                          
 clock uncertainty                                      -0.150      16.438                          

 Setup time                                              0.034      16.472                          

 Data required time                                                 16.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.472                          
 Data arrival time                                                   8.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[2]/D (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.584 r       u_rgb2dvi_0/encoder_g/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.386         u_rgb2dvi_0/encoder_g/n0q_m [0]
                                                                                   u_rgb2dvi_0/encoder_g/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.694 f       u_rgb2dvi_0/encoder_g/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.694         u_rgb2dvi_0/encoder_g/N94.co [0]
                                                                                   u_rgb2dvi_0/encoder_g/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.724 r       u_rgb2dvi_0/encoder_g/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.188         u_rgb2dvi_0/encoder_g/N94
                                                                                   u_rgb2dvi_0/encoder_g/N95/I2 (GTP_LUT4)
                                   td                    0.185       5.373 r       u_rgb2dvi_0/encoder_g/N95/Z (GTP_LUT4)
                                   net (fanout=16)       0.819       6.192         u_rgb2dvi_0/encoder_g/decision2
                                                                                   u_rgb2dvi_0/encoder_g/N220_8[1]/I4 (GTP_LUT5)
                                   td                    0.185       6.377 r       u_rgb2dvi_0/encoder_g/N220_8[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.841         u_rgb2dvi_0/encoder_g/nb11 [1]
                                                                                   u_rgb2dvi_0/encoder_g/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.074 f       u_rgb2dvi_0/encoder_g/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.074         u_rgb2dvi_0/encoder_g/_N480
                                                                                   u_rgb2dvi_0/encoder_g/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.310 r       u_rgb2dvi_0/encoder_g/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       7.863         u_rgb2dvi_0/encoder_g/nb12 [2]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.300       8.163 f       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.627         u_rgb2dvi_0/encoder_g/nb7 [2]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9[2]/I3 (GTP_LUT4)
                                   td                    0.185       8.812 r       u_rgb2dvi_0/encoder_g/N220_9[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.812         u_rgb2dvi_0/encoder_g/N220 [2]
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   8.812         Logic Levels: 6  
                                                                                   Logic: 1.991ns(35.829%), Route: 3.566ns(64.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      16.588         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.588                          
 clock uncertainty                                      -0.150      16.438                          

 Setup time                                              0.034      16.472                          

 Data required time                                                 16.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.472                          
 Data arrival time                                                   8.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/c0_q/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_b/c0_reg/D (GTP_DFF)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c0_q/CLK (GTP_DFF)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/encoder_b/c0_q/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.042         u_rgb2dvi_0/encoder_b/c0_q
                                                                           f       u_rgb2dvi_0/encoder_b/c0_reg/D (GTP_DFF)

 Data arrival time                                                   4.042         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c0_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                               0.047       3.302                          

 Data required time                                                  3.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.302                          
 Data arrival time                                                   4.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/c1_q/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_b/c1_reg/D (GTP_DFF)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c1_q/CLK (GTP_DFF)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/encoder_b/c1_q/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.042         u_rgb2dvi_0/encoder_b/c1_q
                                                                           f       u_rgb2dvi_0/encoder_b/c1_reg/D (GTP_DFF)

 Data arrival time                                                   4.042         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c1_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                               0.047       3.302                          

 Data required time                                                  3.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.302                          
 Data arrival time                                                   4.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/de_q/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_b/de_reg/D (GTP_DFF)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/de_q/CLK (GTP_DFF)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/encoder_b/de_q/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.042         u_rgb2dvi_0/encoder_b/de_q
                                                                           f       u_rgb2dvi_0/encoder_b/de_reg/D (GTP_DFF)

 Data arrival time                                                   4.042         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/de_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                               0.047       3.302                          

 Data required time                                                  3.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.302                          
 Data arrival time                                                   4.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865       4.443         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.443         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      16.588         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.588                          
 clock uncertainty                                      -0.150      16.438                          

 Recovery time                                          -0.542      15.896                          

 Data required time                                                 15.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.896                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865       4.443         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.443         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      16.588         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.588                          
 clock uncertainty                                      -0.150      16.438                          

 Recovery time                                          -0.542      15.896                          

 Data required time                                                 15.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.896                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865       4.443         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)

 Data arrival time                                                   4.443         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.729 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859      16.588         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.588                          
 clock uncertainty                                      -0.150      16.438                          

 Recovery time                                          -0.542      15.896                          

 Data required time                                                 15.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.896                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865       4.443         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.443         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Removal time                                           -0.251       3.004                          

 Data required time                                                  3.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.004                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865       4.443         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.443         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Removal time                                           -0.251       3.004                          

 Data required time                                                  3.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.004                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.578 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=71)       0.865       4.443         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)

 Data arrival time                                                   4.443         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.189%), Route: 0.865ns(72.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=87)       0.859       3.255         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Removal time                                           -0.251       3.004                          

 Data required time                                                  3.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.004                          
 Data arrival time                                                   4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       4.031         pixel_clk_5x     
                                                                           f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       4.713 f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       5.804         u_rgb2dvi_0/serializer_clk/ddr_data_n
                                                                                   u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.803       8.607 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       8.607         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   8.607         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       4.031         pixel_clk_5x     
                                                                           f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)

                                   tco                   0.682       4.713 f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       5.804         u_rgb2dvi_0/serializer_clk/ddr_data_p
                                                                                   u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/I (GTP_OUTBUFT)
                                   td                    2.803       8.607 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       8.607         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   8.607         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       4.031         pixel_clk_5x     
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       4.713 f       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       5.804         u_rgb2dvi_0/serializer_b/ddr_data_n
                                                                                   u_rgb2dvi_0/serializer_b/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.803       8.607 f       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       8.607         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                   8.607         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=26)       1.385       2.596         N0_0             
                                                                           f       u_video_driver/cnt_h[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.596         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.649%), Route: 1.385ns(53.351%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=26)       1.385       2.596         N0_0             
                                                                           f       u_video_driver/cnt_h[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.596         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.649%), Route: 1.385ns(53.351%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=26)       1.385       2.596         N0_0             
                                                                           f       u_video_driver/cnt_h[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.596         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.649%), Route: 1.385ns(53.351%)
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           Low Pulse Width                           u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           High Pulse Width                          u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           Low Pulse Width                           u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.046       6.666           0.620           High Pulse Width                          u_rgb2dvi_0/encoder_b/c0_q/CLK
 6.046       6.666           0.620           High Pulse Width                          u_rgb2dvi_0/encoder_b/c0_reg/CLK
 6.046       6.666           0.620           High Pulse Width                          u_rgb2dvi_0/encoder_b/c1_q/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                
+------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/compile/hdmi_colorbar_top_comp.adf               
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/source/hdmi_colorbar.fdc                         
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/synthesize/hdmi_colorbar_top_syn.adf             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/synthesize/hdmi_colorbar_top_syn.vm              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/synthesize/hdmi_colorbar_top_controlsets.txt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/synthesize/snr.db                                
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/synthesize/hdmi_colorbar_top.snr                 
+------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {} -selected_syn_tool_opt 2 
Peak memory: 263 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:5s
