ISim log file
Running: /home/artmad/VLSI/VerilogLab/bidirectional_buffer/bidir_buffer/tb_bidirectional_buffer_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/artmad/VLSI/VerilogLab/bidirectional_buffer/bidir_buffer/tb_bidirectional_buffer_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Time: 0 | dir: 0 | in_data: 0 | data: z | out_data: z
Time: 10000 | dir: 1 | in_data: 1 | data: 1 | out_data: 1
Time: 20000 | dir: 1 | in_data: 0 | data: 0 | out_data: 0
Time: 30000 | dir: 0 | in_data: 0 | data: z | out_data: z
Time: 40000 | dir: 1 | in_data: 1 | data: 1 | out_data: 1
Stopped at time : 60 ns : File "/home/artmad/VLSI/VerilogLab/bidirectional_buffer/tb/bidirbuffer-tb.v" Line 34
# exit 0
