

================================================================
== Vivado HLS Report for 'hlsStrm2Array'
================================================================
* Date:           Tue Dec 30 00:00:34 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   11|  921610|   11|  921610|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    2|  921601|         3|          1|          1| 1 ~ 921600 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	8  / (!tmp_10_i_i_i)
	6  / (tmp_10_i_i_i)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%dstPtr_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %dstPtr_V_offset)"   --->   Operation 13 'read' 'dstPtr_V_offset_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i = sext i32 %dstPtr_V_offset_read to i64" [./include\common/xf_utility.h:698->./include\common/xf_utility.h:724]   --->   Operation 14 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dstPtr_V_addr = getelementptr i8* %dstPtr_V, i64 %tmp_i" [./include\common/xf_utility.h:698->./include\common/xf_utility.h:724]   --->   Operation 15 'getelementptr' 'dstPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%srcMat_rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %srcMat_rows)" [./include\common/xf_utility.h:720]   --->   Operation 16 'read' 'srcMat_rows_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%srcMat_cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %srcMat_cols)" [./include\common/xf_utility.h:721]   --->   Operation 17 'read' 'srcMat_cols_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 18 [1/1] (8.51ns)   --->   "%tmp_1_i_i_i = mul i32 %srcMat_cols_read, %srcMat_rows_read" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 18 'mul' 'tmp_1_i_i_i' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_1_i_i_i to i29" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 19 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_1_i_i_i, i32 28)" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 20 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_9_cast_i_i_i = zext i29 %tmp to i30" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 21 'zext' 'tmp_9_cast_i_i_i' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_neg_i_i_i)   --->   "%tmp_5 = shl i32 %tmp_1_i_i_i, 3" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 22 'shl' 'tmp_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_neg_i_i_i = sub i32 0, %tmp_5" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 23 'sub' 'p_neg_i_i_i' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %p_neg_i_i_i, i32 3, i32 31)" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 24 'partselect' 'tmp_4_i' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_lshr_cast_i_i_i = zext i29 %tmp_4_i to i30" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 25 'zext' 'p_lshr_cast_i_i_i' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.46ns)   --->   "%p_neg_t_i_i_i = sub i30 0, %p_lshr_cast_i_i_i" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 26 'sub' 'p_neg_t_i_i_i' <Predicate = (tmp_6)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.76ns)   --->   "%loop_count = select i1 %tmp_6, i30 %p_neg_t_i_i_i, i30 %tmp_9_cast_i_i_i" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 27 'select' 'loop_count' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstPtr_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %srcStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i30 %loop_count to i32" [./include\common/xf_utility.h:701->./include\common/xf_utility.h:724]   --->   Operation 39 'zext' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %dstPtr_V_addr, i32 %tmp_1_i)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 40 'writereq' 'dstPtr_V_addr_i_wr_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.46>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%i_i_i_i = phi i29 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 42 'phi' 'i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i_cast_i_i_i = zext i29 %i_i_i_i to i30" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 43 'zext' 'i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.46ns)   --->   "%tmp_10_i_i_i = icmp slt i30 %i_cast_i_i_i, %loop_count" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 44 'icmp' 'tmp_10_i_i_i' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (2.46ns)   --->   "%i = add i29 %i_i_i_i, 1" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_10_i_i_i, label %1, label %.exit" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 47 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %srcStrm_V_V)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 47 'read' 'tmp_V' <Predicate = (tmp_10_i_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10)" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 48 'specregionbegin' 'tmp_i_i_i' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 921600, i32 0, [1 x i8]* @p_str1) nounwind" [./include\common/xf_utility.h:704->./include\common/xf_utility.h:724]   --->   Operation 49 'speclooptripcount' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./include\common/xf_utility.h:705->./include\common/xf_utility.h:724]   --->   Operation 50 'specpipeline' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %dstPtr_V_addr, i8 %tmp_V, i1 true)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 51 'write' <Predicate = (tmp_10_i_i_i)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_i_i_i)" [./include\common/xf_utility.h:707->./include\common/xf_utility.h:724]   --->   Operation 52 'specregionend' 'empty' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [./include\common/xf_utility.h:703->./include\common/xf_utility.h:724]   --->   Operation 53 'br' <Predicate = (tmp_10_i_i_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 54 [5/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 54 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 55 [4/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 55 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 56 [3/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 56 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 57 [2/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 57 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 58 [1/5] (8.75ns)   --->   "%dstPtr_V_addr_i_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %dstPtr_V_addr)" [./include\common/xf_utility.h:706->./include\common/xf_utility.h:724]   --->   Operation 58 'writeresp' 'dstPtr_V_addr_i_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dstPtr_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcMat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcMat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dstPtr_V_offset_read   (read             ) [ 0000000000000]
tmp_i                  (sext             ) [ 0000000000000]
dstPtr_V_addr          (getelementptr    ) [ 0011111111111]
srcMat_rows_read       (read             ) [ 0010000000000]
srcMat_cols_read       (read             ) [ 0010000000000]
tmp_1_i_i_i            (mul              ) [ 0001000000000]
tmp                    (trunc            ) [ 0001000000000]
tmp_6                  (bitselect        ) [ 0001000000000]
tmp_9_cast_i_i_i       (zext             ) [ 0000000000000]
tmp_5                  (shl              ) [ 0000000000000]
p_neg_i_i_i            (sub              ) [ 0000000000000]
tmp_4_i                (partselect       ) [ 0000000000000]
p_lshr_cast_i_i_i      (zext             ) [ 0000000000000]
p_neg_t_i_i_i          (sub              ) [ 0000000000000]
loop_count             (select           ) [ 0000111100000]
StgValue_28            (specinterface    ) [ 0000000000000]
StgValue_29            (specinterface    ) [ 0000000000000]
StgValue_30            (specinterface    ) [ 0000000000000]
StgValue_31            (specinterface    ) [ 0000000000000]
StgValue_32            (specinterface    ) [ 0000000000000]
StgValue_33            (specinterface    ) [ 0000000000000]
StgValue_34            (specinterface    ) [ 0000000000000]
StgValue_35            (specinterface    ) [ 0000000000000]
StgValue_36            (specinterface    ) [ 0000000000000]
StgValue_37            (specinterface    ) [ 0000000000000]
StgValue_38            (specinterface    ) [ 0000000000000]
tmp_1_i                (zext             ) [ 0000000000000]
dstPtr_V_addr_i_wr_r   (writereq         ) [ 0000000000000]
StgValue_41            (br               ) [ 0000111100000]
i_i_i_i                (phi              ) [ 0000010000000]
i_cast_i_i_i           (zext             ) [ 0000000000000]
tmp_10_i_i_i           (icmp             ) [ 0000011100000]
i                      (add              ) [ 0000111100000]
StgValue_46            (br               ) [ 0000000000000]
tmp_V                  (read             ) [ 0000010100000]
tmp_i_i_i              (specregionbegin  ) [ 0000000000000]
StgValue_49            (speclooptripcount) [ 0000000000000]
StgValue_50            (specpipeline     ) [ 0000000000000]
StgValue_51            (write            ) [ 0000000000000]
empty                  (specregionend    ) [ 0000000000000]
StgValue_53            (br               ) [ 0000111100000]
dstPtr_V_addr_i_wr_r_1 (writeresp        ) [ 0000000000000]
StgValue_59            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcStrm_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dstPtr_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstPtr_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dstPtr_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstPtr_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="srcMat_rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcMat_cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="dstPtr_V_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstPtr_V_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="srcMat_rows_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcMat_rows_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="srcMat_cols_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcMat_cols_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_writeresp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="3"/>
<pin id="97" dir="0" index="2" bw="30" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="dstPtr_V_addr_i_wr_r/4 dstPtr_V_addr_i_wr_r_1/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_V_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_51_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="6"/>
<pin id="109" dir="0" index="2" bw="8" slack="1"/>
<pin id="110" dir="0" index="3" bw="1" slack="0"/>
<pin id="111" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/7 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_i_i_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="29" slack="1"/>
<pin id="117" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_i_i_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="29" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i_i/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dstPtr_V_addr_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dstPtr_V_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_i_i_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_i_i_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_9_cast_i_i_i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="29" slack="1"/>
<pin id="154" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast_i_i_i/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_neg_i_i_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i_i/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_4_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="29" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_lshr_cast_i_i_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="29" slack="0"/>
<pin id="178" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast_i_i_i/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_neg_t_i_i_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="29" slack="0"/>
<pin id="183" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_i_i_i/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="loop_count_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="30" slack="0"/>
<pin id="189" dir="0" index="2" bw="29" slack="0"/>
<pin id="190" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loop_count/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_1_i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="30" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_cast_i_i_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="29" slack="0"/>
<pin id="199" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i_i_i/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_10_i_i_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="29" slack="0"/>
<pin id="203" dir="0" index="1" bw="30" slack="2"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i_i_i/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="29" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="212" class="1005" name="dstPtr_V_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="3"/>
<pin id="214" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dstPtr_V_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="srcMat_rows_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcMat_rows_read "/>
</bind>
</comp>

<comp id="223" class="1005" name="srcMat_cols_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcMat_cols_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_1_i_i_i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="29" slack="1"/>
<pin id="235" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_6_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="loop_count_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="30" slack="1"/>
<pin id="245" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="loop_count "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_10_i_i_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10_i_i_i "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="29" slack="0"/>
<pin id="255" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="114"><net_src comp="74" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="76" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="143"><net_src comp="136" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="136" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="152" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="200"><net_src comp="119" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="119" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="130" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="221"><net_src comp="82" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="226"><net_src comp="88" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="231"><net_src comp="136" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="236"><net_src comp="140" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="241"><net_src comp="144" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="246"><net_src comp="186" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="252"><net_src comp="201" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="206" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="261"><net_src comp="100" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dstPtr_V | {4 7 8 9 10 11 12 }
 - Input state : 
	Port: hlsStrm2Array : srcStrm_V_V | {6 }
	Port: hlsStrm2Array : dstPtr_V_offset | {1 }
	Port: hlsStrm2Array : srcMat_rows | {1 }
	Port: hlsStrm2Array : srcMat_cols | {1 }
  - Chain level:
	State 1
		dstPtr_V_addr : 1
	State 2
		tmp : 1
		tmp_6 : 1
	State 3
		tmp_4_i : 1
		p_lshr_cast_i_i_i : 2
		p_neg_t_i_i_i : 3
		loop_count : 4
	State 4
		dstPtr_V_addr_i_wr_r : 1
	State 5
		i_cast_i_i_i : 1
		tmp_10_i_i_i : 2
		i : 1
		StgValue_46 : 3
	State 6
	State 7
		empty : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    sub   |        p_neg_i_i_i_fu_160       |    0    |    0    |    39   |
|          |       p_neg_t_i_i_i_fu_180      |    0    |    0    |    36   |
|----------|---------------------------------|---------|---------|---------|
|    add   |             i_fu_206            |    0    |    0    |    36   |
|----------|---------------------------------|---------|---------|---------|
|  select  |        loop_count_fu_186        |    0    |    0    |    30   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |        tmp_1_i_i_i_fu_136       |    3    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |       tmp_10_i_i_i_fu_201       |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          | dstPtr_V_offset_read_read_fu_76 |    0    |    0    |    0    |
|   read   |   srcMat_rows_read_read_fu_82   |    0    |    0    |    0    |
|          |   srcMat_cols_read_read_fu_88   |    0    |    0    |    0    |
|          |        tmp_V_read_fu_100        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_94       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     StgValue_51_write_fu_106    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |           tmp_i_fu_126          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |            tmp_fu_140           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|           tmp_6_fu_144          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     tmp_9_cast_i_i_i_fu_152     |    0    |    0    |    0    |
|   zext   |     p_lshr_cast_i_i_i_fu_176    |    0    |    0    |    0    |
|          |          tmp_1_i_fu_193         |    0    |    0    |    0    |
|          |       i_cast_i_i_i_fu_197       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |           tmp_5_fu_155          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|          tmp_4_i_fu_166         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |    0    |   179   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  dstPtr_V_addr_reg_212 |    8   |
|     i_i_i_i_reg_115    |   29   |
|        i_reg_253       |   29   |
|   loop_count_reg_243   |   30   |
|srcMat_cols_read_reg_223|   32   |
|srcMat_rows_read_reg_218|   32   |
|  tmp_10_i_i_i_reg_249  |    1   |
|   tmp_1_i_i_i_reg_228  |   32   |
|      tmp_6_reg_238     |    1   |
|      tmp_V_reg_258     |    8   |
|       tmp_reg_233      |   29   |
+------------------------+--------+
|          Total         |   231  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_94 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  1.769  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    -   |
|  Register |    -   |    -   |   231  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   231  |   179  |
+-----------+--------+--------+--------+--------+
