Source Block: hdl/library/common/up_tdd_cntrl.v@164:174@HdlIdDef
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_continuous_tx = 1'h0;
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;

Diff Content:
- 169   reg             up_tdd_continuous_rx = 1'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_tdd_cntrl.v@158:168

  reg             up_tdd_enable = 1'h0;
  reg             up_tdd_start = 1'h0;
  reg             up_tdd_counter_reset = 1'h0;
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_continuous_tx = 1'h0;

Clone Blocks 2:
hdl/library/common/up_tdd_cntrl.v@166:176
  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_continuous_tx = 1'h0;
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;

Clone Blocks 3:
hdl/library/common/up_tdd_cntrl.v@157:167
  reg     [31:0]  up_rdata = 32'h0;

  reg             up_tdd_enable = 1'h0;
  reg             up_tdd_start = 1'h0;
  reg             up_tdd_counter_reset = 1'h0;
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;

Clone Blocks 4:
hdl/library/common/up_tdd_cntrl.v@161:171
  reg             up_tdd_counter_reset = 1'h0;
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_continuous_tx = 1'h0;
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;

Clone Blocks 5:
hdl/library/common/up_tdd_cntrl.v@162:172
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_continuous_tx = 1'h0;
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;

Clone Blocks 6:
hdl/library/common/up_tdd_cntrl.v@167:177
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_continuous_tx = 1'h0;
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;

Clone Blocks 7:
hdl/library/common/up_tdd_cntrl.v@169:179
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;

Clone Blocks 8:
hdl/library/common/up_tdd_cntrl.v@163:173
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_continuous_tx = 1'h0;
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;

Clone Blocks 9:
hdl/library/common/up_tdd_cntrl.v@168:178
  reg             up_tdd_continuous_tx = 1'h0;
  reg             up_tdd_continuous_rx = 1'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;

