{"Source Block": ["hdl/projects/usdrx1/zc706/system_top.v@132:142@HdlIdDef", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n"], "Clone Blocks": [["hdl/projects/usdrx1/zc706/system_top.v@127:137", "\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n"], ["hdl/projects/adrv9371x/zc706/system_top.v@139:149", "  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            ref_clk0;\n  wire            ref_clk1;\n  wire            rx_sync;\n  wire            rx_os_sync;\n  wire            tx_sync;\n  wire            sysref;\n\n  // instantiations\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@101:111", "  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n\n"], ["hdl/projects/usdrx1/zc706/system_top.v@126:136", "  // internal signals\n\n  wire    [ 4:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@124:134", "\n  reg     [  2:0] mcs_sync_m = 'd0;\n\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n"], ["hdl/projects/adrv9371x/zc706/system_top.v@137:147", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            ref_clk0;\n  wire            ref_clk1;\n  wire            rx_sync;\n  wire            rx_os_sync;\n  wire            tx_sync;\n  wire            sysref;\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@98:108", "\n  // internal signals\n\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@92:102", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_clk;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@107:117", "  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            rx_clk;\n\n  // default logic\n\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@73:83", "  inout                   spi_sdio);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            rx_ref_clk;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@133:143", "  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n  assign spi_fout_enb_clk     = 1'b0;\n"], ["hdl/projects/adrv9371x/zc706/system_top.v@135:145", "  output                  ddr3_we_n);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            ref_clk0;\n  wire            ref_clk1;\n  wire            rx_sync;\n  wire            rx_os_sync;\n"], ["hdl/projects/daq2/kcu105/system_top.v@103:113", "  output                  spi_dir);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n"], ["hdl/projects/daq2/kcu105/system_top.v@104:114", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@74:84", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            rx_ref_clk;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@130:140", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@103:113", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@100:110", "\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n"], ["hdl/projects/daq2/vc707/system_top.v@117:127", "\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              trig;\n  wire              rx_ref_clk;\n  wire              rx_sysref;\n  wire              rx_sync;\n"], ["hdl/projects/daq2/kc705/system_top.v@118:128", "  output                  spi_dir);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n"], ["hdl/projects/adrv9371x/zc706/system_top.v@136:146", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            ref_clk0;\n  wire            ref_clk1;\n  wire            rx_sync;\n  wire            rx_os_sync;\n  wire            tx_sync;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@93:103", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@124:134", "\n  reg     [  2:0] mcs_sync_m = 'd0;\n\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n"], ["hdl/projects/daq2/kc705/system_top.v@121:131", "\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], ["hdl/projects/daq3/kcu105/system_top.v@105:115", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@126:136", "\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@94:104", "\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_clk;\n  wire            rx_sysref;\n\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@99:109", "  // internal signals\n\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@106:116", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            rx_clk;\n\n  // default logic\n"], ["hdl/projects/usdrx1/zc706/system_top.v@129:139", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@134:144", "  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n  assign spi_fout_enb_clk     = 1'b0;\n  assign spi_fout_enb_mlo     = 1'b0;\n"], ["hdl/projects/daq2/vc707/system_top.v@115:125", "\n  // internal signals\n\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              trig;\n  wire              rx_ref_clk;\n"], ["hdl/projects/daq3/kcu105/system_top.v@104:114", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@122:132", "\n  // internal signals\n\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n  wire    [ 63:0]   gpio_t;\n  wire    [  7:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n"], ["hdl/projects/daq2/vc707/system_top.v@114:124", "  output                  spi_dir);\n\n  // internal signals\n\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              trig;\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@102:112", "  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n\n  // default logic\n"], ["hdl/projects/daq2/kc705/system_top.v@120:130", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@91:101", "  inout                   spi_sdio);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@95:105", "  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_clk;\n  wire            rx_sysref;\n\n  assign ddr3_1_p = 2'b11;\n"], ["hdl/projects/daq2/vc707/system_top.v@116:126", "  // internal signals\n\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              trig;\n  wire              rx_ref_clk;\n  wire              rx_sysref;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@88:98", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n"], ["hdl/projects/daq3/zc706/system_top.v@121:131", "\n  // internal signals\n\n  wire            sysref;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n"], ["hdl/projects/daq3/kcu105/system_top.v@106:116", "\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], ["hdl/projects/adrv9371x/zc706/system_top.v@138:148", "\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            ref_clk0;\n  wire            ref_clk1;\n  wire            rx_sync;\n  wire            rx_os_sync;\n  wire            tx_sync;\n  wire            sysref;\n\n"], ["hdl/projects/daq2/kc705/system_top.v@119:129", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@103:113", "  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n  wire              rx_clk;\n\n  // default logic\n\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@126:136", "\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n"], ["hdl/projects/daq2/kcu105/system_top.v@106:116", "\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], ["hdl/projects/adrv9371x/zc706/system_top.v@134:144", "  output                  ddr3_reset_n,\n  output                  ddr3_we_n);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            ref_clk0;\n  wire            ref_clk1;\n  wire            rx_sync;\n"], ["hdl/projects/daq3/kcu105/system_top.v@103:113", "  output                  spi_dir);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@102:112", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@131:141", "  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n"], ["hdl/projects/daq2/kcu105/system_top.v@105:115", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/daq3/zc706/system_top.v@120:130", "  output                  spi_dir);\n\n  // internal signals\n\n  wire            sysref;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n"]], "Diff Content": {"Delete": [[137, "  wire    [63:0]  gpio_t;\n"]], "Add": []}}