Analysis & Synthesis report for fourFuncCalc_top
Wed Oct 28 00:14:52 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:fourFuncCalc
 15. Source assignments for fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0|altsyncram_7mk1:auto_generated
 16. Parameter Settings for User Entity Instance: slowClock:clock3Hz
 17. Parameter Settings for User Entity Instance: fourFuncCalc_stated:ffc
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:fourFuncCalc
 19. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0
 20. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2
 23. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod3
 25. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod4
 26. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod5
 27. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div3
 28. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|lpm_divide:Div0
 30. altsyncram Parameter Settings by Entity Instance
 31. SignalTap II Logic Analyzer Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "fourFuncCalc"
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 28 00:14:52 2015      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; fourFuncCalc_top                           ;
; Top-level Entity Name           ; fourFuncCalc_top                           ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 2565                                       ;
; Total pins                      ; 67                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 89,088                                     ;
; Total DSP Blocks                ; 1                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fourFuncCalc_top   ; fourFuncCalc_top   ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; sram256x8.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/sram256x8.v                ;         ;
; fourFuncCalc_top.v               ; yes             ; User Verilog HDL File        ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v         ;         ;
; slowClock.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/slowClock.v                ;         ;
; fourFuncCalc_stated.v            ; yes             ; User Verilog HDL File        ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v      ;         ;
; seg7Control.v                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/seg7Control.v              ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                           ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                      ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                         ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                            ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                            ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                  ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                              ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                               ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_5884.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/altsyncram_5884.tdf     ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                              ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                 ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                         ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                              ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                 ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mux_ilc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/mux_ilc.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                              ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                                  ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                             ;         ;
; db/decode_vnf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/decode_vnf.tdf          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                             ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                             ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                     ;         ;
; db/cntr_pai.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_pai.tdf            ;         ;
; db/cmpr_g9c.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cmpr_g9c.tdf            ;         ;
; db/cntr_3vi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_3vi.tdf            ;         ;
; db/cntr_59i.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_59i.tdf            ;         ;
; db/cmpr_d9c.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cmpr_d9c.tdf            ;         ;
; db/cntr_kri.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cntr_kri.tdf            ;         ;
; db/cmpr_99c.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/cmpr_99c.tdf            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                 ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;         ;
; db/altsyncram_7mk1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/altsyncram_7mk1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_42m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_42m.tdf      ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_7kh.tdf ;         ;
; db/alt_u_div_kse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_kse.tdf       ;         ;
; db/lpm_divide_82m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_82m.tdf      ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_dkh.tdf ;         ;
; db/alt_u_div_0te.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_0te.tdf       ;         ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_h3m.tdf      ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_1nh.tdf ;         ;
; db/alt_u_div_82f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_82f.tdf       ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_hbm.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_kve.tdf       ;         ;
; db/lpm_divide_c2m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_c2m.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_4te.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/alt_u_div_4te.tdf       ;         ;
; db/lpm_divide_9am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/db/lpm_divide_9am.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1536                        ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 1262                        ;
;     -- 7 input functions                    ; 7                           ;
;     -- 6 input functions                    ; 243                         ;
;     -- 5 input functions                    ; 361                         ;
;     -- 4 input functions                    ; 152                         ;
;     -- <=3 input functions                  ; 499                         ;
;                                             ;                             ;
; Dedicated logic registers                   ; 2565                        ;
;                                             ;                             ;
; I/O pins                                    ; 67                          ;
; Total MLAB memory bits                      ; 0                           ;
; Total block memory bits                     ; 89088                       ;
; Total DSP Blocks                            ; 1                           ;
; Maximum fan-out node                        ; slowClock:clock3Hz|outClock ;
; Maximum fan-out                             ; 1753                        ;
; Total fan-out                               ; 16823                       ;
; Average fan-out                             ; 4.05                        ;
+---------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fourFuncCalc_top                                                                                       ; 1262 (3)          ; 2565 (0)     ; 89088             ; 1          ; 67   ; 0            ; |fourFuncCalc_top                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |fourFuncCalc_stated:ffc|                                                                            ; 718 (158)         ; 100 (92)     ; 2048              ; 1          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc                                                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 82 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Div0                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_9am:auto_generated|                                                                ; 82 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Div0|lpm_divide_9am:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_fkh:divider|                                                               ; 82 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_4te:divider|                                                                  ; 82 (82)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 84 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Mod0                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_c2m:auto_generated|                                                                ; 84 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Mod0|lpm_divide_c2m:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_fkh:divider|                                                               ; 84 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_4te:divider|                                                                  ; 84 (84)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                                                                                                                                                                                           ; work         ;
;       |seg7Control:seg7|                                                                                ; 394 (10)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Div1|                                                                              ; 59 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_hbm:auto_generated|                                                             ; 59 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_nlh:divider|                                                            ; 59 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_kve:divider|                                                               ; 59 (59)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Div3|                                                                              ; 59 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div3                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_hbm:auto_generated|                                                             ; 59 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div3|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_nlh:divider|                                                            ; 59 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_kve:divider|                                                               ; 59 (59)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Mod0|                                                                              ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_42m:auto_generated|                                                             ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0|lpm_divide_42m:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_7kh:divider|                                                            ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_kse:divider|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Mod1|                                                                              ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_82m:auto_generated|                                                             ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1|lpm_divide_82m:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_dkh:divider|                                                            ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_0te:divider|                                                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Mod2|                                                                              ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_h3m:auto_generated|                                                             ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_1nh:divider|                                                            ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_82f:divider|                                                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Mod3|                                                                              ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod3                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_42m:auto_generated|                                                             ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod3|lpm_divide_42m:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_7kh:divider|                                                            ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod3|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_kse:divider|                                                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod3|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Mod4|                                                                              ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod4                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_82m:auto_generated|                                                             ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod4|lpm_divide_82m:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_dkh:divider|                                                            ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_0te:divider|                                                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                                                                                                                                                                          ; work         ;
;          |lpm_divide:Mod5|                                                                              ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod5                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_h3m:auto_generated|                                                             ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod5|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_1nh:divider|                                                            ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod5|lpm_divide_h3m:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_82f:divider|                                                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod5|lpm_divide_h3m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider                                                                                                                                                                                          ; work         ;
;          |seg7:s0|                                                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|seg7:s0                                                                                                                                                                                                                                                                                  ; work         ;
;          |seg7:s1|                                                                                      ; 77 (77)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|seg7:s1                                                                                                                                                                                                                                                                                  ; work         ;
;          |seg7:s2|                                                                                      ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|seg7:s2                                                                                                                                                                                                                                                                                  ; work         ;
;          |seg7:s3|                                                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|seg7:s3                                                                                                                                                                                                                                                                                  ; work         ;
;          |seg7:s4|                                                                                      ; 81 (81)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|seg7:s4                                                                                                                                                                                                                                                                                  ; work         ;
;          |seg7:s5|                                                                                      ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|seg7Control:seg7|seg7:s5                                                                                                                                                                                                                                                                                  ; work         ;
;       |sram256x8:sram|                                                                                  ; 0 (0)             ; 8 (8)        ; 2048              ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|sram256x8:sram                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:mem_rtl_0|                                                                         ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_7mk1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0|altsyncram_7mk1:auto_generated                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 90 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 89 (57)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                     ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                             ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                           ; work         ;
;    |sld_signaltap:fourFuncCalc|                                                                         ; 430 (2)           ; 2354 (340)   ; 87040             ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 428 (0)           ; 2014 (0)     ; 87040             ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 428 (67)          ; 2014 (758)   ; 87040             ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 87040             ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_5884:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 87040             ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5884:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 69 (69)           ; 54 (54)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 207 (1)           ; 866 (1)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 170 (0)           ; 850 (0)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 510 (510)    ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 170 (0)           ; 340 (0)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 36 (36)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 42 (11)           ; 231 (0)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_pai:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_3vi:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_59i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 170 (170)    ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |slowClock:clock3Hz|                                                                                 ; 21 (21)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |fourFuncCalc_top|slowClock:clock3Hz                                                                                                                                                                                                                                                                                                                ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0|altsyncram_7mk1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 170          ; 512          ; 170          ; 87040 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 9x9     ; 1           ; 3.00                ; --                ;
; DSP Block           ; 1           ; --                  ; --                ;
; DSP 27-bit Element  ; 1           ; 1.00                ; --                ;
; Unsigned Multiplier ; 1           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; fourFuncCalc_stated:ffc|sramNCs       ; Stuck at GND due to stuck port data_in ;
; slowClock:clock3Hz|tBase[20..25]      ; Lost fanout                            ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2565  ;
; Number of registers using Synchronous Clear  ; 156   ;
; Number of registers using Synchronous Load   ; 294   ;
; Number of registers using Asynchronous Clear ; 854   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 877   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                              ; 3       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:fourFuncCalc|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; Total number of inverted registers = 13                                                                                                                                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|displayIndex[0] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|startIndex[5]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|computeReg1[3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|computeReg2[4]  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|computeIndex[6] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|displayReg[4]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|remainderReg[1] ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|resultReg[6]    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|sramlData[2]    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|sramlData[1]    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|Selector8       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; No         ; |fourFuncCalc_top|fourFuncCalc_stated:ffc|Selector4       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for sld_signaltap:fourFuncCalc ;
+-----------------+-------+------+------------------+
; Assignment      ; Value ; From ; To               ;
+-----------------+-------+------+------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                ;
+-----------------+-------+------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0|altsyncram_7mk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slowClock:clock3Hz ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; TIMEBASE       ; 19    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fourFuncCalc_stated:ffc ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; IDLE                ; 00000 ; Unsigned Binary                        ;
; START_RUN           ; 00001 ; Unsigned Binary                        ;
; START_STROBELO      ; 00010 ; Unsigned Binary                        ;
; START_STROBEHI      ; 00011 ; Unsigned Binary                        ;
; START_DONE          ; 00100 ; Unsigned Binary                        ;
; COMPUTE_RUN         ; 00101 ; Unsigned Binary                        ;
; COMPUTE_LOAD1       ; 00110 ; Unsigned Binary                        ;
; COMPUTE_LOAD1_READ  ; 00111 ; Unsigned Binary                        ;
; COMPUTE_LOAD2       ; 01000 ; Unsigned Binary                        ;
; COMPUTE_LOAD2_READ  ; 01001 ; Unsigned Binary                        ;
; COMPUTE_RESULT      ; 01010 ; Unsigned Binary                        ;
; COMPUTE_RESULT_LOAD ; 01011 ; Unsigned Binary                        ;
; COMPUTE_WRITE       ; 01100 ; Unsigned Binary                        ;
; COMPUTE_STROBELO    ; 01101 ; Unsigned Binary                        ;
; COMPUTE_STROBEHI    ; 01110 ; Unsigned Binary                        ;
; COMPUTE_DONE        ; 01111 ; Unsigned Binary                        ;
; DISPLAY             ; 10000 ; Unsigned Binary                        ;
; DISPLAY_READ        ; 10001 ; Unsigned Binary                        ;
; fnIdle              ; 00    ; Unsigned Binary                        ;
; fnStart             ; 01    ; Unsigned Binary                        ;
; fnCompute           ; 10    ; Unsigned Binary                        ;
; fnDisplay           ; 11    ; Unsigned Binary                        ;
; opAdd               ; 00    ; Unsigned Binary                        ;
; opSub               ; 01    ; Unsigned Binary                        ;
; opMul               ; 10    ; Unsigned Binary                        ;
; opDiv               ; 11    ; Unsigned Binary                        ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:fourFuncCalc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 533                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                          ;
; WIDTHAD_B                          ; 8                    ; Untyped                                          ;
; NUMWORDS_B                         ; 256                  ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_7mk1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_c2m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fourFuncCalc_stated:ffc|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_9am ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 8                                                           ;
;     -- NUMWORDS_B                         ; 256                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; fourFuncCalc  ; 170                 ; 170              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 121                         ;
;     CLR               ; 18                          ;
;     ENA               ; 30                          ;
;     ENA SCLR          ; 44                          ;
;     plain             ; 29                          ;
; arriav_lcell_comb     ; 742                         ;
;     arith             ; 200                         ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 50                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 470                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 69                          ;
;         4 data inputs ; 86                          ;
;         5 data inputs ; 93                          ;
;         6 data inputs ; 136                         ;
;     shared            ; 66                          ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 201                         ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 15.70                       ;
; Average LUT depth     ; 7.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "fourFuncCalc"                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------+---------------+-----------+----------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                  ; Type          ; Status    ; Partition Name             ; Netlist Type Used ; Actual Connection                                     ; Details                                                                                                                                                        ;
+-------------------------------------------------------+---------------+-----------+----------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; CLOCK_50                                              ; N/A                                                                                                                                                            ;
; CLOCK_50                                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; CLOCK_50                                              ; N/A                                                                                                                                                            ;
; KEY[0]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[0]                                                ; N/A                                                                                                                                                            ;
; KEY[0]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[0]                                                ; N/A                                                                                                                                                            ;
; KEY[1]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[1]                                                ; N/A                                                                                                                                                            ;
; KEY[1]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[1]                                                ; N/A                                                                                                                                                            ;
; KEY[2]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[2]                                                ; N/A                                                                                                                                                            ;
; KEY[2]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[2]                                                ; N/A                                                                                                                                                            ;
; KEY[3]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[3]                                                ; N/A                                                                                                                                                            ;
; KEY[3]                                                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[3]                                                ; N/A                                                                                                                                                            ;
; LEDR[0]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[0]                 ; N/A                                                                                                                                                            ;
; LEDR[0]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[0]                 ; N/A                                                                                                                                                            ;
; LEDR[1]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[1]                 ; N/A                                                                                                                                                            ;
; LEDR[1]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[1]                 ; N/A                                                                                                                                                            ;
; LEDR[2]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[2]                 ; N/A                                                                                                                                                            ;
; LEDR[2]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[2]                 ; N/A                                                                                                                                                            ;
; LEDR[3]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[3]                 ; N/A                                                                                                                                                            ;
; LEDR[3]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[3]                 ; N/A                                                                                                                                                            ;
; LEDR[4]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[4]                 ; N/A                                                                                                                                                            ;
; LEDR[4]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[4]                 ; N/A                                                                                                                                                            ;
; LEDR[5]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[5]                 ; N/A                                                                                                                                                            ;
; LEDR[5]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[5]                 ; N/A                                                                                                                                                            ;
; LEDR[6]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[6]                 ; N/A                                                                                                                                                            ;
; LEDR[6]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[6]                 ; N/A                                                                                                                                                            ;
; LEDR[7]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[7]                 ; N/A                                                                                                                                                            ;
; LEDR[7]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[7]                 ; N/A                                                                                                                                                            ;
; LEDR[8]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; LEDR[8]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; LEDR[9]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; LEDR[9]                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; ~GND                                                  ; N/A                                                                                                                                                            ;
; SW[0]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[0]                                                 ; N/A                                                                                                                                                            ;
; SW[0]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[0]                                                 ; N/A                                                                                                                                                            ;
; SW[1]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[1]                                                 ; N/A                                                                                                                                                            ;
; SW[1]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[1]                                                 ; N/A                                                                                                                                                            ;
; SW[2]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[2]                                                 ; N/A                                                                                                                                                            ;
; SW[2]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[2]                                                 ; N/A                                                                                                                                                            ;
; SW[3]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[3]                                                 ; N/A                                                                                                                                                            ;
; SW[3]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[3]                                                 ; N/A                                                                                                                                                            ;
; SW[4]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[4]                                                 ; N/A                                                                                                                                                            ;
; SW[4]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[4]                                                 ; N/A                                                                                                                                                            ;
; SW[5]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[5]                                                 ; N/A                                                                                                                                                            ;
; SW[5]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[5]                                                 ; N/A                                                                                                                                                            ;
; SW[6]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[6]                                                 ; N/A                                                                                                                                                            ;
; SW[6]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[6]                                                 ; N/A                                                                                                                                                            ;
; SW[7]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[7]                                                 ; N/A                                                                                                                                                            ;
; SW[7]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[7]                                                 ; N/A                                                                                                                                                            ;
; SW[8]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[8]                                                 ; N/A                                                                                                                                                            ;
; SW[8]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[8]                                                 ; N/A                                                                                                                                                            ;
; SW[9]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[9]                                                 ; N/A                                                                                                                                                            ;
; SW[9]                                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[9]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[0]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[0]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[1]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[1]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[2]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[2]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[3]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[3]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[4]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[4]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[5]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[5]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[6]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeIndex[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeIndex[6]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[0]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[0]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[1]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[1]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[1]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[1]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[2]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[2]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[2]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[2]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[3]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[3]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[3]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[3]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[4]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[4]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[4]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[4]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[5]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[5]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[5]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[5]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[6]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[6]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[6]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[6]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[7]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[7]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg1[7]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg1[7]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[0]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[0]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[1]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[1]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[1]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[1]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[2]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[2]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[2]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[2]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[3]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[3]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[3]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[3]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[4]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[4]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[4]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[4]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[5]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[5]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[5]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[5]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[6]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[6]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[6]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[6]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[7]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[7]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|computeReg2[7]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|computeReg2[7]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[0]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[0]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[1]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[1]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[2]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[2]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[3]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[3]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[4]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[4]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[5]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayIndex[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayIndex[5]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[0]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[0]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[0]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[0]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[1]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[1]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[1]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[1]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[2]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[2]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[2]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[2]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[3]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[3]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[3]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[3]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[4]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[4]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[4]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[4]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[5]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[5]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[5]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[5]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[6]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[6]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[6]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[6]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[7]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[7]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|displayReg[7]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[7]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[0]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[0]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[0]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[0]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[1]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[1]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[1]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[1]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[2]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[2]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[2]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[2]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[3]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[3]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|key[3]                        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[3]                                                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[0]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[0]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[0]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[0]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[1]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[1]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[1]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[1]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[2]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[2]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[2]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[2]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[3]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[3]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[3]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[3]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[4]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[4]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[4]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[4]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[5]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[5]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[5]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[5]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[6]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[6]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[6]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[6]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[7]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[7]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[7]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|displayReg[7]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[8]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                   ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[8]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                   ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[9]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                   ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|ledr[9]                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                   ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_DONE        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_DONE        ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_DONE        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_DONE        ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1_READ  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1_READ  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1_READ  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD1_READ  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2_READ  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2_READ  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2_READ  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_LOAD2_READ  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT      ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT      ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT_LOAD ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT_LOAD ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT_LOAD ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_RESULT_LOAD ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN~2       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN~2       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBEHI    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBEHI    ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBEHI    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBEHI    ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBELO    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBELO    ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBELO    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_STROBELO    ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_WRITE       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_WRITE       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.COMPUTE_WRITE       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.COMPUTE_WRITE       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.DISPLAY             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.DISPLAY~2           ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.DISPLAY             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.DISPLAY~2           ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.DISPLAY_READ        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.DISPLAY_READ        ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.DISPLAY_READ        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.DISPLAY_READ        ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.IDLE                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.IDLE~2              ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.IDLE                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.IDLE~2              ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_DONE          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_DONE          ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_DONE          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_DONE          ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_RUN           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_RUN~2         ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_RUN           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_RUN~2         ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_STROBEHI      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_STROBEHI      ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_STROBEHI      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_STROBEHI      ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_STROBELO      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_STROBELO      ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|nextState.START_STROBELO      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|nextState.START_STROBELO      ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[0]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[0]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[1]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[1]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[2]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[2]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[3]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|remainderReg[3]               ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|remainderReg[4]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|remainderReg[4]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|remainderReg[5]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|remainderReg[5]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|remainderReg[6]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|remainderReg[6]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|remainderReg[7]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|remainderReg[7]               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|resultReg[0]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[0]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[0]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[0]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[1]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[1]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[1]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[1]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[2]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[2]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[2]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[2]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[3]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[3]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[3]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[3]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[4]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[4]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[4]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[4]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[5]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[5]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[5]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[5]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[6]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[6]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[6]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[6]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[7]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[7]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|resultReg[7]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|resultReg[7]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[0]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[0]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[0]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[0]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[1]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[1]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[1]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[1]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[2]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[2]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[2]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[2]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[3]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[3]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[3]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[3]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[4]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[4]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[4]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[4]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[5]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[5]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[5]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[5]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[6]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[6]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[6]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[6]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[7]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[7]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[7]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[7]  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[0]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[0]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[1]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[1]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[2]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[2]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[3]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[3]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[4]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[4]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[5]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[5]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[6]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[6]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[7]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sram256x8:sram|mem.q_a[7]     ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fourFuncCalc_stated:ffc|sramAddress[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[0]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[0]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[1]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[1]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[1]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[1]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[2]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[2]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[2]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[2]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[3]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[3]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[3]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[3]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[4]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[4]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[4]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[4]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[5]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[5]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[5]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[5]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[6]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[6]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[6]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[6]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[7]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[7]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramAddress[7]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramAddress[7]                ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[0]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[0]~0                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[0]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[0]~0                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[1]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[1]~1                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[1]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[1]~1                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[2]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[2]~2                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[2]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[2]~2                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[3]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[3]~3                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[3]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[3]~3                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[4]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[4]~4                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[4]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[4]~4                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[5]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[5]~5                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[5]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[5]~5                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[6]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[6]~6                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[6]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[6]~6                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[7]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[7]~7                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramData[7]                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramData[7]~7                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramNCs                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                   ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramNCs                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                   ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramNOe                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramNOe                       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramNOe                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramNOe                       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramNWe                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramNWe                       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramNWe                       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramNWe                       ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[0]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[0]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[0]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[0]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[1]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[1]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[1]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[1]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[2]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[2]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[2]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[2]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[3]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[3]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[3]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[3]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[4]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[4]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[4]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[4]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[5]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[5]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[5]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[5]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[6]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[6]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[6]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[6]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[7]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[7]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sramlData[7]                  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|sramlData[7]                  ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[0]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[0]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[0]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[0]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[1]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[1]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[1]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[1]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[2]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[2]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[2]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[2]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[3]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[3]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[3]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[3]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[4]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[4]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[4]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[4]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[5]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[5]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[5]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[5]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[6]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[6]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|startIndex[6]                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fourFuncCalc_stated:ffc|startIndex[6]                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[0]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[0]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[0]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[0]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[1]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[1]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[1]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[1]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[2]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[2]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[2]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[2]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[3]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[3]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[3]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[3]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[4]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[4]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[4]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[4]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[5]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[5]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[5]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[5]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[6]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[6]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[6]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[6]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[7]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[7]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[7]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[7]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[8]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[8]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[8]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[8]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[9]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[9]                                                 ; N/A                                                                                                                                                            ;
; fourFuncCalc_stated:ffc|sw[9]                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; SW[9]                                                 ; N/A                                                                                                                                                            ;
; slowClock:clock3Hz|outClock                           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; slowClock:clock3Hz|outClock                           ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|gnd                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~GND                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
; fourFuncCalc|vcc                                      ; post-fitting  ; connected ; sld_signaltap:fourFuncCalc ; post-synthesis    ; sld_signaltap:fourFuncCalc|~VCC                       ; N/A                                                                                                                                                            ;
+-------------------------------------------------------+---------------+-----------+----------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Wed Oct 28 00:14:40 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fourFuncCalc -c fourFuncCalc_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file sram256x8testbench.v
    Info (12023): Found entity 1: testBench
    Info (12023): Found entity 2: tester
Info (12021): Found 1 design units, including 1 entities, in source file sram256x8.v
    Info (12023): Found entity 1: sram256x8
Info (12021): Found 1 design units, including 1 entities, in source file fourfunccalc_top.v
    Info (12023): Found entity 1: fourFuncCalc_top
Info (12021): Found 1 design units, including 1 entities, in source file slowclock.v
    Info (12023): Found entity 1: slowClock
Info (12021): Found 2 design units, including 2 entities, in source file fourfunccalc_testbench.v
    Info (12023): Found entity 1: fourFuncCalc_testbench
    Info (12023): Found entity 2: ffcTester
Info (12021): Found 2 design units, including 2 entities, in source file fourfunccalc_stated.v
    Info (12023): Found entity 1: fourFuncCalc_stated
    Info (12023): Found entity 2: fourFuncCalc_stated_testbench
Info (12021): Found 3 design units, including 3 entities, in source file seg7control.v
    Info (12023): Found entity 1: seg7Control
    Info (12023): Found entity 2: seg7
    Info (12023): Found entity 3: seg7Control_testbench
Info (12127): Elaborating entity "fourFuncCalc_top" for the top level hierarchy
Info (12128): Elaborating entity "slowClock" for hierarchy "slowClock:clock3Hz"
Info (12128): Elaborating entity "fourFuncCalc_stated" for hierarchy "fourFuncCalc_stated:ffc"
Warning (10230): Verilog HDL assignment warning at fourFuncCalc_stated.v(147): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fourFuncCalc_stated.v(157): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fourFuncCalc_stated.v(166): truncated value with size 32 to match size of target (8)
Info (10018): Can't recognize finite state machine "nextState" because it has a complex reset state
Info (12128): Elaborating entity "sram256x8" for hierarchy "fourFuncCalc_stated:ffc|sram256x8:sram"
Info (12128): Elaborating entity "seg7Control" for hierarchy "fourFuncCalc_stated:ffc|seg7Control:seg7"
Warning (10230): Verilog HDL assignment warning at seg7Control.v(23): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at seg7Control.v(24): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at seg7Control.v(25): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at seg7Control.v(30): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at seg7Control.v(31): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at seg7Control.v(32): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "seg7" for hierarchy "fourFuncCalc_stated:ffc|seg7Control:seg7|seg7:s0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5884.tdf
    Info (12023): Found entity 1: altsyncram_5884
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf
    Info (12023): Found entity 1: cntr_pai
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "fourFuncCalc"
Warning (276027): Inferred dual-clock RAM node "fourFuncCalc_stated:ffc|sram256x8:sram|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fourFuncCalc_stated:ffc|sram256x8:sram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|seg7Control:seg7|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fourFuncCalc_stated:ffc|Div0"
Info (12130): Elaborated megafunction instantiation "fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fourFuncCalc_stated:ffc|sram256x8:sram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mk1.tdf
    Info (12023): Found entity 1: altsyncram_7mk1
Info (12130): Elaborated megafunction instantiation "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info (12023): Found entity 1: lpm_divide_42m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf
    Info (12023): Found entity 1: alt_u_div_kse
Info (12130): Elaborated megafunction instantiation "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf
    Info (12023): Found entity 1: alt_u_div_0te
Info (12130): Elaborated megafunction instantiation "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf
    Info (12023): Found entity 1: alt_u_div_82f
Info (12130): Elaborated megafunction instantiation "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1"
Info (12133): Instantiated megafunction "fourFuncCalc_stated:ffc|seg7Control:seg7|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Info (12130): Elaborated megafunction instantiation "fourFuncCalc_stated:ffc|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "fourFuncCalc_stated:ffc|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf
    Info (12023): Found entity 1: lpm_divide_c2m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te
Info (12130): Elaborated megafunction instantiation "fourFuncCalc_stated:ffc|lpm_divide:Div0"
Info (12133): Instantiated megafunction "fourFuncCalc_stated:ffc|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf
    Info (12023): Found entity 1: lpm_divide_9am
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[0]" to the node "pre_syn.bp.ffc_sramData_0_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[1]" to the node "pre_syn.bp.ffc_sramData_1_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[2]" to the node "pre_syn.bp.ffc_sramData_2_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[3]" to the node "pre_syn.bp.ffc_sramData_3_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[4]" to the node "pre_syn.bp.ffc_sramData_4_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[5]" to the node "pre_syn.bp.ffc_sramData_5_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[6]" to the node "pre_syn.bp.ffc_sramData_6_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "fourFuncCalc_stated:ffc|sramData[7]" to the node "pre_syn.bp.ffc_sramData_7_" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[0]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[1]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[2]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[3]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[4]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[5]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[6]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "fourFuncCalc_stated:ffc|sramData[7]" to the node "fourFuncCalc_stated:ffc|sram256x8:sram|mem.data_a[7]" into an OR gate
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN" is converted into an equivalent circuit using register "fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN~_emulated" and latch "fourFuncCalc_stated:ffc|nextState.COMPUTE_RUN~1"
    Warning (13310): Register "fourFuncCalc_stated:ffc|nextState.DISPLAY" is converted into an equivalent circuit using register "fourFuncCalc_stated:ffc|nextState.DISPLAY~_emulated" and latch "fourFuncCalc_stated:ffc|nextState.DISPLAY~1"
    Warning (13310): Register "fourFuncCalc_stated:ffc|nextState.IDLE" is converted into an equivalent circuit using register "fourFuncCalc_stated:ffc|nextState.IDLE~_emulated" and latch "fourFuncCalc_stated:ffc|nextState.IDLE~1"
    Warning (13310): Register "fourFuncCalc_stated:ffc|nextState.START_RUN" is converted into an equivalent circuit using register "fourFuncCalc_stated:ffc|nextState.START_RUN~_emulated" and latch "fourFuncCalc_stated:ffc|nextState.START_RUN~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "fourFuncCalc" to 349 of its 373 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3674 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3423 logic cells
    Info (21064): Implemented 178 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 712 megabytes
    Info: Processing ended: Wed Oct 28 00:14:52 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Philip David/Documents/School/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg.


