;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	SLT 270, 60
	JMZ 630, 8
	JMN 9, 22
	SLT 30, 9
	CMP 307, <51
	CMP 307, <51
	CMP 307, <51
	CMP 307, <51
	JMZ 630, 8
	JMP -207, @-126
	MOV -7, <-20
	MOV -7, <-20
	SUB 210, 0
	CMP @127, 101
	MOV -7, <-20
	MOV -7, <-20
	JMP -7, @-20
	SLT 30, 9
	SUB 210, @0
	JMZ 630, 8
	JMZ 630, 8
	MOV -7, <-20
	JMZ 630, 8
	MOV -7, <-20
	SUB @127, 106
	SUB @0, @1
	SUB #72, @201
	SUB -97, <-20
	SUB #7, -1
	MOV -97, <-20
	MOV 30, @5
	SUB @0, @2
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	SPL 0, <402
	SUB 170, <10
	JMP @300, 90
	SPL 2, <400
	SPL 0, <402
	SUB @0, @2
	SUB @0, @2
	SPL 0, <402
	SPL 0, <402
	JMZ -97, @-20
