# RISC-V
5 stage pipelined CPU designed in Computer Architecture class using Altera Cyclone V FPGA and Quartus. Only major .v files are included
