{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@173:183@HdlStmAssign", "  wire    [95:0]  rx_data_open_s;\n  wire            cpll_locked_s;\n\n  // pll\n\n  assign up_rx_pll_locked = (up_rx_sys_clk_sel == 2'd3) ? qpll2ch_locked : cpll_locked_s;\n  assign up_tx_pll_locked = (up_tx_sys_clk_sel == 2'd3) ? qpll2ch_locked : cpll_locked_s;\n\n  // drp access\n\n  assign up_es_rdata = up_es_rdata_int;\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@174:184", "  wire            cpll_locked_s;\n\n  // pll\n\n  assign up_rx_pll_locked = (up_rx_sys_clk_sel == 2'd3) ? qpll2ch_locked : cpll_locked_s;\n  assign up_tx_pll_locked = (up_tx_sys_clk_sel == 2'd3) ? qpll2ch_locked : cpll_locked_s;\n\n  // drp access\n\n  assign up_es_rdata = up_es_rdata_int;\n  assign up_es_ready = up_es_ready_int;\n"]], "Diff Content": {"Delete": [[178, "  assign up_rx_pll_locked = (up_rx_sys_clk_sel == 2'd3) ? qpll2ch_locked : cpll_locked_s;\n"]], "Add": []}}