plane	,	V_63
CFG_SWAPRB	,	V_151
spin_lock_init	,	F_84
drm_vblank_put	,	F_16
para1	,	V_188
armada_regs	,	V_3
writel_relaxed	,	F_3
CFG_PDWN32x32	,	V_163
stride	,	V_167
CFG_ARBFAST_ENA	,	V_226
armada_reg_queue_mod	,	F_10
CFG_GRA_HSMOOTH	,	V_144
pixel_format	,	V_208
dev	,	V_47
CFG_PALETTE_ENA	,	V_148
armada_private	,	V_69
SRAM_HWC32_RAM1	,	V_171
drm_vblank_pre_modeset	,	F_51
SRAM_HWC32_RAM2	,	V_176
height	,	V_169
ARRAY_SIZE	,	F_79
CFG_CSC_RGB_STUDIO	,	V_119
"graphics underflow on crtc %u\n"	,	L_4
armada_drm_crtc_enable_irq	,	F_46
spu_v_porch	,	V_90
armada_reg_queue_end	,	F_24
DRM_MODE_DPMS_OFF	,	V_159
dcrtc	,	V_2
armada_crtc_helper_funcs	,	V_228
node	,	V_84
page_flip_flags	,	V_207
size	,	V_200
LCD_SPU_IRQ_ISR	,	V_113
spu_iopad_ctrl	,	V_157
GFP_KERNEL	,	V_56
rm	,	V_124
drm_vblank_post_modeset	,	F_55
drm_plane	,	V_62
LCD_SPU_ADV_REG	,	V_94
GRA_FRAME_IRQ0	,	V_88
hdisplay	,	V_120
armada_drm_crtc_destroy	,	F_71
armada_drm_crtc_cursor_set	,	F_64
armada_drm_crtc_irq	,	F_36
list_del_init	,	F_40
bm	,	V_126
armada_drm_crtc_page_flip	,	F_75
mutex_unlock	,	F_69
CFG_HWC_1BITMOD	,	V_106
min	,	F_62
dev_addr	,	V_40
EBUSY	,	V_52
drm_framebuffer_unreference	,	F_22
drm_crtc	,	V_57
LCD_SPU_H_PORCH	,	V_142
interlaced	,	V_31
drm_vblank_get	,	F_12
old_fb	,	V_54
disable_plane	,	V_65
LCD_SPU_HWC_HPXL_VLN	,	V_104
b	,	V_60
stat	,	V_76
drm_framebuffer_reference	,	F_49
drm_vblank_off	,	F_26
e	,	V_78
g	,	V_59
h	,	V_186
uint32_t	,	T_2
i	,	V_39
has_spu_adv_reg	,	V_73
regs	,	V_4
armada_drm_crtc_complete_frame_work	,	F_17
ENOENT	,	V_198
"V: %d %d %d %d tm %d bm %d\n"	,	L_6
armada_crtc_funcs	,	V_227
n	,	V_79
yoff	,	V_184
drm_gem_object_unreference_unlocked	,	F_66
p	,	V_172
r	,	V_58
s	,	V_183
dumb_ctrl	,	V_10
max_t	,	F_63
armada_drm_csc_yuv_enum_list	,	V_214
v	,	V_89
w	,	V_181
mutex_lock	,	F_67
x	,	V_29
y	,	V_30
tm	,	V_125
armada_drm_crtc_disable_irq	,	F_42
armada_drm_vblank_off	,	F_25
LCD_SPU_GRA_HPXL_VLN	,	V_140
ERR_PTR	,	F_83
armada_vbl_event	,	V_77
irq_lock	,	V_83
CFG_HWC_1BITENA	,	V_107
drm_crtc_cleanup	,	F_72
__iomem	,	T_1
armada_drm_crtc_finish_fb	,	F_21
armada_drm_crtc_cursor_tran	,	F_60
DUMB_MASK	,	V_14
fmt	,	V_145
drm_fb_obj	,	F_7
INIT_LIST_HEAD	,	F_85
CFG_SWAPUV	,	V_152
xscr	,	V_180
reg	,	V_6
armada_drm_crtc_load_lut	,	F_57
variant	,	V_72
priv	,	V_70
DUMB_FRAMEDONE	,	V_99
CFG_HWC_ENA	,	V_105
CFG_YUV2RGB	,	V_154
ret	,	V_48
"failed to allocate Armada crtc\n"	,	L_11
res	,	V_217
drm_display_mode	,	V_67
drm_object_attach_property	,	F_89
DRM_MODE_FLAG_NHSYNC	,	V_22
adj	,	V_68
drm_crtc_init	,	F_87
update_data	,	V_203
spu_v_h_total	,	V_92
armada_drm_crtc_calc_fb	,	F_6
spin_unlock_irqrestore	,	F_15
armada_overlay_plane_create	,	F_90
readl_relaxed	,	F_2
DRM_ERROR	,	F_13
addr_odd	,	V_37
fb	,	V_28
idx	,	V_61
DRM_MODE_DPMS_ON	,	V_66
spu_adv_reg	,	V_98
cursor_update	,	V_100
drm_property	,	V_209
fn	,	V_85
"buffer is too small\n"	,	L_7
update	,	V_202
CFG_PDWN256x24	,	V_161
CFG_CSB_256x32	,	V_192
armada_gem_object	,	V_32
crtc_hsync_end	,	V_131
armada_drm_crtc_gamma_set	,	F_29
"CSC_YUV"	,	L_8
kzalloc	,	F_82
kmalloc	,	F_23
LCD_SPU_SRAM_PARA1	,	V_137
CSC_AUTO	,	V_122
armada_drm_crtc_cursor_update	,	F_61
LCD_SPU_SRAM_PARA0	,	V_223
drm_fb_to_armada_fb	,	F_53
mask	,	V_9
"pitch %u x %d y %d bpp %d\n"	,	L_1
vdisplay	,	V_121
crtc_vsync_end	,	V_135
DRM_MODE_FLAG_NCSYNC	,	V_20
frame_wait	,	V_110
CFG_GRA_FTOGGLE	,	V_149
spin_unlock	,	F_43
clk_disable_unprepare	,	F_74
dev_private	,	V_71
wait_event	,	F_50
DUMB24_RGB888_0	,	V_15
obj	,	V_33
GRA_FF_UNDERFLOW	,	V_81
crtc_init	,	V_225
CFG_GRAFORMAT	,	V_150
base	,	V_7
armada_drm_crtc_create_properties	,	F_77
cfg_dumb_ctrl	,	V_11
ENOMEM	,	V_197
mod	,	V_146
DRM_MODE_FLAG_INTERLACE	,	V_74
VSYNC_IRQ	,	V_82
uint64_t	,	T_5
DUMB_FRAMEDONE_ENA	,	V_109
crtc_hdisplay	,	V_129
bits_per_pixel	,	V_36
drm_device	,	V_46
CFG_CSC_YUV_CCIR709	,	V_116
init_waitqueue_head	,	F_86
"failed to acquire vblank counter\n"	,	L_2
CFG_SWAPYU	,	V_153
dpms_blanked	,	F_5
event_lock	,	V_50
armada_drm_crtc_calculate_csc	,	F_47
csc_yuv_mode	,	V_114
property	,	V_210
pitch	,	V_34
update_csc	,	V_211
dpms	,	V_12
DRM_DEBUG_DRIVER	,	F_8
val	,	V_8
armada_drm_crtc_cursor_move	,	F_70
clk	,	V_205
list_for_each_entry_safe	,	F_39
armada_drm_crtc_mode_set	,	F_48
CFG_VSCALE_LN_EN	,	V_218
work	,	V_45
armada_drm_crtc_prepare	,	F_33
CFG_PDWN16x66	,	V_164
handle	,	V_195
CFG_PDWN256x32	,	V_160
crtc_vdisplay	,	V_133
crtc	,	V_17
ADV_VSYNC_L_OFF	,	V_95
yscr	,	V_185
GRA_FRAME_IRQ	,	V_87
"H: %d %d %d %d lm %d rm %d\n"	,	L_5
force	,	V_55
armada_drm_crtc_dpms	,	F_31
LCD_SPU_V_PORCH	,	V_91
LCD_SPU_GRA_OVSA_HPXL_VLN	,	V_224
CFG_420	,	V_147
SRAM_HWC32_TRAN	,	V_177
frame_work	,	V_51
drm_to_armada_crtc	,	F_32
LCD_SPU_V_H_ACTIVE	,	V_139
"CSC_RGB"	,	L_9
kfree	,	F_20
ADV_VSYNC_H_OFF	,	V_96
CFG_DUMB_ENA	,	V_13
armada_frame_work	,	V_44
armada_drm_crtc_mode_fixup	,	F_35
flags	,	V_19
CFG_IOPAD_DUMB24	,	V_219
crtc_vtotal	,	V_134
drm_crtc_helper_add	,	F_88
file	,	V_194
drm_handle_vblank	,	F_37
drm_property_create_enum	,	F_78
u16	,	T_3
event	,	V_53
spin_unlock_irq	,	F_28
crtc_hsync_start	,	V_128
__armada_drm_queue_unref_work	,	F_19
drm_gem_object_unreference	,	F_68
devm_request_and_ioremap	,	F_81
armada_drm_crtc_queue_frame_work	,	F_11
cursor_hw_pos	,	V_101
csc_rgb_mode	,	V_117
EFAULT	,	V_204
CFG_GRA_FMT	,	F_52
drm_send_vblank_event	,	F_18
addr_even	,	V_38
armada_gem_object_lookup	,	F_65
LCD_SPU_BLANKCOLOR	,	V_222
EINVAL	,	V_199
crtc_vsync_start	,	V_132
DRM_MODE_FLAG_NVSYNC	,	V_24
width	,	V_168
armada_drm_crtc_update	,	F_4
SRAM_WRITE	,	V_174
lm	,	V_123
LCD_SPU_SRAM_CTRL	,	V_175
data	,	V_86
CFG_INV_HSYNC	,	V_23
num	,	V_49
wake_up	,	F_44
LCD_SPU_IRQ_ENA	,	V_112
armada_drm_crtc_commit	,	F_34
cursor_y	,	V_190
cursor_hw_sz	,	V_103
mode	,	V_18
cursor_w	,	V_182
cursor_x	,	V_189
armada_drm_csc_rgb_enum_list	,	V_215
LCD_SPU_GZM_HPXL_VLN	,	V_141
CLEAN_SPU_IRQ_ISR	,	V_220
armada_drm_crtc_set_property	,	F_76
u32	,	T_4
LCD_SPU_IOPAD_CONTROL	,	V_158
pitches	,	V_35
spin_lock_irq	,	F_27
armada_drm_crtc_disable	,	F_58
vbl_list	,	V_221
pix	,	V_166
LCD_SPU_DUMB_CTRL	,	V_26
LCD_CFG_SCLK_DIV	,	V_138
LCD_SPU_HWC_OVSA_HPXL_VLN	,	V_102
offset	,	V_5
armada_updatel	,	F_41
drm_pending_vblank_event	,	V_206
resource	,	V_216
crtc_htotal	,	V_130
DUMB_BLANK	,	V_16
csc_rgb_prop	,	V_213
CFG_PDWN32x66	,	V_165
armada_reg_queue_set	,	F_9
cursor_obj	,	V_191
LCD_SPU_DMA_CTRL0	,	V_108
spin_lock_irqsave	,	F_14
CFG_GRA_ENA	,	V_143
struct_mutex	,	V_201
LCD_SPU_DMA_CTRL1	,	V_156
armada_drm_crtc_mode_set_base	,	F_56
CFG_PDWN64x66	,	V_136
CFG_INV_CSYNC	,	V_21
CFG_VSYNC_INV	,	V_155
ENXIO	,	V_196
DMA_FF_UNDERFLOW	,	V_80
armada_drm_crtc_update_regs	,	F_1
armada_crtc	,	V_1
CFG_INV_VSYNC	,	V_25
drm_framebuffer	,	V_27
crtc_compute_clock	,	V_75
xoff	,	V_179
ADV_VSYNCOFFEN	,	V_97
LCD_SPUT_V_H_TOTAL	,	V_93
reload	,	V_178
CSC_YUV_CCIR709	,	V_115
csc_yuv_prop	,	V_212
spin_lock	,	F_38
irq_ena	,	V_111
CFG_GRA_MOD	,	F_54
addr	,	V_170
armada_drm_crtc_create	,	F_80
CFG_PDWN256x8	,	V_162
LCD_CFG_GRA_START_ADDR1	,	V_42
LCD_CFG_GRA_START_ADDR0	,	V_41
CSC_RGB_STUDIO	,	V_118
"failed to ioremap register\n"	,	L_10
cursor_h	,	V_187
writel	,	F_45
armada_drm_crtc_gamma_get	,	F_30
"video underflow on crtc %u\n"	,	L_3
armada_load_cursor_argb	,	F_59
LCD_CFG_GRA_PITCH	,	V_43
LCD_SPU_SRAM_WRDAT	,	V_173
sclk	,	V_127
drm_file	,	V_193
funcs	,	V_64
IS_ERR	,	F_73
