\makeglossaries

\newacronym{pf-sfe}{PF-SFE}{Private-Function SFE}
\newacronym{sfe}{SFE}{Secure Function Evaluation}
\newacronym{gc}{GC}{Garbled Circuit}
\newacronym{oram}{ORAM}{Oblivious Random-Access Machine}
\newacronym{ff}{FF}{Flip-Flop}
\newacronym{mux}{MUX}{Multiplexer}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newacronym{aes}{AES}{Advanced Encryption Standard}
\newacronym{hls}{HLS}{High-Level Synthesis}
\newacronym{aes-ni}{AES-NI}{AES New Instructions}
\newacronym{bmr}{BMR}{Beaver-Micali-Rogoway}
\newacronym{gmw}{GMW}{Goldreich-Micali-Wigderson}
\newacronym{cisc}{CISC}{Complex Instruction Set Computing}
\newacronym{risc}{RISC}{Reduced Instruction Set Computing}
\newacronym{alu}{ALU}{Arithmetic Logic Unit}
\newacronym{utm}{UTM}{Universal Turing Machine}
\newacronym{uc}{UC}{Universal Circuit}
\newacronym{ip}{IP}{intellectual property}
\newacronym{fpga}{FPGA}{Field-Programmable Gate Array}
\newacronym{psi}{PSI}{Private Set Intersection}
\newacronym{cpu}{CPU}{Central Processing Uni}
\newacronym{rsa}{RSA}{Rivest-Shamir-Adleman}
\newacronym{sha}{SHA}{Secure Hash Algorithm}
\newacronym{hbc}{HBC}{Honest-But-Curious}
\newacronym{ot}{OT}{Oblivious Transfer}
\newacronym{cl}{CL}{Combinational Logic}
\newacronym{d-ff}{D-FF}{Data Flip-Flop}
\newacronym{pal}{PAL}{Programmable Array Logic}
\newacronym{asic}{ASIC}{Application-Specific Integrated Circuits}
\newacronym{vhdl}{VHDL}{VHSIC Hardware Description Language}
\newacronym{vhsic}{VHSIC}{Very High Speed Integrated Circuit}
\newacronym{ha}{HA}{Half Adder}
\newacronym{fa}{FA}{Full Adder}
\newacronym{isa}{ISA}{Instruction Set Architecture}
\newacronym{dm}{DM}{Data Memory}
\newacronym{im}{IM}{Instruction Memory}
\newacronym{ram}{RAM}{Random Access Memory}
\newacronym{rom}{ROM}{Read-Only Memory}
\newacronym{pc}{PC}{Program Counter}
\newacronym{sscd}{SSCD}{Simple Sequential Circuit Description}
\newacronym{scd}{SCD}{Simple Circuit Description}
\newacronym{gt}{GT}{Garbled Tables}
\newacronym{gtd}{GTD}{Garbled Tables Difference}
\newacronym{mfe}{MFE}{Memory Footprint Efficiency}
\newacronym{cbmc}{CBMC}{ANSI-C Bounded Model Checking}
\newacronym{gpu}{GPU}{Graphics Processing Unit}
\newacronym{dc}{DC}{Design Compiler}
\newacronym{tg}{TG}{TinyGarble}
\newacronym{ansi}{ANSI}{American National Standards Institute}
\newacronym{cordic}{CORDIC}{Coordinate Rotation Digital Computer}
\newacronym{lsb}{LSB}{Least Significant Bit}
\newacronym{msb}{MSB}{Most Significant Bit}
\newacronym{knn}{KNN}{K-Nearest Neighbors}
\newacronym{api}{API}{Application Program Interface}
\newacronym{ise}{ISE}{Integrated Synthesis Environment}
\newacronym{sfdl}{SFDL}{Secure Function Definition Language}
\newacronym{shdl}{SHDL}{Secure Hardware Description Language}

\newglossaryentry{arm}
{
  name=ARM,
  description={short for Advanced RISC Machine; is a family of RISC architectures for processors}
}
\newglossaryentry{mips}
{
  name=MIPS,
  description={short for Microprocessor without Interlocked Pipeline Stages; is a family of RISC architectures for processors}
}
\newglossaryentry{tinygarble}
{
  name=TinyGarble,
  description={is a framework introduced in this thesis for two-party secure function evaluation using Yao's garbled circuit protocol}
}
\newglossaryentry{arm2gc}
{
  name=ARM2GC,
  description={is a framework introduced in this thesis for high-level two-party secure function evaluation using Yao's garbled circuit protocol.}
}
\newglossaryentry{skipgate}
{
  name=SkipGate,
  description={is an algorithm introduced in this thesis for Yao's garbled circuit protocol to reduce the cost of evaluating sequential circuit.}
}

\newglossaryentry{pcf}
{
  name=PCF,
  description={short for Portable Circuit Format, is a framework introduced in \cite{kreuter2013pcf} for high-level two-party secure function evaluation using Yao's garbled circuit protocol.}
}
\newglossaryentry{frigate}
{
  name=Frigate,
  description={is a framework introduced in \cite{mood2016frigate} for high-level two-party secure function evaluation using Yao's garbled circuit protocol.}
}
