C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\synlog\report\LCD_Controller_System_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.LCD_Controller_System  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\LCD_Controller_System.vm   -freq 100.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\designer\LCD_Controller_System\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\synwork\LCD_Controller_System_prem.srd  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\LCD_Controller_System.sap  -otap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\LCD_Controller_System.tap  -omap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\LCD_Controller_System.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\LCD_Controller_System.sap  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\syntmp\LCD_Controller_System.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\LCD_Controller_System.srm  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\  -prjname  LCD_Controller_System_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\synthesis\synlog\LCD_Controller_System_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\LCD_Controller_System_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.LCD_Controller_System -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\LCD_Controller_System.vm -freq 100.000 -tcl ..\..\designer\LCD_Controller_System\synthesis.fdc ..\synwork\LCD_Controller_System_prem.srd -sap ..\LCD_Controller_System.sap -otap ..\LCD_Controller_System.tap -omap ..\LCD_Controller_System.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\LCD_Controller_System.sap -ologparam LCD_Controller_System.plg -osyn ..\LCD_Controller_System.srm -prjdir ..\ -prjname LCD_Controller_System_syn -log ..\synlog\LCD_Controller_System_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1572316339|size:3345|exec:0|csum:
file:..\LCD_Controller_System.vm|io:o|time:1572325452|size:66799|exec:0|csum:
file:..\..\designer\LCD_Controller_System\synthesis.fdc|io:i|time:1572325444|size:54|exec:0|csum:BB98D3CD2AFFFE16CEC79F1AEE20416D
file:..\synwork\LCD_Controller_System_prem.srd|io:i|time:1572325450|size:48031|exec:0|csum:561676E5FB8E29537DF5062724DBF33F
file:..\LCD_Controller_System.sap|io:o|time:1572325450|size:2156|exec:0|csum:
file:..\LCD_Controller_System.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\LCD_Controller_System.map|io:o|time:1572325452|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\LCD_Controller_System.sap|io:o|time:1572325450|size:2156|exec:0|csum:
file:LCD_Controller_System.plg|io:o|time:1572325452|size:1607|exec:0|csum:
file:..\LCD_Controller_System.srm|io:o|time:1572325451|size:8816|exec:0|csum:
file:..\synlog\LCD_Controller_System_fpga_mapper.srr|io:o|time:1572325452|size:50218|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
