;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, @-420
	SLT 300, 90
	SLT 300, 90
	CMP #0, -2
	ADD 300, 90
	SUB @117, 100
	SLT 121, 1
	SLT 300, 90
	SPL -0, <-22
	CMP -7, @-420
	SLT 300, 90
	SLT 300, 90
	SUB -0, 900
	SPL -0, <-22
	SPL 0, -2
	DJN -1, @-20
	SUB #0, -2
	CMP @117, 100
	CMP 12, @10
	SUB @117, 100
	SUB #0, -2
	CMP @117, 100
	SUB #71, @200
	SUB #0, -2
	CMP 12, @10
	ADD 309, -60
	CMP @110, 100
	SUB @117, 100
	SUB @117, 100
	SUB 300, 90
	ADD 270, 1
	SPL -0, 900
	SUB -7, @-420
	ADD 210, 60
	ADD 270, 1
	SUB #71, @200
	ADD 210, 60
	SUB @117, 100
	MOV -1, <-20
	MOV -7, <-20
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	JMP @12, #201
	CMP -7, <-420
	ADD 3, @221
	SUB #72, @200
	JMP @12, #200
	ADD -700, -10
	ADD 270, 60
	SUB #71, @201
	SPL -0, 900
	JMP @30, 200
	JMP @30, 201
	SPL -10, <-20
	SPL -0, 900
	SPL 40, #-120
	SUB #71, @200
