// Seed: 1273935282
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1 = 1;
  logic id_2;
  logic id_3;
  logic id_4;
  type_8(
      id_2, id_1, 1, 1
  );
endmodule
