{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 00:25:57 2010 " "Info: Processing started: Sun Dec 19 00:25:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-arq_seg7 " "Info: Found design unit 1: seg7-arq_seg7" {  } { { "seg7.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/seg7.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/seg7.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq_fulladder " "Info: Found design unit 1: fulladder-arq_fulladder" {  } { { "fulladder.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/fulladder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Info: Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/fulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somasub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file somasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somasub-arq_somasub " "Info: Found design unit 1: somasub-arq_somasub" {  } { { "somasub.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/somasub.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somasub " "Info: Found entity 1: somasub" {  } { { "somasub.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/somasub.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_ula " "Info: Found design unit 1: ula-arq_ula" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/ula.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste-arq_teste " "Info: Found design unit 1: teste-arq_teste" {  } { { "teste.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/teste.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 teste " "Info: Found entity 1: teste" {  } { { "teste.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/teste.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_81.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplexador_81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_81-arq_multiplexador_81 " "Info: Found design unit 1: multiplexador_81-arq_multiplexador_81" {  } { { "multiplexador_81.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_81.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_81 " "Info: Found entity 1: multiplexador_81" {  } { { "multiplexador_81.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_81.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_21.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplexador_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_21-arq_multiplexador_21 " "Info: Found design unit 1: multiplexador_21-arq_multiplexador_21" {  } { { "multiplexador_21.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_21.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_21 " "Info: Found entity 1: multiplexador_21" {  } { { "multiplexador_21.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/multiplexador_21.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deslocad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocad-arq_deslocad " "Info: Found design unit 1: deslocad-arq_deslocad" {  } { { "deslocad.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocad.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deslocad " "Info: Found entity 1: deslocad" {  } { { "deslocad.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocae.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deslocae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocae-arq_deslocae " "Info: Found design unit 1: deslocae-arq_deslocae" {  } { { "deslocae.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocae.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deslocae " "Info: Found entity 1: deslocae" {  } { { "deslocae.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/deslocae.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifica.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file verifica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verifica-arq_verifica " "Info: Found design unit 1: verifica-arq_verifica" {  } { { "verifica.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 verifica " "Info: Found entity 1: verifica" {  } { { "verifica.vhd" "" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "verifica " "Info: Elaborating entity \"verifica\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 0 " "Warning: Ignored assignment(s) for \"s\[0\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 1 " "Warning: Ignored assignment(s) for \"s\[1\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 2 " "Warning: Ignored assignment(s) for \"s\[2\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 3 " "Warning: Ignored assignment(s) for \"s\[3\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 4 " "Warning: Ignored assignment(s) for \"s\[4\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 5 " "Warning: Ignored assignment(s) for \"s\[5\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 6 " "Warning: Ignored assignment(s) for \"s\[6\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 7 " "Warning: Ignored assignment(s) for \"s\[7\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 8 " "Warning: Ignored assignment(s) for \"s\[8\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 9 " "Warning: Ignored assignment(s) for \"s\[9\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 10 " "Warning: Ignored assignment(s) for \"s\[10\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 11 " "Warning: Ignored assignment(s) for \"s\[11\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 12 " "Warning: Ignored assignment(s) for \"s\[12\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 13 " "Warning: Ignored assignment(s) for \"s\[13\]\" because \"s\" is not a bus or array" {  } { { "verifica.vhd" "s" { Text "D:/UFPEL/Circuitos Digitais/Projetos/ULA/verifica.vhd" 6 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Info: Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 00:26:00 2010 " "Info: Processing ended: Sun Dec 19 00:26:00 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
