{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543271818785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:36:58 2018 " "Processing started: Mon Nov 26 17:36:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543271818786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271818786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rocketchip --do_report_timing " "Command: quartus_sta rocketchip --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271818786 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1543271818816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271819076 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271819128 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271819128 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271819128 ""}
{ "Info" "ISTA_SDC_FOUND" "rocketchip.sdc " "Reading SDC File: 'rocketchip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828784 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828840 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543271828896 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543271828902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543271828926 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.654 " "Worst-case setup slack is -0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654            -117.543 clk  " "   -0.654            -117.543 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 clk  " "    0.059               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.581 " "Worst-case minimum pulse width slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 clk  " "    0.581               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828946 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.654 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.654" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828969 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.654 (VIOLATED) " "Path #1: Setup slack is -0.654 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : D_E_Register:__module6__\|reg1171\[9\] " "From Node    : D_E_Register:__module6__\|reg1171\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : E_M_Register:__module8__\|reg1866\[0\] " "To Node      : E_M_Register:__module8__\|reg1866\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.370      4.370  R                    clock network delay " "     4.370      4.370  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.370      0.000                       D_E_Register:__module6__\|reg1171\[9\] " "     4.370      0.000                       D_E_Register:__module6__\|reg1171\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.587      0.217 RR  uTco              __module6__\|reg1171\[9\]\|q " "     4.587      0.217 RR  uTco              __module6__\|reg1171\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.715      0.128 RR  CELL  High Speed  D_E_Register:__module6__\|reg1171\[9\]~la_lab/laboutb\[10\] " "     4.715      0.128 RR  CELL  High Speed  D_E_Register:__module6__\|reg1171\[9\]~la_lab/laboutb\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.233      0.518 RR    IC  High Speed  __module7__\|LessThan1~2\|dataa " "     5.233      0.518 RR    IC  High Speed  __module7__\|LessThan1~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.490      0.257 RR  CELL  High Speed  __module7__\|LessThan1~2\|combout " "     5.490      0.257 RR  CELL  High Speed  __module7__\|LessThan1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.496      0.006 RR  CELL  High Speed  Execute:__module7__\|LessThan1~2~la_mlab/laboutt\[18\] " "     5.496      0.006 RR  CELL  High Speed  Execute:__module7__\|LessThan1~2~la_mlab/laboutt\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.689      0.193 RR    IC  High Speed  __module7__\|LessThan1~11\|datad " "     5.689      0.193 RR    IC  High Speed  __module7__\|LessThan1~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.859      0.170 RF  CELL  High Speed  __module7__\|LessThan1~11\|combout " "     5.859      0.170 RF  CELL  High Speed  __module7__\|LessThan1~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.864      0.005 FF  CELL  High Speed  Execute:__module7__\|LessThan1~11~la_mlab/laboutb\[4\] " "     5.864      0.005 FF  CELL  High Speed  Execute:__module7__\|LessThan1~11~la_mlab/laboutb\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.124      0.260 FF    IC  High Speed  __module7__\|LessThan1~14\|datac " "     6.124      0.260 FF    IC  High Speed  __module7__\|LessThan1~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.278      0.154 FR  CELL  High Speed  __module7__\|LessThan1~14\|combout " "     6.278      0.154 FR  CELL  High Speed  __module7__\|LessThan1~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.282      0.004 RR  CELL  High Speed  Execute:__module7__\|LessThan1~14~la_lab/laboutt\[16\] " "     6.282      0.004 RR  CELL  High Speed  Execute:__module7__\|LessThan1~14~la_lab/laboutt\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.455      0.173 RR    IC  High Speed  __module7__\|LessThan1~45\|datab " "     6.455      0.173 RR    IC  High Speed  __module7__\|LessThan1~45\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.721      0.266 RR  CELL  High Speed  __module7__\|LessThan1~45\|combout " "     6.721      0.266 RR  CELL  High Speed  __module7__\|LessThan1~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.726      0.005 RR  CELL  High Speed  Execute:__module7__\|LessThan1~45~la_lab/laboutb\[1\] " "     6.726      0.005 RR  CELL  High Speed  Execute:__module7__\|LessThan1~45~la_lab/laboutb\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.001      0.275 RR    IC  High Speed  __module7__\|Mux63~3\|dataf " "     7.001      0.275 RR    IC  High Speed  __module7__\|Mux63~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.046      0.045 RR  CELL  High Speed  __module7__\|Mux63~3\|combout " "     7.046      0.045 RR  CELL  High Speed  __module7__\|Mux63~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.051      0.005 RR  CELL  High Speed  Execute:__module7__\|Mux63~3~la_lab/laboutt\[11\] " "     7.051      0.005 RR  CELL  High Speed  Execute:__module7__\|Mux63~3~la_lab/laboutt\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.251      0.200 RR    IC  High Speed  __module7__\|Mux63~5\|datae " "     7.251      0.200 RR    IC  High Speed  __module7__\|Mux63~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.125 RF  CELL  High Speed  __module7__\|Mux63~5\|combout " "     7.376      0.125 RF  CELL  High Speed  __module7__\|Mux63~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.380      0.004 FF  CELL  High Speed  Execute:__module7__\|Mux63~5~la_lab/laboutb\[10\] " "     7.380      0.004 FF  CELL  High Speed  Execute:__module7__\|Mux63~5~la_lab/laboutb\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.578      0.198 FF    IC  High Speed  __module7__\|Mux63~9\|datad " "     7.578      0.198 FF    IC  High Speed  __module7__\|Mux63~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.712      0.134 FF  CELL  High Speed  __module7__\|Mux63~9\|combout " "     7.712      0.134 FF  CELL  High Speed  __module7__\|Mux63~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.712      0.000 FF  CELL  High Speed  __module8__\|reg1866\[0\]\|d " "     7.712      0.000 FF  CELL  High Speed  __module8__\|reg1866\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.712      0.000 FF  CELL  High Speed  E_M_Register:__module8__\|reg1866\[0\] " "     7.712      0.000 FF  CELL  High Speed  E_M_Register:__module8__\|reg1866\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.549      4.049  R                    clock network delay " "     6.549      4.049  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.819      0.270                       clock pessimism removed " "     6.819      0.270                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.789     -0.030                       clock uncertainty " "     6.789     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.058      0.269     uTsu              E_M_Register:__module8__\|reg1866\[0\] " "     7.058      0.269     uTsu              E_M_Register:__module8__\|reg1866\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.712 " "Data Arrival Time  :     7.712" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.058 " "Data Required Time :     7.058" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.654 (VIOLATED) " "Slack              :    -0.654 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828969 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828969 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.059 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.059" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.059  " "Path #1: Hold slack is 0.059 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : E_M_Register:__module8__\|reg1913\[4\] " "From Node    : E_M_Register:__module8__\|reg1913\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : M_W_Register:__module11__\|reg2584\[4\] " "To Node      : M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060      4.060  R                    clock network delay " "     4.060      4.060  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060      0.000                       E_M_Register:__module8__\|reg1913\[4\] " "     4.060      0.000                       E_M_Register:__module8__\|reg1913\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.239      0.179 FF  uTco              __module8__\|reg1913\[4\]\|q " "     4.239      0.179 FF  uTco              __module8__\|reg1913\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.557      0.318 FF  CELL  High Speed  __module11__\|reg2584\[4\]\|d " "     4.557      0.318 FF  CELL  High Speed  __module11__\|reg2584\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.557      0.000 FF  CELL  High Speed  M_W_Register:__module11__\|reg2584\[4\] " "     4.557      0.000 FF  CELL  High Speed  M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.386      4.386  R                    clock network delay " "     4.386      4.386  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060     -0.326                       clock pessimism removed " "     4.060     -0.326                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060      0.000                       clock uncertainty " "     4.060      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.498      0.438      uTh              M_W_Register:__module11__\|reg2584\[4\] " "     4.498      0.438      uTh              M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.557 " "Data Arrival Time  :     4.557" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.498 " "Data Required Time :     4.498" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.059  " "Slack              :     0.059 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271828976 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828976 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543271828977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.621 " "Worst-case setup slack is -0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621             -86.089 clk  " "   -0.621             -86.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271828993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271828993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.057 " "Worst-case hold slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 clk  " "    0.057               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.464 " "Worst-case minimum pulse width slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 clk  " "    0.464               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829013 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.621 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.621" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.621 (VIOLATED) " "Path #1: Setup slack is -0.621 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : D_E_Register:__module6__\|reg1171\[3\] " "From Node    : D_E_Register:__module6__\|reg1171\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetch:__module2__\|reg139\[31\] " "To Node      : Fetch:__module2__\|reg139\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.541      4.541  R                    clock network delay " "     4.541      4.541  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.541      0.000                       D_E_Register:__module6__\|reg1171\[3\] " "     4.541      0.000                       D_E_Register:__module6__\|reg1171\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.771      0.230 RR  uTco              __module6__\|reg1171\[3\]\|q " "     4.771      0.230 RR  uTco              __module6__\|reg1171\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.965      0.194 RR  CELL  High Speed  D_E_Register:__module6__\|reg1171\[3\]~la_lab/laboutb\[7\] " "     4.965      0.194 RR  CELL  High Speed  D_E_Register:__module6__\|reg1171\[3\]~la_lab/laboutb\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.485      0.520 RR    IC  High Speed  __module7__\|Add0~13\|datad " "     5.485      0.520 RR    IC  High Speed  __module7__\|Add0~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.096      0.611 RF  CELL  High Speed  __module7__\|Add0~77\|cout " "     6.096      0.611 RF  CELL  High Speed  __module7__\|Add0~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.107      0.011 FF    IC  High Speed  __module7__\|Add0~81\|cin " "     6.107      0.011 FF    IC  High Speed  __module7__\|Add0~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.462      0.355 FF  CELL  High Speed  __module7__\|Add0~85\|sumout " "     6.462      0.355 FF  CELL  High Speed  __module7__\|Add0~85\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.467      0.005 FF  CELL  High Speed  Execute:__module7__\|Add0~85~la_mlab/laboutt\[3\] " "     6.467      0.005 FF  CELL  High Speed  Execute:__module7__\|Add0~85~la_mlab/laboutt\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.832      0.365 FF    IC  High Speed  __module2__\|Add1~77\|datad " "     6.832      0.365 FF    IC  High Speed  __module2__\|Add1~77\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.347      0.515 FF  CELL  High Speed  __module2__\|Add1~77\|cout " "     7.347      0.515 FF  CELL  High Speed  __module2__\|Add1~77\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.365      0.018 FF    IC  High Speed  __module2__\|Add1~81\|cin " "     7.365      0.018 FF    IC  High Speed  __module2__\|Add1~81\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.501      0.136 FF  CELL  High Speed  __module2__\|Add1~85\|cout " "     7.501      0.136 FF  CELL  High Speed  __module2__\|Add1~85\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.501      0.000 FF  CELL  High Speed  __module2__\|Add1~89\|cin " "     7.501      0.000 FF  CELL  High Speed  __module2__\|Add1~89\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.537      0.036 FR  CELL  High Speed  __module2__\|Add1~93\|cout " "     7.537      0.036 FR  CELL  High Speed  __module2__\|Add1~93\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.537      0.000 RR  CELL  High Speed  __module2__\|Add1~97\|cin " "     7.537      0.000 RR  CELL  High Speed  __module2__\|Add1~97\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.563      0.026 RF  CELL  High Speed  __module2__\|Add1~101\|cout " "     7.563      0.026 RF  CELL  High Speed  __module2__\|Add1~101\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.563      0.000 FF  CELL  High Speed  __module2__\|Add1~105\|cin " "     7.563      0.000 FF  CELL  High Speed  __module2__\|Add1~105\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.599      0.036 FR  CELL  High Speed  __module2__\|Add1~109\|cout " "     7.599      0.036 FR  CELL  High Speed  __module2__\|Add1~109\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.599      0.000 RR  CELL  High Speed  __module2__\|Add1~113\|cin " "     7.599      0.000 RR  CELL  High Speed  __module2__\|Add1~113\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.845      0.246 RF  CELL  High Speed  __module2__\|Add1~117\|sumout " "     7.845      0.246 RF  CELL  High Speed  __module2__\|Add1~117\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.845      0.000 FF  CELL  High Speed  __module2__\|reg139\[31\]\|d " "     7.845      0.000 FF  CELL  High Speed  __module2__\|reg139\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.845      0.000 FF  CELL  High Speed  Fetch:__module2__\|reg139\[31\] " "     7.845      0.000 FF  CELL  High Speed  Fetch:__module2__\|reg139\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.682      4.182  R                    clock network delay " "     6.682      4.182  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.974      0.292                       clock pessimism removed " "     6.974      0.292                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.944     -0.030                       clock uncertainty " "     6.944     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.224      0.280     uTsu              Fetch:__module2__\|reg139\[31\] " "     7.224      0.280     uTsu              Fetch:__module2__\|reg139\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.845 " "Data Arrival Time  :     7.845" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.224 " "Data Required Time :     7.224" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.621 (VIOLATED) " "Slack              :    -0.621 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829032 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829040 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.057  " "Path #1: Hold slack is 0.057 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : E_M_Register:__module8__\|reg1913\[4\] " "From Node    : E_M_Register:__module8__\|reg1913\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : M_W_Register:__module11__\|reg2584\[4\] " "To Node      : M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      4.166  R                    clock network delay " "     4.166      4.166  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      0.000                       E_M_Register:__module8__\|reg1913\[4\] " "     4.166      0.000                       E_M_Register:__module8__\|reg1913\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.357      0.191 FF  uTco              __module8__\|reg1913\[4\]\|q " "     4.357      0.191 FF  uTco              __module8__\|reg1913\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.704      0.347 FF  CELL  High Speed  __module11__\|reg2584\[4\]\|d " "     4.704      0.347 FF  CELL  High Speed  __module11__\|reg2584\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.704      0.000 FF  CELL  High Speed  M_W_Register:__module11__\|reg2584\[4\] " "     4.704      0.000 FF  CELL  High Speed  M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.515      4.515  R                    clock network delay " "     4.515      4.515  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166     -0.349                       clock pessimism removed " "     4.166     -0.349                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      0.000                       clock uncertainty " "     4.166      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.647      0.481      uTh              M_W_Register:__module11__\|reg2584\[4\] " "     4.647      0.481      uTh              M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.704 " "Data Arrival Time  :     4.704" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.647 " "Data Required Time :     4.647" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.057  " "Slack              :     0.057 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829040 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829040 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 100C Model" {  } {  } 0 0 "Analyzing Fast 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543271829041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.328 " "Worst-case setup slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk  " "    0.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 clk  " "    0.024               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.782 " "Worst-case minimum pulse width slack is 0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 clk  " "    0.782               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829067 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.328 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.328" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.328  " "Path #1: Setup slack is 0.328 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : F_D_Register:__module3__\|reg302\[19\] " "From Node    : F_D_Register:__module3__\|reg302\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : F_D_Register:__module3__\|reg311\[10\] " "To Node      : F_D_Register:__module3__\|reg311\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.752      2.752  R                    clock network delay " "     2.752      2.752  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.752      0.000                       F_D_Register:__module3__\|reg302\[19\] " "     2.752      0.000                       F_D_Register:__module3__\|reg302\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.881      0.129 FF  uTco              __module3__\|reg302\[19\]\|q " "     2.881      0.129 FF  uTco              __module3__\|reg302\[19\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.068 FF  CELL  High Speed  F_D_Register:__module3__\|reg302\[19\]~la_mlab/laboutb\[0\] " "     2.949      0.068 FF  CELL  High Speed  F_D_Register:__module3__\|reg302\[19\]~la_mlab/laboutb\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.582 FF    IC  High Speed  __module13__\|Equal6~0\|datad " "     3.531      0.582 FF    IC  High Speed  __module13__\|Equal6~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.607      0.076 FR  CELL  High Speed  __module13__\|Equal6~0\|combout " "     3.607      0.076 FR  CELL  High Speed  __module13__\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.611      0.004 RR  CELL  High Speed  Forwarding:__module13__\|Equal6~0~la_lab/laboutb\[10\] " "     3.611      0.004 RR  CELL  High Speed  Forwarding:__module13__\|Equal6~0~la_lab/laboutb\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.741      0.130 RR    IC  High Speed  __module13__\|io_out_fwd_stall~16\|dataf " "     3.741      0.130 RR    IC  High Speed  __module13__\|io_out_fwd_stall~16\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.769      0.028 RF  CELL  High Speed  __module13__\|io_out_fwd_stall~16\|combout " "     3.769      0.028 RF  CELL  High Speed  __module13__\|io_out_fwd_stall~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.774      0.005 FF  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~16~la_lab/laboutt\[19\] " "     3.774      0.005 FF  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~16~la_lab/laboutt\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.923      0.149 FF    IC  High Speed  __module13__\|io_out_fwd_stall~17\|dataf " "     3.923      0.149 FF    IC  High Speed  __module13__\|io_out_fwd_stall~17\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.949      0.026 FF  CELL  High Speed  __module13__\|io_out_fwd_stall~17\|combout " "     3.949      0.026 FF  CELL  High Speed  __module13__\|io_out_fwd_stall~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.955      0.006 FF  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~17~la_mlab/laboutt\[7\] " "     3.955      0.006 FF  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~17~la_mlab/laboutt\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.184      0.229 FF    IC  High Speed  __module3__\|reg302\[7\]~11\|datab " "     4.184      0.229 FF    IC  High Speed  __module3__\|reg302\[7\]~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.312      0.128 FR  CELL  High Speed  __module3__\|reg302\[7\]~11\|combout " "     4.312      0.128 FR  CELL  High Speed  __module3__\|reg302\[7\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.317      0.005 RR  CELL  High Speed  F_D_Register:__module3__\|reg302\[7\]~11~la_lab/laboutb\[13\] " "     4.317      0.005 RR  CELL  High Speed  F_D_Register:__module3__\|reg302\[7\]~11~la_lab/laboutb\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.876      0.559 RR    IC  High Speed  __module3__\|reg311\[10\]\|ena " "     4.876      0.559 RR    IC  High Speed  __module3__\|reg311\[10\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.876      0.000 RR  CELL  High Speed  F_D_Register:__module3__\|reg311\[10\] " "     4.876      0.000 RR  CELL  High Speed  F_D_Register:__module3__\|reg311\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.023      2.523  R                    clock network delay " "     5.023      2.523  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.200      0.177                       clock pessimism removed " "     5.200      0.177                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.170     -0.030                       clock uncertainty " "     5.170     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.204      0.034     uTsu              F_D_Register:__module3__\|reg311\[10\] " "     5.204      0.034     uTsu              F_D_Register:__module3__\|reg311\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.876 " "Data Arrival Time  :     4.876" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.204 " "Data Required Time :     5.204" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.328  " "Slack              :     0.328 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829086 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829093 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.024  " "Path #1: Hold slack is 0.024 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : JTAG:__module15__\|TAP:__module16__\|reg3098.0011 " "From Node    : JTAG:__module15__\|TAP:__module16__\|reg3098.0011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : JTAG:__module15__\|TAP:__module16__\|reg3098.0011 " "To Node      : JTAG:__module15__\|TAP:__module16__\|reg3098.0011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.541      2.541  R                    clock network delay " "     2.541      2.541  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.541      0.000                       JTAG:__module15__\|TAP:__module16__\|reg3098.0011 " "     2.541      0.000                       JTAG:__module15__\|TAP:__module16__\|reg3098.0011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.650      0.109 FF  uTco              __module15__\|__module16__\|reg3098.0011\|q " "     2.650      0.109 FF  uTco              __module15__\|__module16__\|reg3098.0011\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.650      0.000 FF  CELL   Low Power  __module15__\|__module16__\|reg3098~34\|datae " "     2.650      0.000 FF  CELL   Low Power  __module15__\|__module16__\|reg3098~34\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.816      0.166 FF  CELL   Low Power  __module15__\|__module16__\|reg3098~34\|combout " "     2.816      0.166 FF  CELL   Low Power  __module15__\|__module16__\|reg3098~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.816      0.000 FF  CELL   Low Power  __module15__\|__module16__\|reg3098.0011\|d " "     2.816      0.000 FF  CELL   Low Power  __module15__\|__module16__\|reg3098.0011\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.816      0.000 FF  CELL   Low Power  JTAG:__module15__\|TAP:__module16__\|reg3098.0011 " "     2.816      0.000 FF  CELL   Low Power  JTAG:__module15__\|TAP:__module16__\|reg3098.0011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.747      2.747  R                    clock network delay " "     2.747      2.747  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.540     -0.207                       clock pessimism removed " "     2.540     -0.207                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.540      0.000                       clock uncertainty " "     2.540      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      0.252      uTh              JTAG:__module15__\|TAP:__module16__\|reg3098.0011 " "     2.792      0.252      uTh              JTAG:__module15__\|TAP:__module16__\|reg3098.0011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.816 " "Data Arrival Time  :     2.816" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.792 " "Data Required Time :     2.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.024  " "Slack              :     0.024 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829094 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829094 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543271829095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.674 " "Worst-case setup slack is 0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 clk  " "    0.674               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 clk  " "    0.019               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.781 " "Worst-case minimum pulse width slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 clk  " "    0.781               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543271829118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.674 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.674" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.674  " "Path #1: Setup slack is 0.674 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : F_D_Register:__module3__\|reg302\[19\] " "From Node    : F_D_Register:__module3__\|reg302\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : F_D_Register:__module3__\|reg311\[10\] " "To Node      : F_D_Register:__module3__\|reg311\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.510      2.510  R                    clock network delay " "     2.510      2.510  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.510      0.000                       F_D_Register:__module3__\|reg302\[19\] " "     2.510      0.000                       F_D_Register:__module3__\|reg302\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.635      0.125 FF  uTco              __module3__\|reg302\[19\]\|q " "     2.635      0.125 FF  uTco              __module3__\|reg302\[19\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.700      0.065 FF  CELL  High Speed  F_D_Register:__module3__\|reg302\[19\]~la_mlab/laboutb\[0\] " "     2.700      0.065 FF  CELL  High Speed  F_D_Register:__module3__\|reg302\[19\]~la_mlab/laboutb\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.171      0.471 FF    IC  High Speed  __module13__\|Equal6~0\|datad " "     3.171      0.471 FF    IC  High Speed  __module13__\|Equal6~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.241      0.070 FF  CELL  High Speed  __module13__\|Equal6~0\|combout " "     3.241      0.070 FF  CELL  High Speed  __module13__\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.245      0.004 FF  CELL  High Speed  Forwarding:__module13__\|Equal6~0~la_lab/laboutb\[10\] " "     3.245      0.004 FF  CELL  High Speed  Forwarding:__module13__\|Equal6~0~la_lab/laboutb\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      0.110 FF    IC  High Speed  __module13__\|io_out_fwd_stall~16\|dataf " "     3.355      0.110 FF    IC  High Speed  __module13__\|io_out_fwd_stall~16\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.382      0.027 FR  CELL  High Speed  __module13__\|io_out_fwd_stall~16\|combout " "     3.382      0.027 FR  CELL  High Speed  __module13__\|io_out_fwd_stall~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.386      0.004 RR  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~16~la_lab/laboutt\[19\] " "     3.386      0.004 RR  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~16~la_lab/laboutt\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.497      0.111 RR    IC  High Speed  __module13__\|io_out_fwd_stall~17\|dataf " "     3.497      0.111 RR    IC  High Speed  __module13__\|io_out_fwd_stall~17\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.520      0.023 RR  CELL  High Speed  __module13__\|io_out_fwd_stall~17\|combout " "     3.520      0.023 RR  CELL  High Speed  __module13__\|io_out_fwd_stall~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.005 RR  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~17~la_mlab/laboutt\[7\] " "     3.525      0.005 RR  CELL  High Speed  Forwarding:__module13__\|io_out_fwd_stall~17~la_mlab/laboutt\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.171 RR    IC  High Speed  __module3__\|reg302\[7\]~11\|datab " "     3.696      0.171 RR    IC  High Speed  __module3__\|reg302\[7\]~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.125 RF  CELL  High Speed  __module3__\|reg302\[7\]~11\|combout " "     3.821      0.125 RF  CELL  High Speed  __module3__\|reg302\[7\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.004 FF  CELL  High Speed  F_D_Register:__module3__\|reg302\[7\]~11~la_lab/laboutb\[13\] " "     3.825      0.004 FF  CELL  High Speed  F_D_Register:__module3__\|reg302\[7\]~11~la_lab/laboutb\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      0.461 FF    IC  High Speed  __module3__\|reg311\[10\]\|ena " "     4.286      0.461 FF    IC  High Speed  __module3__\|reg311\[10\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg311\[10\] " "     4.286      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg311\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.799      2.299  R                    clock network delay " "     4.799      2.299  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.964      0.165                       clock pessimism removed " "     4.964      0.165                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.934     -0.030                       clock uncertainty " "     4.934     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.960      0.026     uTsu              F_D_Register:__module3__\|reg311\[10\] " "     4.960      0.026     uTsu              F_D_Register:__module3__\|reg311\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.286 " "Data Arrival Time  :     4.286" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.960 " "Data Required Time :     4.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.674  " "Slack              :     0.674 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829137 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.019  " "Path #1: Hold slack is 0.019 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : E_M_Register:__module8__\|reg1913\[4\] " "From Node    : E_M_Register:__module8__\|reg1913\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : M_W_Register:__module11__\|reg2584\[4\] " "To Node      : M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.324      2.324  R                    clock network delay " "     2.324      2.324  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.324      0.000                       E_M_Register:__module8__\|reg1913\[4\] " "     2.324      0.000                       E_M_Register:__module8__\|reg1913\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.421      0.097 FF  uTco              __module8__\|reg1913\[4\]\|q " "     2.421      0.097 FF  uTco              __module8__\|reg1913\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.581      0.160 FF  CELL  High Speed  __module11__\|reg2584\[4\]\|d " "     2.581      0.160 FF  CELL  High Speed  __module11__\|reg2584\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.581      0.000 FF  CELL  High Speed  M_W_Register:__module11__\|reg2584\[4\] " "     2.581      0.000 FF  CELL  High Speed  M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.519      2.519  R                    clock network delay " "     2.519      2.519  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.325     -0.194                       clock pessimism removed " "     2.325     -0.194                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.325      0.000                       clock uncertainty " "     2.325      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.562      0.237      uTh              M_W_Register:__module11__\|reg2584\[4\] " "     2.562      0.237      uTh              M_W_Register:__module11__\|reg2584\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.581 " "Data Arrival Time  :     2.581" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.562 " "Data Required Time :     2.562" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.019  " "Slack              :     0.019 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543271829143 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829143 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2945 " "Peak virtual memory: 2945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543271829438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:37:09 2018 " "Processing ended: Mon Nov 26 17:37:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543271829438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543271829438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543271829438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543271829438 ""}
