Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug 19 16:56:58 2024
| Host         : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -file arty_a7_utilization_hierarchical_place.rpt
| Design       : arty_a7
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                      Instance                                     |                                    Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| arty_a7                                                                           |                                                                       (top) |      11198 |      10560 |     632 |    6 | 10187 |     28 |     25 |          8 |
|   (arty_a7)                                                                       |                                                                       (top) |       2408 |       2238 |     166 |    4 |  3073 |     24 |     19 |          0 |
|   VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood     | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood |       8805 |       8337 |     466 |    2 |  7114 |      4 |      6 |          8 |
|     (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood) | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood |        156 |        156 |       0 |    0 |  1398 |      0 |      0 |          0 |
|     bufferCC_5                                                                    |                                                                    BufferCC |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|     bufferCC_6                                                                    |                                                                  BufferCC_1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|     bufferCC_7                                                                    |                                                                  BufferCC_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|     bufferCC_8                                                                    |                                                                  BufferCC_3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|     clintWishboneBridge_logic_bridge                                              |                                                               WishboneToBmb |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     clint_logic                                                                   |                                                                    BmbClint |        165 |        165 |       0 |    0 |   229 |      0 |      0 |          0 |
|     cores_0_cpu_logic_cpu                                                         |                                                                    VexRiscv |       2629 |       2583 |      46 |    0 |  2199 |      2 |      3 |          4 |
|       (cores_0_cpu_logic_cpu)                                                     |                                                                    VexRiscv |       1144 |       1100 |      44 |    0 |  1888 |      0 |      0 |          4 |
|       IBusCachedPlugin_cache                                                      |                                                        InstructionCache_1_4 |        596 |        596 |       0 |    0 |    99 |      1 |      1 |          0 |
|       dataCache_2                                                                 |                                                               DataCache_1_5 |        921 |        919 |       2 |    0 |   212 |      1 |      2 |          0 |
|         (dataCache_2)                                                             |                                                               DataCache_1_5 |        693 |        691 |       2 |    0 |   212 |      0 |      2 |          0 |
|         ways_0_data                                                               |                                                                Ram_1w_1rs_6 |        231 |        231 |       0 |    0 |     0 |      1 |      0 |          0 |
|     cores_1_cpu_logic_cpu                                                         |                                                                  VexRiscv_1 |       2874 |       2828 |      46 |    0 |  2232 |      2 |      3 |          4 |
|       (cores_1_cpu_logic_cpu)                                                     |                                                                  VexRiscv_1 |       1225 |       1181 |      44 |    0 |  1891 |      0 |      0 |          4 |
|       IBusCachedPlugin_cache                                                      |                                                          InstructionCache_1 |        657 |        657 |       0 |    0 |    99 |      1 |      1 |          0 |
|       dataCache_2                                                                 |                                                                 DataCache_1 |       1022 |       1020 |       2 |    0 |   242 |      1 |      2 |          0 |
|         (dataCache_2)                                                             |                                                                 DataCache_1 |        788 |        786 |       2 |    0 |   242 |      0 |      2 |          0 |
|         ways_0_data                                                               |                                                                  Ram_1w_1rs |        238 |        238 |       0 |    0 |     0 |      1 |      0 |          0 |
|     customDebug_debugBridge_bmb_decoder                                           |                                                                  BmbDecoder |         14 |         14 |       0 |    0 |    10 |      0 |      0 |          0 |
|     customDebug_debugBridge_logic_debugger                                        |                                                              SystemDebugger |         28 |         26 |       0 |    2 |    72 |      0 |      0 |          0 |
|     customDebug_debugBridge_logic_jtagBridge                                      |                                                             JtagBridgeNoTap |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|       flowCCUnsafeByToggle_1                                                      |                                                        FlowCCUnsafeByToggle |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|         (flowCCUnsafeByToggle_1)                                                  |                                                        FlowCCUnsafeByToggle |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         inputArea_target_buffercc                                                 |                                                                  BufferCC_4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|     dBridge_logic                                                                 |                                                             BmbToLiteDram_1 |       1171 |        983 |     188 |    0 |   239 |      0 |      0 |          0 |
|       (dBridge_logic)                                                             |                                                             BmbToLiteDram_1 |        238 |        238 |       0 |    0 |    40 |      0 |      0 |          0 |
|       cmdContext_fifo                                                             |                                                              StreamFifo_2_1 |         36 |         30 |       6 |    0 |    27 |      0 |      0 |          0 |
|       dBridge_logic_io_input_upSizer_io_output_unburstify                         |                                                               BmbUnburstify |         52 |         52 |       0 |    0 |    34 |      0 |      0 |          0 |
|       io_input_upSizer                                                            |                                                            BmbUpSizerBridge |        147 |        147 |       0 |    0 |   114 |      0 |      0 |          0 |
|       io_output_rdata_fifo                                                        |                                                    StreamFifoLowLatency_2_2 |        385 |        299 |      86 |    0 |    12 |      0 |      0 |          0 |
|         fifo                                                                      |                                                              StreamFifo_5_3 |        385 |        299 |      86 |    0 |    12 |      0 |      0 |          0 |
|       streamFifoLowLatency_3                                                      |                                                        StreamFifoLowLatency |        315 |        219 |      96 |    0 |    12 |      0 |      0 |          0 |
|         fifo                                                                      |                                                                StreamFifo_4 |        315 |        219 |      96 |    0 |    12 |      0 |      0 |          0 |
|     dBusCoherent_bmb_arbiter                                                      |                                                                BmbArbiter_1 |        100 |        100 |       0 |    0 |    18 |      0 |      0 |          0 |
|       (dBusCoherent_bmb_arbiter)                                                  |                                                                BmbArbiter_1 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |          0 |
|       memory_arbiter                                                              |                                                             StreamArbiter_1 |         83 |         83 |       0 |    0 |     3 |      0 |      0 |          0 |
|     dBusNonCoherent_bmb_decoder                                                   |                                                        BmbDecoderOutOfOrder |        359 |        267 |      92 |    0 |   284 |      0 |      0 |          0 |
|       (dBusNonCoherent_bmb_decoder)                                               |                                                        BmbDecoderOutOfOrder |         43 |         43 |       0 |    0 |   179 |      0 |      0 |          0 |
|       portsLogic_0_rspFifo                                                        |                                         StreamFifoMultiChannelSharedSpace_1 |        123 |         95 |      28 |    0 |    39 |      0 |      0 |          0 |
|       portsLogic_1_rspFifo                                                        |                                       StreamFifoMultiChannelSharedSpace_1_0 |         83 |         55 |      28 |    0 |    39 |      0 |      0 |          0 |
|       sourceOrderingFifo                                                          |                                           StreamFifoMultiChannelSharedSpace |        116 |         80 |      36 |    0 |    27 |      0 |      0 |          0 |
|     iArbiter_bmb_arbiter                                                          |                                                                  BmbArbiter |         17 |         17 |       0 |    0 |     3 |      0 |      0 |          0 |
|       memory_arbiter                                                              |                                                             StreamArbiter_4 |         17 |         17 |       0 |    0 |     3 |      0 |      0 |          0 |
|     iArbiter_bmb_decoder                                                          |                                                                BmbDecoder_1 |         34 |         34 |       0 |    0 |     9 |      0 |      0 |          0 |
|     iBridge_logic                                                                 |                                                               BmbToLiteDram |        273 |        181 |      92 |    0 |   105 |      0 |      0 |          0 |
|       (iBridge_logic)                                                             |                                                               BmbToLiteDram |         59 |         59 |       0 |    0 |    35 |      0 |      0 |          0 |
|       cmdContext_fifo                                                             |                                                                StreamFifo_2 |         30 |         24 |       6 |    0 |    27 |      0 |      0 |          0 |
|       iBridge_logic_io_input_upSizer_io_output_unburstify                         |                                                             BmbUnburstify_1 |         52 |         52 |       0 |    0 |    28 |      0 |      0 |          0 |
|       io_input_upSizer                                                            |                                                          BmbUpSizerBridge_1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_output_rdata_fifo                                                        |                                                      StreamFifoLowLatency_2 |        130 |         44 |      86 |    0 |    12 |      0 |      0 |          0 |
|         fifo                                                                      |                                                                StreamFifo_5 |        130 |         44 |      86 |    0 |    12 |      0 |      0 |          0 |
|     peripheralBridge_bmb_arbiter                                                  |                                                                BmbArbiter_2 |         38 |         38 |       0 |    0 |     3 |      0 |      0 |          0 |
|       memory_arbiter                                                              |                                                               StreamArbiter |         38 |         38 |       0 |    0 |     3 |      0 |      0 |          0 |
|     peripheralBridge_logic                                                        |                                                               BmbToWishbone |        762 |        762 |       0 |    0 |   116 |      0 |      0 |          0 |
|     plicWishboneBridge_logic_bridge                                               |                                                             WishboneToBmb_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     smp_exclusiveMonitor_logic                                                    |                                                         BmbExclusiveMonitor |        177 |        177 |       0 |    0 |   159 |      0 |      0 |          0 |
|       (smp_exclusiveMonitor_logic)                                                |                                                         BmbExclusiveMonitor |         86 |         86 |       0 |    0 |   153 |      0 |      0 |          0 |
|       logic_cmdArbiter                                                            |                                                             StreamArbiter_3 |         22 |         22 |       0 |    0 |     3 |      0 |      0 |          0 |
|       logic_exclusiveReadArbiter                                                  |                                                             StreamArbiter_2 |         72 |         72 |       0 |    0 |     3 |      0 |      0 |          0 |
|     smp_invalidationMonitor_logic_monitor                                         |                                                        BmbInvalidateMonitor |         17 |         15 |       2 |    0 |    22 |      0 |      0 |          0 |
|       (smp_invalidationMonitor_logic_monitor)                                     |                                                        BmbInvalidateMonitor |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|       rspLogic_rspToSyncFiltred_s2mPipe_fifo                                      |                                                                StreamFifo_1 |         13 |         11 |       2 |    0 |    17 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


