5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd gate1.vcd -o gate1.cdd -v gate1.v
3 0 $root $root NA 0 0 1
3 0 main main gate1.v 1 103 1
1 a_o 3 30008 1 0 0 0 1 1 2
1 b_o 3 3000d 1 0 0 0 1 1 2
1 c_o 3 30012 1 0 0 0 1 1 102
1 d_o 3 30017 1 0 0 0 1 1 1002
1 e_o 3 3001c 1 0 0 0 1 1 102
1 f_o 3 30021 1 0 0 0 1 1 1002
1 g_o 3 30026 1 0 0 0 1 1 102
1 h_o 3 3002b 1 0 0 0 1 1 1002
1 i_o 3 30030 1 0 0 0 1 1 102
1 j_o 3 30035 1 0 0 0 1 1 2
1 k_o 3 3003a 1 0 0 0 1 1 1002
1 l_o 3 3003f 1 0 0 0 1 1 2
1 m_o 3 30044 1 0 0 0 1 1 2
1 n_o 3 30049 1 0 0 0 1 1 102
1 o_o 3 3004e 1 0 0 0 1 1 2
1 p_o 3 30053 1 0 0 0 1 1 102
1 a1 5 30008 1 0 0 0 1 1 102
1 a2 5 3000c 1 0 0 0 1 1 2
1 b1 6 30008 1 0 0 0 1 1 102
1 b2 6 3000c 1 0 0 0 1 1 2
1 c1 7 30008 1 0 0 0 1 1 102
1 c2 7 3000c 1 0 0 0 1 1 2
1 d1 8 30008 1 0 0 0 1 1 102
1 d2 8 3000c 1 0 0 0 1 1 2
1 e1 9 30008 1 0 0 0 1 1 102
1 e2 9 3000c 1 0 0 0 1 1 2
1 f1 10 30008 1 0 0 0 1 1 102
1 f2 10 3000c 1 0 0 0 1 1 2
1 g1 12 30008 1 0 0 0 1 1 102
1 h1 13 30008 1 0 0 0 1 1 102
1 i1 15 30008 1 0 0 0 1 1 102
1 i2 15 3000c 1 0 0 0 1 1 2
1 j1 16 30008 1 0 0 0 1 1 102
1 j2 16 3000c 1 0 0 0 1 1 2
1 k1 17 30008 1 0 0 0 1 1 102
1 k2 17 3000c 1 0 0 0 1 1 2
1 l1 18 30008 1 0 0 0 1 1 102
1 l2 18 3000c 1 0 0 0 1 1 2
1 m1 20 30008 1 0 0 0 1 1 102
1 m2 20 3000c 1 0 0 0 1 1 2
1 n1 21 30008 1 0 0 0 1 1 102
1 n2 21 3000c 1 0 0 0 1 1 2
1 o1 22 30008 1 0 0 0 1 1 102
1 o2 22 3000c 1 0 0 0 1 1 2
1 p1 23 30008 1 0 0 0 1 1 102
1 p2 23 3000c 1 0 0 0 1 1 2
