{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511477000035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511477000050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 17:43:19 2017 " "Processing started: Thu Nov 23 17:43:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511477000050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477000050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cubefield -c cubefield " "Command: quartus_map --read_settings_files=on --write_settings_files=off cubefield -c cubefield" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477000050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511477000607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511477000608 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cubefield.v(32) " "Verilog HDL information at cubefield.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511477013375 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cubefield.v 2 2 " "Using design file cubefield.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cubefield " "Found entity 1: cubefield" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477013377 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477013377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511477013377 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(100) " "Verilog HDL Instantiation warning at cubefield.v(100): instance has no name" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1511477013378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(101) " "Verilog HDL Instantiation warning at cubefield.v(101): instance has no name" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1511477013378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(110) " "Verilog HDL Instantiation warning at cubefield.v(110): instance has no name" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1511477013378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cubefield " "Elaborating entity \"cubefield\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511477013380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_bkgrd2 cubefield.v(19) " "Verilog HDL or VHDL warning at cubefield.v(19): object \"done_bkgrd2\" assigned a value but never read" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511477013381 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(35) " "Verilog HDL assignment warning at cubefield.v(35): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013382 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(36) " "Verilog HDL assignment warning at cubefield.v(36): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013382 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(38) " "Verilog HDL assignment warning at cubefield.v(38): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013382 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(39) " "Verilog HDL assignment warning at cubefield.v(39): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013382 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(42) " "Verilog HDL assignment warning at cubefield.v(42): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013382 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(45) " "Verilog HDL assignment warning at cubefield.v(45): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013382 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(50) " "Verilog HDL assignment warning at cubefield.v(50): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013383 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(54) " "Verilog HDL assignment warning at cubefield.v(54): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013383 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(56) " "Verilog HDL assignment warning at cubefield.v(56): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013383 "|cubefield"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "cubefield.v(52) " "Verilog HDL Case Statement warning at cubefield.v(52): case item expression covers a value already covered by a previous case item" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 52 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511477013383 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done_bkgrd cubefield.v(32) " "Verilog HDL Always Construct warning at cubefield.v(32): inferring latch(es) for variable \"done_bkgrd\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013383 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D cubefield.v(62) " "Verilog HDL Always Construct warning at cubefield.v(62): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013383 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(63) " "Verilog HDL Always Construct warning at cubefield.v(63): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013383 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(73) " "Verilog HDL Always Construct warning at cubefield.v(73): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013384 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcounter_x cubefield.v(75) " "Verilog HDL Always Construct warning at cubefield.v(75): variable \"bcounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013384 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcounter_x cubefield.v(76) " "Verilog HDL Always Construct warning at cubefield.v(76): variable \"bcounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013384 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cubefield.v(76) " "Verilog HDL assignment warning at cubefield.v(76): truncated value with size 32 to match size of target (8)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013384 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "background_counter cubefield.v(77) " "Verilog HDL Always Construct warning at cubefield.v(77): variable \"background_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013384 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 cubefield.v(77) " "Verilog HDL assignment warning at cubefield.v(77): truncated value with size 32 to match size of target (15)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013385 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(79) " "Verilog HDL Always Construct warning at cubefield.v(79): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013385 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcounter_y cubefield.v(82) " "Verilog HDL Always Construct warning at cubefield.v(82): variable \"bcounter_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013385 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cubefield.v(82) " "Verilog HDL assignment warning at cubefield.v(82): truncated value with size 32 to match size of target (7)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013385 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "background_counter cubefield.v(83) " "Verilog HDL Always Construct warning at cubefield.v(83): variable \"background_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013385 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 cubefield.v(83) " "Verilog HDL assignment warning at cubefield.v(83): truncated value with size 32 to match size of target (15)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013385 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(85) " "Verilog HDL Always Construct warning at cubefield.v(85): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013386 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccounter_x cubefield.v(87) " "Verilog HDL Always Construct warning at cubefield.v(87): variable \"ccounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013386 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccounter_x cubefield.v(88) " "Verilog HDL Always Construct warning at cubefield.v(88): variable \"ccounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013386 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cubefield.v(88) " "Verilog HDL assignment warning at cubefield.v(88): truncated value with size 32 to match size of target (4)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013386 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cursor_counter cubefield.v(89) " "Verilog HDL Always Construct warning at cubefield.v(89): variable \"cursor_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013386 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cubefield.v(89) " "Verilog HDL assignment warning at cubefield.v(89): truncated value with size 32 to match size of target (8)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511477013386 "|cubefield"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(91) " "Verilog HDL Always Construct warning at cubefield.v(91): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511477013386 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cursor_counter cubefield.v(60) " "Verilog HDL Always Construct warning at cubefield.v(60): inferring latch(es) for variable \"cursor_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013387 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "background_counter cubefield.v(60) " "Verilog HDL Always Construct warning at cubefield.v(60): inferring latch(es) for variable \"background_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013387 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcounter_x cubefield.v(60) " "Verilog HDL Always Construct warning at cubefield.v(60): inferring latch(es) for variable \"bcounter_x\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013387 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcounter_y cubefield.v(60) " "Verilog HDL Always Construct warning at cubefield.v(60): inferring latch(es) for variable \"bcounter_y\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013387 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ccounter_x cubefield.v(60) " "Verilog HDL Always Construct warning at cubefield.v(60): inferring latch(es) for variable \"ccounter_x\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013387 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ccounter_y cubefield.v(60) " "Verilog HDL Always Construct warning at cubefield.v(60): inferring latch(es) for variable \"ccounter_y\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013387 "|cubefield"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x cubefield.v(60) " "Verilog HDL Always Construct warning at cubefield.v(60): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511477013387 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] cubefield.v(60) " "Inferred latch for \"x\[0\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013390 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] cubefield.v(60) " "Inferred latch for \"x\[1\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013390 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] cubefield.v(60) " "Inferred latch for \"x\[2\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013390 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] cubefield.v(60) " "Inferred latch for \"x\[3\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013390 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] cubefield.v(60) " "Inferred latch for \"x\[4\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013390 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] cubefield.v(60) " "Inferred latch for \"x\[5\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] cubefield.v(60) " "Inferred latch for \"x\[6\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] cubefield.v(60) " "Inferred latch for \"x\[7\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ccounter_x\[0\] cubefield.v(60) " "Inferred latch for \"ccounter_x\[0\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ccounter_x\[1\] cubefield.v(60) " "Inferred latch for \"ccounter_x\[1\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ccounter_x\[2\] cubefield.v(60) " "Inferred latch for \"ccounter_x\[2\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ccounter_x\[3\] cubefield.v(60) " "Inferred latch for \"ccounter_x\[3\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_y\[0\] cubefield.v(60) " "Inferred latch for \"bcounter_y\[0\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_y\[1\] cubefield.v(60) " "Inferred latch for \"bcounter_y\[1\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_y\[2\] cubefield.v(60) " "Inferred latch for \"bcounter_y\[2\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013391 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_y\[3\] cubefield.v(60) " "Inferred latch for \"bcounter_y\[3\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013392 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_y\[4\] cubefield.v(60) " "Inferred latch for \"bcounter_y\[4\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013392 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_y\[5\] cubefield.v(60) " "Inferred latch for \"bcounter_y\[5\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013392 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_y\[6\] cubefield.v(60) " "Inferred latch for \"bcounter_y\[6\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013392 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[0\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[0\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013393 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[1\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[1\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013393 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[2\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[2\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013393 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[3\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[3\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013393 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[4\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[4\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013393 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[5\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[5\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013393 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[6\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[6\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcounter_x\[7\] cubefield.v(60) " "Inferred latch for \"bcounter_x\[7\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[0\] cubefield.v(60) " "Inferred latch for \"background_counter\[0\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[1\] cubefield.v(60) " "Inferred latch for \"background_counter\[1\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[2\] cubefield.v(60) " "Inferred latch for \"background_counter\[2\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[3\] cubefield.v(60) " "Inferred latch for \"background_counter\[3\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[4\] cubefield.v(60) " "Inferred latch for \"background_counter\[4\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[5\] cubefield.v(60) " "Inferred latch for \"background_counter\[5\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[6\] cubefield.v(60) " "Inferred latch for \"background_counter\[6\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[7\] cubefield.v(60) " "Inferred latch for \"background_counter\[7\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013394 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[8\] cubefield.v(60) " "Inferred latch for \"background_counter\[8\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[9\] cubefield.v(60) " "Inferred latch for \"background_counter\[9\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[10\] cubefield.v(60) " "Inferred latch for \"background_counter\[10\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[11\] cubefield.v(60) " "Inferred latch for \"background_counter\[11\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[12\] cubefield.v(60) " "Inferred latch for \"background_counter\[12\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[13\] cubefield.v(60) " "Inferred latch for \"background_counter\[13\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "background_counter\[14\] cubefield.v(60) " "Inferred latch for \"background_counter\[14\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[0\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[0\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013395 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[1\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[1\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[2\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[2\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[3\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[3\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[4\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[4\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[5\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[5\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[6\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[6\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cursor_counter\[7\] cubefield.v(60) " "Inferred latch for \"cursor_counter\[7\]\" at cubefield.v(60)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done_bkgrd cubefield.v(32) " "Inferred latch for \"done_bkgrd\" at cubefield.v(32)" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477013396 "|cubefield"}
{ "Warning" "WSGN_SEARCH_FILE" "background.v 1 1 " "Using design file background.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477013575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511477013575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:comb_218 " "Elaborating entity \"background\" for hierarchy \"background:comb_218\"" {  } { { "cubefield.v" "comb_218" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477013576 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "background.v" "altsyncram_component" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1511477014069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:comb_218\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:comb_218\|altsyncram:altsyncram_component\"" {  } { { "background.v" "altsyncram_component" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477014071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:comb_218\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:comb_218\|altsyncram:altsyncram_component\"" {  } { { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477014108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:comb_218\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:comb_218\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Background.mif " "Parameter \"init_file\" = \"Background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477014108 ""}  } { { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511477014108 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 294 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477014268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gll1 " "Found entity 1: altsyncram_gll1" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477014269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477014269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gll1 background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated " "Elaborating entity \"altsyncram_gll1\" for hierarchy \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477014269 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/Background.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/Background.mif -- setting all initial values to 0" {  } { { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1511477014553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477014737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477014737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_gll1.tdf" "decode3" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477014737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477014902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477014902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_gll1.tdf" "rden_decode" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477014902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477015136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477015136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|mux_ifb:mux2 " "Elaborating entity \"mux_ifb\" for hierarchy \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|mux_ifb:mux2\"" {  } { { "db/altsyncram_gll1.tdf" "mux2" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015137 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cursormemory.v 1 1 " "Using design file cursormemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cursormemory " "Found entity 1: cursormemory" {  } { { "cursormemory.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cursormemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477015277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511477015277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursormemory cursormemory:comb_219 " "Elaborating entity \"cursormemory\" for hierarchy \"cursormemory:comb_219\"" {  } { { "cubefield.v" "comb_219" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015278 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "cursormemory.v" "altsyncram_component" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cursormemory.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1511477015336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cursormemory:comb_219\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cursormemory:comb_219\|altsyncram:altsyncram_component\"" {  } { { "cursormemory.v" "altsyncram_component" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cursormemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cursormemory:comb_219\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cursormemory:comb_219\|altsyncram:altsyncram_component\"" {  } { { "cursormemory.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cursormemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cursormemory:comb_219\|altsyncram:altsyncram_component " "Instantiated megafunction \"cursormemory:comb_219\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./bmp2mif/image.colour.mif " "Parameter \"init_file\" = \"./bmp2mif/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015378 ""}  } { { "cursormemory.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cursormemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511477015378 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_1gm1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_1gm1.tdf" 121 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477015526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gm1 " "Found entity 1: altsyncram_1gm1" {  } { { "db/altsyncram_1gm1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_1gm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477015527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477015527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gm1 cursormemory:comb_219\|altsyncram:altsyncram_component\|altsyncram_1gm1:auto_generated " "Elaborating entity \"altsyncram_1gm1\" for hierarchy \"cursormemory:comb_219\|altsyncram:altsyncram_component\|altsyncram_1gm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015527 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./bmp2mif/image.colour.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./bmp2mif/image.colour.mif -- setting all initial values to 0" {  } { { "cursormemory.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cursormemory.v" 85 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1511477015540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_224 " "Elaborating entity \"display\" for hierarchy \"display:comb_224\"" {  } { { "cubefield.v" "comb_224" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477015706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511477015706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter display:comb_224\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"display:comb_224\|vga_adapter:VGA\"" {  } { { "cubefield.v" "VGA" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477015839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511477015839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator display:comb_224\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"display:comb_224\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477015934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477015934 ""}  } { { "vga_adapter.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511477015934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8k1 " "Found entity 1: altsyncram_r8k1" {  } { { "db/altsyncram_r8k1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_r8k1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477016090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477016090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8k1 display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_r8k1:auto_generated " "Elaborating entity \"altsyncram_r8k1\" for hierarchy \"display:comb_224\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_r8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477016091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477016231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511477016231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll display:comb_224\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477016232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477016456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477016490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511477016490 ""}  } { { "vga_pll.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511477016490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477016629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477016629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477016629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511477016860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511477016860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display:comb_224\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"display:comb_224\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477016862 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a0 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a1 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a2 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a3 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a4 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a5 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a6 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a7 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a8 " "Synthesized away node \"background:comb_218\|altsyncram:altsyncram_component\|altsyncram_gll1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_gll1.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altsyncram_gll1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "background.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/background.v" 85 0 0 } } { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477017136 "|cubefield|background:comb_218|altsyncram:altsyncram_component|altsyncram_gll1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511477017136 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511477017136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[7\] " "Latch x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\] " "Latch x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\] " "Latch x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Mux0~0 " "Ports ENA and PRE on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[7\] " "Latch bcounter_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[5\] " "Latch bcounter_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[6\] " "Latch bcounter_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[0\] " "Latch cursor_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[1\] " "Latch cursor_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[2\] " "Latch cursor_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[3\] " "Latch cursor_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[4\] " "Latch cursor_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[5\] " "Latch cursor_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[6\] " "Latch cursor_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cursor_counter\[7\] " "Latch cursor_counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[0\] " "Latch bcounter_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ccounter_x\[0\] " "Latch ccounter_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[1\] " "Latch bcounter_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ccounter_x\[1\] " "Latch ccounter_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[2\] " "Latch bcounter_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017555 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ccounter_x\[2\] " "Latch ccounter_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017556 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[3\] " "Latch bcounter_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017556 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ccounter_x\[3\] " "Latch ccounter_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mux0~0 " "Ports D and ENA on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017556 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcounter_x\[4\] " "Latch bcounter_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mux0~0 " "Ports ENA and CLR on the latch are fed by the same signal Mux0~0" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511477017556 ""}  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511477017556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511477017585 "|cubefield|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511477017585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511477017661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/output_files/cubefield.map.smsg " "Generated suppressed messages file /h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/output_files/cubefield.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477017904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511477018226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511477018226 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance display:comb_224\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1511477018579 ""}  } { { "db/altpll_80u.tdf" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1511477018579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511477018683 "|cubefield|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511477018683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511477018686 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511477018686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511477018686 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511477018686 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1511477018686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511477018686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1102 " "Peak virtual memory: 1102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511477018763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 17:43:38 2017 " "Processing ended: Thu Nov 23 17:43:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511477018763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511477018763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511477018763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511477018763 ""}
