
*** Running vivado
    with args -log design_1_moving_average_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_moving_average_top_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_moving_average_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1069.508 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_moving_average_top_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_moving_average_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1686] The version limit for your license is '2021.07' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16868
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1079.020 ; gain = 9.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_moving_average_top_0_0' [c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_moving_average_top_0_0/synth/design_1_moving_average_top_0_0.vhd:94]
	Parameter Inputsize bound to: 14 - type: integer 
	Parameter FilterSize_log2 bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average_top' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:35' bound to instance 'U0' of component 'moving_average_top' [c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_moving_average_top_0_0/synth/design_1_moving_average_top_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'moving_average_top' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:81]
	Parameter Inputsize bound to: 14 - type: integer 
	Parameter FilterSize_log2 bound to: 4 - type: integer 
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA0' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:34]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'r_acc' is read in the process but is not in the sensitivity list [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'moving_average' (1#1) [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:34]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA1' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:98]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA2' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:102]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA3' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:106]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA4' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:110]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA5' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:115]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA6' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:120]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA7' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:125]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA8' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:130]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA9' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:135]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA10' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:140]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA11' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:145]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA12' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:149]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA13' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:153]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA14' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:157]
	Parameter G_NBIT bound to: 14 - type: integer 
	Parameter G_AVG_LEN_LOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'moving_average' declared at 'C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/MovingAverageFilter.vhd:23' bound to instance 'MA15' of component 'moving_average' [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'moving_average_top' (2#1) [C:/Users/JonasHP/Desktop/EXJOBB/Moving Average VHDL/moving_average_top.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_moving_average_top_0_0' (3#1) [c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_moving_average_top_0_0/synth/design_1_moving_average_top_0_0.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1131.301 ; gain = 61.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1131.301 ; gain = 61.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1131.301 ; gain = 61.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1131.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1253.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 1253.105 ; gain = 0.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 16    
	               14 Bit    Registers := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:43 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 1253.105 ; gain = 183.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:02:15 . Memory (MB): peak = 1259.680 ; gain = 190.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:02:15 . Memory (MB): peak = 1259.680 ; gain = 190.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1259.680 ; gain = 190.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1259.680 ; gain = 190.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1259.680 ; gain = 190.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1259.680 ; gain = 190.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_moving_average_top_0_0 | U0/MA0/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA1/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA2/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA3/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA4/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA5/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA6/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA7/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA8/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA9/p_moving_average_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA10/p_moving_average_reg[15][13] | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA11/p_moving_average_reg[15][13] | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA12/p_moving_average_reg[15][13] | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA13/p_moving_average_reg[15][13] | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA14/p_moving_average_reg[15][13] | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_moving_average_top_0_0 | U0/MA15/p_moving_average_reg[15][13] | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
+--------------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    80|
|2     |LUT2   |    80|
|3     |LUT3   |   224|
|4     |LUT4   |   224|
|5     |SRL16E |   224|
|6     |FDRE   |   512|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1259.680 ; gain = 190.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1259.680 ; gain = 68.367
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:02:17 . Memory (MB): peak = 1259.680 ; gain = 190.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1271.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:03:03 . Memory (MB): peak = 1276.016 ; gain = 206.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/design_1_moving_average_top_0_0_synth_1/design_1_moving_average_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/design_1_moving_average_top_0_0_synth_1/design_1_moving_average_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_moving_average_top_0_0_utilization_synth.rpt -pb design_1_moving_average_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 23 19:21:49 2021...
