/*+++ *******************************************************************\
*
*  Copyright and Disclaimer:
*
*     ---------------------------------------------------------------
*     This software is provided "AS IS" without warranty of any kind,
*     either expressed or implied, including but not limited to the
*     implied warranties of noninfringement, merchantability and/or
*     fitness for a particular purpose.
*     ---------------------------------------------------------------
*
*     Copyright (c) 2013 Conexant Systems, Inc.
*     All rights reserved.
*
\******************************************************************* ---*/
#ifndef CX25930_REGISTERS_H_
#define CX25930_REGISTERS_H_

 // CSI
#define CSI_CONTROL_00   0x0
#define CSI_CONTROL_04   0x0004
#define CSI_CONTROL_08   0x0008
#define CSI_CONTROL_0C   0x000c
#define CSI_CONTROL_20   0x0020
#define CSI_CONTROL_24   0x0024
#define CSI_CONTROL_40   0x0040
#define CSI_STATUS_80   0x0080
#define CSI_BRIDGE_READ_DATA_LOW   0x00e0
#define CSI_BRIDGE_READ_DATA_HIGH   0x00e4

 // CRG
#define CRG_CLOCK_CONTROL   0x1000
#define CRG_RESET_CONTROL   0x1002
#define CRG_DEBUG_VID0_RATE   0x1010
#define CRG_DEBUG_VID1_RATE   0x1012
#define CRG_DEBUG_VID2_RATE   0x1014
#define CRG_DEBUG_VID3_RATE   0x1016
#define CRG_DEBUG_VID0_CHANNEL   0x1018
#define CRG_DEBUG_VID1_CHANNEL   0x101a
#define CRG_DEBUG_VID2_CHANNEL   0x101c
#define CRG_DEBUG_VID3_CHANNEL   0x101e
#define CRG_DEBUG_GP   0x1020
#define CRG_DEBUG_AUD   0x1022
#define CRG_DEBUG_AUX   0x1024
#define CRG_DEBUG_SD   0x1026
#define CRG_DEBUG_FC_CSR   0x1030
#define CRG_DEBUG_FC_INTVL   0x1032
#define CRG_DEBUG_FC_MSMT   0x1034

 // GC
#define GC_CSR   0x1400
#define GC_CHIP_ID   0x1402
#define GC_REVISION_ID   0x1404
#define GC_TIMESTAMP   0x1406
#define GC_INT_ROUTE_HI   0x1408
#define GC_INT_ROUTE_RE   0x140a
#define GC_INT_ROUTE_ANC   0x140c
#define GC_INT_ROUTE_ADE   0x140e
#define GC_INT_ROUTE_SRC   0x1410
#define GC_INT_ROUTE_VA   0x1412
#define GC_INT0_STAT_TOP   0x1420
#define GC_INT0_STAT_0   0x1422
#define GC_INT0_STAT_1   0x1424
#define GC_INT0_STAT_2   0x1426
#define GC_INT0_STAT_3   0x1428
#define GC_INT0_STAT_4   0x142a
#define GC_INT0_STAT_5   0x142c
#define GC_INT0_STAT_6   0x142e
#define GC_INT0_STAT_7   0x1430
#define GC_INT0_STAT_8   0x1432
#define GC_INT0_STAT_9   0x1434
#define GC_INT0_STAT_10   0x1436
#define GC_INT0_STAT_11   0x1438
#define GC_INT0_STAT_12   0x143a
#define GC_INT0_STAT_13   0x143c
#define GC_INT0_STAT_14   0x143e
#define GC_INT1_STAT_TOP   0x1440
#define GC_INT1_STAT_0   0x1442
#define GC_INT1_STAT_1   0x1444
#define GC_INT1_STAT_2   0x1446
#define GC_INT1_STAT_3   0x1448
#define GC_INT1_STAT_4   0x144a
#define GC_INT1_STAT_5   0x144c
#define GC_INT1_STAT_6   0x144e
#define GC_INT1_STAT_7   0x1450
#define GC_INT1_STAT_8   0x1452
#define GC_INT1_STAT_9   0x1454
#define GC_INT1_STAT_10   0x1456
#define GC_INT1_STAT_11   0x1458
#define GC_INT1_STAT_12   0x145a
#define GC_INT1_STAT_13   0x145c
#define GC_INT1_STAT_14   0x145e
#define GC_INT2_STAT_TOP   0x1460
#define GC_INT2_STAT_0   0x1462
#define GC_INT2_STAT_1   0x1464
#define GC_INT2_STAT_2   0x1466
#define GC_INT2_STAT_3   0x1468
#define GC_INT2_STAT_4   0x146a
#define GC_INT2_STAT_5   0x146c
#define GC_INT2_STAT_6   0x146e
#define GC_INT2_STAT_7   0x1470
#define GC_INT2_STAT_8   0x1472
#define GC_INT2_STAT_9   0x1474
#define GC_INT2_STAT_10   0x1476
#define GC_INT2_STAT_11   0x1478
#define GC_INT2_STAT_12   0x147a
#define GC_INT2_STAT_13   0x147c
#define GC_INT2_STAT_14   0x147e
#define GC_INT3_STAT_TOP   0x1480
#define GC_INT3_STAT_0   0x1482
#define GC_INT3_STAT_1   0x1484
#define GC_INT3_STAT_2   0x1486
#define GC_INT3_STAT_3   0x1488
#define GC_INT3_STAT_4   0x148a
#define GC_INT3_STAT_5   0x148c
#define GC_INT3_STAT_6   0x148e
#define GC_INT3_STAT_7   0x1490
#define GC_INT3_STAT_8   0x1492
#define GC_INT3_STAT_9   0x1494
#define GC_INT3_STAT_10   0x1496
#define GC_INT3_STAT_11   0x1498
#define GC_INT3_STAT_12   0x149a
#define GC_INT3_STAT_13   0x149c
#define GC_INT3_STAT_14   0x149e
#define GC_VSTI0_CSR   0x14b0
#define GC_VSTI1_CSR   0x14b2
#define GC_VSTI2_CSR   0x14b4
#define GC_VSTI3_CSR   0x14b6
#define GC_VID_OUT_CONFIG_A_B   0x1500
#define GC_VID_OUT_CONFIG_C_D   0x1502
#define GC_INT_PIN_CONFIG   0x1504
#define GC_PIN_REMAP_IRQ_VPRES   0x1508
#define GC_PIN_REMAP_I2S   0x150a
#define GC_GPIO_A_OUTPUT_VALUE   0x1510
#define GC_GPIO_A_OUTPUT_ENABLE   0x1512
#define GC_GPIO_A_INPUT_VALUE   0x1514
#define GC_GPIO_B_OUTPUT_VALUE   0x1516
#define GC_GPIO_B_OUTPUT_ENABLE   0x1518
#define GC_GPIO_B_INPUT_VALUE   0x151a
#define GC_GPIO_C_OUTPUT_VALUE   0x151c
#define GC_GPIO_C_OUTPUT_ENABLE   0x151e
#define GC_GPIO_C_INPUT_VALUE   0x1520
#define GC_GPIO_D_OUTPUT_VALUE   0x1522
#define GC_GPIO_D_OUTPUT_ENABLE   0x1524
#define GC_GPIO_D_INPUT_VALUE   0x1526
#define GC_GPIO_A_0_ELECT_CONFIG   0x1530
#define GC_GPIO_A_1_ELECT_CONFIG   0x1532
#define GC_GPIO_A_2_ELECT_CONFIG   0x1534
#define GC_GPIO_A_3_ELECT_CONFIG   0x1536
#define GC_GPIO_A_4_ELECT_CONFIG   0x1538
#define GC_GPIO_A_5_ELECT_CONFIG   0x153a
#define GC_GPIO_B_0_ELECT_CONFIG   0x153c
#define GC_GPIO_B_1_ELECT_CONFIG   0x153e
#define GC_GPIO_B_2_ELECT_CONFIG   0x1540
#define GC_GPIO_B_3_ELECT_CONFIG   0x1542
#define GC_GPIO_B_4_ELECT_CONFIG   0x1544
#define GC_GPIO_B_5_ELECT_CONFIG   0x1546
#define GC_GPIO_C_0_ELECT_CONFIG   0x1548
#define GC_GPIO_C_1_ELECT_CONFIG   0x154a
#define GC_GPIO_C_2_ELECT_CONFIG   0x154c
#define GC_GPIO_C_3_ELECT_CONFIG   0x154e
#define GC_GPIO_C_4_ELECT_CONFIG   0x1550
#define GC_GPIO_C_5_ELECT_CONFIG   0x1552
#define GC_GPIO_D_0_ELECT_CONFIG   0x1554
#define GC_GPIO_D_1_ELECT_CONFIG   0x1556
#define GC_GPIO_D_2_ELECT_CONFIG   0x1558
#define GC_GPIO_D_3_ELECT_CONFIG   0x155a
#define GC_GPIO_D_4_ELECT_CONFIG   0x155c
#define GC_GPIO_D_5_ELECT_CONFIG   0x155e
#define GC_VID_OUT_A_ELECT_CONFIG   0x1560
#define GC_VID_OUT_B_ELECT_CONFIG   0x1562
#define GC_VID_OUT_C_ELECT_CONFIG   0x1564
#define GC_VID_OUT_D_ELECT_CONFIG   0x1566
#define GC_VID_OUT_DEBUG   0x1580
#define GC_VID_TXFIFO_STAT0   0x1590
#define GC_VID_TXFIFO_STAT1   0x1592
#define GC_CH0_EMA_CONTROL   0x1594
#define GC_CH1_EMA_CONTROL   0x1596
#define GC_CH2_EMA_CONTROL   0x1598
#define GC_CH3_EMA_CONTROL   0x159a
#define GC_EMA_CONTROL   0x159c
#define GC_OE_DEBUG   0x159e
#define GC_BOND_OPT   0x15a0
#define GC_UCC_CSR   0x15a2

 // SRC
#define SRC_CSR   0x1800
#define SRC_STAT   0x1802
#define SRC_INT_MASK   0x1804
#define SRC_INT_STAT   0x1806
#define SRC_INT_MSTAT   0x1808
#define SRC_CSR2   0x1810
#define SRC_GAIN1   0x1812
#define SRC_GAIN2   0x1814
#define SRC_RATE_STAT1   0x1816
#define SRC_RATE_STAT2   0x1818
#define SRC_PHASE1   0x181a
#define SRC_PHASE2   0x181c
#define SRC_PHASE3   0x181e
#define SRC_PHASE4   0x1820
#define SRC_PHASE5   0x1822

 // I2S
#define I2S_CSR_A   0x1a00
#define I2S_CSR_B   0x1a02
#define I2S_CHAN_MAP_0_3   0x1a04
#define I2S_CHAN_MAP_4_7   0x1a06
#define I2S_I2S_TESTBUS   0x1a08

 // VOF
#define VOF_CSR_0   0x1c00
#define VOF_OUTPUT_FORMAT_0   0x1c02
#define VOF_CSR_1   0x1c04
#define VOF_OUTPUT_FORMAT_1   0x1c06
#define VOF_CSR_2   0x1c08
#define VOF_OUTPUT_FORMAT_2   0x1c0a
#define VOF_CSR_3   0x1c0c
#define VOF_OUTPUT_FORMAT_3   0x1c0e
#define VOF_C0   0x1cc0
#define VOF_C2   0x1cc2
#define VOF_C4   0x1cc4
#define VOF_C6   0x1cc6
#define VOF_C8   0x1cc8
#define VOF_CA   0x1cca
#define VOF_CC   0x1ccc
#define VOF_D0   0x1cd0
#define VOF_D4   0x1cd4
#define VOF_D8   0x1cd8
#define VOF_DC   0x1cdc

 // AMS_MEM
 // AMS
#define AMS_SYSPLL_CONTROL_HI   0x2900
#define AMS_SYSPLL_CONTROL_LO   0x2902
#define AMS_SYSPLL_FRAC_HI   0x2904
#define AMS_SYSPLL_FRAC_LO   0x2906
#define AMS_AUDPLL_CONTROL_HI   0x2908
#define AMS_AUDPLL_CONTROL_LO   0x290a
#define AMS_AUDPLL_FRAC_HI   0x290c
#define AMS_AUDPLL_FRAC_LO   0x290e
#define AMS_COMMON_TEST_DEBUG   0x2910
#define AMS_SYSPLL_LOCK_DET   0x2912
#define AMS_AUDPLL_LOCK_DET   0x2914
#define AMS_LHC_REGS_SPARE   0x2916
#define AMS_INTF_REGS_SPARE   0x2920
#define AMS_INTF_UCC1   0x2922
#define AMS_INTF_UCC2   0x2924
#define AMS_INTF_SRAM_CTRL   0x2926
#define AMS_INTF_RX0_LUT_MUX0   0x2928
#define AMS_INTF_RX0_LUT_MUX1   0x292a
#define AMS_INTF_RX0_LUT_MUX2   0x292c
#define AMS_INTF_RX1_LUT_MUX0   0x292e
#define AMS_INTF_RX1_LUT_MUX1   0x2930
#define AMS_INTF_RX1_LUT_MUX2   0x2932
#define AMS_INTF_RX2_LUT_MUX0   0x2934
#define AMS_INTF_RX2_LUT_MUX1   0x2936
#define AMS_INTF_RX2_LUT_MUX2   0x2938
#define AMS_INTF_RX3_LUT_MUX0   0x293a
#define AMS_INTF_RX3_LUT_MUX1   0x293c
#define AMS_INTF_RX3_LUT_MUX2   0x293e
#define AMS_CH0_TXREG1   0x2980
#define AMS_CH0_TXREG2   0x2982
#define AMS_CH0_TXREG3   0x2984
#define AMS_CH0_TXREG4   0x2986
#define AMS_CH0_TXREG5   0x2988
#define AMS_CH0_TXREG6   0x298a
#define AMS_CH0_TXREG7   0x298c
#define AMS_CH0_TXREG8   0x298e
#define AMS_CH1_TXREG1   0x2990
#define AMS_CH1_TXREG2   0x2992
#define AMS_CH1_TXREG3   0x2994
#define AMS_CH1_TXREG4   0x2996
#define AMS_CH1_TXREG5   0x2998
#define AMS_CH1_TXREG6   0x299a
#define AMS_CH1_TXREG7   0x299c
#define AMS_CH1_TXREG8   0x299e
#define AMS_CH2_TXREG1   0x29a0
#define AMS_CH2_TXREG2   0x29a2
#define AMS_CH2_TXREG3   0x29a4
#define AMS_CH2_TXREG4   0x29a6
#define AMS_CH2_TXREG5   0x29a8
#define AMS_CH2_TXREG6   0x29aa
#define AMS_CH2_TXREG7   0x29ac
#define AMS_CH2_TXREG8   0x29ae
#define AMS_CH3_TXREG1   0x29b0
#define AMS_CH3_TXREG2   0x29b2
#define AMS_CH3_TXREG3   0x29b4
#define AMS_CH3_TXREG4   0x29b6
#define AMS_CH3_TXREG5   0x29b8
#define AMS_CH3_TXREG6   0x29ba
#define AMS_CH3_TXREG7   0x29bc
#define AMS_CH3_TXREG8   0x29be
#define AMS_CH0_RXREG1   0x2a00
#define AMS_CH0_RXREG2   0x2a02
#define AMS_CH0_RXREG3   0x2a04
#define AMS_CH0_RXREG4   0x2a06
#define AMS_CH0_RXREG5   0x2a08
#define AMS_CH0_RXREG6   0x2a0a
#define AMS_CH0_RXREG7   0x2a0c
#define AMS_CH0_RXREG8   0x2a0e
#define AMS_CH0_RXREG9   0x2a10
#define AMS_CH0_RXREG10   0x2a12
#define AMS_CH0_RXREG11   0x2a14
#define AMS_CH0_RXREG12   0x2a16
#define AMS_CH0_RXREG13   0x2a18
#define AMS_CH0_RXREG14   0x2a1a
#define AMS_CH0_RXREG15   0x2a1c
#define AMS_CH0_RXREG16   0x2a1e
#define AMS_CH0_RXREG17   0x2a20
#define AMS_CH0_RXREG18   0x2a22
#define AMS_CH0_RXREG19   0x2a24
#define AMS_CH0_RXREG20   0x2a26
#define AMS_CH0_RXREG21   0x2a28
#define AMS_CH0_RXREG22   0x2a2a
#define AMS_CH0_RXREG23   0x2a2c
#define AMS_CH0_RXREG24   0x2a2e
#define AMS_CH0_RXREG25   0x2a30
#define AMS_CH0_RXREG26   0x2a32
#define AMS_CH0_RXREG28   0x2a36
#define AMS_CH0_RXREG31   0x2a3c
#define AMS_CH0_RXREG32   0x2a3e
#define AMS_CH1_RXREG1   0x2a80
#define AMS_CH1_RXREG2   0x2a82
#define AMS_CH1_RXREG3   0x2a84
#define AMS_CH1_RXREG4   0x2a86
#define AMS_CH1_RXREG5   0x2a88
#define AMS_CH1_RXREG6   0x2a8a
#define AMS_CH1_RXREG7   0x2a8c
#define AMS_CH1_RXREG8   0x2a8e
#define AMS_CH1_RXREG9   0x2a90
#define AMS_CH1_RXREG10   0x2a92
#define AMS_CH1_RXREG11   0x2a94
#define AMS_CH1_RXREG12   0x2a96
#define AMS_CH1_RXREG13   0x2a98
#define AMS_CH1_RXREG14   0x2a9a
#define AMS_CH1_RXREG15   0x2a9c
#define AMS_CH1_RXREG16   0x2a9e
#define AMS_CH1_RXREG17   0x2aa0
#define AMS_CH1_RXREG18   0x2aa2
#define AMS_CH1_RXREG19   0x2aa4
#define AMS_CH1_RXREG20   0x2aa6
#define AMS_CH1_RXREG21   0x2aa8
#define AMS_CH1_RXREG22   0x2aaa
#define AMS_CH1_RXREG23   0x2aac
#define AMS_CH1_RXREG24   0x2aae
#define AMS_CH1_RXREG25   0x2ab0
#define AMS_CH1_RXREG26   0x2ab2
#define AMS_CH1_RXREG31   0x2abc
#define AMS_CH1_RXREG32   0x2abe
#define AMS_CH2_RXREG1   0x2b00
#define AMS_CH2_RXREG2   0x2b02
#define AMS_CH2_RXREG3   0x2b04
#define AMS_CH2_RXREG4   0x2b06
#define AMS_CH2_RXREG5   0x2b08
#define AMS_CH2_RXREG6   0x2b0a
#define AMS_CH2_RXREG7   0x2b0c
#define AMS_CH2_RXREG8   0x2b0e
#define AMS_CH2_RXREG9   0x2b10
#define AMS_CH2_RXREG10   0x2b12
#define AMS_CH2_RXREG11   0x2b14
#define AMS_CH2_RXREG12   0x2b16
#define AMS_CH2_RXREG13   0x2b18
#define AMS_CH2_RXREG14   0x2b1a
#define AMS_CH2_RXREG15   0x2b1c
#define AMS_CH2_RXREG16   0x2b1e
#define AMS_CH2_RXREG17   0x2b20
#define AMS_CH2_RXREG18   0x2b22
#define AMS_CH2_RXREG19   0x2b24
#define AMS_CH2_RXREG20   0x2b26
#define AMS_CH2_RXREG21   0x2b28
#define AMS_CH2_RXREG22   0x2b2a
#define AMS_CH2_RXREG23   0x2b2c
#define AMS_CH2_RXREG24   0x2b2e
#define AMS_CH2_RXREG25   0x2b30
#define AMS_CH2_RXREG26   0x2b32
#define AMS_CH2_RXREG31   0x2b3c
#define AMS_CH2_RXREG32   0x2b3e
#define AMS_CH3_RXREG1   0x2b80
#define AMS_CH3_RXREG2   0x2b82
#define AMS_CH3_RXREG3   0x2b84
#define AMS_CH3_RXREG4   0x2b86
#define AMS_CH3_RXREG5   0x2b88
#define AMS_CH3_RXREG6   0x2b8a
#define AMS_CH3_RXREG7   0x2b8c
#define AMS_CH3_RXREG8   0x2b8e
#define AMS_CH3_RXREG9   0x2b90
#define AMS_CH3_RXREG10   0x2b92
#define AMS_CH3_RXREG11   0x2b94
#define AMS_CH3_RXREG12   0x2b96
#define AMS_CH3_RXREG13   0x2b98
#define AMS_CH3_RXREG14   0x2b9a
#define AMS_CH3_RXREG15   0x2b9c
#define AMS_CH3_RXREG16   0x2b9e
#define AMS_CH3_RXREG17   0x2ba0
#define AMS_CH3_RXREG18   0x2ba2
#define AMS_CH3_RXREG19   0x2ba4
#define AMS_CH3_RXREG20   0x2ba6
#define AMS_CH3_RXREG21   0x2ba8
#define AMS_CH3_RXREG22   0x2baa
#define AMS_CH3_RXREG23   0x2bac
#define AMS_CH3_RXREG24   0x2bae
#define AMS_CH3_RXREG25   0x2bb0
#define AMS_CH3_RXREG26   0x2bb2
#define AMS_CH3_RXREG31   0x2bbc
#define AMS_CH3_RXREG32   0x2bbe

 // RE0
#define RE0_CSR   0x3000
#define RE0_INT_MASK   0x3002
#define RE0_INT_STAT   0x3004
#define RE0_INT_MSTAT   0x3006
#define RE0_PROCESSING_ENABLE   0x3010
#define RE0_STREAM_ID   0x3012
#define RE0_TRS_LOCK_THRESHOLD   0x3020
#define RE0_TRS_LOCK_MAX_RETRIES   0x3024
#define RE0_HORIZ_LOCK_THRESHOLD   0x3030
#define RE0_HORIZ_LOCK_MAX_RETRIES   0x3034
#define RE0_VERT_LOCK_THRESHOLD   0x3040
#define RE0_VERT_LOCK_MAX_RETRIES   0x3044
#define RE0_VIDEO_AQ_TIMEOUT   0x3048
#define RE0_VIDEO_AQ_MAX_RETRIES   0x3050
#define RE0_LOCK_LOSS_THRESHOLD   0x3060
#define RE0_LOCK_LOSS_MASK   0x3064
#define RE0_SDI_CHK_STAT0   0x3070
#define RE0_SDI_CHK_STAT1   0x3072
#define RE0_CRC_ERR_COUNT   0x3074
#define RE0_FILL_Y1   0x3080
#define RE0_FILL_Y2   0x3082
#define RE0_FILL_CB   0x3084
#define RE0_FILL_CR   0x3086
#define RE0_Y_PRBS_SEED   0x3088
#define RE0_C_PRBS_SEED   0x308a
#define RE0_VID_CHK_TOT_PIX_LO   0x3090
#define RE0_VID_CHK_TOT_PIX_HI   0x3092
#define RE0_VID_CHK_BAD_BITS_LO   0x3094
#define RE0_VID_CHK_BAD_BITS_HI   0x3096
#define RE0_DRF_0   0x30c0
#define RE0_DRF_1   0x30c2
#define RE0_DRF_2   0x30c4
#define RE0_DRF_3   0x30c6
#define RE0_DRF_4   0x30c8
#define RE0_DRF_5   0x30ca
#define RE0_DRF_6   0x30cc
#define RE0_DRF_7   0x30ce
#define RE0_DRF_8   0x30d0
#define RE0_DRF_9   0x30d2
#define RE0_DRF_10   0x30d4
#define RE0_DRF_11   0x30d6
#define RE0_SRF_0   0x30e0
#define RE0_SRF_1   0x30e2
#define RE0_SRF_2   0x30e4
#define RE0_SRF_3   0x30e6
#define RE0_SRF_4   0x30e8
#define RE0_SRF_5   0x30ea
#define RE0_SRF_6   0x30ec
#define RE0_SRF_7   0x30ee
#define RE0_SRF_8   0x30f0
#define RE0_SRF_9   0x30f2
#define RE0_SRF_10   0x30f4
#define RE0_SRF_11   0x30f6
#define RE0_DIAG_RE_CTRL0   0x3100
#define RE0_DIAG_RE_CTRL1   0x3102
#define RE0_DIAG_RCV_STAT0   0x3108
#define RE0_DIAG_TIMEO_STAT   0x310e
#define RE0_DIAG_BCAST_CTRL0   0x3110
#define RE0_DIAG_BCAST_CTRL1   0x3112
#define RE0_DIAG_BCAST_CTRL2   0x3114
#define RE0_DIAG_BCAST_STAT0   0x3116
#define RE0_DIAG_BCAST_STAT1   0x3118
#define RE0_DIAG_FLYW_STAT0   0x3120
#define RE0_DIAG_FLYW_STAT1   0x3122
#define RE0_DIAG_FLYW_TMODE   0x3126
#define RE0_DIAG_FMT_STAT0   0x3130
#define RE0_DIAG_FMT_STAT1   0x3132
#define RE0_DIAG_FMT_STAT2   0x3134
#define RE0_DIAG_FMT_STAT3   0x3136
#define RE0_DIAG_FMT_STAT4   0x3138
#define RE0_DIAG_VGEN_CTRL0   0x3140
#define RE0_DIAG_LOCK_STAT   0x3150
#define RE0_DIAG_LOL_ACCUM   0x3152

 // ANC0
#define ANC0_CSR   0x3200
#define ANC0_CHANNEL_ID   0x3202
#define ANC0_INT_MASK   0x3204
#define ANC0_INT_STAT   0x3206
#define ANC0_INT_MSTAT   0x3208
#define ANC0_PAYLOAD_ID_12   0x320a
#define ANC0_PAYLOAD_ID_34   0x320c
#define ANC0_STREAM_ID_12   0x320e
#define ANC0_STREAM_ID_34   0x3210
#define ANC0_STREAM_ID_56   0x3212
#define ANC0_FILTER_CONTROL   0x3214
#define ANC0_FILTER0_PATTERN   0x3216
#define ANC0_FILTER0_MASK   0x3218
#define ANC0_FILTER1_PATTERN   0x321a
#define ANC0_FILTER1_MASK   0x321c
#define ANC0_FILTER2_PATTERN   0x321e
#define ANC0_FILTER2_MASK   0x3220
#define ANC0_FILTER3_PATTERN   0x3222
#define ANC0_FILTER3_MASK   0x3224
#define ANC0_HOST_AVAIL_DATA_1   0x3226
#define ANC0_HOST_BUFFER_THRESHOLD_1   0x3228
#define ANC0_HOST_READ_POINTER_1   0x322a
#define ANC0_HOST_QUANTITY_READ_1   0x322c
#define ANC0_HOST_AVAIL_DATA_2   0x322e
#define ANC0_HOST_BUFFER_THRESHOLD_2   0x3230
#define ANC0_HOST_READ_POINTER_2   0x3232
#define ANC0_HOST_QUANTITY_READ_2   0x3234
#define ANC0_DEBUG   0x3240

 // ADE0
#define ADE0_CSR   0x3400
#define ADE0_SPEC_CHAN   0x3402
#define ADE0_EXTR_CHAN   0x3404
#define ADE0_AVAIL_CHAN   0x3406
#define ADE0_STOP_THRESHOLDS   0x3408
#define ADE0_CTRLPKT_1   0x340a
#define ADE0_CTRLPKT_2   0x340c
#define ADE0_CTRLPKT_3   0x340e
#define ADE0_CTRLPKT_4   0x3410
#define ADE0_INT_MASK   0x3412
#define ADE0_INT_STAT   0x3414
#define ADE0_INT_MSTAT   0x3416
#define ADE0_CSR2   0x3418

 // VA0
#define VA0_CSR   0x3800
#define VA0_FRAME_SPACING   0x3802
#define VA0_ARRAY_X_OFFSET   0x3804
#define VA0_ARRAY_Y_OFFSET   0x3806
#define VA0_BLOCK_X_DIM   0x3808
#define VA0_BLOCK_Y_DIM   0x380a
#define VA0_INT_MASK   0x380c
#define VA0_INT_STAT   0x380e
#define VA0_INT_MSTAT   0x3810
#define VA0_BLOCK_LUMA_SCALE   0x3812
#define VA0_MD_BLOCK_LUMA_CHG_THRESH   0x3814
#define VA0_MD_BLOCK_CNT_THRESH   0x3816
#define VA0_MD_STATUS_SPACING   0x3820
#define VA0_MD_BLOCK_ENABLE_0_15   0x3822
#define VA0_MD_BLOCK_ENABLE_16_31   0x3824
#define VA0_MD_BLOCK_ENABLE_32_47   0x3826
#define VA0_MD_BLOCK_ENABLE_48_63   0x3828
#define VA0_MD_BLOCK_ENABLE_64_79   0x382a
#define VA0_MD_BLOCK_ENABLE_80_95   0x382c
#define VA0_MD_BLOCK_ENABLE_96_111   0x382e
#define VA0_MD_BLOCK_ENABLE_112_127   0x3830
#define VA0_MD_BLOCK_ENABLE_128_143   0x3832
#define VA0_MD_BLOCK_ENABLE_144_159   0x3834
#define VA0_MD_BLOCK_ENABLE_160_175   0x3836
#define VA0_MD_BLOCK_ENABLE_176_191   0x3838
#define VA0_MD_BLOCK_ENABLE_192_207   0x383a
#define VA0_MD_BLOCK_ENABLE_208_223   0x383c
#define VA0_MD_BLOCK_ENABLE_224_239   0x383e
#define VA0_MD_BLOCK_ENABLE_240_255   0x3840
#define VA0_MD_BLOCK_ENABLE_256_271   0x3842
#define VA0_MD_BLOCK_ENABLE_272_287   0x3844
#define VA0_MD_BLOCK_ENABLE_288_303   0x3846
#define VA0_MD_BLOCK_ENABLE_304_319   0x3848
#define VA0_MD_BLOCK_ENABLE_320_335   0x384a
#define VA0_MD_BLOCK_ENABLE_336_351   0x384c
#define VA0_MD_BLOCK_ENABLE_352_367   0x384e
#define VA0_MD_BLOCK_ENABLE_368_383   0x3850
#define VA0_MD_BLOCK_ENABLE_384_399   0x3852
#define VA0_MD_BLOCK_ENABLE_400_415   0x3854
#define VA0_MD_BLOCK_ENABLE_416_431   0x3856
#define VA0_MD_BLOCK_ENABLE_432_447   0x3858
#define VA0_MD_BLOCK_ENABLE_448_463   0x385a
#define VA0_MD_BLOCK_ENABLE_464_479   0x385c
#define VA0_MD_BLOCK_ENABLE_480_495   0x385e
#define VA0_MD_BLOCK_ENABLE_496_511   0x3860
#define VA0_MD_BLOCK_ENABLE_512_527   0x3862
#define VA0_MD_BLOCK_ENABLE_528_543   0x3864
#define VA0_MD_BLOCK_ENABLE_544_559   0x3866
#define VA0_MD_BLOCK_ENABLE_560_575   0x3868
#define VA0_MD_BLOCK_CNT_STATUS   0x386a
#define VA0_MD_BLOCK_STATUS_0_15   0x386c
#define VA0_MD_BLOCK_STATUS_16_31   0x386e
#define VA0_MD_BLOCK_STATUS_32_47   0x3870
#define VA0_MD_BLOCK_STATUS_48_63   0x3872
#define VA0_MD_BLOCK_STATUS_64_79   0x3874
#define VA0_MD_BLOCK_STATUS_80_95   0x3876
#define VA0_MD_BLOCK_STATUS_96_111   0x3878
#define VA0_MD_BLOCK_STATUS_112_127   0x387a
#define VA0_MD_BLOCK_STATUS_128_143   0x387c
#define VA0_MD_BLOCK_STATUS_144_159   0x387e
#define VA0_MD_BLOCK_STATUS_160_175   0x3880
#define VA0_MD_BLOCK_STATUS_176_191   0x3882
#define VA0_MD_BLOCK_STATUS_192_207   0x3884
#define VA0_MD_BLOCK_STATUS_208_223   0x3886
#define VA0_MD_BLOCK_STATUS_224_239   0x3888
#define VA0_MD_BLOCK_STATUS_240_255   0x388a
#define VA0_MD_BLOCK_STATUS_256_271   0x388c
#define VA0_MD_BLOCK_STATUS_272_287   0x388e
#define VA0_MD_BLOCK_STATUS_288_303   0x3890
#define VA0_MD_BLOCK_STATUS_304_319   0x3892
#define VA0_MD_BLOCK_STATUS_320_335   0x3894
#define VA0_MD_BLOCK_STATUS_336_351   0x3896
#define VA0_MD_BLOCK_STATUS_352_367   0x3898
#define VA0_MD_BLOCK_STATUS_368_383   0x389a
#define VA0_MD_BLOCK_STATUS_384_399   0x389c
#define VA0_MD_BLOCK_STATUS_400_415   0x389e
#define VA0_MD_BLOCK_STATUS_416_431   0x38a0
#define VA0_MD_BLOCK_STATUS_432_447   0x38a2
#define VA0_MD_BLOCK_STATUS_448_463   0x38a4
#define VA0_MD_BLOCK_STATUS_464_479   0x38a6
#define VA0_MD_BLOCK_STATUS_480_495   0x38a8
#define VA0_MD_BLOCK_STATUS_496_511   0x38aa
#define VA0_MD_BLOCK_STATUS_512_527   0x38ac
#define VA0_MD_BLOCK_STATUS_528_543   0x38ae
#define VA0_MD_BLOCK_STATUS_544_559   0x38b0
#define VA0_MD_BLOCK_STATUS_560_575   0x38b2
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_0_15   0x38b4
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_16_31   0x38b6
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_32_47   0x38b8
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_48_63   0x38ba
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_64_79   0x38bc
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_80_95   0x38be
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_96_111   0x38c0
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_112_127   0x38c2
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_128_143   0x38c4
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_144_159   0x38c6
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_160_175   0x38c8
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_176_191   0x38ca
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_192_207   0x38cc
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_208_223   0x38ce
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_224_239   0x38d0
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_240_255   0x38d2
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_256_271   0x38d4
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_272_287   0x38d6
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_288_303   0x38d8
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_304_319   0x38da
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_320_335   0x38dc
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_336_351   0x38de
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_352_367   0x38e0
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_368_383   0x38e2
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_384_399   0x38e4
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_400_415   0x38e6
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_416_431   0x38e8
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_432_447   0x38ea
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_448_463   0x38ec
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_464_479   0x38ee
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_480_495   0x38f0
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_496_511   0x38f2
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_512_527   0x38f4
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_528_543   0x38f6
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_544_559   0x38f8
#define VA0_MD_BLOCK_STATUS_IMMEDIATE_560_575   0x38fa
#define VA0_CNST_BLOCK_LUMA_CHG_THRESH   0x391a
#define VA0_CNST_BLOCK_CNT_THRESH   0x391c
#define VA0_CNST_BLOCK_CNT_STATUS   0x391e
#define VA0_CNST_IMG_CNT_THRESH   0x3920
#define VA0_WHT_VALUE_THRESH   0x3922
#define VA0_WHT_PIX_CNT_THRESH_LO   0x3924
#define VA0_WHT_PIX_CNT_THRESH_HI   0x3926
#define VA0_BLK_VALUE_THRESH   0x3928
#define VA0_BLK_PIX_CNT_THRESH_LO   0x392a
#define VA0_BLK_PIX_CNT_THRESH_HI   0x392c

 // RE1
#define RE1_CSR   0x4000
#define RE1_INT_MASK   0x4002
#define RE1_INT_STAT   0x4004
#define RE1_INT_MSTAT   0x4006
#define RE1_PROCESSING_ENABLE   0x4010
#define RE1_STREAM_ID   0x4012
#define RE1_TRS_LOCK_THRESHOLD   0x4020
#define RE1_TRS_LOCK_MAX_RETRIES   0x4024
#define RE1_HORIZ_LOCK_THRESHOLD   0x4030
#define RE1_HORIZ_LOCK_MAX_RETRIES   0x4034
#define RE1_VERT_LOCK_THRESHOLD   0x4040
#define RE1_VERT_LOCK_MAX_RETRIES   0x4044
#define RE1_VIDEO_AQ_TIMEOUT   0x4048
#define RE1_VIDEO_AQ_MAX_RETRIES   0x4050
#define RE1_LOCK_LOSS_THRESHOLD   0x4060
#define RE1_LOCK_LOSS_MASK   0x4064
#define RE1_SDI_CHK_STAT0   0x4070
#define RE1_SDI_CHK_STAT1   0x4072
#define RE1_CRC_ERR_COUNT   0x4074
#define RE1_FILL_Y1   0x4080
#define RE1_FILL_Y2   0x4082
#define RE1_FILL_CB   0x4084
#define RE1_FILL_CR   0x4086
#define RE1_Y_PRBS_SEED   0x4088
#define RE1_C_PRBS_SEED   0x408a
#define RE1_VID_CHK_TOT_PIX_LO   0x4090
#define RE1_VID_CHK_TOT_PIX_HI   0x4092
#define RE1_VID_CHK_BAD_BITS_LO   0x4094
#define RE1_VID_CHK_BAD_BITS_HI   0x4096
#define RE1_DRF_0   0x40c0
#define RE1_DRF_1   0x40c2
#define RE1_DRF_2   0x40c4
#define RE1_DRF_3   0x40c6
#define RE1_DRF_4   0x40c8
#define RE1_DRF_5   0x40ca
#define RE1_DRF_6   0x40cc
#define RE1_DRF_7   0x40ce
#define RE1_DRF_8   0x40d0
#define RE1_DRF_9   0x40d2
#define RE1_DRF_10   0x40d4
#define RE1_DRF_11   0x40d6
#define RE1_SRF_0   0x40e0
#define RE1_SRF_1   0x40e2
#define RE1_SRF_2   0x40e4
#define RE1_SRF_3   0x40e6
#define RE1_SRF_4   0x40e8
#define RE1_SRF_5   0x40ea
#define RE1_SRF_6   0x40ec
#define RE1_SRF_7   0x40ee
#define RE1_SRF_8   0x40f0
#define RE1_SRF_9   0x40f2
#define RE1_SRF_10   0x40f4
#define RE1_SRF_11   0x40f6
#define RE1_DIAG_RE_CTRL0   0x4100
#define RE1_DIAG_RE_CTRL1   0x4102
#define RE1_DIAG_RCV_STAT0   0x4108
#define RE1_DIAG_TIMEO_STAT   0x410e
#define RE1_DIAG_BCAST_CTRL0   0x4110
#define RE1_DIAG_BCAST_CTRL1   0x4112
#define RE1_DIAG_BCAST_CTRL2   0x4114
#define RE1_DIAG_BCAST_STAT0   0x4116
#define RE1_DIAG_BCAST_STAT1   0x4118
#define RE1_DIAG_FLYW_STAT0   0x4120
#define RE1_DIAG_FLYW_STAT1   0x4122
#define RE1_DIAG_FLYW_TMODE   0x4126
#define RE1_DIAG_FMT_STAT0   0x4130
#define RE1_DIAG_FMT_STAT1   0x4132
#define RE1_DIAG_FMT_STAT2   0x4134
#define RE1_DIAG_FMT_STAT3   0x4136
#define RE1_DIAG_FMT_STAT4   0x4138
#define RE1_DIAG_VGEN_CTRL0   0x4140
#define RE1_DIAG_LOCK_STAT   0x4150
#define RE1_DIAG_LOL_ACCUM   0x4152

// ANC1
#define ANC1_CSR   0x4200
#define ANC1_CHANNEL_ID   0x4202
#define ANC1_INT_MASK   0x4204
#define ANC1_INT_STAT   0x4206
#define ANC1_INT_MSTAT   0x4208
#define ANC1_PAYLOAD_ID_12   0x420a
#define ANC1_PAYLOAD_ID_34   0x420c
#define ANC1_STREAM_ID_12   0x420e
#define ANC1_STREAM_ID_34   0x4210
#define ANC1_STREAM_ID_56   0x4212
#define ANC1_FILTER_CONTROL   0x4214
#define ANC1_FILTER0_PATTERN   0x4216
#define ANC1_FILTER0_MASK   0x4218
#define ANC1_FILTER1_PATTERN   0x421a
#define ANC1_FILTER1_MASK   0x421c
#define ANC1_FILTER2_PATTERN   0x421e
#define ANC1_FILTER2_MASK   0x4220
#define ANC1_FILTER3_PATTERN   0x4222
#define ANC1_FILTER3_MASK   0x4224
#define ANC1_HOST_AVAIL_DATA_1   0x4226
#define ANC1_HOST_BUFFER_THRESHOLD_1   0x4228
#define ANC1_HOST_READ_POINTER_1   0x422a
#define ANC1_HOST_QUANTITY_READ_1   0x422c
#define ANC1_HOST_AVAIL_DATA_2   0x422e
#define ANC1_HOST_BUFFER_THRESHOLD_2   0x4230
#define ANC1_HOST_READ_POINTER_2   0x4232
#define ANC1_HOST_QUANTITY_READ_2   0x4234
#define ANC1_DEBUG   0x4240

// ADE1
#define ADE1_CSR   0x4400
#define ADE1_SPEC_CHAN   0x4402
#define ADE1_EXTR_CHAN   0x4404
#define ADE1_AVAIL_CHAN   0x4406
#define ADE1_STOP_THRESHOLDS   0x4408
#define ADE1_CTRLPKT_1   0x440a
#define ADE1_CTRLPKT_2   0x440c
#define ADE1_CTRLPKT_3   0x440e
#define ADE1_CTRLPKT_4   0x4410
#define ADE1_INT_MASK   0x4412
#define ADE1_INT_STAT   0x4414
#define ADE1_INT_MSTAT   0x4416
#define ADE1_CSR2   0x4418

// VA1
#define VA1_CSR   0x4800
#define VA1_FRAME_SPACING   0x4802
#define VA1_ARRAY_X_OFFSET   0x4804
#define VA1_ARRAY_Y_OFFSET   0x4806
#define VA1_BLOCK_X_DIM   0x4808
#define VA1_BLOCK_Y_DIM   0x480a
#define VA1_INT_MASK   0x480c
#define VA1_INT_STAT   0x480e
#define VA1_INT_MSTAT   0x4810
#define VA1_BLOCK_LUMA_SCALE   0x4812
#define VA1_MD_BLOCK_LUMA_CHG_THRESH   0x4814
#define VA1_MD_BLOCK_CNT_THRESH   0x4816
#define VA1_MD_STATUS_SPACING   0x4820
#define VA1_MD_BLOCK_ENABLE_0_15   0x4822
#define VA1_MD_BLOCK_ENABLE_16_31   0x4824
#define VA1_MD_BLOCK_ENABLE_32_47   0x4826
#define VA1_MD_BLOCK_ENABLE_48_63   0x4828
#define VA1_MD_BLOCK_ENABLE_64_79   0x482a
#define VA1_MD_BLOCK_ENABLE_80_95   0x482c
#define VA1_MD_BLOCK_ENABLE_96_111   0x482e
#define VA1_MD_BLOCK_ENABLE_112_127   0x4830
#define VA1_MD_BLOCK_ENABLE_128_143   0x4832
#define VA1_MD_BLOCK_ENABLE_144_159   0x4834
#define VA1_MD_BLOCK_ENABLE_160_175   0x4836
#define VA1_MD_BLOCK_ENABLE_176_191   0x4838
#define VA1_MD_BLOCK_ENABLE_192_207   0x483a
#define VA1_MD_BLOCK_ENABLE_208_223   0x483c
#define VA1_MD_BLOCK_ENABLE_224_239   0x483e
#define VA1_MD_BLOCK_ENABLE_240_255   0x4840
#define VA1_MD_BLOCK_ENABLE_256_271   0x4842
#define VA1_MD_BLOCK_ENABLE_272_287   0x4844
#define VA1_MD_BLOCK_ENABLE_288_303   0x4846
#define VA1_MD_BLOCK_ENABLE_304_319   0x4848
#define VA1_MD_BLOCK_ENABLE_320_335   0x484a
#define VA1_MD_BLOCK_ENABLE_336_351   0x484c
#define VA1_MD_BLOCK_ENABLE_352_367   0x484e
#define VA1_MD_BLOCK_ENABLE_368_383   0x4850
#define VA1_MD_BLOCK_ENABLE_384_399   0x4852
#define VA1_MD_BLOCK_ENABLE_400_415   0x4854
#define VA1_MD_BLOCK_ENABLE_416_431   0x4856
#define VA1_MD_BLOCK_ENABLE_432_447   0x4858
#define VA1_MD_BLOCK_ENABLE_448_463   0x485a
#define VA1_MD_BLOCK_ENABLE_464_479   0x485c
#define VA1_MD_BLOCK_ENABLE_480_495   0x485e
#define VA1_MD_BLOCK_ENABLE_496_511   0x4860
#define VA1_MD_BLOCK_ENABLE_512_527   0x4862
#define VA1_MD_BLOCK_ENABLE_528_543   0x4864
#define VA1_MD_BLOCK_ENABLE_544_559   0x4866
#define VA1_MD_BLOCK_ENABLE_560_575   0x4868
#define VA1_MD_BLOCK_CNT_STATUS   0x486a
#define VA1_MD_BLOCK_STATUS_0_15   0x486c
#define VA1_MD_BLOCK_STATUS_16_31   0x486e
#define VA1_MD_BLOCK_STATUS_32_47   0x4870
#define VA1_MD_BLOCK_STATUS_48_63   0x4872
#define VA1_MD_BLOCK_STATUS_64_79   0x4874
#define VA1_MD_BLOCK_STATUS_80_95   0x4876
#define VA1_MD_BLOCK_STATUS_96_111   0x4878
#define VA1_MD_BLOCK_STATUS_112_127   0x487a
#define VA1_MD_BLOCK_STATUS_128_143   0x487c
#define VA1_MD_BLOCK_STATUS_144_159   0x487e
#define VA1_MD_BLOCK_STATUS_160_175   0x4880
#define VA1_MD_BLOCK_STATUS_176_191   0x4882
#define VA1_MD_BLOCK_STATUS_192_207   0x4884
#define VA1_MD_BLOCK_STATUS_208_223   0x4886
#define VA1_MD_BLOCK_STATUS_224_239   0x4888
#define VA1_MD_BLOCK_STATUS_240_255   0x488a
#define VA1_MD_BLOCK_STATUS_256_271   0x488c
#define VA1_MD_BLOCK_STATUS_272_287   0x488e
#define VA1_MD_BLOCK_STATUS_288_303   0x4890
#define VA1_MD_BLOCK_STATUS_304_319   0x4892
#define VA1_MD_BLOCK_STATUS_320_335   0x4894
#define VA1_MD_BLOCK_STATUS_336_351   0x4896
#define VA1_MD_BLOCK_STATUS_352_367   0x4898
#define VA1_MD_BLOCK_STATUS_368_383   0x489a
#define VA1_MD_BLOCK_STATUS_384_399   0x489c
#define VA1_MD_BLOCK_STATUS_400_415   0x489e
#define VA1_MD_BLOCK_STATUS_416_431   0x48a0
#define VA1_MD_BLOCK_STATUS_432_447   0x48a2
#define VA1_MD_BLOCK_STATUS_448_463   0x48a4
#define VA1_MD_BLOCK_STATUS_464_479   0x48a6
#define VA1_MD_BLOCK_STATUS_480_495   0x48a8
#define VA1_MD_BLOCK_STATUS_496_511   0x48aa
#define VA1_MD_BLOCK_STATUS_512_527   0x48ac
#define VA1_MD_BLOCK_STATUS_528_543   0x48ae
#define VA1_MD_BLOCK_STATUS_544_559   0x48b0
#define VA1_MD_BLOCK_STATUS_560_575   0x48b2
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_0_15   0x48b4
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_16_31   0x48b6
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_32_47   0x48b8
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_48_63   0x48ba
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_64_79   0x48bc
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_80_95   0x48be
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_96_111   0x48c0
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_112_127   0x48c2
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_128_143   0x48c4
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_144_159   0x48c6
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_160_175   0x48c8
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_176_191   0x48ca
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_192_207   0x48cc
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_208_223   0x48ce
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_224_239   0x48d0
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_240_255   0x48d2
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_256_271   0x48d4
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_272_287   0x48d6
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_288_303   0x48d8
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_304_319   0x48da
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_320_335   0x48dc
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_336_351   0x48de
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_352_367   0x48e0
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_368_383   0x48e2
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_384_399   0x48e4
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_400_415   0x48e6
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_416_431   0x48e8
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_432_447   0x48ea
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_448_463   0x48ec
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_464_479   0x48ee
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_480_495   0x48f0
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_496_511   0x48f2
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_512_527   0x48f4
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_528_543   0x48f6
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_544_559   0x48f8
#define VA1_MD_BLOCK_STATUS_IMMEDIATE_560_575   0x48fa
#define VA1_CNST_BLOCK_LUMA_CHG_THRESH   0x491a
#define VA1_CNST_BLOCK_CNT_THRESH   0x491c
#define VA1_CNST_BLOCK_CNT_STATUS   0x491e
#define VA1_CNST_IMG_CNT_THRESH   0x4920
#define VA1_WHT_VALUE_THRESH   0x4922
#define VA1_WHT_PIX_CNT_THRESH_LO   0x4924
#define VA1_WHT_PIX_CNT_THRESH_HI   0x4926
#define VA1_BLK_VALUE_THRESH   0x4928
#define VA1_BLK_PIX_CNT_THRESH_LO   0x492a
#define VA1_BLK_PIX_CNT_THRESH_HI   0x492c

// RE2
#define RE2_CSR   0x5000
#define RE2_INT_MASK   0x5002
#define RE2_INT_STAT   0x5004
#define RE2_INT_MSTAT   0x5006
#define RE2_PROCESSING_ENABLE   0x5010
#define RE2_STREAM_ID   0x5012
#define RE2_TRS_LOCK_THRESHOLD   0x5020
#define RE2_TRS_LOCK_MAX_RETRIES   0x5024
#define RE2_HORIZ_LOCK_THRESHOLD   0x5030
#define RE2_HORIZ_LOCK_MAX_RETRIES   0x5034
#define RE2_VERT_LOCK_THRESHOLD   0x5040
#define RE2_VERT_LOCK_MAX_RETRIES   0x5044
#define RE2_VIDEO_AQ_TIMEOUT   0x5048
#define RE2_VIDEO_AQ_MAX_RETRIES   0x5050
#define RE2_LOCK_LOSS_THRESHOLD   0x5060
#define RE2_LOCK_LOSS_MASK   0x5064
#define RE2_SDI_CHK_STAT0   0x5070
#define RE2_SDI_CHK_STAT1   0x5072
#define RE2_CRC_ERR_COUNT   0x5074
#define RE2_FILL_Y1   0x5080
#define RE2_FILL_Y2   0x5082
#define RE2_FILL_CB   0x5084
#define RE2_FILL_CR   0x5086
#define RE2_Y_PRBS_SEED   0x5088
#define RE2_C_PRBS_SEED   0x508a
#define RE2_VID_CHK_TOT_PIX_LO   0x5090
#define RE2_VID_CHK_TOT_PIX_HI   0x5092
#define RE2_VID_CHK_BAD_BITS_LO   0x5094
#define RE2_VID_CHK_BAD_BITS_HI   0x5096
#define RE2_DRF_0   0x50c0
#define RE2_DRF_1   0x50c2
#define RE2_DRF_2   0x50c4
#define RE2_DRF_3   0x50c6
#define RE2_DRF_4   0x50c8
#define RE2_DRF_5   0x50ca
#define RE2_DRF_6   0x50cc
#define RE2_DRF_7   0x50ce
#define RE2_DRF_8   0x50d0
#define RE2_DRF_9   0x50d2
#define RE2_DRF_10   0x50d4
#define RE2_DRF_11   0x50d6
#define RE2_SRF_0   0x50e0
#define RE2_SRF_1   0x50e2
#define RE2_SRF_2   0x50e4
#define RE2_SRF_3   0x50e6
#define RE2_SRF_4   0x50e8
#define RE2_SRF_5   0x50ea
#define RE2_SRF_6   0x50ec
#define RE2_SRF_7   0x50ee
#define RE2_SRF_8   0x50f0
#define RE2_SRF_9   0x50f2
#define RE2_SRF_10   0x50f4
#define RE2_SRF_11   0x50f6
#define RE2_DIAG_RE_CTRL0   0x5100
#define RE2_DIAG_RE_CTRL1   0x5102
#define RE2_DIAG_RCV_STAT0   0x5108
#define RE2_DIAG_TIMEO_STAT   0x510e
#define RE2_DIAG_BCAST_CTRL0   0x5110
#define RE2_DIAG_BCAST_CTRL1   0x5112
#define RE2_DIAG_BCAST_CTRL2   0x5114
#define RE2_DIAG_BCAST_STAT0   0x5116
#define RE2_DIAG_BCAST_STAT1   0x5118
#define RE2_DIAG_FLYW_STAT0   0x5120
#define RE2_DIAG_FLYW_STAT1   0x5122
#define RE2_DIAG_FLYW_TMODE   0x5126
#define RE2_DIAG_FMT_STAT0   0x5130
#define RE2_DIAG_FMT_STAT1   0x5132
#define RE2_DIAG_FMT_STAT2   0x5134
#define RE2_DIAG_FMT_STAT3   0x5136
#define RE2_DIAG_FMT_STAT4   0x5138
#define RE2_DIAG_VGEN_CTRL0   0x5140
#define RE2_DIAG_LOCK_STAT   0x5150
#define RE2_DIAG_LOL_ACCUM   0x5152

// ANC2
#define ANC2_CSR   0x5200
#define ANC2_CHANNEL_ID   0x5202
#define ANC2_INT_MASK   0x5204
#define ANC2_INT_STAT   0x5206
#define ANC2_INT_MSTAT   0x5208
#define ANC2_PAYLOAD_ID_12   0x520a
#define ANC2_PAYLOAD_ID_34   0x520c
#define ANC2_STREAM_ID_12   0x520e
#define ANC2_STREAM_ID_34   0x5210
#define ANC2_STREAM_ID_56   0x5212
#define ANC2_FILTER_CONTROL   0x5214
#define ANC2_FILTER0_PATTERN   0x5216
#define ANC2_FILTER0_MASK   0x5218
#define ANC2_FILTER1_PATTERN   0x521a
#define ANC2_FILTER1_MASK   0x521c
#define ANC2_FILTER2_PATTERN   0x521e
#define ANC2_FILTER2_MASK   0x5220
#define ANC2_FILTER3_PATTERN   0x5222
#define ANC2_FILTER3_MASK   0x5224
#define ANC2_HOST_AVAIL_DATA_1   0x5226
#define ANC2_HOST_BUFFER_THRESHOLD_1   0x5228
#define ANC2_HOST_READ_POINTER_1   0x522a
#define ANC2_HOST_QUANTITY_READ_1   0x522c
#define ANC2_HOST_AVAIL_DATA_2   0x522e
#define ANC2_HOST_BUFFER_THRESHOLD_2   0x5230
#define ANC2_HOST_READ_POINTER_2   0x5232
#define ANC2_HOST_QUANTITY_READ_2   0x5234
#define ANC2_DEBUG   0x5240

// ADE2
#define ADE2_CSR   0x5400
#define ADE2_SPEC_CHAN   0x5402
#define ADE2_EXTR_CHAN   0x5404
#define ADE2_AVAIL_CHAN   0x5406
#define ADE2_STOP_THRESHOLDS   0x5408
#define ADE2_CTRLPKT_1   0x540a
#define ADE2_CTRLPKT_2   0x540c
#define ADE2_CTRLPKT_3   0x540e
#define ADE2_CTRLPKT_4   0x5410
#define ADE2_INT_MASK   0x5412
#define ADE2_INT_STAT   0x5414
#define ADE2_INT_MSTAT   0x5416
#define ADE2_CSR2   0x5418

// VA2
#define VA2_CSR   0x5800
#define VA2_FRAME_SPACING   0x5802
#define VA2_ARRAY_X_OFFSET   0x5804
#define VA2_ARRAY_Y_OFFSET   0x5806
#define VA2_BLOCK_X_DIM   0x5808
#define VA2_BLOCK_Y_DIM   0x580a
#define VA2_INT_MASK   0x580c
#define VA2_INT_STAT   0x580e
#define VA2_INT_MSTAT   0x5810
#define VA2_BLOCK_LUMA_SCALE   0x5812
#define VA2_MD_BLOCK_LUMA_CHG_THRESH   0x5814
#define VA2_MD_BLOCK_CNT_THRESH   0x5816
#define VA2_MD_STATUS_SPACING   0x5820
#define VA2_MD_BLOCK_ENABLE_0_15   0x5822
#define VA2_MD_BLOCK_ENABLE_16_31   0x5824
#define VA2_MD_BLOCK_ENABLE_32_47   0x5826
#define VA2_MD_BLOCK_ENABLE_48_63   0x5828
#define VA2_MD_BLOCK_ENABLE_64_79   0x582a
#define VA2_MD_BLOCK_ENABLE_80_95   0x582c
#define VA2_MD_BLOCK_ENABLE_96_111   0x582e
#define VA2_MD_BLOCK_ENABLE_112_127   0x5830
#define VA2_MD_BLOCK_ENABLE_128_143   0x5832
#define VA2_MD_BLOCK_ENABLE_144_159   0x5834
#define VA2_MD_BLOCK_ENABLE_160_175   0x5836
#define VA2_MD_BLOCK_ENABLE_176_191   0x5838
#define VA2_MD_BLOCK_ENABLE_192_207   0x583a
#define VA2_MD_BLOCK_ENABLE_208_223   0x583c
#define VA2_MD_BLOCK_ENABLE_224_239   0x583e
#define VA2_MD_BLOCK_ENABLE_240_255   0x5840
#define VA2_MD_BLOCK_ENABLE_256_271   0x5842
#define VA2_MD_BLOCK_ENABLE_272_287   0x5844
#define VA2_MD_BLOCK_ENABLE_288_303   0x5846
#define VA2_MD_BLOCK_ENABLE_304_319   0x5848
#define VA2_MD_BLOCK_ENABLE_320_335   0x584a
#define VA2_MD_BLOCK_ENABLE_336_351   0x584c
#define VA2_MD_BLOCK_ENABLE_352_367   0x584e
#define VA2_MD_BLOCK_ENABLE_368_383   0x5850
#define VA2_MD_BLOCK_ENABLE_384_399   0x5852
#define VA2_MD_BLOCK_ENABLE_400_415   0x5854
#define VA2_MD_BLOCK_ENABLE_416_431   0x5856
#define VA2_MD_BLOCK_ENABLE_432_447   0x5858
#define VA2_MD_BLOCK_ENABLE_448_463   0x585a
#define VA2_MD_BLOCK_ENABLE_464_479   0x585c
#define VA2_MD_BLOCK_ENABLE_480_495   0x585e
#define VA2_MD_BLOCK_ENABLE_496_511   0x5860
#define VA2_MD_BLOCK_ENABLE_512_527   0x5862
#define VA2_MD_BLOCK_ENABLE_528_543   0x5864
#define VA2_MD_BLOCK_ENABLE_544_559   0x5866
#define VA2_MD_BLOCK_ENABLE_560_575   0x5868
#define VA2_MD_BLOCK_CNT_STATUS   0x586a
#define VA2_MD_BLOCK_STATUS_0_15   0x586c
#define VA2_MD_BLOCK_STATUS_16_31   0x586e
#define VA2_MD_BLOCK_STATUS_32_47   0x5870
#define VA2_MD_BLOCK_STATUS_48_63   0x5872
#define VA2_MD_BLOCK_STATUS_64_79   0x5874
#define VA2_MD_BLOCK_STATUS_80_95   0x5876
#define VA2_MD_BLOCK_STATUS_96_111   0x5878
#define VA2_MD_BLOCK_STATUS_112_127   0x587a
#define VA2_MD_BLOCK_STATUS_128_143   0x587c
#define VA2_MD_BLOCK_STATUS_144_159   0x587e
#define VA2_MD_BLOCK_STATUS_160_175   0x5880
#define VA2_MD_BLOCK_STATUS_176_191   0x5882
#define VA2_MD_BLOCK_STATUS_192_207   0x5884
#define VA2_MD_BLOCK_STATUS_208_223   0x5886
#define VA2_MD_BLOCK_STATUS_224_239   0x5888
#define VA2_MD_BLOCK_STATUS_240_255   0x588a
#define VA2_MD_BLOCK_STATUS_256_271   0x588c
#define VA2_MD_BLOCK_STATUS_272_287   0x588e
#define VA2_MD_BLOCK_STATUS_288_303   0x5890
#define VA2_MD_BLOCK_STATUS_304_319   0x5892
#define VA2_MD_BLOCK_STATUS_320_335   0x5894
#define VA2_MD_BLOCK_STATUS_336_351   0x5896
#define VA2_MD_BLOCK_STATUS_352_367   0x5898
#define VA2_MD_BLOCK_STATUS_368_383   0x589a
#define VA2_MD_BLOCK_STATUS_384_399   0x589c
#define VA2_MD_BLOCK_STATUS_400_415   0x589e
#define VA2_MD_BLOCK_STATUS_416_431   0x58a0
#define VA2_MD_BLOCK_STATUS_432_447   0x58a2
#define VA2_MD_BLOCK_STATUS_448_463   0x58a4
#define VA2_MD_BLOCK_STATUS_464_479   0x58a6
#define VA2_MD_BLOCK_STATUS_480_495   0x58a8
#define VA2_MD_BLOCK_STATUS_496_511   0x58aa
#define VA2_MD_BLOCK_STATUS_512_527   0x58ac
#define VA2_MD_BLOCK_STATUS_528_543   0x58ae
#define VA2_MD_BLOCK_STATUS_544_559   0x58b0
#define VA2_MD_BLOCK_STATUS_560_575   0x58b2
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_0_15   0x58b4
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_16_31   0x58b6
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_32_47   0x58b8
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_48_63   0x58ba
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_64_79   0x58bc
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_80_95   0x58be
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_96_111   0x58c0
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_112_127   0x58c2
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_128_143   0x58c4
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_144_159   0x58c6
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_160_175   0x58c8
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_176_191   0x58ca
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_192_207   0x58cc
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_208_223   0x58ce
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_224_239   0x58d0
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_240_255   0x58d2
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_256_271   0x58d4
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_272_287   0x58d6
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_288_303   0x58d8
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_304_319   0x58da
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_320_335   0x58dc
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_336_351   0x58de
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_352_367   0x58e0
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_368_383   0x58e2
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_384_399   0x58e4
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_400_415   0x58e6
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_416_431   0x58e8
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_432_447   0x58ea
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_448_463   0x58ec
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_464_479   0x58ee
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_480_495   0x58f0
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_496_511   0x58f2
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_512_527   0x58f4
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_528_543   0x58f6
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_544_559   0x58f8
#define VA2_MD_BLOCK_STATUS_IMMEDIATE_560_575   0x58fa
#define VA2_CNST_BLOCK_LUMA_CHG_THRESH   0x591a
#define VA2_CNST_BLOCK_CNT_THRESH   0x591c
#define VA2_CNST_BLOCK_CNT_STATUS   0x591e
#define VA2_CNST_IMG_CNT_THRESH   0x5920
#define VA2_WHT_VALUE_THRESH   0x5922
#define VA2_WHT_PIX_CNT_THRESH_LO   0x5924
#define VA2_WHT_PIX_CNT_THRESH_HI   0x5926
#define VA2_BLK_VALUE_THRESH   0x5928
#define VA2_BLK_PIX_CNT_THRESH_LO   0x592a
#define VA2_BLK_PIX_CNT_THRESH_HI   0x592c

// RE3
#define RE3_CSR   0x6000
#define RE3_INT_MASK   0x6002
#define RE3_INT_STAT   0x6004
#define RE3_INT_MSTAT   0x6006
#define RE3_PROCESSING_ENABLE   0x6010
#define RE3_STREAM_ID   0x6012
#define RE3_TRS_LOCK_THRESHOLD   0x6020
#define RE3_TRS_LOCK_MAX_RETRIES   0x6024
#define RE3_HORIZ_LOCK_THRESHOLD   0x6030
#define RE3_HORIZ_LOCK_MAX_RETRIES   0x6034
#define RE3_VERT_LOCK_THRESHOLD   0x6040
#define RE3_VERT_LOCK_MAX_RETRIES   0x6044
#define RE3_VIDEO_AQ_TIMEOUT   0x6048
#define RE3_VIDEO_AQ_MAX_RETRIES   0x6050
#define RE3_LOCK_LOSS_THRESHOLD   0x6060
#define RE3_LOCK_LOSS_MASK   0x6064
#define RE3_SDI_CHK_STAT0   0x6070
#define RE3_SDI_CHK_STAT1   0x6072
#define RE3_CRC_ERR_COUNT   0x6074
#define RE3_FILL_Y1   0x6080
#define RE3_FILL_Y2   0x6082
#define RE3_FILL_CB   0x6084
#define RE3_FILL_CR   0x6086
#define RE3_Y_PRBS_SEED   0x6088
#define RE3_C_PRBS_SEED   0x608a
#define RE3_VID_CHK_TOT_PIX_LO   0x6090
#define RE3_VID_CHK_TOT_PIX_HI   0x6092
#define RE3_VID_CHK_BAD_BITS_LO   0x6094
#define RE3_VID_CHK_BAD_BITS_HI   0x6096
#define RE3_DRF_0   0x60c0
#define RE3_DRF_1   0x60c2
#define RE3_DRF_2   0x60c4
#define RE3_DRF_3   0x60c6
#define RE3_DRF_4   0x60c8
#define RE3_DRF_5   0x60ca
#define RE3_DRF_6   0x60cc
#define RE3_DRF_7   0x60ce
#define RE3_DRF_8   0x60d0
#define RE3_DRF_9   0x60d2
#define RE3_DRF_10   0x60d4
#define RE3_DRF_11   0x60d6
#define RE3_SRF_0   0x60e0
#define RE3_SRF_1   0x60e2
#define RE3_SRF_2   0x60e4
#define RE3_SRF_3   0x60e6
#define RE3_SRF_4   0x60e8
#define RE3_SRF_5   0x60ea
#define RE3_SRF_6   0x60ec
#define RE3_SRF_7   0x60ee
#define RE3_SRF_8   0x60f0
#define RE3_SRF_9   0x60f2
#define RE3_SRF_10   0x60f4
#define RE3_SRF_11   0x60f6
#define RE3_DIAG_RE_CTRL0   0x6100
#define RE3_DIAG_RE_CTRL1   0x6102
#define RE3_DIAG_RCV_STAT0   0x6108
#define RE3_DIAG_TIMEO_STAT   0x610e
#define RE3_DIAG_BCAST_CTRL0   0x6110
#define RE3_DIAG_BCAST_CTRL1   0x6112
#define RE3_DIAG_BCAST_CTRL2   0x6114
#define RE3_DIAG_BCAST_STAT0   0x6116
#define RE3_DIAG_BCAST_STAT1   0x6118
#define RE3_DIAG_FLYW_STAT0   0x6120
#define RE3_DIAG_FLYW_STAT1   0x6122
#define RE3_DIAG_FLYW_TMODE   0x6126
#define RE3_DIAG_FMT_STAT0   0x6130
#define RE3_DIAG_FMT_STAT1   0x6132
#define RE3_DIAG_FMT_STAT2   0x6134
#define RE3_DIAG_FMT_STAT3   0x6136
#define RE3_DIAG_FMT_STAT4   0x6138
#define RE3_DIAG_VGEN_CTRL0   0x6140
#define RE3_DIAG_LOCK_STAT   0x6150
#define RE3_DIAG_LOL_ACCUM   0x6152

// ANC3
#define ANC3_CSR   0x6200
#define ANC3_CHANNEL_ID   0x6202
#define ANC3_INT_MASK   0x6204
#define ANC3_INT_STAT   0x6206
#define ANC3_INT_MSTAT   0x6208
#define ANC3_PAYLOAD_ID_12   0x620a
#define ANC3_PAYLOAD_ID_34   0x620c
#define ANC3_STREAM_ID_12   0x620e
#define ANC3_STREAM_ID_34   0x6210
#define ANC3_STREAM_ID_56   0x6212
#define ANC3_FILTER_CONTROL   0x6214
#define ANC3_FILTER0_PATTERN   0x6216
#define ANC3_FILTER0_MASK   0x6218
#define ANC3_FILTER1_PATTERN   0x621a
#define ANC3_FILTER1_MASK   0x621c
#define ANC3_FILTER2_PATTERN   0x621e
#define ANC3_FILTER2_MASK   0x6220
#define ANC3_FILTER3_PATTERN   0x6222
#define ANC3_FILTER3_MASK   0x6224
#define ANC3_HOST_AVAIL_DATA_1   0x6226
#define ANC3_HOST_BUFFER_THRESHOLD_1   0x6228
#define ANC3_HOST_READ_POINTER_1   0x622a
#define ANC3_HOST_QUANTITY_READ_1   0x622c
#define ANC3_HOST_AVAIL_DATA_2   0x622e
#define ANC3_HOST_BUFFER_THRESHOLD_2   0x6230
#define ANC3_HOST_READ_POINTER_2   0x6232
#define ANC3_HOST_QUANTITY_READ_2   0x6234
#define ANC3_DEBUG   0x6240

// ADE3
#define ADE3_CSR   0x6400
#define ADE3_SPEC_CHAN   0x6402
#define ADE3_EXTR_CHAN   0x6404
#define ADE3_AVAIL_CHAN   0x6406
#define ADE3_STOP_THRESHOLDS   0x6408
#define ADE3_CTRLPKT_1   0x640a
#define ADE3_CTRLPKT_2   0x640c
#define ADE3_CTRLPKT_3   0x640e
#define ADE3_CTRLPKT_4   0x6410
#define ADE3_INT_MASK   0x6412
#define ADE3_INT_STAT   0x6414
#define ADE3_INT_MSTAT   0x6416
#define ADE3_CSR2   0x6418

// VA3
#define VA3_CSR   0x6800
#define VA3_FRAME_SPACING   0x6802
#define VA3_ARRAY_X_OFFSET   0x6804
#define VA3_ARRAY_Y_OFFSET   0x6806
#define VA3_BLOCK_X_DIM   0x6808
#define VA3_BLOCK_Y_DIM   0x680a
#define VA3_INT_MASK   0x680c
#define VA3_INT_STAT   0x680e
#define VA3_INT_MSTAT   0x6810
#define VA3_BLOCK_LUMA_SCALE   0x6812
#define VA3_MD_BLOCK_LUMA_CHG_THRESH   0x6814
#define VA3_MD_BLOCK_CNT_THRESH   0x6816
#define VA3_MD_STATUS_SPACING   0x6820
#define VA3_MD_BLOCK_ENABLE_0_15   0x6822
#define VA3_MD_BLOCK_ENABLE_16_31   0x6824
#define VA3_MD_BLOCK_ENABLE_32_47   0x6826
#define VA3_MD_BLOCK_ENABLE_48_63   0x6828
#define VA3_MD_BLOCK_ENABLE_64_79   0x682a
#define VA3_MD_BLOCK_ENABLE_80_95   0x682c
#define VA3_MD_BLOCK_ENABLE_96_111   0x682e
#define VA3_MD_BLOCK_ENABLE_112_127   0x6830
#define VA3_MD_BLOCK_ENABLE_128_143   0x6832
#define VA3_MD_BLOCK_ENABLE_144_159   0x6834
#define VA3_MD_BLOCK_ENABLE_160_175   0x6836
#define VA3_MD_BLOCK_ENABLE_176_191   0x6838
#define VA3_MD_BLOCK_ENABLE_192_207   0x683a
#define VA3_MD_BLOCK_ENABLE_208_223   0x683c
#define VA3_MD_BLOCK_ENABLE_224_239   0x683e
#define VA3_MD_BLOCK_ENABLE_240_255   0x6840
#define VA3_MD_BLOCK_ENABLE_256_271   0x6842
#define VA3_MD_BLOCK_ENABLE_272_287   0x6844
#define VA3_MD_BLOCK_ENABLE_288_303   0x6846
#define VA3_MD_BLOCK_ENABLE_304_319   0x6848
#define VA3_MD_BLOCK_ENABLE_320_335   0x684a
#define VA3_MD_BLOCK_ENABLE_336_351   0x684c
#define VA3_MD_BLOCK_ENABLE_352_367   0x684e
#define VA3_MD_BLOCK_ENABLE_368_383   0x6850
#define VA3_MD_BLOCK_ENABLE_384_399   0x6852
#define VA3_MD_BLOCK_ENABLE_400_415   0x6854
#define VA3_MD_BLOCK_ENABLE_416_431   0x6856
#define VA3_MD_BLOCK_ENABLE_432_447   0x6858
#define VA3_MD_BLOCK_ENABLE_448_463   0x685a
#define VA3_MD_BLOCK_ENABLE_464_479   0x685c
#define VA3_MD_BLOCK_ENABLE_480_495   0x685e
#define VA3_MD_BLOCK_ENABLE_496_511   0x6860
#define VA3_MD_BLOCK_ENABLE_512_527   0x6862
#define VA3_MD_BLOCK_ENABLE_528_543   0x6864
#define VA3_MD_BLOCK_ENABLE_544_559   0x6866
#define VA3_MD_BLOCK_ENABLE_560_575   0x6868
#define VA3_MD_BLOCK_CNT_STATUS   0x686a
#define VA3_MD_BLOCK_STATUS_0_15   0x686c
#define VA3_MD_BLOCK_STATUS_16_31   0x686e
#define VA3_MD_BLOCK_STATUS_32_47   0x6870
#define VA3_MD_BLOCK_STATUS_48_63   0x6872
#define VA3_MD_BLOCK_STATUS_64_79   0x6874
#define VA3_MD_BLOCK_STATUS_80_95   0x6876
#define VA3_MD_BLOCK_STATUS_96_111   0x6878
#define VA3_MD_BLOCK_STATUS_112_127   0x687a
#define VA3_MD_BLOCK_STATUS_128_143   0x687c
#define VA3_MD_BLOCK_STATUS_144_159   0x687e
#define VA3_MD_BLOCK_STATUS_160_175   0x6880
#define VA3_MD_BLOCK_STATUS_176_191   0x6882
#define VA3_MD_BLOCK_STATUS_192_207   0x6884
#define VA3_MD_BLOCK_STATUS_208_223   0x6886
#define VA3_MD_BLOCK_STATUS_224_239   0x6888
#define VA3_MD_BLOCK_STATUS_240_255   0x688a
#define VA3_MD_BLOCK_STATUS_256_271   0x688c
#define VA3_MD_BLOCK_STATUS_272_287   0x688e
#define VA3_MD_BLOCK_STATUS_288_303   0x6890
#define VA3_MD_BLOCK_STATUS_304_319   0x6892
#define VA3_MD_BLOCK_STATUS_320_335   0x6894
#define VA3_MD_BLOCK_STATUS_336_351   0x6896
#define VA3_MD_BLOCK_STATUS_352_367   0x6898
#define VA3_MD_BLOCK_STATUS_368_383   0x689a
#define VA3_MD_BLOCK_STATUS_384_399   0x689c
#define VA3_MD_BLOCK_STATUS_400_415   0x689e
#define VA3_MD_BLOCK_STATUS_416_431   0x68a0
#define VA3_MD_BLOCK_STATUS_432_447   0x68a2
#define VA3_MD_BLOCK_STATUS_448_463   0x68a4
#define VA3_MD_BLOCK_STATUS_464_479   0x68a6
#define VA3_MD_BLOCK_STATUS_480_495   0x68a8
#define VA3_MD_BLOCK_STATUS_496_511   0x68aa
#define VA3_MD_BLOCK_STATUS_512_527   0x68ac
#define VA3_MD_BLOCK_STATUS_528_543   0x68ae
#define VA3_MD_BLOCK_STATUS_544_559   0x68b0
#define VA3_MD_BLOCK_STATUS_560_575   0x68b2
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_0_15   0x68b4
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_16_31   0x68b6
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_32_47   0x68b8
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_48_63   0x68ba
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_64_79   0x68bc
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_80_95   0x68be
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_96_111   0x68c0
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_112_127   0x68c2
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_128_143   0x68c4
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_144_159   0x68c6
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_160_175   0x68c8
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_176_191   0x68ca
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_192_207   0x68cc
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_208_223   0x68ce
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_224_239   0x68d0
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_240_255   0x68d2
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_256_271   0x68d4
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_272_287   0x68d6
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_288_303   0x68d8
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_304_319   0x68da
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_320_335   0x68dc
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_336_351   0x68de
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_352_367   0x68e0
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_368_383   0x68e2
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_384_399   0x68e4
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_400_415   0x68e6
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_416_431   0x68e8
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_432_447   0x68ea
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_448_463   0x68ec
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_464_479   0x68ee
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_480_495   0x68f0
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_496_511   0x68f2
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_512_527   0x68f4
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_528_543   0x68f6
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_544_559   0x68f8
#define VA3_MD_BLOCK_STATUS_IMMEDIATE_560_575   0x68fa
#define VA3_CNST_BLOCK_LUMA_CHG_THRESH   0x691a
#define VA3_CNST_BLOCK_CNT_THRESH   0x691c
#define VA3_CNST_BLOCK_CNT_STATUS   0x691e
#define VA3_CNST_IMG_CNT_THRESH   0x6920
#define VA3_WHT_VALUE_THRESH   0x6922
#define VA3_WHT_PIX_CNT_THRESH_LO   0x6924
#define VA3_WHT_PIX_CNT_THRESH_HI   0x6926
#define VA3_BLK_VALUE_THRESH   0x6928
#define VA3_BLK_PIX_CNT_THRESH_LO   0x692a
#define VA3_BLK_PIX_CNT_THRESH_HI   0x692c

unsigned short EQ_LUT1[] =
{
0x0000,
0x0000,
0x0000,
0x0000,
0x0001,
0x0000,
0x0000,
0x0000,
0x0002,
0x0000,
0x0000,
0x0000,
0x0003,
0x0000,
0x0000,
0x0000,
0x0004,
0x0000,
0x0000,
0x0000,
0x0005,
0x0000,
0x0000,
0x0000,
0x0006,
0x0000,
0x0000,
0x0000,
0x0007,
0x0000,
0x0000,
0x0000,
0x0008,
0x0000,
0x0000,
0x0000,
0x0009,
0x0000,
0x0000,
0x0000,
0x000A,
0x0000,
0x0000,
0x0000,
0x000B,
0x0000,
0x0000,
0x0000,
0x000C,
0x0000,
0x0000,
0x0000,
0x000D,
0x0000,
0x0000,
0x0000,
0x000E,
0x0000,
0x0000,
0x0000,
0x020E,
0x0000,
0x0000,
0x0000,
0x040E,
0x0000,
0x0000,
0x0000,
0x060E,
0x0000,
0x0000,
0x0000,
0x080E,
0x0000,
0x0000,
0x0000,
0x0A0E,
0x0000,
0x0000,
0x0000,
0x0C0E,
0x0000,
0x0000,
0x0000,
0x0E0E,
0x0000,
0x0000,
0x0000,
0x100E,
0x0000,
0x0000,
0x0000,
0x120E,
0x0000,
0x0000,
0x0000,
0x140E,
0x0000,
0x0000,
0x0000,
0x160E,
0x0000,
0x0000,
0x0000,
0x180E,
0x0000,
0x0000,
0x0000,
0x1A0E,
0x0000,
0x0000,
0x0000,
0x1C0E,
0x0000,
0x0000,
0x0000,
0x1C0E,
0x0004,
0x0000,
0x0000,
0x1C0E,
0x0008,
0x0000,
0x0000,
0x1C0E,
0x000C,
0x0000,
0x0000,
0x1C0E,
0x0010,
0x0000,
0x0000,
0x1C0E,
0x0014,
0x0000,
0x0000,
0x1C0E,
0x0018,
0x0000,
0x0000,
0x1C0E,
0x001C,
0x0000,
0x0000,
0x1C0E,
0x0020,
0x0000,
0x0000,
0x1C0E,
0x0024,
0x0000,
0x0000,
0x1C0E,
0x0028,
0x0000,
0x0000,
0x1C0E,
0x002C,
0x0000,
0x0000,
0x1C0E,
0x0030,
0x0000,
0x0000,
0x1C0E,
0x0034,
0x0000,
0x0000,
0x1C0E,
0x0038,
0x0000,
0x0000,
0x1C0E,
0x0838,
0x0000,
0x0000,
0x1C0E,
0x1038,
0x0000,
0x0000,
0x1C0E,
0x1838,
0x0000,
0x0000,
0x1C0E,
0x2038,
0x0000,
0x0000,
0x1C0E,
0x2838,
0x0000,
0x0000,
0x1C0E,
0x3038,
0x0000,
0x0000,
0x1C0E,
0x3838,
0x0000,
0x0000,
0x1C0E,
0x4038,
0x0000,
0x0000,
0x1C0E,
0x4838,
0x0000,
0x0000,
0x1C0E,
0x5038,
0x0000,
0x0000,
0x1C0E,
0x5838,
0x0000,
0x0000,
0x1C0E,
0x6038,
0x0000,
0x0000,
0x1C0E,
0x6838,
0x0000,
0x0000,
0x1C0E,
0x7038,
0x0000,
0x0000,
0x1C1E,
0x7038,
0x0000,
0x0000,
0x1C2E,
0x7038,
0x0000,
0x0000,
0x1C3E,
0x7038,
0x0000,
0x0000,
0x1C4E,
0x7038,
0x0000,
0x0000,
0x1C5E,
0x7038,
0x0000,
0x0000,
0x1C6E,
0x7038,
0x0000,
0x0000,
0x1C7E,
0x7038,
0x0000,
0x0000,
0x1C8E,
0x7038,
0x0000,
0x0000,
0x1C9E,
0x7038,
0x0000,
0x0000,
0x1CAE,
0x7038,
0x0000,
0x0000,
0x1CBE,
0x7038,
0x0000,
0x0000,
0x1CCE,
0x7038,
0x0000,
0x0000,
0x1CDE,
0x7038,
0x0000,
0x0000,
0x1CEE,
0x7038,
0x0000,
0x0000,
0x1CFE,
0x7038,
0x0000,
0x0000,
0x1D0E,
0x7038,
0x0000,
0x0000,
0x1D0F,
0x7038,
0x0000,
0x0000,
0x1F0F,
0x7038,
0x0000,
0x0000,
0x1F1F,
0x7038,
0x0000,
0x0000,
0x1F2F,
0x7038,
0x0000,
0x0000,
0x1F3F,
0x7038,
0x0000,
0x0000,
0x1F4F,
0x7038,
0x0000,
0x0000,
0x1F5F,
0x7038,
0x0000,
0x0000,
0x1F6F,
0x7038,
0x0000,
0x0000,
0x1F7F,
0x7038,
0x0000,
0x0000,
0x1F8F,
0x7038,
0x0000,
0x0000,
0x1F9F,
0x7038,
0x0000,
0x0000,
0x1FAF,
0x7038,
0x0000,
0x0000,
0x1FBF,
0x7038,
0x0000,
0x0000,
0x1FCF,
0x7038,
0x0000,
0x0000,
0x1FDF,
0x7038,
0x0000,
0x0000,
0x1FEF,
0x7038,
0x0000,
0x0000,
0x1FFF,
0x7038,
0x0000,
0x0000,
0x1FFF,
0x703C,
0x0000,
0x0000,
0x1FFF,
0x783C,
0x0000,
0x0000,
0x3FFF,
0xF83C,
0x0000,
0x0000,
0x3FFF,
0xF87C,
0x0000,
0x0000,
0x3FFF,
0xF87C,
0x0000,
0x0000,
0x5FFF,
0x787C,
0x0001,
0x0000,
0x5FFF,
0x78BC,
0x0001,
0x0000,
0x5FFF,
0x78BC,
0x0001,
0x0000,
0x7FFF,
0xF8BC,
0x0001,
0x0000,
0x7FFF,
0xF8FC,
0x0001,
0x0000,
0x7FFF,
0xF8FC,
0x0001,
0x0000,
0x9FFF,
0x78FC,
0x0002,
0x0000,
0x9FFF,
0x793C,
0x0002,
0x0000,
0x9FFF,
0x793C,
0x0002,
0x0000,
0xBFFF,
0xF93C,
0x0002,
0x0000,
0xBFFF,
0xF97C,
0x0002,
0x0000,
0xBFFF,
0xF97C,
0x0002,
0x0000,
0xDFFF,
0x797C,
0x0003,
0x0000,
0xDFFF,
0x79BC,
0x0003,
0x0000,
0xDFFF,
0x79BC,
0x0003,
0x0000,
0xFFFF,
0xF9BC,
0x0003,
0x0000,
0xFFFF,
0xF9FC,
0x0003,
0x0000,
0xFFFF,
0xF9FC,
0x0003,
0x0000,
0x1FFF,
0x79FD,
0x0004,
0x0000,
0x1FFF,
0x7A3D,
0x0004,
0x0000,
0x1FFF,
0x7A3D,
0x0004,
0x0000,
0x3FFF,
0xFA3D,
0x0004,
0x0000,
0x3FFF,
0xFA7D,
0x0004,
0x0000,
0x3FFF,
0xFA7D,
0x0004,
0x0000,
0x5FFF,
0x7A7D,
0x0005,
0x0000,
0x5FFF,
0x7ABD,
0x0005,
0x0000,
0x5FFF,
0x7ABD,
0x0005,
0x0000,
0x7FFF,
0xFABD,
0x0005,
0x0000,
0x7FFF,
0xFAFD,
0x0005,
0x0000,
0x7FFF,
0xFAFD,
0x0005,
0x0000,
0x9FFF,
0x7AFD,
0x0006,
0x0000,
0x9FFF,
0x7B3D,
0x0006,
0x0000,
0x9FFF,
0x7B3D,
0x0006,
0x0000,
0xBFFF,
0xFB3D,
0x0006,
0x0000,
0xBFFF,
0xFB7D,
0x0006,
0x0000,
0xBFFF,
0xFB7D,
0x0006,
0x0000,
0xDFFF,
0x7B7D,
0x0007,
0x0000,
0xDFFF,
0x7BBD,
0x0007,
0x0000,
0xDFFF,
0x7BBD,
0x0007,
0x0000,
0xFFFF,
0xFBBD,
0x0007,
0x0000,
0xFFFF,
0xFBFD,
0x0007,
0x0000,
0xFFFF,
0xFBFD,
0x0007,
0x0000,
0x1FFF,
0x7BFE,
0x0008,
0x0000,
0x1FFF,
0x7C3E,
0x0008,
0x0000,
0x1FFF,
0x7C3E,
0x0008,
0x0000,
0x3FFF,
0xFC3E,
0x0008,
0x0000,
0x3FFF,
0xFC7E,
0x0008,
0x0000,
0x3FFF,
0xFC7E,
0x0008,
0x0000,
0x5FFF,
0x7C7E,
0x0009,
0x0000,
0x5FFF,
0x7CBE,
0x0009,
0x0000,
0x5FFF,
0x7CBE,
0x0009,
0x0000,
0x7FFF,
0xFCBE,
0x0009,
0x0000,
0x7FFF,
0xFCFE,
0x0009,
0x0000,
0x7FFF,
0xFCFE,
0x0009,
0x0000,
0x9FFF,
0x7CFE,
0x000A,
0x0000,
0x9FFF,
0x7D3E,
0x000A,
0x0000,
0x9FFF,
0x7D3E,
0x000A,
0x0000,
0xBFFF,
0xFD3E,
0x000A,
0x0000,
0xBFFF,
0xFD7E,
0x000A,
0x0000,
0xBFFF,
0xFD7E,
0x000A,
0x0000,
0xDFFF,
0x7D7E,
0x000B,
0x0000,
0xDFFF,
0x7DBE,
0x000B,
0x0000,
0xDFFF,
0x7DBE,
0x000B,
0x0000,
0xFFFF,
0xFDBE,
0x000B,
0x0000,
0xFFFF,
0xFDFE,
0x000B,
0x0000,
0xFFFF,
0xFDFE,
0x000B,
0x0000,
0x1FFF,
0x7DFF,
0x000C,
0x0000,
0x1FFF,
0x7E3F,
0x000C,
0x0000,
0x1FFF,
0x7E3F,
0x000C,
0x0000,
0x3FFF,
0xFE3F,
0x000C,
0x0000,
0x3FFF,
0xFE7F,
0x000C,
0x0000,
0x3FFF,
0xFE7F,
0x000C,
0x0000,
0x5FFF,
0x7E7F,
0x000D,
0x0000,
0x5FFF,
0x7EBF,
0x000D,
0x0000,
0x5FFF,
0x7EBF,
0x000D,
0x0000,
0x7FFF,
0xFEBF,
0x000D,
0x0000,
0x7FFF,
0xFEFF,
0x000D,
0x0000,
0x7FFF,
0xFEFF,
0x000D,
0x0000,
0x9FFF,
0x7EFF,
0x000E,
0x0000,
0x9FFF,
0x7F3F,
0x000E,
0x0000,
0x9FFF,
0x7F3F,
0x000E,
0x0000,
0xBFFF,
0xFF3F,
0x000E,
0x0000,
0xBFFF,
0xFF7F,
0x000E,
0x0000,
0xBFFF,
0xFF7F,
0x000E,
0x0000,
0xDFFF,
0x7F7F,
0x000F,
0x0000,
0xDFFF,
0x7FBF,
0x000F,
0x0000,
0xDFFF,
0x7FBF,
0x000F,
0x0000,
0xFFFF,
0xFFBF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0x0000,
0x0000,
0x0000,
0x0000,
0x0001,
0x0000,
0x0000,
0x0000,
0x0002,
0x0000,
0x0000,
0x0000,
0x0003,
0x0000,
0x0000,
0x0000,
0x0004,
0x0000,
0x0000,
0x0000,
0x0005,
0x0000,
0x0000,
0x0000,
0x0006,
0x0000,
0x0000,
0x0000,
0x0007,
0x0000,
0x0000,
0x0000,
0x0008,
0x0000,
0x0000,
0x0000,
0x0009,
0x0000,
0x0000,
0x0000,
0x000A,
0x0000,
0x0000,
0x0000,
0x000B,
0x0000,
0x0000,
0x0000,
0x000C,
0x0000,
0x0000,
0x0000,
0x000D,
0x0000,
0x0000,
0x0000,
0x020D,
0x0000,
0x0000,
0x0000,
0x040D,
0x0000,
0x0000,
0x0000,
0x060D,
0x0000,
0x0000,
0x0000,
0x080D,
0x0000,
0x0000,
0x0000,
0x0A0D,
0x0000,
0x0000,
0x0000,
0x0C0D,
0x0000,
0x0000,
0x0000,
0x0E0D,
0x0000,
0x0000,
0x0000,
0x100D,
0x0000,
0x0000,
0x0000,
0x120D,
0x0000,
0x0000,
0x0000,
0x140D,
0x0000,
0x0000,
0x0000,
0x160D,
0x0000,
0x0000,
0x0000,
0x180D,
0x0000,
0x0000,
0x0000,
0x1A0D,
0x0000,
0x0000,
0x0000,
0x1A0D,
0x0004,
0x0000,
0x0000,
0x1A0D,
0x0008,
0x0000,
0x0000,
0x1A0D,
0x000C,
0x0000,
0x0000,
0x1A0D,
0x0010,
0x0000,
0x0000,
0x1A0D,
0x0014,
0x0000,
0x0000,
0x1A0D,
0x0018,
0x0000,
0x0000,
0x1A0D,
0x001C,
0x0000,
0x0000,
0x1A0D,
0x0020,
0x0000,
0x0000,
0x1A0D,
0x0024,
0x0000,
0x0000,
0x1A0D,
0x0028,
0x0000,
0x0000,
0x1A0D,
0x002C,
0x0000,
0x0000,
0x1A0D,
0x0030,
0x0000,
0x0000,
0x1A0D,
0x0034,
0x0000,
0x0000,
0x1A0D,
0x0834,
0x0000,
0x0000,
0x1A0D,
0x1034,
0x0000,
0x0000,
0x1A0D,
0x1834,
0x0000,
0x0000,
0x1A0D,
0x2034,
0x0000,
0x0000,
0x1A0D,
0x2834,
0x0000,
0x0000,
0x1A0D,
0x3034,
0x0000,
0x0000,
0x1A0D,
0x3834,
0x0000,
0x0000,
0x1A0D,
0x4034,
0x0000,
0x0000,
0x1A0D,
0x4834,
0x0000,
0x0000,
0x1A0D,
0x5034,
0x0000,
0x0000,
0x1A0D,
0x5834,
0x0000,
0x0000,
0x1A0D,
0x6034,
0x0000,
0x0000,
0x1A0D,
0x6834,
0x0000,
0x0000,
0x1A1D,
0x6834,
0x0000,
0x0000,
0x1A2D,
0x6834,
0x0000,
0x0000,
0x1A3D,
0x6834,
0x0000,
0x0000,
0x1A4D,
0x6834,
0x0000,
0x0000,
0x1A5D,
0x6834,
0x0000,
0x0000,
0x1A6D,
0x6834,
0x0000,
0x0000,
0x1A7D,
0x6834,
0x0000,
0x0000,
0x1A8D,
0x6834,
0x0000,
0x0000,
0x1A9D,
0x6834,
0x0000,
0x0000,
0x1AAD,
0x6834,
0x0000,
0x0000,
0x1AAE,
0x6834,
0x0000,
0x0000,
0x1AAF,
0x6834,
0x0000,
0x0000,
0x1ABF,
0x6834,
0x0000,
0x0000,
0x1ACF,
0x6834,
0x0000,
0x0000,
0x1ADF,
0x6834,
0x0000,
0x0000,
0x1AEF,
0x6834,
0x0000,
0x0000,
0x1AFF,
0x6834,
0x0000,
0x0000,
0x1B0F,
0x6834,
0x0000,
0x0000,
0x1D0F,
0x6834,
0x0000,
0x0000,
0x1F0F,
0x6834,
0x0000,
0x0000,
0x1F1F,
0x6834,
0x0000,
0x0000,
0x1F2F,
0x6834,
0x0000,
0x0000,
0x1F3F,
0x6834,
0x0000,
0x0000,
0x1F4F,
0x6834,
0x0000,
0x0000,
0x1F5F,
0x6834,
0x0000,
0x0000,
0x1F6F,
0x6834,
0x0000,
0x0000,
0x1F7F,
0x6834,
0x0000,
0x0000,
0x1F8F,
0x6834,
0x0000,
0x0000,
0x1F9F,
0x6834,
0x0000,
0x0000,
0x1FAF,
0x6834,
0x0000,
0x0000,
0x1FBF,
0x6834,
0x0000,
0x0000,
0x1FCF,
0x6834,
0x0000,
0x0000,
0x1FDF,
0x6834,
0x0000,
0x0000,
0x1FEF,
0x6834,
0x0000,
0x0000,
0x1FFF,
0x6834,
0x0000,
0x0000,
0x1FFF,
0x6838,
0x0000,
0x0000,
0x1FFF,
0x7038,
0x0000,
0x0000,
0x1FFF,
0x703C,
0x0000,
0x0000,
0x1FFF,
0x783C,
0x0000,
0x0000,
0x3FFF,
0x783C,
0x0000,
0x0000,
0x3FFF,
0x787C,
0x0000,
0x0000,
0x3FFF,
0xF87C,
0x0000,
0x0000,
0x5FFF,
0xF87C,
0x0000,
0x0000
};

unsigned short EQ_LUT2[] =
{
0x5FFF,
0xF8BC,
0x0000,
0x0000,
0x5FFF,
0x78BC,
0x0001,
0x0000,
0x7FFF,
0x78BC,
0x0001,
0x0000,
0x7FFF,
0x78FC,
0x0001,
0x0000,
0x7FFF,
0xF8FC,
0x0001,
0x0000,
0x9FFF,
0xF8FC,
0x0001,
0x0000,
0x9FFF,
0xF93C,
0x0001,
0x0000,
0x9FFF,
0x793C,
0x0002,
0x0000,
0xBFFF,
0x793C,
0x0002,
0x0000,
0xBFFF,
0x797C,
0x0002,
0x0000,
0xBFFF,
0xF97C,
0x0002,
0x0000,
0xDFFF,
0xF97C,
0x0002,
0x0000,
0xDFFF,
0xF9BC,
0x0002,
0x0000,
0xDFFF,
0x79BC,
0x0003,
0x0000,
0xFFFF,
0x79BC,
0x0003,
0x0000,
0xFFFF,
0x79FC,
0x0003,
0x0000,
0xFFFF,
0xF9FC,
0x0003,
0x0000,
0x1FFF,
0xF9FD,
0x0003,
0x0000,
0x1FFF,
0xFA3D,
0x0003,
0x0000,
0x1FFF,
0x7A3D,
0x0004,
0x0000,
0x3FFF,
0x7A3D,
0x0004,
0x0000,
0x3FFF,
0x7A7D,
0x0004,
0x0000,
0x3FFF,
0xFA7D,
0x0004,
0x0000,
0x5FFF,
0xFA7D,
0x0004,
0x0000,
0x5FFF,
0xFABD,
0x0004,
0x0000,
0x5FFF,
0x7ABD,
0x0005,
0x0000,
0x7FFF,
0x7ABD,
0x0005,
0x0000,
0x7FFF,
0x7AFD,
0x0005,
0x0000,
0x7FFF,
0xFAFD,
0x0005,
0x0000,
0x9FFF,
0xFAFD,
0x0005,
0x0000,
0x9FFF,
0xFB3D,
0x0005,
0x0000,
0x9FFF,
0x7B3D,
0x0006,
0x0000,
0xBFFF,
0x7B3D,
0x0006,
0x0000,
0xBFFF,
0x7B7D,
0x0006,
0x0000,
0xBFFF,
0xFB7D,
0x0006,
0x0000,
0xDFFF,
0xFB7D,
0x0006,
0x0000,
0xDFFF,
0xFBBD,
0x0006,
0x0000,
0xDFFF,
0x7BBD,
0x0007,
0x0000,
0xFFFF,
0x7BBD,
0x0007,
0x0000,
0xFFFF,
0x7BFD,
0x0007,
0x0000,
0xFFFF,
0xFBFD,
0x0007,
0x0000,
0x1FFF,
0xFBFE,
0x0007,
0x0000,
0x1FFF,
0xFC3E,
0x0007,
0x0000,
0x1FFF,
0x7C3E,
0x0008,
0x0000,
0x3FFF,
0x7C3E,
0x0008,
0x0000,
0x3FFF,
0x7C7E,
0x0008,
0x0000,
0x3FFF,
0xFC7E,
0x0008,
0x0000,
0x5FFF,
0xFC7E,
0x0008,
0x0000,
0x5FFF,
0xFCBE,
0x0008,
0x0000,
0x5FFF,
0x7CBE,
0x0009,
0x0000,
0x7FFF,
0x7CBE,
0x0009,
0x0000,
0x7FFF,
0x7CFE,
0x0009,
0x0000,
0x7FFF,
0xFCFE,
0x0009,
0x0000,
0x9FFF,
0xFCFE,
0x0009,
0x0000,
0x9FFF,
0xFD3E,
0x0009,
0x0000,
0x9FFF,
0x7D3E,
0x000A,
0x0000,
0xBFFF,
0x7D3E,
0x000A,
0x0000,
0xBFFF,
0x7D7E,
0x000A,
0x0000,
0xBFFF,
0xFD7E,
0x000A,
0x0000,
0xDFFF,
0xFD7E,
0x000A,
0x0000,
0xDFFF,
0xFDBE,
0x000A,
0x0000,
0xDFFF,
0x7DBE,
0x000B,
0x0000,
0xFFFF,
0x7DBE,
0x000B,
0x0000,
0xFFFF,
0x7DFE,
0x000B,
0x0000,
0xFFFF,
0xFDFE,
0x000B,
0x0000,
0x1FFF,
0xFDFF,
0x000B,
0x0000,
0x1FFF,
0xFE3F,
0x000B,
0x0000,
0x1FFF,
0x7E3F,
0x000C,
0x0000,
0x3FFF,
0x7E3F,
0x000C,
0x0000,
0x3FFF,
0x7E7F,
0x000C,
0x0000,
0x3FFF,
0xFE7F,
0x000C,
0x0000,
0x5FFF,
0xFE7F,
0x000C,
0x0000,
0x5FFF,
0xFEBF,
0x000C,
0x0000,
0x5FFF,
0x7EBF,
0x000D,
0x0000,
0x7FFF,
0x7EBF,
0x000D,
0x0000,
0x7FFF,
0x7EFF,
0x000D,
0x0000,
0x7FFF,
0xFEFF,
0x000D,
0x0000,
0x9FFF,
0xFEFF,
0x000D,
0x0000,
0x9FFF,
0xFF3F,
0x000D,
0x0000,
0x9FFF,
0x7F3F,
0x000E,
0x0000,
0xBFFF,
0x7F3F,
0x000E,
0x0000,
0xBFFF,
0x7F7F,
0x000E,
0x0000,
0xBFFF,
0xFF7F,
0x000E,
0x0000,
0xDFFF,
0xFF7F,
0x000E,
0x0000,
0xDFFF,
0xFFBF,
0x000E,
0x0000,
0xDFFF,
0x7FBF,
0x000F,
0x0000,
0xFFFF,
0x7FBF,
0x000F,
0x0000,
0xFFFF,
0x7FFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0x0000,
0x0000,
0x0000,
0x0000,
0x0001,
0x0000,
0x0000,
0x0000,
0x0002,
0x0000,
0x0000,
0x0000,
0x0003,
0x0000,
0x0000,
0x0000,
0x0004,
0x0000,
0x0000,
0x0000,
0x0005,
0x0000,
0x0000,
0x0000,
0x0006,
0x0000,
0x0000,
0x0000,
0x0007,
0x0000,
0x0000,
0x0000,
0x0008,
0x0000,
0x0000,
0x0000,
0x0009,
0x0000,
0x0000,
0x0000,
0x000A,
0x0000,
0x0000,
0x0000,
0x000B,
0x0000,
0x0000,
0x0000,
0x000C,
0x0000,
0x0000,
0x0000,
0x020C,
0x0000,
0x0000,
0x0000,
0x040C,
0x0000,
0x0000,
0x0000,
0x060C,
0x0000,
0x0000,
0x0000,
0x080C,
0x0000,
0x0000,
0x0000,
0x0A0C,
0x0000,
0x0000,
0x0000,
0x0C0C,
0x0000,
0x0000,
0x0000,
0x0E0C,
0x0000,
0x0000,
0x0000,
0x100C,
0x0000,
0x0000,
0x0000,
0x120C,
0x0000,
0x0000,
0x0000,
0x140C,
0x0000,
0x0000,
0x0000,
0x160C,
0x0000,
0x0000,
0x0000,
0x180C,
0x0000,
0x0000,
0x0000,
0x180C,
0x0004,
0x0000,
0x0000,
0x180C,
0x0008,
0x0000,
0x0000,
0x180C,
0x000C,
0x0000,
0x0000,
0x180C,
0x0010,
0x0000,
0x0000,
0x180C,
0x0014,
0x0000,
0x0000,
0x180C,
0x0018,
0x0000,
0x0000,
0x180C,
0x001C,
0x0000,
0x0000,
0x180C,
0x0020,
0x0000,
0x0000,
0x180C,
0x0024,
0x0000,
0x0000,
0x180C,
0x0028,
0x0000,
0x0000,
0x180C,
0x002C,
0x0000,
0x0000,
0x180C,
0x0030,
0x0000,
0x0000,
0x180C,
0x0830,
0x0000,
0x0000,
0x180C,
0x1030,
0x0000,
0x0000,
0x180C,
0x1830,
0x0000,
0x0000,
0x180C,
0x2030,
0x0000,
0x0000,
0x180C,
0x2830,
0x0000,
0x0000,
0x180C,
0x3030,
0x0000,
0x0000,
0x180C,
0x3830,
0x0000,
0x0000,
0x180C,
0x4030,
0x0000,
0x0000,
0x180C,
0x4830,
0x0000,
0x0000,
0x180C,
0x5030,
0x0000,
0x0000,
0x180C,
0x5830,
0x0000,
0x0000,
0x180C,
0x6030,
0x0000,
0x0000,
0x181C,
0x6030,
0x0000,
0x0000,
0x182C,
0x6030,
0x0000,
0x0000,
0x183C,
0x6030,
0x0000,
0x0000,
0x184C,
0x6030,
0x0000,
0x0000,
0x185C,
0x6030,
0x0000,
0x0000,
0x186C,
0x6030,
0x0000,
0x0000,
0x187C,
0x6030,
0x0000,
0x0000,
0x188C,
0x6030,
0x0000,
0x0000,
0x189C,
0x6030,
0x0000,
0x0000,
0x18AC,
0x6030,
0x0000,
0x0000,
0x18BC,
0x6030,
0x0000,
0x0000,
0x18CC,
0x6030,
0x0000,
0x0000,
0x18DC,
0x6030,
0x0000,
0x0000,
0x18EC,
0x6030,
0x0000,
0x0000,
0x18FC,
0x6030,
0x0000,
0x0000,
0x18FD,
0x6030,
0x0000,
0x0000,
0x18FE,
0x6030,
0x0000,
0x0000,
0x18FF,
0x6030,
0x0000,
0x0000,
0x190F,
0x6030,
0x0000,
0x0000,
0x191F,
0x6030,
0x0000,
0x0000,
0x192F,
0x6030,
0x0000,
0x0000,
0x193F,
0x6030,
0x0000,
0x0000,
0x194F,
0x6030,
0x0000,
0x0000,
0x195F,
0x6030,
0x0000,
0x0000,
0x196F,
0x6030,
0x0000,
0x0000,
0x197F,
0x6030,
0x0000,
0x0000,
0x198F,
0x6030,
0x0000,
0x0000,
0x199F,
0x6030,
0x0000,
0x0000,
0x19AF,
0x6030,
0x0000,
0x0000,
0x19BF,
0x6030,
0x0000,
0x0000,
0x19CF,
0x6030,
0x0000,
0x0000,
0x19DF,
0x6030,
0x0000,
0x0000,
0x19EF,
0x6030,
0x0000,
0x0000,
0x19FF,
0x6030,
0x0000,
0x0000,
0x1BFF,
0x6030,
0x0000,
0x0000,
0x1BFF,
0x6034,
0x0000,
0x0000,
0x1BFF,
0x6834,
0x0000,
0x0000,
0x1DFF,
0x6834,
0x0000,
0x0000,
0x1DFF,
0x6838,
0x0000,
0x0000,
0x1DFF,
0x7038,
0x0000,
0x0000,
0x1FFF,
0x7038,
0x0000,
0x0000,
0x1FFF,
0x703C,
0x0000,
0x0000,
0x1FFF,
0x783C,
0x0000,
0x0000,
0x3FFF,
0x783C,
0x0000,
0x0000,
0x3FFF,
0x787C,
0x0000,
0x0000,
0x3FFF,
0xF87C,
0x0000,
0x0000,
0x5FFF,
0xF87C,
0x0000,
0x0000,
0x5FFF,
0xF8BC,
0x0000,
0x0000,
0x5FFF,
0x78BC,
0x0001,
0x0000,
0x7FFF,
0x78BC,
0x0001,
0x0000,
0x7FFF,
0x78FC,
0x0001,
0x0000,
0x7FFF,
0xF8FC,
0x0001,
0x0000,
0x9FFF,
0xF8FC,
0x0001,
0x0000,
0x9FFF,
0xF93C,
0x0001,
0x0000,
0x9FFF,
0x793C,
0x0002,
0x0000,
0xBFFF,
0x793C,
0x0002,
0x0000,
0xBFFF,
0x797C,
0x0002,
0x0000,
0xBFFF,
0xF97C,
0x0002,
0x0000,
0xDFFF,
0xF97C,
0x0002,
0x0000,
0xDFFF,
0xF9BC,
0x0002,
0x0000,
0xDFFF,
0x79BC,
0x0003,
0x0000,
0xFFFF,
0x79BC,
0x0003,
0x0000,
0xFFFF,
0x79FC,
0x0003,
0x0000,
0xFFFF,
0xF9FC,
0x0003,
0x0000,
0x1FFF,
0xF9FD,
0x0003,
0x0000,
0x1FFF,
0xFA3D,
0x0003,
0x0000,
0x1FFF,
0x7A3D,
0x0004,
0x0000,
0x3FFF,
0x7A3D,
0x0004,
0x0000,
0x3FFF,
0x7A7D,
0x0004,
0x0000,
0x3FFF,
0xFA7D,
0x0004,
0x0000,
0x5FFF,
0xFA7D,
0x0004,
0x0000,
0x5FFF,
0xFABD,
0x0004,
0x0000,
0x5FFF,
0x7ABD,
0x0005,
0x0000,
0x7FFF,
0x7ABD,
0x0005,
0x0000,
0x7FFF,
0x7AFD,
0x0005,
0x0000,
0x7FFF,
0xFAFD,
0x0005,
0x0000,
0x9FFF,
0xFAFD,
0x0005,
0x0000,
0x9FFF,
0xFB3D,
0x0005,
0x0000,
0x9FFF,
0x7B3D,
0x0006,
0x0000,
0xBFFF,
0x7B3D,
0x0006,
0x0000,
0xBFFF,
0x7B7D,
0x0006,
0x0000,
0xBFFF,
0xFB7D,
0x0006,
0x0000,
0xDFFF,
0xFB7D,
0x0006,
0x0000,
0xDFFF,
0xFBBD,
0x0006,
0x0000,
0xDFFF,
0x7BBD,
0x0007,
0x0000,
0xFFFF,
0x7BBD,
0x0007,
0x0000,
0xFFFF,
0x7BFD,
0x0007,
0x0000,
0xFFFF,
0xFBFD,
0x0007,
0x0000,
0x1FFF,
0xFBFE,
0x0007,
0x0000,
0x1FFF,
0xFC3E,
0x0007,
0x0000,
0x1FFF,
0x7C3E,
0x0008,
0x0000,
0x3FFF,
0x7C3E,
0x0008,
0x0000,
0x3FFF,
0x7C7E,
0x0008,
0x0000,
0x3FFF,
0xFC7E,
0x0008,
0x0000,
0x5FFF,
0xFC7E,
0x0008,
0x0000,
0x5FFF,
0xFCBE,
0x0008,
0x0000,
0x5FFF,
0x7CBE,
0x0009,
0x0000,
0x7FFF,
0x7CBE,
0x0009,
0x0000,
0x7FFF,
0x7CFE,
0x0009,
0x0000,
0x7FFF,
0xFCFE,
0x0009,
0x0000,
0x9FFF,
0xFCFE,
0x0009,
0x0000,
0x9FFF,
0xFD3E,
0x0009,
0x0000,
0x9FFF,
0x7D3E,
0x000A,
0x0000,
0xBFFF,
0x7D3E,
0x000A,
0x0000,
0xBFFF,
0x7D7E,
0x000A,
0x0000,
0xBFFF,
0xFD7E,
0x000A,
0x0000,
0xDFFF,
0xFD7E,
0x000A,
0x0000,
0xDFFF,
0xFDBE,
0x000A,
0x0000,
0xDFFF,
0x7DBE,
0x000B,
0x0000,
0xFFFF,
0x7DBE,
0x000B,
0x0000,
0xFFFF,
0x7DFE,
0x000B,
0x0000,
0xFFFF,
0xFDFE,
0x000B,
0x0000,
0x1FFF,
0xFDFF,
0x000B,
0x0000,
0x1FFF,
0xFE3F,
0x000B,
0x0000,
0x1FFF,
0x7E3F,
0x000C,
0x0000,
0x3FFF,
0x7E3F,
0x000C,
0x0000,
0x3FFF,
0x7E7F,
0x000C,
0x0000,
0x3FFF,
0xFE7F,
0x000C,
0x0000,
0x5FFF,
0xFE7F,
0x000C,
0x0000,
0x5FFF,
0xFEBF,
0x000C,
0x0000,
0x5FFF,
0x7EBF,
0x000D,
0x0000,
0x7FFF,
0x7EBF,
0x000D,
0x0000,
0x7FFF,
0x7EFF,
0x000D,
0x0000,
0x7FFF,
0xFEFF,
0x000D,
0x0000,
0x9FFF,
0xFEFF,
0x000D,
0x0000,
0x9FFF,
0xFF3F,
0x000D,
0x0000,
0x9FFF,
0x7F3F,
0x000E,
0x0000,
0xBFFF,
0x7F3F,
0x000E,
0x0000,
0xBFFF,
0x7F7F,
0x000E,
0x0000,
0xBFFF,
0xFF7F,
0x000E,
0x0000,
0xDFFF,
0xFF7F,
0x000E,
0x0000,
0xDFFF,
0xFFBF,
0x000E,
0x0000,
0xDFFF,
0x7FBF,
0x000F,
0x0000,
0xFFFF,
0x7FBF,
0x000F,
0x0000,
0xFFFF,
0x7FFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000,
0xFFFF,
0xFFFF,
0x000F,
0x0000
};

#endif /*CX25930_REGISTERS_H_*/