<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::DeadLaneDetector Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1DeadLaneDetector.html">DeadLaneDetector</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1DeadLaneDetector-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::DeadLaneDetector Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="DetectDeadLanes_8h_source.html">llvm/CodeGen/DetectDeadLanes.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">VRegInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains a bitmask of which lanes of a given virtual register are defined and which ones are actually used.  <a href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a56ad46a86e98bacc679085d4dde19c09" id="r_a56ad46a86e98bacc679085d4dde19c09"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56ad46a86e98bacc679085d4dde19c09">DeadLaneDetector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a56ad46a86e98bacc679085d4dde19c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a88b4246b710c6aa48b42fe8c912fd3" id="r_a1a88b4246b710c6aa48b42fe8c912fd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a88b4246b710c6aa48b42fe8c912fd3">computeSubRegisterLaneBitInfo</a> ()</td></tr>
<tr class="memdesc:a1a88b4246b710c6aa48b42fe8c912fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the <code>DefinedLanes</code> and the <code>UsedLanes</code> for all virtual registers.  <br /></td></tr>
<tr class="separator:a1a88b4246b710c6aa48b42fe8c912fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad455392b3cc88b5fd25c9169bac734cc" id="r_ad455392b3cc88b5fd25c9169bac734cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">VRegInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad455392b3cc88b5fd25c9169bac734cc">getVRegInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> RegIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad455392b3cc88b5fd25c9169bac734cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec138de3b8b6deaf4b31745f3019339" id="r_a9ec138de3b8b6deaf4b31745f3019339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ec138de3b8b6deaf4b31745f3019339">isDefinedByCopy</a> (<a class="el" href="classunsigned.html">unsigned</a> RegIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ec138de3b8b6deaf4b31745f3019339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77e90c3a572d0523249dc6b27e6f10a" id="r_aa77e90c3a572d0523249dc6b27e6f10a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa77e90c3a572d0523249dc6b27e6f10a">transferDefinedLanes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Def, <a class="el" href="classunsigned.html">unsigned</a> OpNum, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DefinedLanes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa77e90c3a572d0523249dc6b27e6f10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a mask <code>DefinedLanes</code> of lanes defined at operand <code>OpNum</code> of COPY-like instruction, determine which lanes are defined at the output operand <code>Def</code>.  <br /></td></tr>
<tr class="separator:aa77e90c3a572d0523249dc6b27e6f10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0507a9e0fb3ad8b5cbe21a6f19c8714c" id="r_a0507a9e0fb3ad8b5cbe21a6f19c8714c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0507a9e0fb3ad8b5cbe21a6f19c8714c">transferUsedLanes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UsedLanes, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0507a9e0fb3ad8b5cbe21a6f19c8714c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a mask <code>UsedLanes</code> used from the output of instruction <code>MI</code> determine which lanes are used from operand <code>MO</code> of this instruction.  <br /></td></tr>
<tr class="separator:a0507a9e0fb3ad8b5cbe21a6f19c8714c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="DetectDeadLanes_8h_source.html#l00042">42</a> of file <a class="el" href="DetectDeadLanes_8h_source.html">DetectDeadLanes.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a56ad46a86e98bacc679085d4dde19c09" name="a56ad46a86e98bacc679085d4dde19c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ad46a86e98bacc679085d4dde19c09">&#9670;&#160;</a></span>DeadLaneDetector()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DeadLaneDetector::DeadLaneDetector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="DetectDeadLanes_8cpp_source.html#l00041">41</a> of file <a class="el" href="DetectDeadLanes_8cpp_source.html">DetectDeadLanes.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="BitVector_8h_source.html#l00341">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a1a88b4246b710c6aa48b42fe8c912fd3" name="a1a88b4246b710c6aa48b42fe8c912fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a88b4246b710c6aa48b42fe8c912fd3">&#9670;&#160;</a></span>computeSubRegisterLaneBitInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DeadLaneDetector::computeSubRegisterLaneBitInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update the <code>DefinedLanes</code> and the <code>UsedLanes</code> for all virtual registers. </p>

<p class="definition">Definition at line <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">453</a> of file <a class="el" href="DetectDeadLanes_8cpp_source.html">DetectDeadLanes.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00398">llvm::MachineRegisterInfo::def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00794">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="Register_8h_source.html#l00084">llvm::Register::index2VirtReg()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="LaneBitmask_8h_source.html#l00092">llvm::PrintLaneMask()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00108">llvm::printReg()</a>, <a class="el" href="BitVector_8h_source.html#l00392">llvm::BitVector::reset()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00540">llvm::MachineRegisterInfo::use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="ad455392b3cc88b5fd25c9169bac734cc" name="ad455392b3cc88b5fd25c9169bac734cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad455392b3cc88b5fd25c9169bac734cc">&#9670;&#160;</a></span>getVRegInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">VRegInfo</a> &amp; llvm::DeadLaneDetector::getVRegInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegIdx</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="DetectDeadLanes_8h_source.html#l00057">57</a> of file <a class="el" href="DetectDeadLanes_8h_source.html">DetectDeadLanes.h</a>.</p>

</div>
</div>
<a id="a9ec138de3b8b6deaf4b31745f3019339" name="a9ec138de3b8b6deaf4b31745f3019339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec138de3b8b6deaf4b31745f3019339">&#9670;&#160;</a></span>isDefinedByCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::DeadLaneDetector::isDefinedByCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegIdx</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="DetectDeadLanes_8h_source.html#l00061">61</a> of file <a class="el" href="DetectDeadLanes_8h_source.html">DetectDeadLanes.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00461">llvm::BitVector::test()</a>.</p>

</div>
</div>
<a id="aa77e90c3a572d0523249dc6b27e6f10a" name="aa77e90c3a572d0523249dc6b27e6f10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77e90c3a572d0523249dc6b27e6f10a">&#9670;&#160;</a></span>transferDefinedLanes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DeadLaneDetector::transferDefinedLanes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Def</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNum</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a></td>          <td class="paramname"><span class="paramname"><em>DefinedLanes</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given a mask <code>DefinedLanes</code> of lanes defined at operand <code>OpNum</code> of COPY-like instruction, determine which lanes are defined at the output operand <code>Def</code>. </p>

<p class="definition">Definition at line <a class="el" href="DetectDeadLanes_8cpp_source.html#l00226">226</a> of file <a class="el" href="DetectDeadLanes_8cpp_source.html">DetectDeadLanes.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00711">llvm::TargetRegisterInfo::composeSubRegIndexLaneMask()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00508">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00408">llvm::TargetRegisterInfo::getSubRegIndexLaneMask()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00725">llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask()</a>.</p>

</div>
</div>
<a id="a0507a9e0fb3ad8b5cbe21a6f19c8714c" name="a0507a9e0fb3ad8b5cbe21a6f19c8714c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0507a9e0fb3ad8b5cbe21a6f19c8714c">&#9670;&#160;</a></span>transferUsedLanes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DeadLaneDetector::transferUsedLanes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a></td>          <td class="paramname"><span class="paramname"><em>UsedLanes</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given a mask <code>UsedLanes</code> used from the output of instruction <code>MI</code> determine which lanes are used from operand <code>MO</code> of this instruction. </p>

<p class="definition">Definition at line <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">145</a> of file <a class="el" href="DetectDeadLanes_8cpp_source.html">DetectDeadLanes.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00711">llvm::TargetRegisterInfo::composeSubRegIndexLaneMask()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00069">llvm::TargetRegisterClass::CoveredBySubRegs</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00056">llvm::MachineOperand::getOperandNo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00653">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00055">llvm::TargetRegisterClass::LaneMask</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00052">lowersToCopies()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00725">llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask()</a>, and <a class="el" href="Register_8h_source.html#l00077">llvm::Register::virtReg2Index()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="DetectDeadLanes_8h_source.html">DetectDeadLanes.h</a></li>
<li>lib/CodeGen/<a class="el" href="DetectDeadLanes_8cpp_source.html">DetectDeadLanes.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:49:19 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
