{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602960599261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602960599261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 15:49:59 2020 " "Processing started: Sat Oct 17 15:49:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602960599261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602960599261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off state_mahine -c state_mahine " "Command: quartus_map --read_settings_files=on --write_settings_files=off state_mahine -c state_mahine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602960599261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602960599474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602960599475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.sv 1 1 " "Found 1 design units, including 1 entities, in source file SM1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602960605487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602960605487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_tb " "Found entity 1: state_machine_tb" {  } { { "state_machine_tb.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/state_machine_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602960605487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602960605487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM1 " "Elaborating entity \"SM1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602960605529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1.sv(48) " "Verilog HDL assignment warning at SM1.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602960605531 "|SM1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1.sv(66) " "Verilog HDL assignment warning at SM1.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602960605531 "|SM1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1.sv(84) " "Verilog HDL assignment warning at SM1.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602960605532 "|SM1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1.sv(102) " "Verilog HDL assignment warning at SM1.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602960605532 "|SM1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1.sv(120) " "Verilog HDL assignment warning at SM1.sv(120): truncated value with size 32 to match size of target (1)" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602960605532 "|SM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_atual SM1.sv(40) " "Verilog HDL Always Construct warning at SM1.sv(40): inferring latch(es) for variable \"estado_atual\", which holds its previous value in one or more paths through the always construct" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602960605532 "|SM1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "SM1.sv(40) " "SystemVerilog RTL Coding error at SM1.sv(40): always_comb construct does not infer purely combinational logic." {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 40 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1602960605532 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_atual SM1.sv(40) " "Inferred latch for \"estado_atual\" at SM1.sv(40)" {  } { { "SM1.sv" "" { Text "/home/daniel/Documents/GitHub/state_machine_exercise_2/SM1.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602960605533 "|SM1"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602960605534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602960605572 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 17 15:50:05 2020 " "Processing ended: Sat Oct 17 15:50:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602960605572 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602960605572 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602960605572 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602960605572 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602960605693 ""}
