

================================================================
== Vitis HLS Report for 'reduce'
================================================================
* Date:           Mon Jul  4 22:30:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   2202|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     61|    -|
|Register         |        -|   -|     32|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     32|   2263|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     12|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln75_fu_121_p2       |         +|   0|  0|    14|           9|           1|
    |icmp_ln75_fu_115_p2      |      icmp|   0|  0|    11|           9|          10|
    |lshr_ln76_fu_143_p2      |      lshr|   0|  0|  2171|           1|        2048|
    |ap_block_state1          |        or|   0|  0|     2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|     2|           2|           1|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  2202|          23|        2063|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_fu_52                  |   9|          2|    9|         18|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  61|         13|   13|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+------+-----------+
    |           Name          | FF| LUT| Bits | Const Bits|
    +-------------------------+---+----+------+-----------+
    |ap_CS_fsm                |  3|   0|     3|          0|
    |ap_done_reg              |  1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|     1|          0|
    |i_fu_52                  |  9|   0|     9|          0|
    |in_read_reg_168          |  0|   0|  2048|       2048|
    |start_once_reg           |  1|   0|     1|          0|
    |trunc_ln76_1_reg_181     |  8|   0|     8|          0|
    |trunc_ln76_reg_176       |  8|   0|     8|          0|
    +-------------------------+---+----+------+-----------+
    |Total                    | 32|   0|  2080|       2048|
    +-------------------------+---+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------------+-----+------+------------+--------------+--------------+
|ap_clk          |   in|     1|  ap_ctrl_hs|        reduce|  return value|
|ap_rst          |   in|     1|  ap_ctrl_hs|        reduce|  return value|
|ap_start        |   in|     1|  ap_ctrl_hs|        reduce|  return value|
|start_full_n    |   in|     1|  ap_ctrl_hs|        reduce|  return value|
|ap_done         |  out|     1|  ap_ctrl_hs|        reduce|  return value|
|ap_continue     |   in|     1|  ap_ctrl_hs|        reduce|  return value|
|ap_idle         |  out|     1|  ap_ctrl_hs|        reduce|  return value|
|ap_ready        |  out|     1|  ap_ctrl_hs|        reduce|  return value|
|start_out       |  out|     1|  ap_ctrl_hs|        reduce|  return value|
|start_write     |  out|     1|  ap_ctrl_hs|        reduce|  return value|
|out_r_full_n    |   in|     1|  ap_ctrl_hs|        reduce|  return value|
|out_r_write     |  out|     1|  ap_ctrl_hs|        reduce|  return value|
|in_r_empty_n    |   in|     1|  ap_ctrl_hs|        reduce|  return value|
|in_r_read       |  out|     1|  ap_ctrl_hs|        reduce|  return value|
|in_r            |   in|  2048|    mem_fifo|          in_r|       pointer|
|out_r_address0  |  out|     8|    mem_fifo|         out_r|         array|
|out_r_ce0       |  out|     1|    mem_fifo|         out_r|         array|
|out_r_we0       |  out|     1|    mem_fifo|         out_r|         array|
|out_r_d0        |  out|     8|    mem_fifo|         out_r|         array|
+----------------+-----+------+------------+--------------+--------------+

