--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml combo3.twx combo3.ncd -o combo3.twr combo3.pcf -ucf
LAB8_spartan3E_UCF.ucf

Design file:              combo3.ncd
Physical constraint file: combo3.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_in_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;

 109 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.058ns.
--------------------------------------------------------------------------------

Paths for end point u1/count_1_4 (SLICE_X17Y90.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_1 (FF)
  Destination:          u1/count_1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_1 to u1/count_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y88.YQ      Tcko                  0.587   u1/count_1<0>
                                                       u1/count_1_1
    SLICE_X16Y88.F1      net (fanout=2)        0.521   u1/count_1<1>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y90.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y90.CLK     Tsrck                 0.910   u1/count_1<4>
                                                       u1/count_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (3.015ns logic, 2.043ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_3 (FF)
  Destination:          u1/count_1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_3 to u1/count_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.587   u1/count_1<2>
                                                       u1/count_1_3
    SLICE_X16Y88.F2      net (fanout=2)        0.493   u1/count_1<3>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y90.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y90.CLK     Tsrck                 0.910   u1/count_1<4>
                                                       u1/count_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (3.015ns logic, 2.015ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_2 (FF)
  Destination:          u1/count_1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_2 to u1/count_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.XQ      Tcko                  0.591   u1/count_1<2>
                                                       u1/count_1_2
    SLICE_X16Y88.F3      net (fanout=2)        0.449   u1/count_1<2>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y90.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y90.CLK     Tsrck                 0.910   u1/count_1<4>
                                                       u1/count_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (3.019ns logic, 1.971ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_5 (SLICE_X17Y90.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_1 (FF)
  Destination:          u1/count_1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_1 to u1/count_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y88.YQ      Tcko                  0.587   u1/count_1<0>
                                                       u1/count_1_1
    SLICE_X16Y88.F1      net (fanout=2)        0.521   u1/count_1<1>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y90.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y90.CLK     Tsrck                 0.910   u1/count_1<4>
                                                       u1/count_1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (3.015ns logic, 2.043ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_3 (FF)
  Destination:          u1/count_1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_3 to u1/count_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.587   u1/count_1<2>
                                                       u1/count_1_3
    SLICE_X16Y88.F2      net (fanout=2)        0.493   u1/count_1<3>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y90.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y90.CLK     Tsrck                 0.910   u1/count_1<4>
                                                       u1/count_1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (3.015ns logic, 2.015ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_2 (FF)
  Destination:          u1/count_1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_2 to u1/count_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.XQ      Tcko                  0.591   u1/count_1<2>
                                                       u1/count_1_2
    SLICE_X16Y88.F3      net (fanout=2)        0.449   u1/count_1<2>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y90.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y90.CLK     Tsrck                 0.910   u1/count_1<4>
                                                       u1/count_1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (3.019ns logic, 1.971ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_6 (SLICE_X17Y91.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_1 (FF)
  Destination:          u1/count_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_1 to u1/count_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y88.YQ      Tcko                  0.587   u1/count_1<0>
                                                       u1/count_1_1
    SLICE_X16Y88.F1      net (fanout=2)        0.521   u1/count_1<1>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y91.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y91.CLK     Tsrck                 0.910   u1/count_1<6>
                                                       u1/count_1_6
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (3.015ns logic, 2.043ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_3 (FF)
  Destination:          u1/count_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_3 to u1/count_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.587   u1/count_1<2>
                                                       u1/count_1_3
    SLICE_X16Y88.F2      net (fanout=2)        0.493   u1/count_1<3>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y91.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y91.CLK     Tsrck                 0.910   u1/count_1<6>
                                                       u1/count_1_6
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (3.015ns logic, 2.015ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/count_1_2 (FF)
  Destination:          u1/count_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/count_1_2 to u1/count_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.XQ      Tcko                  0.591   u1/count_1<2>
                                                       u1/count_1_2
    SLICE_X16Y88.F3      net (fanout=2)        0.449   u1/count_1<2>
    SLICE_X16Y88.X       Tilo                  0.759   u1/count_1_cmp_eq000015
                                                       u1/count_1_cmp_eq000015
    SLICE_X16Y90.F1      net (fanout=1)        0.409   u1/count_1_cmp_eq000015
    SLICE_X16Y90.X       Tilo                  0.759   u1/count_1_cmp_eq0000
                                                       u1/count_1_cmp_eq000016
    SLICE_X17Y91.SR      net (fanout=5)        1.113   u1/count_1_cmp_eq0000
    SLICE_X17Y91.CLK     Tsrck                 0.910   u1/count_1<6>
                                                       u1/count_1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (3.019ns logic, 1.971ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_in_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/clk_int (SLICE_X25Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/clk_int (FF)
  Destination:          u1/clk_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/clk_int to u1/clk_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y91.YQ      Tcko                  0.470   u1/clk_int1
                                                       u1/clk_int
    SLICE_X25Y91.BY      net (fanout=2)        0.430   u1/clk_int1
    SLICE_X25Y91.CLK     Tckdi       (-Th)    -0.135   u1/clk_int1
                                                       u1/clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.605ns logic, 0.430ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_6 (SLICE_X17Y91.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_6 (FF)
  Destination:          u1/count_1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_6 to u1/count_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.XQ      Tcko                  0.473   u1/count_1<6>
                                                       u1/count_1_6
    SLICE_X17Y91.F2      net (fanout=2)        0.417   u1/count_1<6>
    SLICE_X17Y91.CLK     Tckf        (-Th)    -0.801   u1/count_1<6>
                                                       u1/count_1<6>_rt
                                                       u1/Mcount_count_1_xor<6>
                                                       u1/count_1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (1.274ns logic, 0.417ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point u1/count_1_2 (SLICE_X17Y89.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/count_1_2 (FF)
  Destination:          u1/count_1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/count_1_2 to u1/count_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.XQ      Tcko                  0.473   u1/count_1<2>
                                                       u1/count_1_2
    SLICE_X17Y89.F2      net (fanout=2)        0.422   u1/count_1<2>
    SLICE_X17Y89.CLK     Tckf        (-Th)    -0.801   u1/count_1<2>
                                                       u1/count_1<2>_rt
                                                       u1/Mcount_count_1_xor<2>
                                                       u1/count_1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (1.274ns logic, 0.422ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_in_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/count_1<0>/CLK
  Logical resource: u1/count_1_0/CK
  Location pin: SLICE_X17Y88.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: u1/count_1<0>/CLK
  Logical resource: u1/count_1_0/CK
  Location pin: SLICE_X17Y88.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: u1/count_1<0>/CLK
  Logical resource: u1/count_1_0/CK
  Location pin: SLICE_X17Y88.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    5.058|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 109 paths, 0 nets, and 33 connections

Design statistics:
   Minimum period:   5.058ns{1}   (Maximum frequency: 197.707MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 06 17:34:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



