// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Tue Mar 24 18:30:57 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_48mhz/rtl/pll_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(54[7],54[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, debug_c, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_191;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(32[13],32[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(33[12],33[20])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(35[21],35[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(36[13],36[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(37[13],37[23])"*/
    wire [7:0]Comb_Interval;   /* synthesis lineinfo="@11(38[12],38[25])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(53[14],53[22])"*/
    wire [8:0]Harmonic_Scale;   /* synthesis lineinfo="@11(71[22],71[36])"*/
    wire [8:0]Scale_Initial;   /* synthesis lineinfo="@11(72[22],72[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(73[12],73[23])"*/
    
    wire Adder_Clear;
    wire [8:0]Adder_Mult;   /* synthesis lineinfo="@11(77[23],77[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    
    wire n15;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@11(79[20],79[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(79[20],79[33])"*/
    
    wire Start_Mult_Scaler, Reset_Mult_Scaler, Mult_Ready, Comb_Muted, 
        DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(129[12],129[18])"*/
    
    wire test_N_190, n15_adj_1162, n5892, n7, n1_2, n303, n71, 
        n9800;
    wire [3:0]SM_Top_3__N_121;
    
    wire n6202, n2981, n2976, n17_2, n70;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(58[12],58[30])"*/
    
    wire n9938, o_Freq_Too_High_N_368, n5890, n7_adj_1163, n9, n8662, 
        n2635, n6910, n6888, n5;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire n10285, SM_ADC_In, CS_Stable, n6875, n77, n8696, n8668, 
        n4, n21, n11981, n84, n81;
    wire [31:0]Working_Total;   /* synthesis lineinfo="@3(19[20],19[33])"*/
    
    wire n10255, n8694;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(23[12],23[20])"*/
    
    wire n3, n4_adj_1164, n5_adj_1165, n6, n7_adj_1166, n8_2, n9_adj_1167, 
        n10, n11, n12, n13, n14, n15_adj_1168, n16, n17_adj_1169, 
        n18, n7720, n6849, n8692, n10245, n24, n10231, n8690, 
        n10225, n6_adj_1170, n79, n9_adj_1171, n8688, n6833;
    wire [31:0]Working_Total_adj_1217;   /* synthesis lineinfo="@3(19[20],19[33])"*/
    wire [1:0]SM_Adder_adj_1218;   /* synthesis lineinfo="@3(23[12],23[20])"*/
    
    wire n15_adj_1189, n14_adj_1190, n76, n6824, n2118, n6588, n6387, 
        n2101, n9_adj_1191, n4_adj_1192, n9_adj_1193, n9670, n10_adj_1194, 
        n46, n45, n2944, n44, n43, n42, n9864, n2971, n7786, 
        n41;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(21[12],21[25])"*/
    
    wire n9939, n9910, n10223, n6794, n6788, o_Mult_Ready_N_783, 
        n74, n78, n6353, n10_adj_1195, n31;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1196;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@7(27[12],27[28])"*/
    
    wire n6_adj_1197, n2767, n6_adj_1198, n40, n10237, n9_adj_1199, 
        n9_adj_1200, n6204, n39, n80, n10291, n75, n9_adj_1201, 
        n6785, n6152, n6784, n6783, n9730, n6782, n14_adj_1202, 
        n11888, n6781, n6780, n6779, n6778, n6777, n6776, n6775, 
        n6774, n73, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n6773, n6772, n6771, n2942, n6770, n6769, n2078, n6768, 
        n6767, n9915, n6766, n6765, n2085, n6764, n6763, n6762, 
        n8686, n6761, n6760, n12131, n6759, n9630, n6758, n6757, 
        n6756, n6755, n6754, n6753, n12128, n12125, n8684, n85, 
        n8682, n6747, n6746, n10_adj_1203, n12011, n5994, n4_adj_1204, 
        n72, n12122, n6299, n83, n6745, n10247, n8664, n82, 
        n11978, n12119, n10235, n10259, n16_adj_1205, n6092, n9877, 
        n6597, n11984, n38, n42_adj_1206, n21_adj_1207, n6071, n12116, 
        n4_adj_1208, n11975, n7754, n10_adj_1209, n5492, n9911, 
        n9656, n10593, n7_adj_1210, n12113, n10_adj_1211, n12110, 
        n10_adj_1212, n10_adj_1213, n9876, n10_adj_1214, n10_adj_1215, 
        n9832, n8666, n13_adj_1216;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ test_i0 (.D(test_N_190), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n10_adj_1215), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i0 (.D(\ADC_Data[1] [0]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[0]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i0.REGSET = "RESET";
    defparam Harmonic_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i1 (.D(\ADC_Data[1] [1]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[1]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i1.REGSET = "RESET";
    defparam Harmonic_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i2 (.D(\ADC_Data[1] [2]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[2]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i2.REGSET = "RESET";
    defparam Harmonic_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i3 (.D(\ADC_Data[1] [3]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[3]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i3.REGSET = "RESET";
    defparam Harmonic_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i4 (.D(\ADC_Data[1] [4]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[4]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i4.REGSET = "RESET";
    defparam Harmonic_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i5 (.D(\ADC_Data[1] [5]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[5]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i5.REGSET = "RESET";
    defparam Harmonic_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i6 (.D(\ADC_Data[1] [6]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[6]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i6.REGSET = "RESET";
    defparam Harmonic_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i7 (.D(\ADC_Data[1] [7]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[7]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i7.REGSET = "RESET";
    defparam Harmonic_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i8 (.D(\ADC_Data[1] [8]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[8]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Harmonic_Scale_i8.REGSET = "RESET";
    defparam Harmonic_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i5 (.D(\ADC_Data[2] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[5]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i5.REGSET = "RESET";
    defparam Scale_Initial_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i4 (.D(\ADC_Data[2] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[4]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i4.REGSET = "RESET";
    defparam Scale_Initial_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B))" *) LUT4 i1_4_lut (.A(SM_Top[3]), 
            .B(SM_Top[0]), .C(n9_adj_1199), .D(n6_adj_1198), .Z(SM_Top_3__N_121[2]));   /* synthesis lineinfo="@11(129[12],129[18])"*/
    defparam i1_4_lut.INIT = "0xb3b1";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_475 (.A(SM_Top[2]), 
            .B(n303), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n9_adj_1199));   /* synthesis lineinfo="@11(129[12],129[18])"*/
    defparam i1_4_lut_adj_475.INIT = "0xeaaa";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(Harmonic[6]), .B(Harmonic[7]), 
            .Z(n5994));   /* synthesis lineinfo="@11(217[17],217[63])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(Harmonic[1]), .B(Harmonic[3]), 
            .C(Harmonic[2]), .Z(n5890));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B (C (D))+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_476 (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(Comb_Muted), .D(Mult_Ready), .Z(n6_adj_1198));   /* synthesis lineinfo="@11(129[12],129[18])"*/
    defparam i1_4_lut_adj_476.INIT = "0x0a88";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i3 (.D(\ADC_Data[2] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[3]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i3.REGSET = "RESET";
    defparam Scale_Initial_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i2 (.D(\ADC_Data[2] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[2]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i2.REGSET = "RESET";
    defparam Scale_Initial_i2.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    (* lut_function="(!(A (C (D))+!A !(B (C (D)))))" *) LUT4 i4133_4_lut (.A(SM_Top[0]), 
            .B(Comb_Muted), .C(SM_Top[1]), .D(SM_Top[3]), .Z(SM_Top_3__N_121[3]));
    defparam i4133_4_lut.INIT = "0x4aaa";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i1 (.D(\ADC_Data[2] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[1]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i1.REGSET = "RESET";
    defparam Scale_Initial_i1.SRMODE = "CE_OVER_LSR";
    Sample_Position sample_position (.Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), 
            .n6849(n6849), .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), 
            .SM_Sample_Position({SM_Sample_Position}), .n6824(n6824), .n5890(n5890), 
            .Harmonic({Harmonic}), .n9630(n9630), .Freq_Too_High(Freq_Too_High), 
            .n7(n7_adj_1210), .Frequency({Frequency}), .o_Freq_Too_High_N_368(o_Freq_Too_High_N_368), 
            .reset_n_c(reset_n_c), .n10237(n10237), .GND_net(GND_net), 
            .Sample_Ready(Sample_Ready), .VCC_net(VCC_net), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(40[18],50[3])"*/
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i4 (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[4]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i4.REGSET = "RESET";
    defparam Comb_Interval_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i3 (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[3]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i3.REGSET = "RESET";
    defparam Comb_Interval_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i2 (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[2]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i2.REGSET = "RESET";
    defparam Comb_Interval_i2.SRMODE = "CE_OVER_LSR";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    PLL_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), .reset_n_c(reset_n_c), 
            .Main_Clock(Main_Clock));   /* synthesis lineinfo="@11(20[12],20[99])"*/
    Sample_Output sample_output (.n13(n13_adj_1216), .DAC_Send_adj_3(DAC_Send_adj_1196), 
            .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), .DAC_Send(DAC_Send), 
            .DAC_Ready(DAC_Ready), .n6(n6_adj_1197), .n6071(n6071), .n2767(n2767), 
            .\SM_Sample_Output[0] (SM_Sample_Output[0]), .\SM_Sample_Output[1] (SM_Sample_Output[1]), 
            .n6910(n6910), .reset_n_c(reset_n_c), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .GND_net(GND_net), .\r_Adder_Total[1][9] (\r_Adder_Total[1] [9]), 
            .\r_Adder_Total[1][10] (\r_Adder_Total[1] [10]), .VCC_net(VCC_net), 
            .\r_Adder_Total[0][17] (\r_Adder_Total[0] [17]), .\r_Adder_Total[0][15] (\r_Adder_Total[0] [15]), 
            .\r_Adder_Total[0][16] (\r_Adder_Total[0] [16]), .\r_Adder_Total[0][13] (\r_Adder_Total[0] [13]), 
            .\r_Adder_Total[0][14] (\r_Adder_Total[0] [14]), .\r_Adder_Total[0][11] (\r_Adder_Total[0] [11]), 
            .\r_Adder_Total[0][12] (\r_Adder_Total[0] [12]), .\r_Adder_Total[0][9] (\r_Adder_Total[0] [9]), 
            .\r_Adder_Total[0][10] (\r_Adder_Total[0] [10]), .\r_Adder_Total[0][8] (\r_Adder_Total[0] [8]), 
            .n5(n5), .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .n2981(n2981), 
            .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), 
            .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), 
            .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), 
            .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), 
            .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), .\r_Adder_Total[1][8] (\r_Adder_Total[1] [8]), 
            .\r_Adder_Total[1][11] (\r_Adder_Total[1] [11]), .\r_Adder_Total[1][12] (\r_Adder_Total[1] [12]), 
            .n17(n17_2), .\r_Adder_Total[1][17] (\r_Adder_Total[1] [17]), 
            .\r_Adder_Total[1][15] (\r_Adder_Total[1] [15]), .\r_Adder_Total[1][16] (\r_Adder_Total[1] [16]), 
            .\r_Adder_Total[1][13] (\r_Adder_Total[1] [13]), .\r_Adder_Total[1][14] (\r_Adder_Total[1] [14]), 
            .n6747(n6747), .\Output_Data[17] (Output_Data[17]), .\SM_DAC_Out[0] (SM_DAC_Out[0]), 
            .\SM_DAC_Out[2] (SM_DAC_Out[2]), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .\SM_DAC_Out[1] (SM_DAC_Out[1]), .n2635(n2635), .reset_n(reset_n), 
            .\SM_Adder[0] (SM_Adder_adj_1218[0]), .n2976(n2976), .\SM_Adder[0]_adj_4 (SM_Adder[0]), 
            .n2971(n2971), .Clock_Counter(Clock_Counter), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n10255(n10255), .n2101(n2101), .n2118(n2118), .n6888(n6888), 
            .o_DAC_MOSI_c(o_DAC_MOSI_c), .n2078(n2078), .n2085(n2085), 
            .n10593(n10593), .n6788(n6788), .n9670(n9670), .n7786(n7786), 
            .n9915(n9915), .n6754(n6754), .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@11(116[16],125[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(debug_c), .O(debug));   /* synthesis lineinfo="@11(5[15],5[20])"*/
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i1 (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[1]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i1.REGSET = "RESET";
    defparam Comb_Interval_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[3] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B (C+(D)))))" *) LUT4 i8160_4_lut (.A(reset_n_c), 
            .B(n42_adj_1206), .C(n38), .D(n4_adj_1208), .Z(n21_adj_1207));
    defparam i8160_4_lut.INIT = "0x5d5f";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_477 (.A(reset_n_N_191), 
            .B(o_Freq_Too_High_N_368), .C(n10237), .D(SM_Sample_Position[2]), 
            .Z(n9630));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_4_lut_adj_477.INIT = "0xaeaf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4453_3_lut (.A(Working_Total[11]), 
            .B(n16), .C(n2942), .Z(n6783));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4453_3_lut.INIT = "0xcaca";
    FD1P3XZ DAC_Send_c (.D(SM_Top[3]), .SP(n10291), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A (B+!(C)))" *) LUT4 i45_3_lut (.A(n31), 
            .B(Mult_Ready), .C(SM_Top[1]), .Z(n42_adj_1206));
    defparam i45_3_lut.INIT = "0xc5c5";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n10_adj_1194), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(SM_Top[2]), 
            .B(reset_n_c), .C(SM_Top[3]), .D(n7754), .Z(n6597));   /* synthesis lineinfo="@11(156[3],261[6])"*/
    defparam i1_4_lut_4_lut.INIT = "0x3373";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21), .D(SM_Sample_Output[1]), 
            .Z(n24));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut.INIT = "0x3032";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 mux_35_Mux_0_i15_4_lut (.A(SM_Top[2]), 
            .B(n9_adj_1171), .C(SM_Top[3]), .D(SM_Top[1]), .Z(SM_Top_3__N_121[0]));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam mux_35_Mux_0_i15_4_lut.INIT = "0xca0a";
    (* lut_function="(A (C)+!A !(B (C+!(D))+!B (C (D)+!C !(D))))" *) LUT4 i43_4_lut (.A(SM_Top[3]), 
            .B(n10231), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n38));
    defparam i43_4_lut.INIT = "0xa5b0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_478 (.A(SM_Top[0]), 
            .B(SM_Top[2]), .Z(n7));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i1_2_lut_adj_478.INIT = "0x4444";
    (* lut_function="(A+!(B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_479 (.A(reset_n_N_191), 
            .B(n1_2), .C(n10247), .D(SM_Top[0]), .Z(n9800));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i1_4_lut_adj_479.INIT = "0xafae";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n10_adj_1203), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n10_adj_1209), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n10_adj_1211), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n10_adj_1212), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n10_adj_1213), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n10_adj_1214), .SP(n6833), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i0 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i0.REGSET = "RESET";
    defparam Sample_Timer_851__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 mux_35_Mux_0_i9_3_lut (.A(Comb_Muted), 
            .B(n303), .C(SM_Top[0]), .Z(n9_adj_1171));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam mux_35_Mux_0_i9_3_lut.INIT = "0x3a3a";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[3] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[3] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(D))+!A !(C)))" *) LUT4 i4458_4_lut_4_lut (.A(n2078), 
            .B(n2101), .C(SM_DAC_Out[3]), .D(n2085), .Z(n6788));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4458_4_lut_4_lut.INIT = "0x5072";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[3] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[3] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut (.A(Harmonic[0]), .B(SM_Top[2]), 
            .C(Sample_Ready), .Z(n1_2));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i1_3_lut.INIT = "0x8080";
    (* lut_function="(A (C)+!A (B (C+!(D))))" *) LUT4 i4423_4_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(ADC_Data_Received), .D(n7720), .Z(n6753));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i4423_4_lut_4_lut.INIT = "0xe0e4";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_480 (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24), .D(n17_2), .Z(n6910));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_4_lut_adj_480.INIT = "0xf7f5";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_2_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[1]), .C(Harmonic[3]), .D(Harmonic[2]), .Z(n4));
    defparam i1_2_lut_4_lut.INIT = "0xaaa8";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(SM_Top[3]), .Z(n9864));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfff7";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i8 (.D(\ADC_Data[2] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[8]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i8.REGSET = "RESET";
    defparam Scale_Initial_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i7 (.D(\ADC_Data[2] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[7]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i7.REGSET = "RESET";
    defparam Scale_Initial_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i6 (.D(\ADC_Data[2] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[6]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i6.REGSET = "RESET";
    defparam Scale_Initial_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i3_4_lut_4_lut (.A(SM_Top[0]), 
            .B(reset_n_c), .C(SM_Top[1]), .D(n31), .Z(n6092));
    defparam i3_4_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A+(B))" *) LUT4 i7418_2_lut (.A(SM_Top[1]), .B(SM_Top[3]), 
            .Z(n10247));
    defparam i7418_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_481 (.A(SM_Top[0]), 
            .B(SM_Top[3]), .Z(n4_adj_1208));
    defparam i1_2_lut_adj_481.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i7402_2_lut (.A(Sample_Ready), .B(SM_Top[0]), 
            .Z(n10231));
    defparam i7402_2_lut.INIT = "0xeeee";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(SM_Top_3__N_121[1]), .SP(n9876), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i7408_2_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n10237));
    defparam i7408_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i8154_2_lut (.A(n9864), .B(SM_Top[1]), 
            .Z(n6387));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i8154_2_lut.INIT = "0x4444";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(SM_Top_3__N_121[2]), .SP(n6204), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 mux_35_Mux_1_i15_4_lut (.A(n7_adj_1163), 
            .B(n9), .C(SM_Top[3]), .D(SM_Top[1]), .Z(SM_Top_3__N_121[1]));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam mux_35_Mux_1_i15_4_lut.INIT = "0xca0a";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i3 (.D(SM_Top_3__N_121[3]), .SP(n21_adj_1207), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Top[3]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam SM_Top__i3.REGSET = "RESET";
    defparam SM_Top__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i7 (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[7]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i7.REGSET = "RESET";
    defparam Comb_Interval_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4452_3_lut (.A(Working_Total[12]), 
            .B(n15_adj_1168), .C(n2942), .Z(n6782));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4452_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C))+!A !(C)))" *) LUT4 mux_35_Mux_1_i7_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(SM_Top[1]), .Z(n7_adj_1163));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam mux_35_Mux_1_i7_3_lut.INIT = "0x7a7a";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i8197_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1210));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i8197_4_lut.INIT = "0x575f";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4451_3_lut (.A(Working_Total[13]), 
            .B(n14), .C(n2942), .Z(n6781));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4451_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (D))" *) LUT4 i1_2_lut_4_lut_adj_482 (.A(n10223), 
            .B(SM_Top[2]), .C(SM_Top[3]), .D(n9876), .Z(n9877));
    defparam i1_2_lut_4_lut_adj_482.INIT = "0xfd00";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4450_3_lut (.A(Working_Total[14]), 
            .B(n13), .C(n2942), .Z(n6780));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4450_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i4545_2_lut (.A(SM_Scale_Mult[0]), .B(Reset_Mult_Scaler), 
            .Z(n6875));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i4545_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_35_Mux_1_i9_3_lut (.A(Comb_Muted), 
            .B(n303), .C(SM_Top[0]), .Z(n9));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam mux_35_Mux_1_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4449_3_lut (.A(Working_Total[15]), 
            .B(n12), .C(n2942), .Z(n6779));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4449_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (D))" *) LUT4 i1_2_lut_4_lut_adj_483 (.A(n10223), 
            .B(SM_Top[2]), .C(SM_Top[3]), .D(n6202), .Z(n6204));
    defparam i1_2_lut_4_lut_adj_483.INIT = "0xfd00";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i6 (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[6]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i6.REGSET = "RESET";
    defparam Comb_Interval_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_484 (.A(n6202), 
            .B(SM_Top[3]), .C(n10225), .D(n9939), .Z(n9876));
    defparam i1_4_lut_adj_484.INIT = "0x2a22";
    (* lut_function="(A (B+(C+!(D))))" *) LUT4 i2_4_lut_adj_485 (.A(n6092), 
            .B(Mult_Ready), .C(SM_Top[0]), .D(n10223), .Z(n9939));
    defparam i2_4_lut_adj_485.INIT = "0xa8aa";
    (* lut_function="(A (B))" *) LUT4 i7394_2_lut (.A(reset_n_c), .B(SM_Top[1]), 
            .Z(n10223));
    defparam i7394_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_adj_486 (.A(n9864), .B(Sample_Ready), 
            .C(SM_Top[1]), .Z(n6202));
    defparam i2_3_lut_adj_486.INIT = "0xfefe";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i5 (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[5]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i5.REGSET = "RESET";
    defparam Comb_Interval_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Reset_Mult_Scaler_c (.D(SM_Top[3]), .SP(n9911), .CK(Main_Clock), 
            .SR(GND_net), .Q(Reset_Mult_Scaler));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Reset_Mult_Scaler_c.REGSET = "RESET";
    defparam Reset_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4448_3_lut (.A(Working_Total[16]), 
            .B(n11), .C(n2942), .Z(n6778));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4448_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i7396_2_lut (.A(reset_n_c), .B(SM_Top[2]), 
            .Z(n10225));
    defparam i7396_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4447_3_lut (.A(Working_Total[17]), 
            .B(n10), .C(n2942), .Z(n6777));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4447_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4446_3_lut (.A(Working_Total[18]), 
            .B(n9_adj_1167), .C(n2942), .Z(n6776));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4446_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i3_4_lut (.A(SM_Top[0]), 
            .B(n10235), .C(reset_n_c), .D(n10245), .Z(n9911));
    defparam i3_4_lut.INIT = "0x0010";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4445_3_lut (.A(Working_Total[19]), 
            .B(n8_2), .C(n2942), .Z(n6775));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4445_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_487 (.A(n5994), 
            .B(Harmonic[5]), .C(Freq_Too_High), .D(n4), .Z(n303));   /* synthesis lineinfo="@11(217[17],217[63])"*/
    defparam i1_4_lut_adj_487.INIT = "0xfefa";
    (* lut_function="(!(A (B+!(C (D)))))" *) LUT4 i1_4_lut_4_lut_adj_488 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(n9_adj_1201), .D(SM_Top[3]), .Z(n6833));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i1_4_lut_4_lut_adj_488.INIT = "0x7555";
    (* lut_function="(!(A (B)+!A (B (C+!(D)))))" *) LUT4 i4519_4_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n6849));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i4519_4_lut_4_lut.INIT = "0x3733";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_489 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_adj_489.INIT = "0xa0a8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4444_3_lut (.A(Working_Total[20]), 
            .B(n7_adj_1166), .C(n2942), .Z(n6774));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4444_3_lut.INIT = "0xcaca";
    FD1P3XZ Next_Sample_c (.D(SM_Top[3]), .SP(n9656), .CK(Main_Clock), 
            .SR(GND_net), .Q(Next_Sample));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4443_3_lut (.A(Working_Total[21]), 
            .B(n6), .C(n2942), .Z(n6773));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4443_3_lut.INIT = "0xcaca";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i0 (.D(\ADC_Data[2] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[0]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Scale_Initial_i0.REGSET = "RESET";
    defparam Scale_Initial_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i3167_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1196), .C(n2118), .D(SM_DAC_Out[1]), .Z(n5492));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3167_3_lut_4_lut.INIT = "0x0522";
    FD1P3XZ Adder_Start__i1 (.D(n7), .SP(n9800), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4442_3_lut (.A(Working_Total[22]), 
            .B(n5_adj_1165), .C(n2942), .Z(n6772));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4442_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4441_3_lut (.A(Working_Total[23]), 
            .B(n4_adj_1164), .C(n2942), .Z(n6771));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4441_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B (C (D))+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_490 (.A(reset_n_c), 
            .B(n16_adj_1205), .C(n10259), .D(SM_Top[2]), .Z(n9656));
    defparam i1_4_lut_adj_490.INIT = "0x0a88";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4440_3_lut (.A(Working_Total[31]), 
            .B(n3), .C(n2942), .Z(n6770));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4440_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4439_3_lut (.A(Working_Total_adj_1217[10]), 
            .B(n17_adj_1169), .C(n2944), .Z(n6769));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4439_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5426_2_lut_3_lut (.A(SM_Top[1]), 
            .B(n31), .C(SM_Top[0]), .Z(n7754));
    defparam i5426_2_lut_3_lut.INIT = "0xfefe";
    FA2 Sample_Timer_851_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[15]), 
        .D0(n8696), .CI0(n8696), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12131), .CI1(n12131), .CO0(n12131), .S0(n70));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_17.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_17.INIT1 = "0xc33c";
    FA2 Sample_Timer_851_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[13]), 
        .D0(n8694), .CI0(n8694), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[14]), 
        .D1(n12128), .CI1(n12128), .CO0(n12128), .CO1(n8696), .S0(n72), 
        .S1(n71));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_15.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_15.INIT1 = "0xc33c";
    FA2 Sample_Timer_851_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[11]), 
        .D0(n8692), .CI0(n8692), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[12]), 
        .D1(n12125), .CI1(n12125), .CO0(n12125), .CO1(n8694), .S0(n74), 
        .S1(n73));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_13.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_13.INIT1 = "0xc33c";
    FA2 Sample_Timer_851_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[9]), 
        .D0(n8690), .CI0(n8690), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[10]), 
        .D1(n12122), .CI1(n12122), .CO0(n12122), .CO1(n8692), .S0(n76), 
        .S1(n75));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_11.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4438_3_lut (.A(Working_Total_adj_1217[11]), 
            .B(n16), .C(n2944), .Z(n6768));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4438_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4437_3_lut (.A(Working_Total_adj_1217[12]), 
            .B(n15_adj_1168), .C(n2944), .Z(n6767));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4437_3_lut.INIT = "0xcaca";
    FA2 Sample_Timer_851_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[7]), 
        .D0(n8688), .CI0(n8688), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[8]), 
        .D1(n12119), .CI1(n12119), .CO0(n12119), .CO1(n8690), .S0(n78), 
        .S1(n77));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_9.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+((C)+!B))" *) LUT4 i7430_2_lut_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(SM_Top[3]), .Z(n10259));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i7430_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(!(A (B+(C))+!A !(B (C))))" *) LUT4 i20_4_lut_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(SM_Top[3]), .Z(n9_adj_1191));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i20_4_lut_3_lut.INIT = "0x4242";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C+(D))+!B (C)))" *) LUT4 i32_4_lut_4_lut_4_lut (.A(SM_Top[0]), 
            .B(SM_Top[3]), .C(SM_Top[1]), .D(n31), .Z(n16_adj_1205));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i32_4_lut_4_lut_4_lut.INIT = "0x8387";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4436_3_lut (.A(Working_Total_adj_1217[13]), 
            .B(n14), .C(n2944), .Z(n6766));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4436_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))))" *) LUT4 i8152_4_lut (.A(reset_n_c), 
            .B(n10235), .C(n10245), .D(SM_Top[0]), .Z(n10291));
    defparam i8152_4_lut.INIT = "0x5557";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut_adj_491 (.A(SM_Top[0]), 
            .B(SM_Top[3]), .C(reset_n_c), .D(n10245), .Z(n9910));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i2_3_lut_4_lut_adj_491.INIT = "0x0080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4435_3_lut (.A(Working_Total_adj_1217[14]), 
            .B(n13), .C(n2944), .Z(n6765));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4435_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4434_3_lut (.A(Working_Total_adj_1217[15]), 
            .B(n12), .C(n2944), .Z(n6764));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4434_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [2]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [3]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4433_3_lut (.A(Working_Total_adj_1217[16]), 
            .B(n11), .C(n2944), .Z(n6763));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4433_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4432_3_lut (.A(Working_Total_adj_1217[17]), 
            .B(n10), .C(n2944), .Z(n6762));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4432_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i4455_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Top[3]), .C(n9_adj_1191), .D(n4_adj_1192), .Z(n6785));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i4455_4_lut.INIT = "0x3aaa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4431_3_lut (.A(Working_Total_adj_1217[18]), 
            .B(n9_adj_1167), .C(n2944), .Z(n6761));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4431_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i7406_2_lut (.A(SM_Top[3]), .B(n31), 
            .Z(n10235));
    defparam i7406_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i7416_2_lut (.A(SM_Top[1]), .B(SM_Top[2]), 
            .Z(n10245));
    defparam i7416_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4430_3_lut (.A(Working_Total_adj_1217[19]), 
            .B(n8_2), .C(n2944), .Z(n6760));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4430_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [4]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [5]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [6]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [7]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [8]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [9]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [10]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [11]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [12]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [13]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [14]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [15]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [16]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [17]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i35  (.D(\Adder_Total[1] [2]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i35 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i35 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i36  (.D(\Adder_Total[1] [3]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i36 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_492 (.A(SM_Top[2]), 
            .B(reset_n_c), .Z(n4_adj_1192));
    defparam i1_2_lut_adj_492.INIT = "0x4444";
    FD1P3XZ \r_Adder_Total[0]__i37  (.D(\Adder_Total[1] [4]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i37 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i37 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i38  (.D(\Adder_Total[1] [5]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i38 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i39  (.D(\Adder_Total[1] [6]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i39 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i39 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i40  (.D(\Adder_Total[1] [7]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i40 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i40 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i41  (.D(\Adder_Total[1] [8]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [8]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i41 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i41 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i42  (.D(\Adder_Total[1] [9]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [9]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i42 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i42 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i43  (.D(\Adder_Total[1] [10]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [10]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i43 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i43 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i44  (.D(\Adder_Total[1] [11]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [11]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i44 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i44 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i45  (.D(\Adder_Total[1] [12]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [12]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i45 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i45 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i46  (.D(\Adder_Total[1] [13]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [13]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i46 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i46 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i47  (.D(\Adder_Total[1] [14]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [14]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i47 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i47 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i48  (.D(\Adder_Total[1] [15]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [15]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i48 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i48 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i49  (.D(\Adder_Total[1] [16]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [16]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i49 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i49 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i50  (.D(\Adder_Total[1] [17]), .SP(n6387), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [17]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam \r_Adder_Total[0]__i50 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i1 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i1.REGSET = "RESET";
    defparam Sample_Timer_851__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4429_3_lut (.A(Working_Total_adj_1217[20]), 
            .B(n7_adj_1166), .C(n2944), .Z(n6759));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4429_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4428_3_lut (.A(Working_Total_adj_1217[21]), 
            .B(n6), .C(n2944), .Z(n6758));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4428_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4427_3_lut (.A(Working_Total_adj_1217[22]), 
            .B(n5_adj_1165), .C(n2944), .Z(n6757));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4427_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4426_3_lut (.A(Working_Total_adj_1217[23]), 
            .B(n4_adj_1164), .C(n2944), .Z(n6756));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4426_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4425_3_lut (.A(Working_Total_adj_1217[31]), 
            .B(n3), .C(n2944), .Z(n6755));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4425_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4424_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6754));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4424_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4454_3_lut (.A(Working_Total[10]), 
            .B(n17_adj_1169), .C(n2942), .Z(n6784));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4454_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i2 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i2.REGSET = "RESET";
    defparam Sample_Timer_851__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+((D)+!C))+!A (B))" *) LUT4 i1_4_lut_adj_493 (.A(Mult_Ready), 
            .B(o_Mult_Ready_N_783), .C(Start_Mult_Scaler), .D(SM_Scale_Mult[0]), 
            .Z(n9832));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam i1_4_lut_adj_493.INIT = "0xeece";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4417_3_lut (.A(Output_Data[17]), 
            .B(n2767), .C(n6071), .Z(n6747));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i4417_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i3 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i3.REGSET = "RESET";
    defparam Sample_Timer_851__i3.SRMODE = "CE_OVER_LSR";
    FA2 Sample_Timer_851_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[5]), 
        .D0(n8686), .CI0(n8686), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[6]), 
        .D1(n12116), .CI1(n12116), .CO0(n12116), .CO1(n8688), .S0(n80), 
        .S1(n79));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_7.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i4 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i4.REGSET = "RESET";
    defparam Sample_Timer_851__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i5 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i5.REGSET = "RESET";
    defparam Sample_Timer_851__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i6 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i6.REGSET = "RESET";
    defparam Sample_Timer_851__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i7 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i7.REGSET = "RESET";
    defparam Sample_Timer_851__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i8 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i8.REGSET = "RESET";
    defparam Sample_Timer_851__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i9 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i9.REGSET = "RESET";
    defparam Sample_Timer_851__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i10 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i10.REGSET = "RESET";
    defparam Sample_Timer_851__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i11 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i11.REGSET = "RESET";
    defparam Sample_Timer_851__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i12 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i12.REGSET = "RESET";
    defparam Sample_Timer_851__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i13 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i13.REGSET = "RESET";
    defparam Sample_Timer_851__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i14 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i14.REGSET = "RESET";
    defparam Sample_Timer_851__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Sample_Timer_851__i15 (.D(n70), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6597), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851__i15.REGSET = "RESET";
    defparam Sample_Timer_851__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i0 (.D(n9730), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4416_3_lut (.A(Working_Total_adj_1217[9]), 
            .B(n18), .C(n2944), .Z(n6746));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4416_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_494 (.A(reset_n_c), .B(n15), 
            .Z(n6353));
    defparam i1_2_lut_adj_494.INIT = "0x8888";
    (* lut_function="((B (C (D))+!B (C))+!A)" *) LUT4 i511_4_lut (.A(reset_n_c), 
            .B(n5492), .C(Clock_Counter), .D(n10255), .Z(n2078));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i511_4_lut.INIT = "0xf575";
    FA2 add_21_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n8662), .CI0(n8662), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n11975), .CI1(n11975), .CO0(n11975), .CO1(n8664), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(215[19],215[34])"*/
    defparam add_21_add_5_3.INIT0 = "0xc33c";
    defparam add_21_add_5_3.INIT1 = "0xc33c";
    FA2 add_21_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n8664), .CI0(n8664), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n11978), .CI1(n11978), .CO0(n11978), .CO1(n8666), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(215[19],215[34])"*/
    defparam add_21_add_5_5.INIT0 = "0xc33c";
    defparam add_21_add_5_5.INIT1 = "0xc33c";
    FA2 add_21_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n11888), .CI1(n11888), .CO0(n11888), 
        .CO1(n8662), .S1(n46));   /* synthesis lineinfo="@11(215[19],215[34])"*/
    defparam add_21_add_5_1.INIT0 = "0xc33c";
    defparam add_21_add_5_1.INIT1 = "0xc33c";
    FA2 add_21_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n8668), .CI0(n8668), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11984), .CI1(n11984), .CO0(n11984), .S0(n39));   /* synthesis lineinfo="@11(215[19],215[34])"*/
    defparam add_21_add_5_9.INIT0 = "0xc33c";
    defparam add_21_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+((D)+!C))+!A !(B (C (D))+!B !(C+(D)))))" *) LUT4 i28_4_lut (.A(SM_Top[3]), 
            .B(SM_Top[1]), .C(SM_Top[0]), .D(SM_Top[2]), .Z(n15));
    defparam i28_4_lut.INIT = "0x4021";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4415_3_lut (.A(Working_Total[9]), 
            .B(n18), .C(n2942), .Z(n6745));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i4415_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Adder_Start[0]), 
            .B(SM_Adder[0]), .C(Adder_Clear), .D(reset_n_c), .Z(n2942));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(Adder_Start[0]), 
            .B(SM_Adder[0]), .C(reset_n_c), .Z(n6_adj_1170));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    FD1P3XZ Start_Mult_Scaler_c (.D(n6785), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Start_Mult_Scaler));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Start_Mult_Scaler_c.REGSET = "RESET";
    defparam Start_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    FA2 Sample_Timer_851_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[3]), 
        .D0(n8684), .CI0(n8684), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[4]), 
        .D1(n12113), .CI1(n12113), .CO0(n12113), .CO1(n8686), .S0(n82), 
        .S1(n81));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_5.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_5.INIT1 = "0xc33c";
    FD1P3XZ Adder_Clear_c (.D(SM_Top[2]), .SP(n6353), .CK(Main_Clock), 
            .SR(n9910), .Q(Adder_Clear));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(SM_Top_3__N_121[0]), .SP(n9877), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    FA2 Sample_Timer_851_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(Sample_Timer[1]), 
        .D0(n8682), .CI0(n8682), .A1(GND_net), .B1(GND_net), .C1(Sample_Timer[2]), 
        .D1(n12110), .CI1(n12110), .CO0(n12110), .CO1(n8684), .S0(n84), 
        .S1(n83));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_3.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_3.INIT1 = "0xc33c";
    FA2 Sample_Timer_851_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(Sample_Timer[0]), .D1(n12011), 
        .CI1(n12011), .CO0(n12011), .CO1(n8682), .S1(n85));   /* synthesis lineinfo="@11(164[20],164[39])"*/
    defparam Sample_Timer_851_add_4_1.INIT0 = "0xc33c";
    defparam Sample_Timer_851_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 test_I_99_1_lut (.A(test_c), .Z(test_N_190));   /* synthesis lineinfo="@11(151[11],151[16])"*/
    defparam test_I_99_1_lut.INIT = "0x5555";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C (D))+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_495 (.A(reset_n_c), 
            .B(Adder_Start[0]), .C(SM_Top[0]), .D(n6152), .Z(n9730));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i1_4_lut_adj_495.INIT = "0x0a88";
    (* lut_function="(!(A (B (D))+!A (B ((D)+!C)+!B !(C))))" *) LUT4 i1_4_lut_adj_496 (.A(n9938), 
            .B(n10247), .C(SM_Top[0]), .D(reset_n_c), .Z(n6152));
    defparam i1_4_lut_adj_496.INIT = "0x32fa";
    (* lut_function="(!(A (B)))" *) LUT4 i8171_2_lut (.A(reset_n_c), .B(n15_adj_1162), 
            .Z(n13_adj_1216));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i8171_2_lut.INIT = "0x7777";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_497 (.A(SM_Top[2]), 
            .B(Sample_Ready), .C(Harmonic[0]), .Z(n9938));
    defparam i2_3_lut_adj_497.INIT = "0x0808";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut_adj_498 (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15_adj_1162));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut_adj_498.INIT = "0xdec8";
    (* lut_function="(A (B))" *) LUT4 i5444_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n10_adj_1215));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5444_2_lut.INIT = "0x8888";
    FA2 add_21_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n8666), .CI0(n8666), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n11981), .CI1(n11981), .CO0(n11981), .CO1(n8668), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(215[19],215[34])"*/
    defparam add_21_add_5_7.INIT0 = "0xc33c";
    defparam add_21_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C))+!A (B (C)+!B !(C)))" *) LUT4 i22_3_lut (.A(n31), 
            .B(SM_Top[1]), .C(SM_Top[0]), .Z(n9_adj_1201));   /* synthesis lineinfo="@11(155[9],262[5])"*/
    defparam i22_3_lut.INIT = "0xc1c1";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i2_4_lut_adj_499 (.A(Sample_Timer[9]), 
            .B(n4_adj_1204), .C(n10285), .D(Sample_Timer[5]), .Z(n31));
    defparam i2_4_lut_adj_499.INIT = "0xdfff";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_500 (.A(Sample_Timer[1]), 
            .B(n5892), .Z(n4_adj_1204));
    defparam i1_2_lut_adj_500.INIT = "0xeeee";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7455_4_lut (.A(Sample_Timer[3]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[8]), .D(Sample_Timer[6]), 
            .Z(n10285));
    defparam i7455_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(n15_adj_1189), 
            .B(Sample_Timer[14]), .C(n14_adj_1190), .D(Sample_Timer[11]), 
            .Z(n5892));   /* synthesis lineinfo="@11(244[10],244[40])"*/
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[10]), .C(Sample_Timer[12]), .D(Sample_Timer[13]), 
            .Z(n15_adj_1189));   /* synthesis lineinfo="@11(244[10],244[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(Sample_Timer[15]), 
            .B(Sample_Timer[0]), .C(Sample_Timer[2]), .Z(n14_adj_1190));   /* synthesis lineinfo="@11(244[10],244[40])"*/
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8149_4_lut (.A(n9_adj_1200), 
            .B(n14_adj_1202), .C(n5892), .D(Sample_Timer[1]), .Z(debug_c));   /* synthesis lineinfo="@11(97[17],97[36])"*/
    defparam i8149_4_lut.INIT = "0x0100";
    (* lut_function="(!(A (B (C+(D)))+!A (B)))" *) LUT4 i8166_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n6824));
    defparam i8166_4_lut.INIT = "0x333b";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i888_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_191), .C(n6_adj_1197), .D(n5), .Z(n2981));
    defparam i888_4_lut.INIT = "0xccdc";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_501 (.A(Sample_Timer[8]), 
            .B(Sample_Timer[6]), .Z(n9_adj_1200));   /* synthesis lineinfo="@11(97[17],97[36])"*/
    defparam i1_2_lut_adj_501.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_502 (.A(Sample_Timer[3]), 
            .B(Sample_Timer[9]), .C(Sample_Timer[5]), .D(Sample_Timer[7]), 
            .Z(n14_adj_1202));   /* synthesis lineinfo="@11(97[17],97[36])"*/
    defparam i6_4_lut_adj_502.INIT = "0xfffe";
    \Adder(DIVISOR_BITS=9)  \genadder[1].adder  (.reset_n_c(reset_n_c), .n2976(n2976), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
            .\Adder_Total[1][16] (\Adder_Total[1] [16]), .\SM_Adder[0] (SM_Adder_adj_1218[0]), 
            .\Adder_Total[1][15] (\Adder_Total[1] [15]), .\Adder_Total[1][14] (\Adder_Total[1] [14]), 
            .\Adder_Total[1][13] (\Adder_Total[1] [13]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
            .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Total[1][10] (\Adder_Total[1] [10]), 
            .\Adder_Total[1][9] (\Adder_Total[1] [9]), .\Adder_Start[1] (Adder_Start[1]), 
            .n2944(n2944), .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\Adder_Total[1][7] (\Adder_Total[1] [7]), 
            .\Adder_Total[1][6] (\Adder_Total[1] [6]), .\Adder_Total[1][5] (\Adder_Total[1] [5]), 
            .\Adder_Total[1][4] (\Adder_Total[1] [4]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
            .\Adder_Total[1][2] (\Adder_Total[1] [2]), .n6769(n6769), .\Working_Total[10] (Working_Total_adj_1217[10]), 
            .n6768(n6768), .\Working_Total[11] (Working_Total_adj_1217[11]), 
            .n6767(n6767), .\Working_Total[12] (Working_Total_adj_1217[12]), 
            .n6766(n6766), .\Working_Total[13] (Working_Total_adj_1217[13]), 
            .n6765(n6765), .\Working_Total[14] (Working_Total_adj_1217[14]), 
            .n6764(n6764), .\Working_Total[15] (Working_Total_adj_1217[15]), 
            .n6763(n6763), .\Working_Total[16] (Working_Total_adj_1217[16]), 
            .n6762(n6762), .\Working_Total[17] (Working_Total_adj_1217[17]), 
            .n6761(n6761), .\Working_Total[18] (Working_Total_adj_1217[18]), 
            .n6760(n6760), .\Working_Total[19] (Working_Total_adj_1217[19]), 
            .n6759(n6759), .\Working_Total[20] (Working_Total_adj_1217[20]), 
            .n6758(n6758), .\Working_Total[21] (Working_Total_adj_1217[21]), 
            .n6757(n6757), .\Working_Total[22] (Working_Total_adj_1217[22]), 
            .n6756(n6756), .\Working_Total[23] (Working_Total_adj_1217[23]), 
            .n6755(n6755), .\Working_Total[31] (Working_Total_adj_1217[31]), 
            .n6746(n6746), .\Working_Total[9] (Working_Total_adj_1217[9]), 
            .GND_net(GND_net));   /* synthesis lineinfo="@11(85[35],95[4])"*/
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut_adj_503 (.A(reset_n_N_191), 
            .B(n10_adj_1195), .C(n9915), .Z(n6888));
    defparam i1_3_lut_adj_503.INIT = "0xeaea";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))" *) LUT4 i5350_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n10_adj_1194));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5350_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i23_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2635), .Z(n10_adj_1195));
    defparam i23_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (B))" *) LUT4 i5401_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n10_adj_1203));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5401_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5428_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n10_adj_1209));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5428_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5435_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n10_adj_1211));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5435_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_504 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1193), .D(Clock_Counter), .Z(n9670));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_504.INIT = "0xa0a8";
    (* lut_function="(A (B))" *) LUT4 i5436_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n10_adj_1212));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5436_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_505 (.A(n10255), 
            .B(n10593), .C(n7786), .D(SM_DAC_Out[1]), .Z(n9_adj_1193));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_505.INIT = "0x0544";
    (* lut_function="(A (B))" *) LUT4 i5439_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n10_adj_1213));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5439_2_lut.INIT = "0x8888";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i0 (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[0]));   /* synthesis lineinfo="@11(145[9],153[5])"*/
    defparam Comb_Interval_i0.REGSET = "RESET";
    defparam Comb_Interval_i0.SRMODE = "CE_OVER_LSR";
    \Adder(DIVISOR_BITS=9)_U0  \genadder[0].adder  (.reset_n_c(reset_n_c), 
            .n2971(n2971), .\Adder_Total[0][14] (\Adder_Total[0] [14]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .n6(n6_adj_1170), 
            .\SM_Adder[0] (SM_Adder[0]), .GND_net(GND_net), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Working_Total[31] (Working_Total[31]), .\Adder_Total[0][15] (\Adder_Total[0] [15]), 
            .\Adder_Total[0][16] (\Adder_Total[0] [16]), .Adder_Mult({Adder_Mult}), 
            .Sample_Value({Sample_Value}), .n18(n18), .n17(n17_adj_1169), 
            .n16(n16), .n15(n15_adj_1168), .n14(n14), .n13(n13), .n12(n12), 
            .n11(n11), .n10(n10), .n9(n9_adj_1167), .n8(n8_2), .n7(n7_adj_1166), 
            .n6_adj_1(n6), .n5(n5_adj_1165), .n4(n4_adj_1164), .n3(n3), 
            .\Adder_Total[0][13] (\Adder_Total[0] [13]), .\Working_Total[22] (Working_Total[22]), 
            .\Working_Total[23] (Working_Total[23]), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            .\Working_Total[20] (Working_Total[20]), .\Adder_Total[0][12] (\Adder_Total[0] [12]), 
            .\Working_Total[21] (Working_Total[21]), .\Adder_Total[0][9] (\Adder_Total[0] [9]), 
            .\Working_Total[18] (Working_Total[18]), .\Adder_Total[0][10] (\Adder_Total[0] [10]), 
            .\Working_Total[19] (Working_Total[19]), .\Adder_Total[0][7] (\Adder_Total[0] [7]), 
            .\Working_Total[16] (Working_Total[16]), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            .\Working_Total[17] (Working_Total[17]), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            .\Working_Total[14] (Working_Total[14]), .\Adder_Total[0][6] (\Adder_Total[0] [6]), 
            .\Working_Total[15] (Working_Total[15]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            .\Working_Total[12] (Working_Total[12]), .\Adder_Total[0][4] (\Adder_Total[0] [4]), 
            .\Working_Total[13] (Working_Total[13]), .\Working_Total[10] (Working_Total[10]), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]), .\Working_Total[11] (Working_Total[11]), 
            .\Working_Total[9] (Working_Total[9]), .n6784(n6784), .n6783(n6783), 
            .n6782(n6782), .n6781(n6781), .n6780(n6780), .n6779(n6779), 
            .n6778(n6778), .n6777(n6777), .n6776(n6776), .n6775(n6775), 
            .n6774(n6774), .n6773(n6773), .n6772(n6772), .n6771(n6771), 
            .n6770(n6770), .n6745(n6745));   /* synthesis lineinfo="@11(85[35],95[4])"*/
    (* lut_function="(A (B))" *) LUT4 i5443_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n10_adj_1214));   /* synthesis lineinfo="@11(166[4],259[11])"*/
    defparam i5443_2_lut.INIT = "0x8888";
    \Scale_Mult(DIV_BIT=9)  mult (.\SM_Scale_Mult[0] (SM_Scale_Mult[0]), .Reset_Mult_Scaler(Reset_Mult_Scaler), 
            .o_Mult_Ready_N_783(o_Mult_Ready_N_783), .Comb_Interval({Comb_Interval}), 
            .n6875(n6875), .Main_Clock(Main_Clock), .Adder_Mult({Adder_Mult}), 
            .Scale_Initial({Scale_Initial}), .Harmonic_Scale({Harmonic_Scale}), 
            .Start_Mult_Scaler(Start_Mult_Scaler), .GND_net(GND_net), .VCC_net(VCC_net), 
            .Comb_Muted(Comb_Muted), .n9832(n9832), .Mult_Ready(Mult_Ready));   /* synthesis lineinfo="@11(102[34],112[3])"*/
    ADC_SPI_In adc (.\Receive_Byte[0] (Receive_Byte[0]), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .reset_n_c(reset_n_c), .Main_Clock(Main_Clock), .i_ADC_CS(i_ADC_CS), 
            .n6299(n6299), .n6588(n6588), .\ADC_Data[4][7] (\ADC_Data[4] [7]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][2] (\ADC_Data[4] [2]), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[4][0] (\ADC_Data[4] [0]), .\ADC_Data[3] ({\ADC_Data[3] }), 
            .SM_ADC_In(SM_ADC_In), .CS_Stable(CS_Stable), .n7720(n7720), 
            .i_ADC_Data_c(i_ADC_Data_c), .\ADC_Data[2][8] (\ADC_Data[2] [8]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[2][2] (\ADC_Data[2] [2]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .\ADC_Data[1][1] (\ADC_Data[1] [1]), .\ADC_Data[1][0] (\ADC_Data[1] [0]), 
            .n6753(n6753), .ADC_Data_Received(ADC_Data_Received), .n6794(n6794), 
            .reset_n_N_191(reset_n_N_191));   /* synthesis lineinfo="@11(55[13],67[3])"*/
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i4464_3_lut (.A(n6588), 
            .B(Receive_Byte[0]), .C(n6299), .Z(n6794));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i4464_3_lut.INIT = "0x1414";
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input [15:0]Freq_Scale, input Next_Sample, input n6849, 
            input Main_Clock, input reset_n_N_191, output [2:0]SM_Sample_Position, 
            input n6824, input n5890, input [7:0]Harmonic, input n9630, 
            output Freq_Too_High, input n7, input [15:0]Frequency, output o_Freq_Too_High_N_368, 
            input reset_n_c, input n10237, input GND_net, output Sample_Ready, 
            input VCC_net, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [15:0]n2221;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(50[13],50[36])"*/
    wire [15:0]n1;
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    
    wire n10636;
    wire [2:0]SM_Sample_Position_2__N_311;
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    
    wire n10277, n3, Sample_Pos_WE, n30;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(49[13],49[34])"*/
    
    wire n4, n28, n26, n24, n22, n20;
    wire [15:0]Accumulated_Offset;   /* synthesis lineinfo="@8(51[20],51[38])"*/
    
    wire n8572, n7_adj_1095, n8573, n8570;
    wire [15:0]n105;
    
    wire n6110, n6587, n8571, n18, n4_adj_1096, n16, n14_adj_1097, 
        n8576, n8577, n9533, n6, n12, n12_adj_1098, n5985, n8574, 
        n8575, n8580, n8581, n8578, n8579, n8584, n6288, n9842, 
        n10, n8585, n8582;
    wire [15:0]n87_adj_1160;
    
    wire n6257, n6569, n8, n8583, n8588, n8_adj_1106, n8589;
    wire [15:0]n69;
    
    wire n6330, n8586, n6_adj_1116, n8587, n4_adj_1117, n4_adj_1118, 
        n9784, n8713, n12155, n8568, n8569, n8711, n12152, n8709, 
        n12149, n8839, n12008;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n8837, n12005, n8707, n12146, n8835, n12002, n8705, n12143, 
        n8833, n11999, n8831, n11996, n8703, n12140, n8829, n11993, 
        n8701, n12137, n8592, n8593, n8590, n8591, n8827, n11990, 
        n8825, n11987, n11885, n8822, n12068, n8820, n12065, n8699, 
        n12134, n8596, n8597, n8594, n8595, n12071, n8598, n8599, 
        n8818, n12062, n8816, n12059, n8814, n12053, n2_adj_1133, 
        n6125;
    wire [15:0]n87_adj_1161;
    
    wire n8812, n12050, n8810, n12047, n8808, n12044, n12041, 
        n8805, n12026, n8803, n12023, n8801, n12020, n8799, n12017, 
        n8797, n12014, n8795, n11972, n8793, n11969, n8791, n11966, 
        n11963, n5888, n6_adj_1159, VCC_net_c, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i5221_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2221[0]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5221_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i4_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i30_4_lut (.A(SM_Sample_Position[0]), 
            .B(n10636), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_311[0]));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam i30_4_lut.INIT = "0xb5a5";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_311[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n9630), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i7765_4_lut (.A(n5890), 
            .B(SM_Sample_Position[1]), .C(n10277), .D(Harmonic[0]), .Z(n10636));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam i7765_4_lut.INIT = "0xcccd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i5_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n105[1]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut (.A(n30), 
            .B(Harmonic[0]), .C(Accumulated_Frequency[15]), .D(Accumulated_Freq_Offset[15]), 
            .Z(n4));
    defparam i1_4_lut.INIT = "0xecfe";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i30_3_lut (.A(n28), 
            .B(Accumulated_Frequency[14]), .C(Accumulated_Freq_Offset[14]), 
            .Z(n30));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i28_3_lut (.A(n26), 
            .B(Accumulated_Frequency[13]), .C(Accumulated_Freq_Offset[13]), 
            .Z(n28));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i26_3_lut (.A(n24), 
            .B(Accumulated_Frequency[12]), .C(Accumulated_Freq_Offset[12]), 
            .Z(n26));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i24_3_lut (.A(n22), 
            .B(Accumulated_Frequency[11]), .C(Accumulated_Freq_Offset[11]), 
            .Z(n24));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i22_3_lut (.A(n20), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Freq_Offset[10]), 
            .Z(n22));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6549_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n8572));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6549_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6544_2_lut (.A(Accumulated_Frequency[13]), 
            .B(n7_adj_1095), .Z(n8573));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6544_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6554_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n8570));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6554_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n105[2]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n105[3]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6550_2_lut (.A(Accumulated_Frequency[14]), 
            .B(n7_adj_1095), .Z(n8571));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6550_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n105[4]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i20_3_lut (.A(n18), 
            .B(Accumulated_Frequency[9]), .C(Accumulated_Freq_Offset[9]), 
            .Z(n20));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i945_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1096), .Z(o_Freq_Too_High_N_368));
    defparam i945_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i18_3_lut (.A(n16), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Freq_Offset[8]), 
            .Z(n18));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i18_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n105[5]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n105[6]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n6824), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i16_3_lut (.A(n14_adj_1097), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Freq_Offset[7]), 
            .Z(n16));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6576_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n8576));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6576_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6574_2_lut (.A(Accumulated_Frequency[11]), 
            .B(n7_adj_1095), .Z(n8577));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6574_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_470 (.A(Accumulated_Frequency[12]), 
            .B(n9533), .C(n6), .D(Accumulated_Frequency[10]), .Z(n4_adj_1096));
    defparam i1_4_lut_adj_470.INIT = "0xeaaa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n105[7]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n105[8]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i14_3_lut (.A(n12), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Freq_Offset[6]), 
            .Z(n14_adj_1097));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i14_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n105[9]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12_adj_1098), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Frequency[7]), 
            .D(Accumulated_Frequency[6]), .Z(n9533));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5985));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6585_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n8574));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6585_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6583_2_lut (.A(Accumulated_Frequency[12]), 
            .B(n7_adj_1095), .Z(n8575));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6583_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6567_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n8580));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6567_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6565_2_lut (.A(Accumulated_Frequency[9]), 
            .B(n7_adj_1095), .Z(n8581));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6565_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n105[10]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n105[11]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6571_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n8578));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6571_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n105[12]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6569_2_lut (.A(Accumulated_Frequency[10]), 
            .B(n7_adj_1095), .Z(n8579));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6569_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n105[13]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_311[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n105[14]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n105[15]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n6288), .CK(Main_Clock), .SR(n9842), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6560_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n8584));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6560_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1160[1]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i12_3_lut (.A(n10), 
            .B(Accumulated_Frequency[5]), .C(Accumulated_Freq_Offset[5]), 
            .Z(n12));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))" *) LUT4 i6558_2_lut (.A(Accumulated_Frequency[7]), 
            .B(n7_adj_1095), .Z(n8585));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6558_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6564_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n8582));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6564_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1160[2]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i950_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8), .D(Accumulated_Frequency[0]), 
            .Z(n12_adj_1098));
    defparam i950_4_lut.INIT = "0xccc8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1160[3]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1160[4]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1160[5]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1160[6]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1160[7]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1160[8]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6561_2_lut (.A(Accumulated_Frequency[8]), 
            .B(n7_adj_1095), .Z(n8583));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6561_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6552_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n8588));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6552_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i10_3_lut (.A(n8_adj_1106), 
            .B(Accumulated_Frequency[4]), .C(Accumulated_Freq_Offset[4]), 
            .Z(n10));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))" *) LUT4 i6547_2_lut (.A(Accumulated_Frequency[5]), 
            .B(n7_adj_1095), .Z(n8589));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6547_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1160[9]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1160[10]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1160[11]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1160[12]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1160[13]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1160[14]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1160[15]), 
            .SP(n6257), .CK(Main_Clock), .SR(n6569), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i0 (.D(n69[0]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5333_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam i5333_2_lut.INIT = "0x2222";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i1 (.D(n69[1]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6557_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n8586));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6557_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[0]), .Z(n6257));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i8_3_lut (.A(n6_adj_1116), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Freq_Offset[3]), 
            .Z(n8_adj_1106));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))" *) LUT4 i6555_2_lut (.A(Accumulated_Frequency[6]), 
            .B(n7_adj_1095), .Z(n8587));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6555_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7447_3_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[6]), .D(Harmonic[7]), .Z(n10277));
    defparam i7447_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i5246_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2221[5]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5246_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5245_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2221[6]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5245_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(n4_adj_1117), 
            .Z(n9842));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0x7757";
    (* lut_function="(A (((D)+!C)+!B)+!A ((D)+!C))" *) LUT4 i2_3_lut_4_lut (.A(Next_Sample), 
            .B(n10237), .C(SM_Sample_Position[2]), .D(reset_n_N_191), 
            .Z(n6288));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0xff2f";
    (* lut_function="(A (B))" *) LUT4 i5250_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2221[3]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5250_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i6_3_lut (.A(n4_adj_1118), 
            .B(Accumulated_Frequency[2]), .C(Accumulated_Freq_Offset[2]), 
            .Z(n6_adj_1116));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(Next_Sample), 
            .B(n10237), .C(reset_n_N_191), .D(SM_Sample_Position[2]), 
            .Z(n9784));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf2f0";
    (* lut_function="(A (B))" *) LUT4 i5249_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2221[4]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5249_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_855_add_4_17 (.A0(GND_net), .B0(n8568), .C0(n8569), 
        .D0(n8713), .CI0(n8713), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12155), .CI1(n12155), .CO0(n12155), .S0(n69[15]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_855_add_4_15 (.A0(GND_net), .B0(n8572), .C0(n8573), 
        .D0(n8711), .CI0(n8711), .A1(GND_net), .B1(n8570), .C1(n8571), 
        .D1(n12152), .CI1(n12152), .CO0(n12152), .CO1(n8713), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_855_add_4_13 (.A0(GND_net), .B0(n8576), .C0(n8577), 
        .D0(n8709), .CI0(n8709), .A1(GND_net), .B1(n8574), .C1(n8575), 
        .D1(n12149), .CI1(n12149), .CO0(n12149), .CO1(n8711), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n8839), .CI0(n8839), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12008), .CI1(n12008), .CO0(n12008), .S0(n87[15]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n8837), .CI0(n8837), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n12005), .CI1(n12005), .CO0(n12005), 
        .CO1(n8839), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_855_add_4_11 (.A0(GND_net), .B0(n8580), .C0(n8581), 
        .D0(n8707), .CI0(n8707), .A1(GND_net), .B1(n8578), .C1(n8579), 
        .D1(n12146), .CI1(n12146), .CO0(n12146), .CO1(n8709), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 LessThan_5_i4_4_lut (.A(Accumulated_Freq_Offset[0]), 
            .B(Accumulated_Frequency[1]), .C(Accumulated_Freq_Offset[1]), 
            .D(Accumulated_Frequency[0]), .Z(n4_adj_1118));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i4_4_lut.INIT = "0x4d0c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n8835), .CI0(n8835), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n12002), .CI1(n12002), .CO0(n12002), 
        .CO1(n8837), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_855_add_4_9 (.A0(GND_net), .B0(n8584), .C0(n8585), 
        .D0(n8705), .CI0(n8705), .A1(GND_net), .B1(n8582), .C1(n8583), 
        .D1(n12143), .CI1(n12143), .CO0(n12143), .CO1(n8707), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n8833), .CI0(n8833), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n11999), .CI1(n11999), .CO0(n11999), 
        .CO1(n8835), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n8831), .CI0(n8831), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n11996), .CI1(n11996), .CO0(n11996), 
        .CO1(n8833), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_855_add_4_7 (.A0(GND_net), .B0(n8588), .C0(n8589), 
        .D0(n8703), .CI0(n8703), .A1(GND_net), .B1(n8586), .C1(n8587), 
        .D1(n12140), .CI1(n12140), .CO0(n12140), .CO1(n8705), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n8829), .CI0(n8829), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n11993), .CI1(n11993), .CO0(n11993), 
        .CO1(n8831), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5254_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2221[1]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5254_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5252_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2221[2]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5252_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_855_add_4_5 (.A0(GND_net), .B0(n8592), .C0(n8593), 
        .D0(n8701), .CI0(n8701), .A1(GND_net), .B1(n8590), .C1(n8591), 
        .D1(n12137), .CI1(n12137), .CO0(n12137), .CO1(n8703), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n8827), .CI0(n8827), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n11990), .CI1(n11990), .CO0(n11990), 
        .CO1(n8829), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n8825), .CI0(n8825), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n11987), .CI1(n11987), .CO0(n11987), 
        .CO1(n8827), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n11885), 
        .CI1(n11885), .CO0(n11885), .CO1(n8825), .S1(n87[0]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    FA2 add_535_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2221[15]), .D0(n8822), .CI0(n8822), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n12068), .CI1(n12068), .CO0(n12068), .S0(n87_adj_1160[15]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_17.INIT0 = "0xc33c";
    defparam add_535_add_5_17.INIT1 = "0xc33c";
    FA2 add_535_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2221[13]), .D0(n8820), .CI0(n8820), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2221[14]), .D1(n12065), .CI1(n12065), .CO0(n12065), .CO1(n8822), 
        .S0(n87_adj_1160[13]), .S1(n87_adj_1160[14]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_15.INIT0 = "0xc33c";
    defparam add_535_add_5_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_855_add_4_3 (.A0(GND_net), .B0(n8596), .C0(n8597), 
        .D0(n8699), .CI0(n8699), .A1(GND_net), .B1(n8594), .C1(n8595), 
        .D1(n12134), .CI1(n12134), .CO0(n12134), .CO1(n8701), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_855_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n8598), .C1(n8599), .D1(n12071), .CI1(n12071), 
        .CO0(n12071), .CO1(n8699), .S1(n69[0]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_855_add_4_1.INIT1 = "0xc33c";
    FA2 add_535_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2221[11]), .D0(n8818), .CI0(n8818), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2221[12]), .D1(n12062), .CI1(n12062), .CO0(n12062), .CO1(n8820), 
        .S0(n87_adj_1160[11]), .S1(n87_adj_1160[12]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_13.INIT0 = "0xc33c";
    defparam add_535_add_5_13.INIT1 = "0xc33c";
    FA2 add_535_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2221[9]), .D0(n8816), .CI0(n8816), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2221[10]), .D1(n12059), .CI1(n12059), .CO0(n12059), .CO1(n8818), 
        .S0(n87_adj_1160[9]), .S1(n87_adj_1160[10]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_11.INIT0 = "0xc33c";
    defparam add_535_add_5_11.INIT1 = "0xc33c";
    FA2 add_535_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2221[7]), .D0(n8814), .CI0(n8814), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2221[8]), .D1(n12053), .CI1(n12053), .CO0(n12053), .CO1(n8816), 
        .S0(n87_adj_1160[7]), .S1(n87_adj_1160[8]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_9.INIT0 = "0xc33c";
    defparam add_535_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4276_2_lut (.A(n6110), .B(SM_Sample_Position[0]), 
            .Z(n6587));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i4276_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_471 (.A(reset_n_N_191), 
            .B(SM_Sample_Position[0]), .C(n2_adj_1133), .D(SM_Sample_Position[2]), 
            .Z(n6125));
    defparam i1_4_lut_adj_471.INIT = "0xbabb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i3_3_lut (.A(n87_adj_1161[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n105[2]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6542_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n8592));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6542_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6540_2_lut (.A(Accumulated_Frequency[3]), 
            .B(n7_adj_1095), .Z(n8593));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6540_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6546_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n8590));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6546_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6543_2_lut (.A(Accumulated_Frequency[4]), 
            .B(n7_adj_1095), .Z(n8591));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6543_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(SM_Sample_Position[1]), 
            .B(Next_Sample), .Z(n2_adj_1133));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))" *) LUT4 i5231_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2221[15]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5231_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i4_3_lut (.A(n87_adj_1161[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n105[3]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i5_3_lut (.A(n87_adj_1161[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n105[4]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5236_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2221[13]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5236_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5235_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2221[14]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5235_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6581_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n8596));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6581_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i8_3_lut (.A(n87_adj_1161[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n105[7]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6579_2_lut (.A(Accumulated_Frequency[1]), 
            .B(n7_adj_1095), .Z(n8597));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6579_2_lut.INIT = "0x2222";
    FA2 add_535_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2221[5]), .D0(n8812), .CI0(n8812), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2221[6]), .D1(n12050), .CI1(n12050), .CO0(n12050), .CO1(n8814), 
        .S0(n87_adj_1160[5]), .S1(n87_adj_1160[6]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_7.INIT0 = "0xc33c";
    defparam add_535_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6587_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n8594));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6587_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6582_2_lut (.A(Accumulated_Frequency[2]), 
            .B(n7_adj_1095), .Z(n8595));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6582_2_lut.INIT = "0x2222";
    FA2 add_535_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2221[3]), .D0(n8810), .CI0(n8810), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2221[4]), .D1(n12047), .CI1(n12047), .CO0(n12047), .CO1(n8812), 
        .S0(n87_adj_1160[3]), .S1(n87_adj_1160[4]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_5.INIT0 = "0xc33c";
    defparam add_535_add_5_5.INIT1 = "0xc33c";
    FA2 add_535_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2221[1]), .D0(n8808), .CI0(n8808), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2221[2]), .D1(n12044), .CI1(n12044), .CO0(n12044), .CO1(n8810), 
        .S0(n87_adj_1160[1]), .S1(n87_adj_1160[2]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_3.INIT0 = "0xc33c";
    defparam add_535_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i9_3_lut (.A(n87_adj_1161[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n105[8]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i11_1_lut.INIT = "0x5555";
    FA2 add_535_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2221[0]), .D1(n12041), .CI1(n12041), 
        .CO0(n12041), .CO1(n8808), .S1(n87_adj_1160[0]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam add_535_add_5_1.INIT0 = "0xc33c";
    defparam add_535_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i2 (.D(n69[2]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i10_3_lut (.A(n87_adj_1161[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n105[9]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6578_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n8598));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6578_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6568_2_lut (.A(Accumulated_Frequency[0]), 
            .B(n7_adj_1095), .Z(n8599));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6568_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i3_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i3 (.D(n69[3]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i11_3_lut (.A(n87_adj_1161[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n105[10]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i1_3_lut (.A(n87_adj_1161[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n105[0]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i1_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i4 (.D(n69[4]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i5 (.D(n69[5]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i6 (.D(n69[6]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i7 (.D(n69[7]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i8 (.D(n69[8]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i9 (.D(n69[9]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i10 (.D(n69[10]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i11 (.D(n69[11]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i12 (.D(n69[12]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i13 (.D(n69[13]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i14 (.D(n69[14]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_855__i15 (.D(n69[15]), 
            .SP(n6330), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam Accumulated_Frequency_855__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_855__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n6125), .CK(Main_Clock), .SR(n9784), .Q(Sample_Ready));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i12_3_lut (.A(n87_adj_1161[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n105[11]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i13_3_lut (.A(n87_adj_1161[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n105[12]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i13_3_lut.INIT = "0xcaca";
    FA2 unary_minus_6_add_3_add_5_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), 
        .D0(n8805), .CI0(n8805), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12026), .CI1(n12026), .CO0(n12026), .S0(n87_adj_1161[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_17.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i14_3_lut (.A(n87_adj_1161[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n105[13]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i14_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n105[0]), 
            .SP(n6110), .CK(Main_Clock), .SR(n6587), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    FA2 unary_minus_6_add_3_add_5_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), 
        .D0(n8803), .CI0(n8803), .A1(GND_net), .B1(GND_net), .C1(n1[14]), 
        .D1(n12023), .CI1(n12023), .CO0(n12023), .CO1(n8805), .S0(n87_adj_1161[13]), 
        .S1(n87_adj_1161[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_15.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_15.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), 
        .D0(n8801), .CI0(n8801), .A1(GND_net), .B1(GND_net), .C1(n1[12]), 
        .D1(n12020), .CI1(n12020), .CO0(n12020), .CO1(n8803), .S0(n87_adj_1161[11]), 
        .S1(n87_adj_1161[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_13.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_13.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n8799), .CI0(n8799), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n12017), .CI1(n12017), .CO0(n12017), .CO1(n8801), .S0(n87_adj_1161[9]), 
        .S1(n87_adj_1161[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_11.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1160[0]), 
            .SP(n5888), .CK(Main_Clock), .SR(n7_adj_1095), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    FA2 unary_minus_6_add_3_add_5_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n8797), .CI0(n8797), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n12014), .CI1(n12014), .CO0(n12014), .CO1(n8799), .S0(n87_adj_1161[7]), 
        .S1(n87_adj_1161[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_9.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i4251_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n6569));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i4251_2_lut_3_lut_4_lut.INIT = "0x0002";
    FA2 unary_minus_6_add_3_add_5_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n8795), .CI0(n8795), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n11972), .CI1(n11972), .CO0(n11972), .CO1(n8797), .S0(n87_adj_1161[5]), 
        .S1(n87_adj_1161[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_7.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i8031_4_lut (.A(SM_Sample_Position[2]), 
            .B(n5985), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n6330));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i8031_4_lut.INIT = "0x1131";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i9_1_lut.INIT = "0x5555";
    FA2 unary_minus_6_add_3_add_5_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n8793), .CI0(n8793), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n11969), .CI1(n11969), .CO0(n11969), .CO1(n8795), .S0(n87_adj_1161[3]), 
        .S1(n87_adj_1161[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_5.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8194_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n7_adj_1095));
    defparam i8194_2_lut_3_lut_4_lut.INIT = "0x0004";
    FA2 unary_minus_6_add_3_add_5_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n8791), .CI0(n8791), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n11966), .CI1(n11966), .CO0(n11966), .CO1(n8793), .S0(n87_adj_1161[1]), 
        .S1(n87_adj_1161[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_3.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i6_1_lut.INIT = "0x5555";
    FA2 unary_minus_6_add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n11963), .CI1(n11963), 
        .CO0(n11963), .CO1(n8791), .S1(n87_adj_1161[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_1.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i6_3_lut (.A(n87_adj_1161[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n105[5]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i7976_2_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n5888));
    defparam i7976_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i7_3_lut (.A(n87_adj_1161[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n105[6]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_23_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_311[1]));   /* synthesis lineinfo="@8(71[4],127[11])"*/
    defparam mux_23_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5238_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2221[11]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5238_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i15_3_lut (.A(n87_adj_1161[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n105[14]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i16_3_lut (.A(n87_adj_1161[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n105[15]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i5237_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2221[12]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5237_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5242_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2221[9]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5242_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5239_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2221[10]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5239_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5244_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2221[7]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5244_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5243_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2221[8]));   /* synthesis lineinfo="@8(119[7],124[10])"*/
    defparam i5243_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_472 (.A(Next_Sample), 
            .B(SM_Sample_Position[0]), .Z(n4_adj_1117));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i1_2_lut_adj_472.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6573_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n8568));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6573_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i2_3_lut (.A(n87_adj_1161[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n105[1]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6562_2_lut (.A(Accumulated_Frequency[15]), 
            .B(n7_adj_1095), .Z(n8569));   /* synthesis lineinfo="@8(62[3],128[6])"*/
    defparam i6562_2_lut.INIT = "0x2222";
    (* lut_function="(!(A ((C+!(D))+!B)+!A ((C)+!B)))" *) LUT4 i3_4_lut_adj_473 (.A(SM_Sample_Position[0]), 
            .B(n6_adj_1159), .C(SM_Sample_Position[2]), .D(n4), .Z(n6110));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i3_4_lut_adj_473.INIT = "0x0c04";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_adj_474 (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .Z(n6_adj_1159));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam i2_2_lut_adj_474.INIT = "0x8888";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=40, LSE_RLINE=50 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n6849), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],130[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire wr_en_i_N_372;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_372));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_372), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module PLL_48MHz
//

module PLL_48MHz (input GND_net, input i_Clock_c, input reset_n_c, output Main_Clock);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")  lscc_pll_inst (.GND_net(GND_net), 
            .i_Clock_c(i_Clock_c), .reset_n_c(reset_n_c), .Main_Clock(Main_Clock));   /* synthesis lineinfo="@5(33[41],47[26])"*/
    
endmodule

//
// Verilog Description of module \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \PLL_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")  (input GND_net, 
            input i_Clock_c, input reset_n_c, output Main_Clock);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=62, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=33, LSE_RLINE=47 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@5(33[41],47[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input n13, output DAC_Send_adj_3, input Main_Clock, 
            output reset_n_N_191, input DAC_Send, output DAC_Ready, output n6, 
            output n6071, output n2767, output \SM_Sample_Output[0] , 
            output \SM_Sample_Output[1] , input n6910, output reset_n_c, 
            output \SM_Sample_Output[2] , input GND_net, input \r_Adder_Total[1][9] , 
            input \r_Adder_Total[1][10] , input VCC_net, input \r_Adder_Total[0][17] , 
            input \r_Adder_Total[0][15] , input \r_Adder_Total[0][16] , 
            input \r_Adder_Total[0][13] , input \r_Adder_Total[0][14] , 
            input \r_Adder_Total[0][11] , input \r_Adder_Total[0][12] , 
            input \r_Adder_Total[0][9] , input \r_Adder_Total[0][10] , input \r_Adder_Total[0][8] , 
            output n5, input \r_Adder_Total[1][2] , input n2981, input \r_Adder_Total[1][3] , 
            input \r_Adder_Total[1][4] , input \r_Adder_Total[1][5] , input \r_Adder_Total[1][6] , 
            input \r_Adder_Total[1][7] , input \r_Adder_Total[0][2] , input \r_Adder_Total[0][3] , 
            input \r_Adder_Total[0][4] , input \r_Adder_Total[0][5] , input \r_Adder_Total[0][6] , 
            input \r_Adder_Total[0][7] , input \r_Adder_Total[1][8] , input \r_Adder_Total[1][11] , 
            input \r_Adder_Total[1][12] , output n17, input \r_Adder_Total[1][17] , 
            input \r_Adder_Total[1][15] , input \r_Adder_Total[1][16] , 
            input \r_Adder_Total[1][13] , input \r_Adder_Total[1][14] , 
            input n6747, output \Output_Data[17] , output \SM_DAC_Out[0] , 
            output \SM_DAC_Out[2] , output \SM_DAC_Out[3] , output \SM_DAC_Out[1] , 
            output n2635, input reset_n, input \SM_Adder[0] , output n2976, 
            input \SM_Adder[0]_adj_4 , output n2971, output Clock_Counter, 
            output o_DAC_SCK_c, output n10255, output n2101, output n2118, 
            input n6888, output o_DAC_MOSI_c, input n2078, output n2085, 
            output n10593, input n6788, input n9670, output n7786, output n9915, 
            input n6754, output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n9836;
    wire [19:0]n3613;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@7(14[13],14[23])"*/
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@7(15[13],15[23])"*/
    
    wire n9802, n2801, n4, n9816, n8671, n12077, n8673;
    wire [9:0]n3950;
    
    wire n8859, n12107;
    wire [9:0]n3974;
    
    wire n8857, n12104, n8855, n12101, n8853, n12098, n8851, n12095, 
        n12092, n6550, n6743, n6744, n12074, n12080, n8675, n8679, 
        n12089, n8677, n12086, n12083, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i0 (.D(n3613[0]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@7(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i0 (.D(n2801), 
            .SP(n6910), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[0]));
    defparam mux_1332_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n9802));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i15 (.D(n3613[15]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n4), .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n6071));
    defparam i2_4_lut.INIT = "0x8088";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(reset_n_c), .B(\SM_Sample_Output[2] ), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_468 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n9816));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i1_2_lut_adj_468.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i14 (.D(n3613[14]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i13 (.D(n3613[13]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i12 (.D(n3613[12]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i11 (.D(n3613[11]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i10 (.D(n3613[10]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i9 (.D(n3613[9]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i8 (.D(n3613[8]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i7 (.D(n3613[7]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i6 (.D(n3613[6]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i5 (.D(n3613[5]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i4 (.D(n3613[4]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i3 (.D(n3613[3]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i2 (.D(n3613[2]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i1 (.D(n3613[1]), 
            .SP(n6071), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n6071), .CK(Main_Clock), .SR(n6550), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    FA2 add_1647_3 (.A0(GND_net), .B0(\r_Adder_Total[1][9] ), .C0(GND_net), 
        .D0(n8671), .CI0(n8671), .A1(GND_net), .B1(\r_Adder_Total[1][10] ), 
        .C1(VCC_net), .D1(n12077), .CI1(n12077), .CO0(n12077), .CO1(n8673), 
        .S0(n3950[1]), .S1(n3950[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1647_3.INIT0 = "0xc33c";
    defparam add_1647_3.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i708_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n2767));
    defparam i708_3_lut_4_lut.INIT = "0x4000";
    FA2 add_1660_11 (.A0(GND_net), .B0(\r_Adder_Total[0][17] ), .C0(VCC_net), 
        .D0(n8859), .CI0(n8859), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12107), .CI1(n12107), .CO0(n12107), .S0(n3974[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1660_11.INIT0 = "0xc33c";
    defparam add_1660_11.INIT1 = "0xc33c";
    FA2 add_1660_9 (.A0(GND_net), .B0(\r_Adder_Total[0][15] ), .C0(GND_net), 
        .D0(n8857), .CI0(n8857), .A1(GND_net), .B1(\r_Adder_Total[0][16] ), 
        .C1(GND_net), .D1(n12104), .CI1(n12104), .CO0(n12104), .CO1(n8859), 
        .S0(n3974[7]), .S1(n3974[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1660_9.INIT0 = "0xc33c";
    defparam add_1660_9.INIT1 = "0xc33c";
    FA2 add_1660_7 (.A0(GND_net), .B0(\r_Adder_Total[0][13] ), .C0(GND_net), 
        .D0(n8855), .CI0(n8855), .A1(GND_net), .B1(\r_Adder_Total[0][14] ), 
        .C1(GND_net), .D1(n12101), .CI1(n12101), .CO0(n12101), .CO1(n8857), 
        .S0(n3974[5]), .S1(n3974[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1660_7.INIT0 = "0xc33c";
    defparam add_1660_7.INIT1 = "0xc33c";
    FA2 add_1660_5 (.A0(GND_net), .B0(\r_Adder_Total[0][11] ), .C0(GND_net), 
        .D0(n8853), .CI0(n8853), .A1(GND_net), .B1(\r_Adder_Total[0][12] ), 
        .C1(GND_net), .D1(n12098), .CI1(n12098), .CO0(n12098), .CO1(n8855), 
        .S0(n3974[3]), .S1(n3974[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1660_5.INIT0 = "0xc33c";
    defparam add_1660_5.INIT1 = "0xc33c";
    FA2 add_1660_3 (.A0(GND_net), .B0(\r_Adder_Total[0][9] ), .C0(GND_net), 
        .D0(n8851), .CI0(n8851), .A1(GND_net), .B1(\r_Adder_Total[0][10] ), 
        .C1(VCC_net), .D1(n12095), .CI1(n12095), .CO0(n12095), .CO1(n8853), 
        .S0(n3974[1]), .S1(n3974[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1660_3.INIT0 = "0xc33c";
    defparam add_1660_3.INIT1 = "0xc33c";
    FA2 add_1660_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\r_Adder_Total[0][8] ), .C1(VCC_net), .D1(n12092), .CI1(n12092), 
        .CO0(n12092), .CO1(n8851), .S1(n3974[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1660_1.INIT0 = "0xc33c";
    defparam add_1660_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4413_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2767), .C(n6071), .D(Output_Data[21]), .Z(n6743));
    defparam i4413_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4414_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2767), .C(n6071), .D(Output_Data[20]), .Z(n6744));
    defparam i4414_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_58_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@7(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_58_i5_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[15]));
    defparam mux_1332_i16_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i9 (.D(n3950[0]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i10 (.D(n3950[1]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i11 (.D(n3950[2]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i12 (.D(n3950[3]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i13 (.D(n3950[4]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i14 (.D(n3950[5]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i15 (.D(n3950[6]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i16 (.D(n3950[7]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i17 (.D(n3950[8]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i18 (.D(n3950[9]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i1 (.D(n9802), 
            .SP(n6910), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i2 (.D(n9816), 
            .SP(n6910), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[7]));
    defparam mux_1332_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[6]));
    defparam mux_1332_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[5]));
    defparam mux_1332_i6_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i9 (.D(n3974[0]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i10 (.D(n3974[1]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i11 (.D(n3974[2]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i12 (.D(n3974[3]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i13 (.D(n3974[4]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i14 (.D(n3974[5]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i15 (.D(n3974[6]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i16 (.D(n3974[7]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i17 (.D(n3974[8]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i18 (.D(n3974[9]), 
            .SP(n2981), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i17 (.D(n6747), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[4]));
    defparam mux_1332_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[3]));
    defparam mux_1332_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[2]));
    defparam mux_1332_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n2767), .D(\SM_Sample_Output[0] ), .Z(n3613[1]));
    defparam mux_1332_i2_4_lut.INIT = "0xcac0";
    FA2 add_1647_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\r_Adder_Total[1][8] ), .C1(VCC_net), .D1(n12074), .CI1(n12074), 
        .CO0(n12074), .CO1(n8671), .S1(n3950[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1647_1.INIT0 = "0xc33c";
    defparam add_1647_1.INIT1 = "0xc33c";
    FA2 add_1647_5 (.A0(GND_net), .B0(\r_Adder_Total[1][11] ), .C0(GND_net), 
        .D0(n8673), .CI0(n8673), .A1(GND_net), .B1(\r_Adder_Total[1][12] ), 
        .C1(GND_net), .D1(n12080), .CI1(n12080), .CO0(n12080), .CO1(n8675), 
        .S0(n3950[3]), .S1(n3950[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1647_5.INIT0 = "0xc33c";
    defparam add_1647_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i5233_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n2801));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i5233_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* lut_function="(A (B))" *) LUT4 i4220_2_lut (.A(n6071), .B(n2767), 
            .Z(n6550));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i4220_2_lut.INIT = "0x8888";
    FA2 add_1647_11 (.A0(GND_net), .B0(\r_Adder_Total[1][17] ), .C0(VCC_net), 
        .D0(n8679), .CI0(n8679), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12089), .CI1(n12089), .CO0(n12089), .S0(n3950[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1647_11.INIT0 = "0xc33c";
    defparam add_1647_11.INIT1 = "0xc33c";
    FA2 add_1647_9 (.A0(GND_net), .B0(\r_Adder_Total[1][15] ), .C0(GND_net), 
        .D0(n8677), .CI0(n8677), .A1(GND_net), .B1(\r_Adder_Total[1][16] ), 
        .C1(GND_net), .D1(n12086), .CI1(n12086), .CO0(n12086), .CO1(n8679), 
        .S0(n3950[7]), .S1(n3950[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1647_9.INIT0 = "0xc33c";
    defparam add_1647_9.INIT1 = "0xc33c";
    FA2 add_1647_7 (.A0(GND_net), .B0(\r_Adder_Total[1][13] ), .C0(GND_net), 
        .D0(n8675), .CI0(n8675), .A1(GND_net), .B1(\r_Adder_Total[1][14] ), 
        .C1(GND_net), .D1(n12083), .CI1(n12083), .CO0(n12083), .CO1(n8677), 
        .S0(n3950[5]), .S1(n3950[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1647_7.INIT0 = "0xc33c";
    defparam add_1647_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_469 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n9836));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i1_2_lut_adj_469.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[14]));
    defparam mux_1332_i15_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i20 (.D(n6744), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[13]));
    defparam mux_1332_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[12]));
    defparam mux_1332_i13_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ Output_Data__i21 (.D(n6743), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[11]));
    defparam mux_1332_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[10]));
    defparam mux_1332_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[9]));
    defparam mux_1332_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1332_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n2767), .D(\SM_Sample_Output[0] ), 
            .Z(n3613[8]));
    defparam mux_1332_i9_4_lut.INIT = "0xcac0";
    DAC_SPI_Out dac (.\Output_Data[0] (Output_Data[0]), .Main_Clock(Main_Clock), 
            .\Output_Data[21] (Output_Data[21]), .\Output_Data[20] (Output_Data[20]), 
            .\Output_Data[17] (\Output_Data[17] ), .\Output_Data[16] (Output_Data[16]), 
            .\Output_Data[15] (Output_Data[15]), .\Output_Data[14] (Output_Data[14]), 
            .\Output_Data[13] (Output_Data[13]), .\Output_Data[12] (Output_Data[12]), 
            .\Output_Data[11] (Output_Data[11]), .\Output_Data[10] (Output_Data[10]), 
            .\Output_Data[9] (Output_Data[9]), .\Output_Data[8] (Output_Data[8]), 
            .\Output_Data[7] (Output_Data[7]), .\Output_Data[6] (Output_Data[6]), 
            .\Output_Data[5] (Output_Data[5]), .\Output_Data[4] (Output_Data[4]), 
            .\Output_Data[3] (Output_Data[3]), .\Output_Data[2] (Output_Data[2]), 
            .\Output_Data[1] (Output_Data[1]), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), 
            .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), 
            .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), .n2635(n2635), .reset_n_c(reset_n_c), 
            .reset_n(reset_n), .\SM_Adder[0] (\SM_Adder[0] ), .n2976(n2976), 
            .\SM_Adder[0]_adj_2 (\SM_Adder[0]_adj_4 ), .n2971(n2971), .Clock_Counter(Clock_Counter), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .n10255(n10255), .n2101(n2101), 
            .DAC_Send(DAC_Send_adj_3), .n2118(n2118), .n6888(n6888), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .reset_n_N_191(reset_n_N_191), .n2078(n2078), .n2085(n2085), 
            .DAC_Ready(DAC_Ready), .n10593(n10593), .n6788(n6788), .n9670(n9670), 
            .n7786(n7786), .n9915(n9915), .n6754(n6754), .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@7(20[14],20[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=125 *) FD1P3XZ DAC_Send_c (.D(n9836), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Send_adj_3));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (input \Output_Data[0] , input Main_Clock, input \Output_Data[21] , 
            input \Output_Data[20] , input \Output_Data[17] , input \Output_Data[16] , 
            input \Output_Data[15] , input \Output_Data[14] , input \Output_Data[13] , 
            input \Output_Data[12] , input \Output_Data[11] , input \Output_Data[10] , 
            input \Output_Data[9] , input \Output_Data[8] , input \Output_Data[7] , 
            input \Output_Data[6] , input \Output_Data[5] , input \Output_Data[4] , 
            input \Output_Data[3] , input \Output_Data[2] , input \Output_Data[1] , 
            output \SM_DAC_Out[0] , output \SM_DAC_Out[2] , output \SM_DAC_Out[3] , 
            output \SM_DAC_Out[1] , output n2635, output reset_n_c, input reset_n, 
            input \SM_Adder[0] , output n2976, input \SM_Adder[0]_adj_2 , 
            output n2971, output Clock_Counter, output o_DAC_SCK_c, output n10255, 
            output n2101, input DAC_Send, output n2118, input n6888, 
            output o_DAC_MOSI_c, output reset_n_N_191, input n2078, output n2085, 
            output DAC_Ready, output n10593, input n6788, input n9670, 
            output n7786, output n9915, input n6754, output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n2946;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    wire [4:0]n25;
    
    wire n6321;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n6602, n10588, n10589, n11215, n22, n11221, n10586, n10585, 
        n11224, n10582, n10583, n11227, n11230, n8637, n10275, 
        n10261, n10249, n5907, n10, n5496, n9586, n24, n9882, 
        n7584, n6538, o_Ready_N_1072, n6165, n10580, n10579, n11218, 
        n5, n2852, n15, n6348, n6, n5490, o_SPI_Data_N_1070, n15_adj_1092;
    wire [0:0]n2613;
    
    wire GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_854__i0 (.D(n25[0]), .SP(n6321), .CK(Main_Clock), 
            .SR(n6602), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_854__i0.REGSET = "RESET";
    defparam Current_Bit_854__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n9586), 
            .SP(n6888), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_114  (.A(Current_Bit[1]), 
            .B(n10588), .C(n10589), .D(Current_Bit[2]), .Z(n11215));
    defparam \Current_Bit[1]_bdd_4_lut_114 .INIT = "0xe4aa";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2635));
    defparam i1_3_lut_4_lut.INIT = "0x0102";
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(\SM_Adder[0] ), 
            .Z(n2976));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut.INIT = "0x0102";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut_adj_457 (.A(reset_n_c), 
            .B(\SM_Adder[0]_adj_2 ), .Z(n2971));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_2_lut_adj_457.INIT = "0xdddd";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11221_bdd_4_lut (.A(n11221), 
            .B(n10586), .C(n10585), .D(Current_Bit[2]), .Z(n11224));
    defparam n11221_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6306_2_lut_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6306_2_lut_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n10582), .C(n10583), .D(Current_Bit[2]), .Z(n11221));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11227_bdd_4_lut (.A(n11227), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n11230));
    defparam n11227_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n11227));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i6299_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6299_2_lut.INIT = "0x6666";
    (* lut_function="(A (B))" *) LUT4 i6302_2_lut (.A(Current_Bit[1]), .B(Current_Bit[0]), 
            .Z(n8637));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6302_2_lut.INIT = "0x8888";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(n10275), .C(n22), .D(n10261), .Z(o_DAC_SCK_c));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i1_4_lut.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i7445_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n10275));
    defparam i7445_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i7432_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n10261));
    defparam i7432_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i7420_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[1] ), 
            .Z(n10249));
    defparam i7420_2_lut.INIT = "0xeeee";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(Clock_Counter), .C(\SM_DAC_Out[3] ), .Z(n5907));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut_adj_458 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n10), .D(n10255), .Z(n6321));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut_adj_458.INIT = "0x0080";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut_adj_459 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n5496), .D(n10255), .Z(n2101));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut_adj_459.INIT = "0x0080";
    (* lut_function="(!(A ((C)+!B)+!A !(C (D))))" *) LUT4 i3171_4_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(\SM_DAC_Out[1] ), .D(n2118), .Z(n5496));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3171_4_lut_4_lut.INIT = "0x5808";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i2_3_lut_4_lut_adj_460 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n10249), .D(n5907), .Z(n2946));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut_adj_460.INIT = "0x0800";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n2078), .CK(Main_Clock), .SR(n7584), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_461 (.A(Clock_Counter), 
            .B(n24), .C(\SM_DAC_Out[0] ), .D(n2635), .Z(n9882));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_3_lut_4_lut_adj_461.INIT = "0x7f77";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i6320_3_lut_4_lut (.A(Current_Bit[2]), 
            .B(n8637), .C(Current_Bit[3]), .D(Current_Bit[4]), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6320_3_lut_4_lut.INIT = "0x7f80";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n2085), 
            .SP(n2078), .CK(Main_Clock), .SR(n6538), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1072), 
            .SP(n6165), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_854__i1 (.D(n25[1]), .SP(n6321), .CK(Main_Clock), 
            .SR(n6602), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_854__i1.REGSET = "RESET";
    defparam Current_Bit_854__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i6313_2_lut_3_lut_4_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[3]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6313_2_lut_3_lut_4_lut.INIT = "0x7f80";
    FD1P3XZ Current_Bit_854__i2 (.D(n25[2]), .SP(n6321), .CK(Main_Clock), 
            .SR(n6602), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_854__i2.REGSET = "RESET";
    defparam Current_Bit_854__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i7757_3_lut_4_lut_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(Clock_Counter), .Z(n10593));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7757_3_lut_4_lut_3_lut.INIT = "0x8080";
    FD1P3XZ Current_Bit_854__i3 (.D(n25[3]), .SP(n6321), .CK(Main_Clock), 
            .SR(n6602), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_854__i3.REGSET = "RESET";
    defparam Current_Bit_854__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_854__i4 (.D(n25[4]), .SP(n6321), .CK(Main_Clock), 
            .SR(n6602), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_854__i4.REGSET = "RESET";
    defparam Current_Bit_854__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i6297_1_lut (.A(Current_Bit[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6297_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11215_bdd_4_lut (.A(n11215), 
            .B(n10580), .C(n10579), .D(Current_Bit[2]), .Z(n11218));
    defparam n11215_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n6788), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[0] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut.INIT = "0x0116";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7657_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n10580));
    defparam i7657_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7656_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n10579));
    defparam i7656_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i4272_4_lut (.A(n6321), .B(n10255), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n6602));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4272_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+!((C+!(D))+!B))" *) LUT4 i1_4_lut_adj_462 (.A(reset_n_N_191), 
            .B(n5), .C(n2852), .D(n15), .Z(n6348));
    defparam i1_4_lut_adj_462.INIT = "0xaeaa";
    (* lut_function="(A (B (C))+!A (B (C (D))))" *) LUT4 i1_4_lut_adj_463 (.A(\SM_DAC_Out[2] ), 
            .B(Clock_Counter), .C(n24), .D(n2635), .Z(n5));
    defparam i1_4_lut_adj_463.INIT = "0xc080";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2635), .Z(n15));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(A+(B))" *) LUT4 i7426_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[3] ), 
            .Z(n10255));
    defparam i7426_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i8085_2_lut (.A(n2078), .B(n2101), 
            .Z(n7584));
    defparam i8085_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7659_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n10582));
    defparam i7659_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7660_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n10583));
    defparam i7660_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n9670), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n6754), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2118));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7663_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n10586));
    defparam i7663_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7662_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n10585));
    defparam i7662_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7665_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n10588));
    defparam i7665_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(Current_Bit[2]), .B(Current_Bit[0]), 
            .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7666_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n10589));
    defparam i7666_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_464 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n5490));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_464.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i5458_2_lut (.A(\SM_DAC_Out[0] ), .B(n2118), 
            .Z(n7786));
    defparam i5458_2_lut.INIT = "0xeeee";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i8125_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[0] ), .D(n5907), .Z(n2085));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i8125_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B))" *) LUT4 i4208_2_lut (.A(n2078), .B(n2101), 
            .Z(n6538));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4208_2_lut.INIT = "0x8888";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_465 (.A(n2635), 
            .B(o_SPI_Data_N_1070), .C(\SM_DAC_Out[0] ), .Z(n9586));
    defparam i2_3_lut_adj_465.INIT = "0x0808";
    (* lut_function="(!(A))" *) LUT4 i8_1_lut (.A(reset_n_c), .Z(reset_n_N_191));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1092), 
            .B(n11218), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1070));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n11230), 
            .B(n11224), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1092));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i1_4_lut_adj_466 (.A(\SM_DAC_Out[2] ), 
            .B(n9915), .C(n5490), .D(n2635), .Z(o_Ready_N_1072));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_4_lut_adj_466.INIT = "0xc044";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut (.A(reset_n_N_191), 
            .B(DAC_Send), .C(n2613[0]), .D(n9882), .Z(n6165));
    defparam i2_4_lut.INIT = "0xeeef";
    (* lut_function="(!((B)+!A))" *) LUT4 i5264_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2635), .Z(n2613[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i5264_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))" *) LUT4 i767_2_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2635), .Z(n2852));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i767_2_lut.INIT = "0x4444";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n2613[0]), 
            .SP(n6348), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_467 (.A(n24), .B(Clock_Counter), 
            .Z(n9915));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut_adj_467.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n2946), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=9) 
//

module \Adder(DIVISOR_BITS=9)  (input reset_n_c, input n2976, input Main_Clock, 
            input Adder_Clear, output \Adder_Total[1][17] , output \Adder_Total[1][16] , 
            output \SM_Adder[0] , output \Adder_Total[1][15] , output \Adder_Total[1][14] , 
            output \Adder_Total[1][13] , output \Adder_Total[1][12] , output \Adder_Total[1][11] , 
            output \Adder_Total[1][10] , output \Adder_Total[1][9] , input \Adder_Start[1] , 
            output n2944, output \Adder_Total[1][8] , output \Adder_Total[1][7] , 
            output \Adder_Total[1][6] , output \Adder_Total[1][5] , output \Adder_Total[1][4] , 
            output \Adder_Total[1][3] , output \Adder_Total[1][2] , input n6769, 
            output \Working_Total[10] , input n6768, output \Working_Total[11] , 
            input n6767, output \Working_Total[12] , input n6766, output \Working_Total[13] , 
            input n6765, output \Working_Total[14] , input n6764, output \Working_Total[15] , 
            input n6763, output \Working_Total[16] , input n6762, output \Working_Total[17] , 
            input n6761, output \Working_Total[18] , input n6760, output \Working_Total[19] , 
            input n6759, output \Working_Total[20] , input n6758, output \Working_Total[21] , 
            input n6757, output \Working_Total[22] , input n6756, output \Working_Total[23] , 
            input n6755, output \Working_Total[31] , input n6746, output \Working_Total[9] , 
            input GND_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n6677, n6689, n6709;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    
    wire n6707, n6705;
    wire [1:0]n8;
    
    wire n6703, n6701, n6699, n6697, n6695, n6693, n6691, n6687, 
        n6685, n6675, n6533, n6683, n6681, n6679, n8765, n11960, 
        n8763, n11957, n8761, n11954, n8759, n11951, n8757, n11948, 
        n8755, n11945, n8753, n11942, n8751, n11939, n8749, n11936, 
        n11933, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i5353_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6677));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5353_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5359_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6689));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5359_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i17 (.D(n6707), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i16 (.D(n6705), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ SM_Adder__i0 (.D(n8[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i15 (.D(n6703), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i14 (.D(n6701), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i13 (.D(n6699), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i12 (.D(n6697), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i11 (.D(n6695), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i10 (.D(n6693), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i9 (.D(n6691), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i0 (.D(n6533), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [0]));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5358_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6687));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5358_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5357_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6685));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5357_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5351_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6675));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5351_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\SM_Adder[0] ), 
            .B(\Adder_Start[1] ), .C(Adder_Clear), .D(reset_n_c), .Z(n2944));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i8 (.D(n6689), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i7 (.D(n6687), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(\Adder_Start[1] ), .C(reset_n_c), .Z(n8[0]));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i6 (.D(n6685), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i5 (.D(n6683), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5363_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6697));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5363_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5369_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6709));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5369_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5365_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6701));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5365_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5362_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6695));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5362_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i4 (.D(n6681), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i3 (.D(n6679), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i2 (.D(n6677), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i1 (.D(n6675), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [1]));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5361_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6693));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5361_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i2 (.D(n6769), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5360_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6691));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5360_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5366_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6703));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5366_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5364_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6699));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5364_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5368_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6707));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5368_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5255_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6533));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5255_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i3 (.D(n6768), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i4 (.D(n6767), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i5 (.D(n6766), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i6 (.D(n6765), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i7 (.D(n6764), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i8 (.D(n6763), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i9 (.D(n6762), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i10 (.D(n6761), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i11 (.D(n6760), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i12 (.D(n6759), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i13 (.D(n6758), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5367_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6705));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5367_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i14 (.D(n6757), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i15 (.D(n6756), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i16 (.D(n6755), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[31] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i1 (.D(n6746), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_8_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(\Working_Total[31] ), 
        .D0(n8765), .CI0(n8765), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(\Working_Total[31] ), .D1(n11960), .CI1(n11960), .CO0(n11960), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_19.INIT0 = "0xc33c";
    defparam add_8_add_5_19.INIT1 = "0xc33c";
    FA2 add_8_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(\Working_Total[31] ), 
        .D0(n8763), .CI0(n8763), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(\Working_Total[31] ), .D1(n11957), .CI1(n11957), .CO0(n11957), 
        .CO1(n8765), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_17.INIT0 = "0xc33c";
    defparam add_8_add_5_17.INIT1 = "0xc33c";
    FA2 add_8_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(\Working_Total[22] ), 
        .D0(n8761), .CI0(n8761), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(\Working_Total[23] ), .D1(n11954), .CI1(n11954), .CO0(n11954), 
        .CO1(n8763), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_15.INIT0 = "0xc33c";
    defparam add_8_add_5_15.INIT1 = "0xc33c";
    FA2 add_8_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(\Working_Total[20] ), 
        .D0(n8759), .CI0(n8759), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(\Working_Total[21] ), .D1(n11951), .CI1(n11951), .CO0(n11951), 
        .CO1(n8761), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_13.INIT0 = "0xc33c";
    defparam add_8_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5356_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6683));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5356_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5355_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6681));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5355_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5354_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6679));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5354_2_lut.INIT = "0x8888";
    FA2 add_8_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(\Working_Total[18] ), 
        .D0(n8757), .CI0(n8757), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(\Working_Total[19] ), .D1(n11948), .CI1(n11948), .CO0(n11948), 
        .CO1(n8759), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_11.INIT0 = "0xc33c";
    defparam add_8_add_5_11.INIT1 = "0xc33c";
    FA2 add_8_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(\Working_Total[16] ), 
        .D0(n8755), .CI0(n8755), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(\Working_Total[17] ), .D1(n11945), .CI1(n11945), .CO0(n11945), 
        .CO1(n8757), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    FA2 add_8_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(\Working_Total[14] ), 
        .D0(n8753), .CI0(n8753), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(\Working_Total[15] ), .D1(n11942), .CI1(n11942), .CO0(n11942), 
        .CO1(n8755), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    FA2 add_8_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(\Working_Total[12] ), 
        .D0(n8751), .CI0(n8751), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(\Working_Total[13] ), .D1(n11939), .CI1(n11939), .CO0(n11939), 
        .CO1(n8753), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    FA2 add_8_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1] [1]), .C0(\Working_Total[10] ), 
        .D0(n8749), .CI0(n8749), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(\Working_Total[11] ), .D1(n11936), .CI1(n11936), .CO0(n11936), 
        .CO1(n8751), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1] [0]), .C1(\Working_Total[9] ), .D1(n11933), 
        .CI1(n11933), .CO0(n11933), .CO1(n8749), .S1(n167[0]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i18 (.D(n6709), 
            .SP(n2976), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=9)_U0 
//

module \Adder(DIVISOR_BITS=9)_U0  (input reset_n_c, input n2971, output \Adder_Total[0][14] , 
            input Main_Clock, input Adder_Clear, input n6, output \SM_Adder[0] , 
            input GND_net, output \Adder_Total[0][17] , output \Working_Total[31] , 
            output \Adder_Total[0][15] , output \Adder_Total[0][16] , input [8:0]Adder_Mult, 
            input [15:0]Sample_Value, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output n6_adj_1, 
            output n5, output n4, output n3, output \Adder_Total[0][13] , 
            output \Working_Total[22] , output \Working_Total[23] , output \Adder_Total[0][11] , 
            output \Working_Total[20] , output \Adder_Total[0][12] , output \Working_Total[21] , 
            output \Adder_Total[0][9] , output \Working_Total[18] , output \Adder_Total[0][10] , 
            output \Working_Total[19] , output \Adder_Total[0][7] , output \Working_Total[16] , 
            output \Adder_Total[0][8] , output \Working_Total[17] , output \Adder_Total[0][5] , 
            output \Working_Total[14] , output \Adder_Total[0][6] , output \Working_Total[15] , 
            output \Adder_Total[0][3] , output \Working_Total[12] , output \Adder_Total[0][4] , 
            output \Working_Total[13] , output \Working_Total[10] , output \Adder_Total[0][2] , 
            output \Working_Total[11] , output \Working_Total[9] , input n6784, 
            input n6783, input n6782, input n6781, input n6780, input n6779, 
            input n6778, input n6777, input n6776, input n6775, input n6774, 
            input n6773, input n6772, input n6771, input n6770, input n6745);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n6637, n6641, n6649, n6635, n8732, n12158;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(78[21],78[32])"*/
    
    wire n6647, n6639, n6645, n8730, n12056, n8728, n11912, n8726, 
        n11909, n8724, n11906, n8722, n11903, n8720, n11900, n8718, 
        n11897, n8716, n11894, n11891, n6504, n6633, n6667, n6665, 
        n6663, n6661, n6659, n6657, n6655, n6653, n6651, n6643, 
        VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i5291_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6637));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5291_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ SM_Adder__i0 (.D(n6), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i15 (.D(n6639), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5316_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6649));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5316_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5290_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6635));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5290_2_lut.INIT = "0x8888";
    FA2 add_8_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(\Working_Total[31] ), 
        .D0(n8732), .CI0(n8732), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(\Working_Total[31] ), .D1(n12158), .CI1(n12158), .CO0(n12158), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_19.INIT0 = "0xc33c";
    defparam add_8_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5310_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6647));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5310_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i16 (.D(n6637), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5307_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6645));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5307_2_lut.INIT = "0x8888";
    FA2 add_8_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(\Working_Total[31] ), 
        .D0(n8730), .CI0(n8730), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(\Working_Total[31] ), .D1(n12056), .CI1(n12056), .CO0(n12056), 
        .CO1(n8732), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_17.INIT0 = "0xc33c";
    defparam add_8_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5292_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6639));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5292_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5295_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6641));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5295_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Adder_Mult[8]), .A14(Adder_Mult[8]), .A13(Adder_Mult[8]), 
          .A12(Adder_Mult[8]), .A11(Adder_Mult[8]), .A10(Adder_Mult[8]), 
          .A9(Adder_Mult[8]), .A8(Adder_Mult[8]), .A7(Adder_Mult[7]), 
          .A6(Adder_Mult[6]), .A5(Adder_Mult[5]), .A4(Adder_Mult[4]), 
          .A3(Adder_Mult[3]), .A2(Adder_Mult[2]), .A1(Adder_Mult[1]), 
          .A0(Adder_Mult[0]), .B15(Sample_Value[15]), .B14(Sample_Value[14]), 
          .B13(Sample_Value[13]), .B12(Sample_Value[12]), .B11(Sample_Value[11]), 
          .B10(Sample_Value[10]), .B9(Sample_Value[9]), .B8(Sample_Value[8]), 
          .B7(Sample_Value[7]), .B6(Sample_Value[6]), .B5(Sample_Value[5]), 
          .B4(Sample_Value[4]), .B3(Sample_Value[3]), .B2(Sample_Value[2]), 
          .B1(Sample_Value[1]), .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), 
          .D13(GND_net), .D12(GND_net), .D11(GND_net), .D10(GND_net), 
          .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
          .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), 
          .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), 
          .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), 
          .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
          .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
          .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O24(n3), 
          .O23(n4), .O22(n5), .O21(n6_adj_1), .O20(n7), .O19(n8), 
          .O18(n9), .O17(n10), .O16(n11), .O15(n12), .O14(n13), .O13(n14), 
          .O12(n15), .O11(n16), .O10(n17), .O9(n18));   /* synthesis lineinfo="@3(43[25],43[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    FA2 add_8_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(\Working_Total[22] ), 
        .D0(n8728), .CI0(n8728), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(\Working_Total[23] ), .D1(n11912), .CI1(n11912), .CO0(n11912), 
        .CO1(n8730), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_15.INIT0 = "0xc33c";
    defparam add_8_add_5_15.INIT1 = "0xc33c";
    FA2 add_8_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(\Working_Total[20] ), 
        .D0(n8726), .CI0(n8726), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(\Working_Total[21] ), .D1(n11909), .CI1(n11909), .CO0(n11909), 
        .CO1(n8728), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_13.INIT0 = "0xc33c";
    defparam add_8_add_5_13.INIT1 = "0xc33c";
    FA2 add_8_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(\Working_Total[18] ), 
        .D0(n8724), .CI0(n8724), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(\Working_Total[19] ), .D1(n11906), .CI1(n11906), .CO0(n11906), 
        .CO1(n8726), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_11.INIT0 = "0xc33c";
    defparam add_8_add_5_11.INIT1 = "0xc33c";
    FA2 add_8_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(\Working_Total[16] ), 
        .D0(n8722), .CI0(n8722), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(\Working_Total[17] ), .D1(n11903), .CI1(n11903), .CO0(n11903), 
        .CO1(n8724), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    FA2 add_8_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(\Working_Total[14] ), 
        .D0(n8720), .CI0(n8720), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(\Working_Total[15] ), .D1(n11900), .CI1(n11900), .CO0(n11900), 
        .CO1(n8722), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    FA2 add_8_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(\Working_Total[12] ), 
        .D0(n8718), .CI0(n8718), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(\Working_Total[13] ), .D1(n11897), .CI1(n11897), .CO0(n11897), 
        .CO1(n8720), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    FA2 add_8_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Working_Total[10] ), 
        .D0(n8716), .CI0(n8716), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(\Working_Total[11] ), .D1(n11894), .CI1(n11894), .CO0(n11894), 
        .CO1(n8718), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Working_Total[9] ), .D1(n11891), 
        .CI1(n11891), .CO0(n11891), .CO1(n8716), .S1(n167[0]));   /* synthesis lineinfo="@3(53[24],53[107])"*/
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i0 (.D(n6504), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [0]));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5222_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6504));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5222_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i2 (.D(n6784), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5289_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6633));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5289_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5325_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6667));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5325_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i1 (.D(n6667), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [1]));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i2 (.D(n6665), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i3 (.D(n6663), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i4 (.D(n6661), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5324_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6665));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5324_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i5 (.D(n6659), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i6 (.D(n6657), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5323_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6663));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5323_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i7 (.D(n6655), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i8 (.D(n6653), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i9 (.D(n6651), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i3 (.D(n6783), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5301_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6643));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5301_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i10 (.D(n6649), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5322_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6661));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5322_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i17 (.D(n6635), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5321_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6659));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5321_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i11 (.D(n6647), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i12 (.D(n6645), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i4 (.D(n6782), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i5 (.D(n6781), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i6 (.D(n6780), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5320_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6657));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5320_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i7 (.D(n6779), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i8 (.D(n6778), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5319_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6655));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5319_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5318_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6653));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5318_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i9 (.D(n6777), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i10 (.D(n6776), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i11 (.D(n6775), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i12 (.D(n6774), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i13 (.D(n6773), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i14 (.D(n6772), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i15 (.D(n6771), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i16 (.D(n6770), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[31] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ Working_Total__i1 (.D(n6745), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i18 (.D(n6633), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i13 (.D(n6643), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5317_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6651));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam i5317_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=85, LSE_RLINE=95 *) FD1P3XZ o_Accumulator__i14 (.D(n6641), 
            .SP(n2971), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(31[3],59[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \Scale_Mult(DIV_BIT=9) 
//

module \Scale_Mult(DIV_BIT=9)  (output \SM_Scale_Mult[0] , input Reset_Mult_Scaler, 
            output o_Mult_Ready_N_783, input [7:0]Comb_Interval, input n6875, 
            input Main_Clock, output [8:0]Adder_Mult, input [8:0]Scale_Initial, 
            input [8:0]Harmonic_Scale, input Start_Mult_Scaler, input GND_net, 
            input VCC_net, output Comb_Muted, input n9832, output Mult_Ready);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [7:0]n47;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(21[12],21[25])"*/
    
    wire n4067, n15, n1_2, n14, n10, n3994;
    wire [7:0]Comb_Counter;   /* synthesis lineinfo="@9(19[12],19[24])"*/
    
    wire n4069;
    wire [8:0]o_Mult_8__N_742;
    
    wire n6380;
    wire [9:0]n57;
    
    wire cout, n4071;
    wire [8:0]n1;
    
    wire n4073, n9555, n1_adj_1086, n4075, n9, n11, n10_adj_1087, 
        n12, n4077, n4079, n6258, n8848, n11930, n8846, n11927, 
        n8844, n11924, n8842, n11921, n11918, n6121, n8788, n12038, 
        n8786, n12035, n8784, n12032, n8782, n12029, n11915, GND_net_c, 
        VCC_net_c;
    
    (* lut_function="(!((B)+!A))" *) LUT4 i5442_2_lut (.A(n47[7]), .B(SM_Scale_Mult[1]), 
            .Z(n4067));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5442_2_lut.INIT = "0x2222";
    (* lut_function="((B)+!A)" *) LUT4 i5277_2_lut (.A(n15), .B(\SM_Scale_Mult[0] ), 
            .Z(n1_2));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5277_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B))" *) LUT4 i1399_2_lut (.A(SM_Scale_Mult[1]), .B(Reset_Mult_Scaler), 
            .Z(o_Mult_Ready_N_783));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam i1399_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Comb_Interval[0]), 
            .B(n14), .C(n10), .D(Comb_Interval[6]), .Z(n15));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Comb_Interval[3]), 
            .B(Comb_Interval[1]), .C(Comb_Interval[5]), .D(Comb_Interval[7]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_742[0]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[0]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(Comb_Interval[2]), .B(Comb_Interval[4]), 
            .Z(n10));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i5410_2_lut (.A(n47[6]), .B(SM_Scale_Mult[1]), 
            .Z(n4069));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5410_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i7 (.D(n4067), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[7]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i7.REGSET = "RESET";
    defparam Comb_Counter__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(Scale_Initial[1]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[1]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(Scale_Initial[2]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[2]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(Scale_Initial[3]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[3]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(Scale_Initial[4]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[4]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(Scale_Initial[5]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[5]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i5411_2_lut (.A(n47[5]), .B(SM_Scale_Mult[1]), 
            .Z(n4071));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5411_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(Scale_Initial[6]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[6]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(Harmonic_Scale[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(Scale_Initial[7]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[7]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(Scale_Initial[8]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[8]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i5412_2_lut (.A(n47[4]), .B(SM_Scale_Mult[1]), 
            .Z(n4073));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5412_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 mux_18_Mux_0_i1_3_lut (.A(n15), 
            .B(n9555), .C(\SM_Scale_Mult[0] ), .Z(n1_adj_1086));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam mux_18_Mux_0_i1_3_lut.INIT = "0x3a3a";
    (* lut_function="(!((B)+!A))" *) LUT4 i5413_2_lut (.A(n47[3]), .B(SM_Scale_Mult[1]), 
            .Z(n4075));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5413_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_456 (.A(n9), .B(n11), 
            .C(n10_adj_1087), .D(n12), .Z(n9555));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i7_4_lut_adj_456.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))" *) LUT4 i5414_2_lut (.A(n47[2]), .B(SM_Scale_Mult[1]), 
            .Z(n4077));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5414_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i5415_2_lut (.A(n47[1]), .B(SM_Scale_Mult[1]), 
            .Z(n4079));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5415_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(Harmonic_Scale[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n1_2), 
            .SP(n6258), .CK(Main_Clock), .SR(o_Mult_Ready_N_783), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i6 (.D(n4069), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[6]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i6.REGSET = "RESET";
    defparam Comb_Counter__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i5 (.D(n4071), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[5]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i5.REGSET = "RESET";
    defparam Comb_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i4 (.D(n4073), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[4]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i4.REGSET = "RESET";
    defparam Comb_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i3 (.D(n4075), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[3]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i3.REGSET = "RESET";
    defparam Comb_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i2 (.D(n4077), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[2]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i2.REGSET = "RESET";
    defparam Comb_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i1 (.D(n4079), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[1]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i1.REGSET = "RESET";
    defparam Comb_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_742[1]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[1]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut (.A(Comb_Counter[0]), 
            .B(Comb_Counter[6]), .C(Comb_Interval[0]), .D(Comb_Interval[6]), 
            .Z(n9));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B)+!A))" *) LUT4 i5447_2_lut (.A(n47[0]), .B(SM_Scale_Mult[1]), 
            .Z(n3994));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i5447_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(Comb_Counter[3]), 
            .B(Comb_Counter[5]), .C(Comb_Interval[3]), .D(Comb_Interval[5]), 
            .Z(n11));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Reset_Mult_Scaler), .C(Start_Mult_Scaler), .D(\SM_Scale_Mult[0] ), 
            .Z(n6258));
    defparam i2_3_lut_4_lut.INIT = "0xfffe";
    FA2 add_1301_10 (.A0(GND_net), .B0(Adder_Mult[8]), .C0(n1[8]), .D0(n8848), 
        .CI0(n8848), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11930), 
        .CI1(n11930), .CO0(n11930), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1301_10.INIT0 = "0xc33c";
    defparam add_1301_10.INIT1 = "0xc33c";
    FA2 add_1301_8 (.A0(GND_net), .B0(Adder_Mult[6]), .C0(n1[6]), .D0(n8846), 
        .CI0(n8846), .A1(GND_net), .B1(Adder_Mult[7]), .C1(n1[7]), .D1(n11927), 
        .CI1(n11927), .CO0(n11927), .CO1(n8848), .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1301_8.INIT0 = "0xc33c";
    defparam add_1301_8.INIT1 = "0xc33c";
    FA2 add_1301_6 (.A0(GND_net), .B0(Adder_Mult[4]), .C0(n1[4]), .D0(n8844), 
        .CI0(n8844), .A1(GND_net), .B1(Adder_Mult[5]), .C1(n1[5]), .D1(n11924), 
        .CI1(n11924), .CO0(n11924), .CO1(n8846), .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1301_6.INIT0 = "0xc33c";
    defparam add_1301_6.INIT1 = "0xc33c";
    FA2 add_1301_4 (.A0(GND_net), .B0(Adder_Mult[2]), .C0(n1[2]), .D0(n8842), 
        .CI0(n8842), .A1(GND_net), .B1(Adder_Mult[3]), .C1(n1[3]), .D1(n11921), 
        .CI1(n11921), .CO0(n11921), .CO1(n8844), .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1301_4.INIT0 = "0xc33c";
    defparam add_1301_4.INIT1 = "0xc33c";
    FA2 add_1301_2 (.A0(GND_net), .B0(Adder_Mult[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(Adder_Mult[1]), .C1(n1[1]), .D1(n11918), .CI1(n11918), 
        .CO0(n11918), .CO1(n8842), .S0(n57[1]), .S1(n57[2]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam add_1301_2.INIT0 = "0xc33c";
    defparam add_1301_2.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut (.A(Comb_Counter[2]), 
            .B(Comb_Counter[4]), .C(Comb_Interval[2]), .D(Comb_Interval[4]), 
            .Z(n10_adj_1087));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(A (C)+!A (B (C+!(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Start_Mult_Scaler), .C(Reset_Mult_Scaler), .D(\SM_Scale_Mult[0] ), 
            .Z(n6380));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf0f4";
    (* lut_function="(A (C+(D))+!A (B ((D)+!C)+!B (D)))" *) LUT4 i1_4_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Start_Mult_Scaler), .C(\SM_Scale_Mult[0] ), .D(Reset_Mult_Scaler), 
            .Z(n6121));   /* synthesis lineinfo="@9(40[4],77[11])"*/
    defparam i1_4_lut_4_lut.INIT = "0xffa4";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(Harmonic_Scale[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(Comb_Counter[1]), 
            .B(Comb_Counter[7]), .C(Comb_Interval[1]), .D(Comb_Interval[7]), 
            .Z(n12));   /* synthesis lineinfo="@9(59[11],59[42])"*/
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(Harmonic_Scale[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(Harmonic_Scale[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(Scale_Initial[0]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_742[0]));   /* synthesis lineinfo="@9(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_742[2]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[2]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_742[3]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[3]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_742[4]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[4]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_742[5]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[5]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_742[6]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[6]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_742[7]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[7]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_742[8]), 
            .SP(n6380), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[8]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ SM_Scale_Mult__i0 (.D(n1_adj_1086), 
            .SP(n6258), .CK(Main_Clock), .SR(o_Mult_Ready_N_783), .Q(\SM_Scale_Mult[0] ));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam SM_Scale_Mult__i0.REGSET = "RESET";
    defparam SM_Scale_Mult__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Comb_Muted (.D(SM_Scale_Mult[1]), 
            .SP(n6121), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Muted));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Comb_Muted.REGSET = "RESET";
    defparam o_Comb_Muted.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ o_Mult_Ready (.D(n9832), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Mult_Ready));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    FA2 add_12_add_5_9 (.A0(GND_net), .B0(Comb_Counter[7]), .C0(GND_net), 
        .D0(n8788), .CI0(n8788), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12038), .CI1(n12038), .CO0(n12038), .S0(n47[7]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_9.INIT0 = "0xc33c";
    defparam add_12_add_5_9.INIT1 = "0xc33c";
    FA2 add_12_add_5_7 (.A0(GND_net), .B0(Comb_Counter[5]), .C0(GND_net), 
        .D0(n8786), .CI0(n8786), .A1(GND_net), .B1(Comb_Counter[6]), 
        .C1(GND_net), .D1(n12035), .CI1(n12035), .CO0(n12035), .CO1(n8788), 
        .S0(n47[5]), .S1(n47[6]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_7.INIT0 = "0xc33c";
    defparam add_12_add_5_7.INIT1 = "0xc33c";
    FA2 add_12_add_5_5 (.A0(GND_net), .B0(Comb_Counter[3]), .C0(GND_net), 
        .D0(n8784), .CI0(n8784), .A1(GND_net), .B1(Comb_Counter[4]), 
        .C1(GND_net), .D1(n12032), .CI1(n12032), .CO0(n12032), .CO1(n8786), 
        .S0(n47[3]), .S1(n47[4]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_5.INIT0 = "0xc33c";
    defparam add_12_add_5_5.INIT1 = "0xc33c";
    FA2 add_12_add_5_3 (.A0(GND_net), .B0(Comb_Counter[1]), .C0(GND_net), 
        .D0(n8782), .CI0(n8782), .A1(GND_net), .B1(Comb_Counter[2]), 
        .C1(GND_net), .D1(n12029), .CI1(n12029), .CO0(n12029), .CO1(n8784), 
        .S0(n47[1]), .S1(n47[2]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_3.INIT0 = "0xc33c";
    defparam add_12_add_5_3.INIT1 = "0xc33c";
    FA2 add_12_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Comb_Counter[0]), .C1(VCC_net), .D1(n11915), .CI1(n11915), 
        .CO0(n11915), .CO1(n8782), .S1(n47[0]));   /* synthesis lineinfo="@9(58[23],58[42])"*/
    defparam add_12_add_5_1.INIT0 = "0xc33c";
    defparam add_12_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(Harmonic_Scale[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(Harmonic_Scale[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(Harmonic_Scale[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(Harmonic_Scale[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(47[18],47[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=102, LSE_RLINE=112 *) FD1P3XZ Comb_Counter__i0 (.D(n3994), 
            .SP(n6875), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[0]));   /* synthesis lineinfo="@9(31[9],79[5])"*/
    defparam Comb_Counter__i0.REGSET = "RESET";
    defparam Comb_Counter__i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output \Receive_Byte[3] , output \Receive_Byte[2] , output \Receive_Byte[1] , 
            output \Receive_Byte[0] , input i_ADC_Clock_c, input reset_n_c, 
            input Main_Clock, input i_ADC_CS, output n6299, output n6588, 
            output \ADC_Data[4][7] , output \ADC_Data[4][6] , output \ADC_Data[4][5] , 
            output \ADC_Data[4][4] , output \ADC_Data[4][3] , output \ADC_Data[4][2] , 
            output \ADC_Data[4][1] , output \ADC_Data[4][0] , output [15:0]\ADC_Data[3] , 
            output SM_ADC_In, output CS_Stable, output n7720, input i_ADC_Data_c, 
            output \ADC_Data[2][8] , output \ADC_Data[2][7] , output \ADC_Data[2][6] , 
            output \ADC_Data[2][5] , output \ADC_Data[2][4] , output \ADC_Data[2][3] , 
            output \ADC_Data[2][2] , output \ADC_Data[2][1] , output \ADC_Data[2][0] , 
            output \ADC_Data[1][8] , output \ADC_Data[1][7] , output \ADC_Data[1][6] , 
            output \ADC_Data[1][5] , output \ADC_Data[1][4] , output \ADC_Data[1][3] , 
            output \ADC_Data[1][2] , output [15:0]\ADC_Data[0] , output \ADC_Data[1][1] , 
            output \ADC_Data[1][0] , input n6753, output ADC_Data_Received, 
            input n6794, input reset_n_N_191);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(30[6],30[18])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(54[7],54[24])"*/
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(20[12],20[23])"*/
    
    wire n8, n12, n5932, n6047, n12_adj_1078, n6016, n12_adj_1079, 
        n6026, n6030, n8_adj_1080, n6048, n10, n6015, n12_adj_1081, 
        n6028, Clock_State, CS_Stable_N_596, CS_State_N_586, n6598, 
        n3663;
    wire [2:0]n17;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(34[12],34[24])"*/
    
    wire n6737, n12_adj_1082, n7597, n6024;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire i_ADC_CS_c, n9, n6031;
    wire [3:0]n377;
    
    wire n9550, n11, n9549, Data_State, n5924, n6056, n6055, n6054, 
        n6053, n6004, n6052, n6032, n8_adj_1083, n6038, n6037, 
        n6036, n6035, n6034, n5928, n6050, n6049, n6003, n6046, 
        n6023, o_Data_Received_N_577;
    wire [3:0]n370;
    
    wire n5927, n2, n6044, n12_adj_1084, n7, n6025, n6043, CS_State, 
        n3659, n3661, n9895, n6022, n6674, n6042, n6041, n12_adj_1085, 
        n6020, n6040, n5998, n5923, n5925, n6018, n1, n2963, 
        n7552, n5926, n6011, n6010, n10265, n10229, n6009, n6014, 
        n6006, n6002, n5999, n6007, n6008, n4663, n6013, n6021, 
        n6000, n6017, n6001, GND_net, VCC_net;
    
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8106_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12), .D(n5932), .Z(n6047));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8106_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7993_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1078), .D(n5932), .Z(n6016));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i7993_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8070_2_lut (.A(n12_adj_1079), .B(n6026), 
            .Z(n6030));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8070_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8109_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1080), .C(n12), .D(n5932), .Z(n6048));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8109_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B))" *) LUT4 equal_820_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_820_i10_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7996_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1080), .C(n12_adj_1078), .D(n5932), .Z(n6015));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i7996_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B)))" *) LUT4 i8043_2_lut (.A(n12_adj_1081), .B(n6026), 
            .Z(n6028));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8043_2_lut.INIT = "0x1111";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_596), .D(CS_State_N_586), 
            .Z(n6598));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfff6";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1361_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n3663));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i1361_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n377[1]), 
            .SP(n6299), .CK(Clock_Stable), .SR(n6588), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i7960_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1082), .C(n7597), .D(Receive_Bit[0]), .Z(n6024));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i7960_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_789_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1082));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_789_i12_2_lut_3_lut_4_lut.INIT = "0xfffd";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_824_i12_2_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1078));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_824_i12_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_809_i9_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n9));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_809_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B)))" *) LUT4 i8097_2_lut (.A(n12), .B(n6026), 
            .Z(n6031));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8097_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n377[2]), 
            .SP(n6299), .CK(Clock_Stable), .SR(n6588), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n377[3]), 
            .SP(n6299), .CK(Clock_Stable), .SR(n6588), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n5924), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i6277_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i6277_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6284_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i6284_3_lut.INIT = "0x6a6a";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8067_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n10), .D(n6026), .Z(n9550));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8067_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8040_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n6026), .D(n11), .Z(n9549));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8040_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 equal_816_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_816_i12_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n6056), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n6055), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n6054), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n6053), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n6004), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n6052), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n6032), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i64  (.D(Data_State), 
            .SP(n5928), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i64 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i64 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8061_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1081), .C(n8_adj_1083), .D(Receive_Bit[0]), .Z(n6038));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8061_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8058_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1081), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6037));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8058_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8055_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1081), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6036));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8055_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8052_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1081), .C(n8), .D(Receive_Bit[0]), .Z(n6035));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8052_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8046_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1081), .C(n7597), .D(Receive_Bit[0]), .Z(n6034));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8046_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i63  (.D(Data_State), 
            .SP(n6050), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i63 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i63 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i62  (.D(Data_State), 
            .SP(n6049), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i62 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i62 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i61  (.D(Data_State), 
            .SP(n6048), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i61 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i61 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i60  (.D(Data_State), 
            .SP(n6047), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i60 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i60 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n6003), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n6046), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n6031), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1019_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n377[2]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1019_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7966_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1082), .C(n8), .D(Receive_Bit[0]), .Z(n6023));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i7966_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1026_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n377[3]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1026_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_577));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n5927), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i990_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n370[2]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i990_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n6044), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i997_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n370[3]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i997_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n3663), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12_adj_1084));   /* synthesis lineinfo="@2(94[12],94[44])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i2_3_lut_4_lut_adj_453 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Byte[3]), 
            .Z(n7));   /* synthesis lineinfo="@2(94[12],94[44])"*/
    defparam i2_3_lut_4_lut_adj_453.INIT = "0xfffb";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i8012_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1082), .C(n7597), .D(Receive_Bit[0]), .Z(n6025));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8012_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A+!(B))" *) LUT4 i5392_2_lut (.A(n7), .B(o_Data_Received_N_577), 
            .Z(n7720));
    defparam i5392_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n6043), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8091_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1079), .C(n8_adj_1083), .D(Receive_Bit[0]), .Z(n6044));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8091_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n3661), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_454 (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5932), .Z(n6026));
    defparam i1_2_lut_3_lut_4_lut_adj_454.INIT = "0xff7f";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1357_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n3659));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1357_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(A+(B))" *) LUT4 equal_788_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_788_i11_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n3659), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n9895), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i983_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n370[1]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i983_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n6042), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8088_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1079), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6043));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8088_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5932));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1359_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n3661));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1359_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7969_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1080), .C(n12_adj_1082), .D(n5932), .Z(n6022));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i7969_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i8163_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_577), .Z(n6674));
    defparam i8163_4_lut.INIT = "0x4505";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n6041), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 equal_809_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8_adj_1083));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_809_i8_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n5998), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8082_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1079), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6042));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8082_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 equal_788_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1085));
    defparam equal_788_i12_2_lut_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8079_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1079), .C(n8), .D(Receive_Bit[0]), .Z(n6041));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8079_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7979_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1083), .C(n12_adj_1082), .D(n5932), .Z(n6020));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i7979_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8073_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1079), .C(n7597), .D(Receive_Bit[0]), .Z(n6040));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8073_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i8168_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_577), .Z(n2));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8168_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 equal_781_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1079));
    defparam equal_781_i12_2_lut_3_lut_4_lut.INIT = "0xf7ff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n6040), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n6030), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n9550), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5923), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_853__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6737), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_853__i1.REGSET = "RESET";
    defparam Count_Stable_853__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_853__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6737), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_853__i2.REGSET = "RESET";
    defparam Count_Stable_853__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n6038), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i7982_2_lut_3_lut_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1082), .Z(n5925));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i7982_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8112_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1080), .C(n12), .D(n5932), .Z(n6049));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8112_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="((B)+!A)" *) LUT4 equal_790_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8_adj_1080));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_790_i8_2_lut.INIT = "0xdddd";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i7984_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n7597), .C(n12_adj_1078), .D(n5932), .Z(n6018));
    defparam i7984_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(A))" *) LUT4 i5479_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i5479_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 i879_1_lut (.A(CS_Stable), .Z(n2963));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i879_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B)))" *) LUT4 i8022_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n7552));
    defparam i8022_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8143_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1083), .C(n12_adj_1084), .D(n5932), .Z(n6056));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8143_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n6037), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n6036), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8037_2_lut_3_lut_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1085), .Z(n5926));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8037_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8034_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1085), .C(n8_adj_1083), .D(Receive_Bit[0]), .Z(n6011));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8034_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8028_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1085), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6010));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8028_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B))" *) LUT4 equal_785_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_785_i8_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B)))" *) LUT4 i8157_2_lut (.A(n10265), .B(reset_n_c), 
            .Z(n10229));
    defparam i8157_2_lut.INIT = "0x7777";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8025_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1085), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6009));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8025_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_455 (.A(reset_n_c), 
            .B(n10265), .Z(n9895));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1_2_lut_adj_455.INIT = "0x2222";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7999_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1080), .C(n12_adj_1078), .D(n5932), .Z(n6014));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i7999_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i7436_4_lut (.A(n6598), .B(Count_Stable[1]), 
            .C(Count_Stable[2]), .D(Count_Stable[0]), .Z(n10265));
    defparam i7436_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8064_2_lut_3_lut_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1081), .Z(n5923));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8064_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n6035), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8018_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1085), .C(n8), .D(Receive_Bit[0]), .Z(n6006));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8018_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n6002), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n6034), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n6028), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n9549), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5926), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n6011), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n6010), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n6009), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n2963), .CK(Clock_Stable), .SR(n7552), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n6006), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5999), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1012_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n377[1]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1012_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n6025), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n6007), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut (.A(o_Data_Received_N_577), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n6299));
    defparam i1_3_lut.INIT = "0x2323";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8010_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1085), .C(n7597), .D(Receive_Bit[0]), .Z(n6007));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8010_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8094_2_lut_3_lut_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1079), .Z(n5927));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8094_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8118_2_lut_3_lut_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12), .Z(n5928));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8118_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n6008), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i4259_3_lut (.A(n6299), .B(n7), 
            .C(SM_ADC_In), .Z(n6588));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i4259_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8146_2_lut_3_lut_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1084), .Z(n5924));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8146_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ o_Data_Received (.D(n6753), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n4663), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n6013), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n6794), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i8007_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1085), .C(n7597), .D(Receive_Bit[0]), .Z(n6008));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8007_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n6014), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n6015), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n370[1]), 
            .SP(n2963), .CK(Clock_Stable), .SR(n6674), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n370[2]), 
            .SP(n2963), .CK(Clock_Stable), .SR(n6674), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n370[3]), 
            .SP(n2963), .CK(Clock_Stable), .SR(n6674), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n10229), .CK(Main_Clock), .SR(reset_n_N_191), .Q(CS_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n6016), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8100_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n7597), .C(n12), .D(n5932), .Z(n6046));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8100_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B))" *) LUT4 i5269_2_lut (.A(Receive_Bit[1]), .B(Receive_Bit[2]), 
            .Z(n7597));
    defparam i5269_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7972_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1080), .C(n12_adj_1082), .D(n5932), .Z(n6021));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i7972_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n6000), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8140_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1084), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6055));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8140_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n6017), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n6018), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5925), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8121_2_lut (.A(n12_adj_1084), .B(n6026), 
            .Z(n6032));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8121_2_lut.INIT = "0x1111";
    (* lut_function="(!(A))" *) LUT4 i6275_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i6275_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n6020), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n6021), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n6022), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7987_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n7597), .C(n12_adj_1078), .D(n5932), .Z(n6017));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i7987_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n6023), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n6001), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i8137_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1084), .C(n8_adj_1080), .D(Receive_Bit[0]), .Z(n6054));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8137_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=55, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n6024), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8131_2_lut_4_lut (.A(n8), 
            .B(n5932), .C(Receive_Bit[0]), .D(n12_adj_1084), .Z(n6004));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8131_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8103_2_lut_4_lut (.A(n8), 
            .B(n5932), .C(Receive_Bit[0]), .D(n12), .Z(n6003));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8103_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A (B))" *) LUT4 i4407_2_lut (.A(reset_n_c), .B(n6598), 
            .Z(n6737));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4407_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8076_2_lut_4_lut (.A(n8), 
            .B(n5932), .C(Receive_Bit[0]), .D(n12_adj_1079), .Z(n5998));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8076_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8049_2_lut_4_lut (.A(n8), 
            .B(n5932), .C(Receive_Bit[0]), .D(n12_adj_1081), .Z(n6002));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8049_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i8005_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1078), .Z(n4663));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8005_4_lut.INIT = "0x0313";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8015_2_lut_4_lut (.A(n8), 
            .B(n5932), .C(Receive_Bit[0]), .D(n12_adj_1085), .Z(n5999));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8015_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i7990_2_lut_4_lut (.A(n8), 
            .B(n5932), .C(Receive_Bit[0]), .D(n12_adj_1078), .Z(n6000));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i7990_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i7963_2_lut_4_lut (.A(n8), 
            .B(n5932), .C(Receive_Bit[0]), .D(n12_adj_1082), .Z(n6001));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i7963_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_586));   /* synthesis lineinfo="@2(54[8],54[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_596));   /* synthesis lineinfo="@2(51[8],51[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8134_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1084), .C(n8), .D(Receive_Bit[0]), .Z(n6053));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8134_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i8128_2_lut_3_lut_4_lut (.A(n5932), 
            .B(n12_adj_1084), .C(n7597), .D(Receive_Bit[0]), .Z(n6052));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i8128_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8115_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1083), .C(n12), .D(n5932), .Z(n6050));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8115_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8002_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1083), .C(n12_adj_1078), .D(n5932), .Z(n6013));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i8002_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 equal_787_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1081));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_787_i12_2_lut_3_lut_4_lut.INIT = "0xfdff";
    FD1P3XZ Count_Stable_853__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6737), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_853__i0.REGSET = "RESET";
    defparam Count_Stable_853__i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule
