#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  6 20:08:25 2018
# Process ID: 160668
# Current directory: C:/Users/Sofs/Documents/Projeto/streamtest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent154612 C:\Users\Sofs\Documents\Projeto\streamtest\streamtest.xpr
# Log file: C:/Users/Sofs/Documents/Projeto/streamtest/vivado.log
# Journal file: C:/Users/Sofs/Documents/Projeto/streamtest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {2122 409} [get_bd_intf_ports led_16bit]
open_run synth_1 -name synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {6 1953 271} [get_bd_cells axi_gpio_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_gpio_1/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
regenerate_bd_layout -routing
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
set_property name switch_16bits [get_bd_intf_ports gpio_rtl_0]
set_property name axi_gpio_sw [get_bd_cells axi_gpio_1]
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100MHz]]
place_ports clk_100MHz E3
set_property IOSTANDARD LVCMOS33 [get_ports [list {switch_16bits_tri_io[31]} {switch_16bits_tri_io[30]} {switch_16bits_tri_io[29]} {switch_16bits_tri_io[28]} {switch_16bits_tri_io[27]} {switch_16bits_tri_io[26]} {switch_16bits_tri_io[25]} {switch_16bits_tri_io[24]} {switch_16bits_tri_io[23]} {switch_16bits_tri_io[22]} {switch_16bits_tri_io[21]} {switch_16bits_tri_io[20]} {switch_16bits_tri_io[19]} {switch_16bits_tri_io[18]} {switch_16bits_tri_io[17]} {switch_16bits_tri_io[16]} {switch_16bits_tri_io[15]} {switch_16bits_tri_io[14]} {switch_16bits_tri_io[13]} {switch_16bits_tri_io[12]} {switch_16bits_tri_io[11]} {switch_16bits_tri_io[10]} {switch_16bits_tri_io[9]} {switch_16bits_tri_io[8]} {switch_16bits_tri_io[7]} {switch_16bits_tri_io[6]} {switch_16bits_tri_io[5]} {switch_16bits_tri_io[4]} {switch_16bits_tri_io[3]} {switch_16bits_tri_io[2]} {switch_16bits_tri_io[1]} {switch_16bits_tri_io[0]}]]
set_property package_pin "" [get_ports [list  {switch_16bits_tri_io[31]}]]
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16}] [get_bd_cells axi_gpio_sw]
endgroup
save_bd_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100MHz]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {switch_16bits_tri_io[15]} {switch_16bits_tri_io[14]} {switch_16bits_tri_io[13]} {switch_16bits_tri_io[12]} {switch_16bits_tri_io[11]} {switch_16bits_tri_io[10]} {switch_16bits_tri_io[9]} {switch_16bits_tri_io[8]} {switch_16bits_tri_io[7]} {switch_16bits_tri_io[6]} {switch_16bits_tri_io[5]} {switch_16bits_tri_io[4]} {switch_16bits_tri_io[3]} {switch_16bits_tri_io[2]} {switch_16bits_tri_io[1]} {switch_16bits_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led_16bit_tri_io[15]} {led_16bit_tri_io[14]} {led_16bit_tri_io[13]} {led_16bit_tri_io[12]} {led_16bit_tri_io[11]} {led_16bit_tri_io[10]} {led_16bit_tri_io[9]} {led_16bit_tri_io[8]} {led_16bit_tri_io[7]} {led_16bit_tri_io[6]} {led_16bit_tri_io[5]} {led_16bit_tri_io[4]} {led_16bit_tri_io[3]} {led_16bit_tri_io[2]} {led_16bit_tri_io[1]} {led_16bit_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
place_ports clk_100MHz E3
place_ports {switch_16bits_tri_io[0]} U9
place_ports {switch_16bits_tri_io[1]} U8
place_ports {switch_16bits_tri_io[2]} R7
place_ports {switch_16bits_tri_io[3]} R6
place_ports {switch_16bits_tri_io[4]} R5
place_ports {switch_16bits_tri_io[5]} V7
place_ports {switch_16bits_tri_io[6]} V6
place_ports {switch_16bits_tri_io[7]} V5
place_ports {switch_16bits_tri_io[8]} U4
place_ports {switch_16bits_tri_io[9]} V2
place_ports {switch_16bits_tri_io[10]} U2
place_ports {switch_16bits_tri_io[11]} T3
place_ports {switch_16bits_tri_io[12]} T1
set_property package_pin "" [get_ports [list  {switch_16bits_tri_io[14]}]]
place_ports {switch_16bits_tri_io[13]} R3
place_ports {switch_16bits_tri_io[14]} P3
place_ports {switch_16bits_tri_io[15]} P4
place_ports {led_16bit_tri_io[0]} T8
place_ports {led_16bit_tri_io[1]} V9
place_ports {led_16bit_tri_io[2]} R8
place_ports {led_16bit_tri_io[3]} T6
place_ports {led_16bit_tri_io[4]} T5
place_ports {led_16bit_tri_io[5]} T4
place_ports {led_16bit_tri_io[6]} U7
place_ports {led_16bit_tri_io[7]} U6
place_ports {led_16bit_tri_io[8]} V4
place_ports {led_16bit_tri_io[9]} U3
place_ports {led_16bit_tri_io[10]} V1
place_ports {led_16bit_tri_io[11]} R1
place_ports {led_16bit_tri_io[12]} P5
place_ports {led_16bit_tri_io[13]} U1
place_ports {led_16bit_tri_io[14]} R2
place_ports {led_16bit_tri_io[15]} P2
set_property package_pin "" [get_ports [list  reset]]
place_ports reset C12
place_ports uart_rtl_0_rxd C4
place_ports uart_rtl_0_txd D4
save_constraints
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100MHz]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {switch_16bits_tri_io[15]} {switch_16bits_tri_io[14]} {switch_16bits_tri_io[13]} {switch_16bits_tri_io[12]} {switch_16bits_tri_io[11]} {switch_16bits_tri_io[10]} {switch_16bits_tri_io[9]} {switch_16bits_tri_io[8]} {switch_16bits_tri_io[7]} {switch_16bits_tri_io[6]} {switch_16bits_tri_io[5]} {switch_16bits_tri_io[4]} {switch_16bits_tri_io[3]} {switch_16bits_tri_io[2]} {switch_16bits_tri_io[1]} {switch_16bits_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led_16bit_tri_io[15]} {led_16bit_tri_io[14]} {led_16bit_tri_io[13]} {led_16bit_tri_io[12]} {led_16bit_tri_io[11]} {led_16bit_tri_io[10]} {led_16bit_tri_io[9]} {led_16bit_tri_io[8]} {led_16bit_tri_io[7]} {led_16bit_tri_io[6]} {led_16bit_tri_io[5]} {led_16bit_tri_io[4]} {led_16bit_tri_io[3]} {led_16bit_tri_io[2]} {led_16bit_tri_io[1]} {led_16bit_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
save_constraints
place_ports uart_rtl_0_rxd C4
place_ports uart_rtl_0_txd D4
place_ports reset C12
place_ports reset E16
place_ports reset C12
place_ports {led_16bit_tri_io[15]} P2
place_ports {led_16bit_tri_io[14]} R2
place_ports {led_16bit_tri_io[13]} U1
place_ports {led_16bit_tri_io[12]} P5
place_ports {led_16bit_tri_io[11]} R1
place_ports {led_16bit_tri_io[10]} V1
place_ports {led_16bit_tri_io[9]} U3
place_ports {led_16bit_tri_io[8]} V4
place_ports {led_16bit_tri_io[7]} U6
place_ports {led_16bit_tri_io[6]} U7
place_ports {led_16bit_tri_io[5]} T4
place_ports {led_16bit_tri_io[4]} T5
place_ports {led_16bit_tri_io[3]} T6
place_ports {led_16bit_tri_io[2]} R8
place_ports {led_16bit_tri_io[1]} V9
place_ports {led_16bit_tri_io[0]} T8
place_ports {switch_16bits_tri_io[15]} P4
place_ports {switch_16bits_tri_io[14]} P3
place_ports {switch_16bits_tri_io[13]} R3
place_ports {switch_16bits_tri_io[12]} T1
place_ports {switch_16bits_tri_io[11]} T3
place_ports {switch_16bits_tri_io[10]} U2
place_ports {switch_16bits_tri_io[9]} V2
place_ports {switch_16bits_tri_io[8]} U4
place_ports {switch_16bits_tri_io[7]} V5
place_ports {switch_16bits_tri_io[6]} V6
place_ports {switch_16bits_tri_io[5]} V7
place_ports {switch_16bits_tri_io[4]} R5
place_ports {switch_16bits_tri_io[3]} R6
place_ports {switch_16bits_tri_io[2]} R7
place_ports {switch_16bits_tri_io[1]} U8
place_ports {switch_16bits_tri_io[0]} U9
place_ports clk_100MHz E3
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
file copy -force C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0/Clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_sw/S_AXI]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
place_ports reset E16
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {6 1923 349} [get_bd_cells axi_gpio_0]
set_property location {6 1929 78} [get_bd_cells axi_gpio_led]
set_property location {6 1953 209} [get_bd_cells axi_gpio_sw]
set_property name axi_gpio_disp_seg [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {6 1933 471} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_push_but [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {6 1899 603} [get_bd_cells axi_gpio_0]
set_property location {6.5 2126 426} [get_bd_cells axi_gpio_0]
set_property location {6 1900 581} [get_bd_cells axi_gpio_push_but]
set_property location {6 1889 453} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_disp_an [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_push_but]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_0
endgroup
set_property location {1 107 561} [get_bd_cells fit_timer_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
set_property location {2 383 456} [get_bd_cells xlconcat_0]
set_property location {1.5 187 449} [get_bd_cells fit_timer_0]
undo
set_property location {1.5 174 474} [get_bd_cells fit_timer_0]
set_property location {2 151 262} [get_bd_cells clk_wiz_0]
undo
undo
undo
undo
set_property location {1 -1 264} [get_bd_cells clk_wiz_0]
startgroup
set_property location {1.5 86 257} [get_bd_cells xlconcat_0]
set_property location {2 86 257} [get_bd_cells clk_wiz_0]
endgroup
undo
set_property location {1.5 236 460} [get_bd_cells fit_timer_0]
undo
undo
startgroup
set_property location {1.5 160 268} [get_bd_cells clk_wiz_0]
endgroup
undo
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
set_property location {2 429 444} [get_bd_cells fit_timer_0]
set_property location {1.5 198 265} [get_bd_cells clk_wiz_0]
set_property location {0.5 -146 257} [get_bd_cells clk_wiz_0]
set_property location {1.5 118 254} [get_bd_cells clk_wiz_0]
set_property location {1 76 247} [get_bd_cells clk_wiz_0]
set_property location {1.5 348 439} [get_bd_cells fit_timer_0]
set_property location {3 617 454} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins axi_gpio_push_but/ip2intc_irpt]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins fit_timer_0/Interrupt]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_disp_seg/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_disp_seg/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_push_but/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_push_but/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_disp_an/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_disp_an/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins fit_timer_0/Clk]
endgroup
regenerate_bd_layout -routing
save_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells microblaze_0_axi_periph]
endgroup
save_bd_design
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_rtl_0_tri_io[31]} {gpio_rtl_0_tri_io[30]} {gpio_rtl_0_tri_io[29]} {gpio_rtl_0_tri_io[28]} {gpio_rtl_0_tri_io[27]} {gpio_rtl_0_tri_io[26]} {gpio_rtl_0_tri_io[25]} {gpio_rtl_0_tri_io[24]} {gpio_rtl_0_tri_io[23]} {gpio_rtl_0_tri_io[22]} {gpio_rtl_0_tri_io[21]} {gpio_rtl_0_tri_io[20]} {gpio_rtl_0_tri_io[19]} {gpio_rtl_0_tri_io[18]} {gpio_rtl_0_tri_io[17]} {gpio_rtl_0_tri_io[16]} {gpio_rtl_0_tri_io[15]} {gpio_rtl_0_tri_io[14]} {gpio_rtl_0_tri_io[13]} {gpio_rtl_0_tri_io[12]} {gpio_rtl_0_tri_io[11]} {gpio_rtl_0_tri_io[10]} {gpio_rtl_0_tri_io[9]} {gpio_rtl_0_tri_io[8]} {gpio_rtl_0_tri_io[7]} {gpio_rtl_0_tri_io[6]} {gpio_rtl_0_tri_io[5]} {gpio_rtl_0_tri_io[4]} {gpio_rtl_0_tri_io[3]} {gpio_rtl_0_tri_io[2]} {gpio_rtl_0_tri_io[1]} {gpio_rtl_0_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_rtl_1_tri_io[31]} {gpio_rtl_1_tri_io[30]} {gpio_rtl_1_tri_io[29]} {gpio_rtl_1_tri_io[28]} {gpio_rtl_1_tri_io[27]} {gpio_rtl_1_tri_io[26]} {gpio_rtl_1_tri_io[25]} {gpio_rtl_1_tri_io[24]} {gpio_rtl_1_tri_io[23]} {gpio_rtl_1_tri_io[22]} {gpio_rtl_1_tri_io[21]} {gpio_rtl_1_tri_io[20]} {gpio_rtl_1_tri_io[19]} {gpio_rtl_1_tri_io[18]} {gpio_rtl_1_tri_io[17]} {gpio_rtl_1_tri_io[16]} {gpio_rtl_1_tri_io[15]} {gpio_rtl_1_tri_io[14]} {gpio_rtl_1_tri_io[13]} {gpio_rtl_1_tri_io[12]} {gpio_rtl_1_tri_io[11]} {gpio_rtl_1_tri_io[10]} {gpio_rtl_1_tri_io[9]} {gpio_rtl_1_tri_io[8]} {gpio_rtl_1_tri_io[7]} {gpio_rtl_1_tri_io[6]} {gpio_rtl_1_tri_io[5]} {gpio_rtl_1_tri_io[4]} {gpio_rtl_1_tri_io[3]} {gpio_rtl_1_tri_io[2]} {gpio_rtl_1_tri_io[1]} {gpio_rtl_1_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_rtl_2_tri_io[31]} {gpio_rtl_2_tri_io[30]} {gpio_rtl_2_tri_io[29]} {gpio_rtl_2_tri_io[28]} {gpio_rtl_2_tri_io[27]} {gpio_rtl_2_tri_io[26]} {gpio_rtl_2_tri_io[25]} {gpio_rtl_2_tri_io[24]} {gpio_rtl_2_tri_io[23]} {gpio_rtl_2_tri_io[22]} {gpio_rtl_2_tri_io[21]} {gpio_rtl_2_tri_io[20]} {gpio_rtl_2_tri_io[19]} {gpio_rtl_2_tri_io[18]} {gpio_rtl_2_tri_io[17]} {gpio_rtl_2_tri_io[16]} {gpio_rtl_2_tri_io[15]} {gpio_rtl_2_tri_io[14]} {gpio_rtl_2_tri_io[13]} {gpio_rtl_2_tri_io[12]} {gpio_rtl_2_tri_io[11]} {gpio_rtl_2_tri_io[10]} {gpio_rtl_2_tri_io[9]} {gpio_rtl_2_tri_io[8]} {gpio_rtl_2_tri_io[7]} {gpio_rtl_2_tri_io[6]} {gpio_rtl_2_tri_io[5]} {gpio_rtl_2_tri_io[4]} {gpio_rtl_2_tri_io[3]} {gpio_rtl_2_tri_io[2]} {gpio_rtl_2_tri_io[1]} {gpio_rtl_2_tri_io[0]}]]
save_constraints
close_design
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
set_property name dual_seven_seg_led_disp [get_bd_intf_ports gpio_rtl_0]
set_property name seven_seg_led_an [get_bd_intf_ports gpio_rtl_2]
set_property name push_buttons_5bits [get_bd_intf_ports gpio_rtl_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_push_but]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {7}] [get_bd_cells axi_gpio_disp_an]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_disp_seg]
endgroup
save_bd_design
reset_run design_1_axi_gpio_0_2_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seven_seg_led_an_tri_io[6]} {seven_seg_led_an_tri_io[5]} {seven_seg_led_an_tri_io[4]} {seven_seg_led_an_tri_io[3]} {seven_seg_led_an_tri_io[2]} {seven_seg_led_an_tri_io[1]} {seven_seg_led_an_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {push_buttons_5bits_tri_io[4]} {push_buttons_5bits_tri_io[3]} {push_buttons_5bits_tri_io[2]} {push_buttons_5bits_tri_io[1]} {push_buttons_5bits_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dual_seven_seg_led_disp_tri_io[7]} {dual_seven_seg_led_disp_tri_io[6]} {dual_seven_seg_led_disp_tri_io[5]} {dual_seven_seg_led_disp_tri_io[4]} {dual_seven_seg_led_disp_tri_io[3]} {dual_seven_seg_led_disp_tri_io[2]} {dual_seven_seg_led_disp_tri_io[1]} {dual_seven_seg_led_disp_tri_io[0]}]]
place_ports {seven_seg_led_an_tri_io[0]} N6
place_ports {seven_seg_led_an_tri_io[1]} M6
place_ports {seven_seg_led_an_tri_io[2]} M3
place_ports {push_buttons_5bits_tri_io[0]} V10
place_ports {push_buttons_5bits_tri_io[1]} R10
place_ports {push_buttons_5bits_tri_io[2]} T16
place_ports {push_buttons_5bits_tri_io[3]} F15
place_ports {push_buttons_5bits_tri_io[4]} E16
place_ports {dual_seven_seg_led_disp_tri_io[0]} L3
place_ports {dual_seven_seg_led_disp_tri_io[1]} N1
place_ports {dual_seven_seg_led_disp_tri_io[2]} L5
place_ports {dual_seven_seg_led_disp_tri_io[3]} L4
place_ports {dual_seven_seg_led_disp_tri_io[4]} K3
place_ports {dual_seven_seg_led_disp_tri_io[5]} M2
place_ports {dual_seven_seg_led_disp_tri_io[6]} L6
place_ports {dual_seven_seg_led_disp_tri_io[7]} M4
save_constraints
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_disp_an]
endgroup
make_wrapper -files [get_files C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_axi_gpio_0_3_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports {seven_seg_led_an_tri_io[3]} N5
place_ports {seven_seg_led_an_tri_io[4]} N2
place_ports {seven_seg_led_an_tri_io[5]} N4
place_ports {seven_seg_led_an_tri_io[6]} L1
place_ports {seven_seg_led_an_tri_io[7]} M1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seven_seg_led_an_tri_io[7]}]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
file copy -force C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
startgroup
set_property package_pin "" [get_ports [list  reset]]
place_ports {push_buttons_5bits_tri_io[4]} C12
endgroup
place_ports reset E16
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk -hwspec C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.sdk/design_1_wrapper.hdf
