

================================================================
== Vitis HLS Report for 'monProduct_512_Pipeline_MON_PRODUCT_MOD'
================================================================
* Date:           Wed Aug  2 01:53:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shav-rsa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MON_PRODUCT_MOD  |      512|      512|         1|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opA_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %opA"   --->   Operation 6 'read' 'opA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_Result_s"   --->   Operation 7 'read' 'p_Result_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%opB_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %opB"   --->   Operation 8 'read' 'opB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %i_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i513 0, i513 %p_Val2_s"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i10 %i_2" [./sha256.hpp:85]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln85 = icmp_eq  i10 %i, i10 512" [./sha256.hpp:85]   --->   Operation 14 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.72ns)   --->   "%i_12 = add i10 %i, i10 1" [./sha256.hpp:85]   --->   Operation 16 'add' 'i_12' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.body.split, void %for.end.exitStub" [./sha256.hpp:85]   --->   Operation 17 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i513 %p_Val2_s"   --->   Operation 18 'load' 'p_Val2_load_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%s_V_4_cast = zext i513 %p_Val2_load_1"   --->   Operation 19 'zext' 's_V_4_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_2_cast = zext i10 %i" [./sha256.hpp:85]   --->   Operation 20 'zext' 'i_2_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %opB_read, i32 %i_2_cast"   --->   Operation 22 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_3 = and i1 %p_Result_2, i1 %p_Result_read"   --->   Operation 23 'and' 'ret_V_3' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%trunc_ln1545 = trunc i513 %p_Val2_load_1"   --->   Operation 24 'trunc' 'trunc_ln1545' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_4 = xor i1 %trunc_ln1545, i1 %ret_V_3"   --->   Operation 25 'xor' 'ret_V_4' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%addA_V = select i1 %p_Result_2, i512 %opA_read, i512 0" [./sha256.hpp:88]   --->   Operation 26 'select' 'addA_V' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln232 = zext i512 %addA_V"   --->   Operation 27 'zext' 'zext_ln232' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln1541 = select i1 %ret_V_4, i513 7088021856551958929501352968787714533582346991421508609526112846477345315936939591169267906367902883502005512977912417779748841611582289497208430568288093, i513 0"   --->   Operation 28 'select' 'select_ln1541' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (3.31ns) (out node of the LUT)   --->   "%ret_V = add i513 %select_ln1541, i513 %zext_ln232"   --->   Operation 29 'add' 'ret_V' <Predicate = (!icmp_ln85)> <Delay = 3.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i513 %ret_V"   --->   Operation 30 'zext' 'zext_ln886' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.31ns)   --->   "%s_V = add i514 %s_V_4_cast, i514 %zext_ln886"   --->   Operation 31 'add' 's_V' <Predicate = (!icmp_ln85)> <Delay = 3.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i513 @_ssdm_op_PartSelect.i513.i514.i32.i32, i514 %s_V, i32 1, i32 513" [./sha256.hpp:85]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln85 = store i10 %i_12, i10 %i_2" [./sha256.hpp:85]   --->   Operation 33 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln85 = store i513 %trunc_ln, i513 %p_Val2_s" [./sha256.hpp:85]   --->   Operation 34 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.body" [./sha256.hpp:85]   --->   Operation 35 'br' 'br_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_load = load i513 %p_Val2_s"   --->   Operation 36 'load' 'p_Val2_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i513P0A, i513 %s_V_2_out, i513 %p_Val2_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ opB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Result_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ opA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s         (alloca           ) [ 011]
i_2              (alloca           ) [ 011]
opA_read         (read             ) [ 011]
p_Result_read    (read             ) [ 011]
opB_read         (read             ) [ 011]
store_ln0        (store            ) [ 000]
store_ln0        (store            ) [ 000]
br_ln0           (br               ) [ 000]
i                (load             ) [ 000]
specpipeline_ln0 (specpipeline     ) [ 000]
icmp_ln85        (icmp             ) [ 011]
empty            (speclooptripcount) [ 000]
i_12             (add              ) [ 000]
br_ln85          (br               ) [ 000]
p_Val2_load_1    (load             ) [ 000]
s_V_4_cast       (zext             ) [ 000]
i_2_cast         (zext             ) [ 000]
specloopname_ln0 (specloopname     ) [ 000]
p_Result_2       (bitselect        ) [ 000]
ret_V_3          (and              ) [ 000]
trunc_ln1545     (trunc            ) [ 000]
ret_V_4          (xor              ) [ 000]
addA_V           (select           ) [ 000]
zext_ln232       (zext             ) [ 000]
select_ln1541    (select           ) [ 000]
ret_V            (add              ) [ 000]
zext_ln886       (zext             ) [ 000]
s_V              (add              ) [ 000]
trunc_ln         (partselect       ) [ 000]
store_ln85       (store            ) [ 000]
store_ln85       (store            ) [ 000]
br_ln85          (br               ) [ 000]
p_Val2_load      (load             ) [ 000]
write_ln0        (write            ) [ 000]
ret_ln0          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="opB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opB"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_Result_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="opA">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opA"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_V_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i512.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i513.i514.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i513P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_Val2_s_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="opA_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="512" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opA_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Result_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="opB_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="512" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="0"/>
<pin id="73" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opB_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="513" slack="0"/>
<pin id="79" dir="0" index="2" bw="513" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="10" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="513" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="1"/>
<pin id="95" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln85_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_12_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_load_1_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="513" slack="1"/>
<pin id="110" dir="1" index="1" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="s_V_4_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="513" slack="0"/>
<pin id="113" dir="1" index="1" bw="514" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="s_V_4_cast/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_2_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_Result_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="512" slack="1"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ret_V_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="1"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln1545_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="513" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1545/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ret_V_4_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="addA_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="512" slack="1"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addA_V/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln232_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="512" slack="0"/>
<pin id="150" dir="1" index="1" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln1541_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="513" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1541/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ret_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="513" slack="0"/>
<pin id="162" dir="0" index="1" bw="512" slack="0"/>
<pin id="163" dir="1" index="2" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln886_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="513" slack="0"/>
<pin id="168" dir="1" index="1" bw="514" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="s_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="513" slack="0"/>
<pin id="172" dir="0" index="1" bw="513" slack="0"/>
<pin id="173" dir="1" index="2" bw="514" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="513" slack="0"/>
<pin id="178" dir="0" index="1" bw="514" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="11" slack="0"/>
<pin id="181" dir="1" index="4" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln85_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="1"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln85_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="513" slack="0"/>
<pin id="193" dir="0" index="1" bw="513" slack="1"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Val2_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="513" slack="1"/>
<pin id="198" dir="1" index="1" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_Val2_s_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="513" slack="0"/>
<pin id="202" dir="1" index="1" bw="513" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="opA_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="512" slack="1"/>
<pin id="217" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="opA_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_Result_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="opB_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="512" slack="1"/>
<pin id="227" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="opB_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="93" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="108" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="126" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="119" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="135" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="111" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="102" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="176" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="203"><net_src comp="50" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="54" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="218"><net_src comp="58" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="223"><net_src comp="64" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="228"><net_src comp="70" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V_2_out | {2 }
 - Input state : 
	Port: monProduct<512>_Pipeline_MON_PRODUCT_MOD : opB | {1 }
	Port: monProduct<512>_Pipeline_MON_PRODUCT_MOD : p_Result_s | {1 }
	Port: monProduct<512>_Pipeline_MON_PRODUCT_MOD : opA | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln85 : 1
		i_12 : 1
		br_ln85 : 2
		s_V_4_cast : 1
		i_2_cast : 1
		p_Result_2 : 2
		ret_V_3 : 3
		trunc_ln1545 : 1
		ret_V_4 : 3
		addA_V : 3
		zext_ln232 : 4
		select_ln1541 : 3
		ret_V : 4
		zext_ln886 : 5
		s_V : 6
		trunc_ln : 7
		store_ln85 : 2
		store_ln85 : 8
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        i_12_fu_102       |    0    |    17   |
|    add   |       ret_V_fu_160       |    0    |   513   |
|          |        s_V_fu_170        |    0    |   513   |
|----------|--------------------------|---------|---------|
|  select  |       addA_V_fu_141      |    0    |   428   |
|          |   select_ln1541_fu_152   |    0    |   429   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln85_fu_96     |    0    |    11   |
|----------|--------------------------|---------|---------|
|    and   |      ret_V_3_fu_126      |    0    |    2    |
|----------|--------------------------|---------|---------|
|    xor   |      ret_V_4_fu_135      |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |    opA_read_read_fu_58   |    0    |    0    |
|   read   | p_Result_read_read_fu_64 |    0    |    0    |
|          |    opB_read_read_fu_70   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln0_write_fu_76  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     s_V_4_cast_fu_111    |    0    |    0    |
|   zext   |      i_2_cast_fu_115     |    0    |    0    |
|          |     zext_ln232_fu_148    |    0    |    0    |
|          |     zext_ln886_fu_166    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|     p_Result_2_fu_119    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln1545_fu_131   |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      trunc_ln_fu_176     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   1915  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_2_reg_208     |   10   |
|   opA_read_reg_215  |   512  |
|   opB_read_reg_225  |   512  |
|p_Result_read_reg_220|    1   |
|   p_Val2_s_reg_200  |   513  |
+---------------------+--------+
|        Total        |  1548  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1915  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1548  |    -   |
+-----------+--------+--------+
|   Total   |  1548  |  1915  |
+-----------+--------+--------+
