Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Xtemp/matrix_multiplier/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to D:/Xtemp/matrix_multiplier/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc2vp30-7-ff896

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top_module.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Xtemp/matrix_multiplier/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/mux.vhd" in Library work.
Architecture behavioral of Entity addr_logic is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/debouncer.vhd" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/control_logic.vhd" in Library work.
Architecture behavioral of Entity control_logic is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/MACC.vhd" in Library work.
Architecture behavioral of Entity macc is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/ROM_A.vhd" in Library work.
Architecture rom_a_a of Entity rom_a is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/ROM_B.vhd" in Library work.
Architecture rom_b_a of Entity rom_b is up to date.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/RAM_module.vhd" in Library work.
Entity <ram_module> compiled.
Entity <ram_module> (Architecture <ram_module_a>) compiled.
Compiling vhdl file "D:/Xtemp/matrix_multiplier/top_module.vhd" in Library work.
Architecture behavioral of Entity top_module is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_module> in library <work> (architecture <behavioral>) with generics.
	H = 3
	M = 4
	N = 5

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_logic> in library <work> (architecture <behavioral>) with generics.
	H = 3
	M = 4
	N = 5

Analyzing hierarchy for entity <MACC> in library <work> (architecture <behavioral>) with generics.
	M = 4

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addr_logic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>) with generics.
	L = 4

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>) with generics.
	L = 3

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>) with generics.
	L = 5


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <top_module> in library <work> (Architecture <behavioral>).
	H = 3
	M = 4
	N = 5
WARNING:Xst:2211 - "D:/Xtemp/matrix_multiplier/top_module.vhd" line 148: Instantiating black box module <ROM_A>.
WARNING:Xst:2211 - "D:/Xtemp/matrix_multiplier/top_module.vhd" line 153: Instantiating black box module <ROM_B>.
WARNING:Xst:2211 - "D:/Xtemp/matrix_multiplier/top_module.vhd" line 159: Instantiating black box module <RAM_module>.
Entity <top_module> analyzed. Unit <top_module> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <behavioral>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing generic Entity <control_logic> in library <work> (Architecture <behavioral>).
	H = 3
	M = 4
	N = 5
Entity <control_logic> analyzed. Unit <control_logic> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <addr_logic> in library <work> (Architecture <behavioral>).
Entity <addr_logic> analyzed. Unit <addr_logic> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <behavioral>).
	L = 4
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <behavioral>).
	L = 3
Entity <counter.2> analyzed. Unit <counter.2> generated.

Analyzing generic Entity <counter.3> in library <work> (Architecture <behavioral>).
	L = 5
Entity <counter.3> analyzed. Unit <counter.3> generated.

Analyzing generic Entity <MACC> in library <work> (Architecture <behavioral>).
	M = 4
Entity <MACC> analyzed. Unit <MACC> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "D:/Xtemp/matrix_multiplier/debouncer.vhd".
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <MACC>.
    Related source file is "D:/Xtemp/matrix_multiplier/MACC.vhd".
    Found 13-bit up accumulator for signal <acc_value>.
    Found 5x5-bit multiplier for signal <mlt_value>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 Multiplier(s).
Unit <MACC> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "D:/Xtemp/matrix_multiplier/FSM.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | hold                                           |
    | Power Up State     | hold                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.


Synthesizing Unit <addr_logic>.
    Related source file is "D:/Xtemp/matrix_multiplier/mux.vhd".
    Found 6-bit adder for signal <ROM_A_addr>.
    Found 6-bit adder for signal <ROM_B_addr>.
    Found 6-bit adder for signal <RAM_addr>.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <addr_logic> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is "D:/Xtemp/matrix_multiplier/counter.vhd".
    Found 3-bit up counter for signal <current_value>.
    Found 4-bit comparator greatequal for signal <current_value$cmp_ge0000> created at line 32.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <counter_1> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "D:/Xtemp/matrix_multiplier/counter.vhd".
    Found 3-bit up counter for signal <current_value>.
    Found 4-bit comparator greatequal for signal <current_value$cmp_ge0000> created at line 32.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <counter_2> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is "D:/Xtemp/matrix_multiplier/counter.vhd".
    Found 3-bit up counter for signal <current_value>.
    Found 4-bit comparator greatequal for signal <current_value$cmp_ge0000> created at line 32.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <counter_3> synthesized.


Synthesizing Unit <control_logic>.
    Related source file is "D:/Xtemp/matrix_multiplier/control_logic.vhd".
    Found 4-bit comparator greatequal for signal <coe_done_sig$cmp_ge0000> created at line 162.
    Found 4-bit comparator greatequal for signal <line_done_sig$cmp_ge0000> created at line 163.
    Found 7-bit comparator greatequal for signal <mat_done_sig$cmp_ge0000> created at line 164.
    Found 6-bit register for signal <reg_out>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <control_logic> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "D:/Xtemp/matrix_multiplier/top_module.vhd".
WARNING:Xst:646 - Signal <RAM_out<16:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 3
# Counters                                             : 3
 3-bit up counter                                      : 3
# Accumulators                                         : 1
 13-bit up accumulator                                 : 1
# Registers                                            : 7
 1-bit register                                        : 6
 6-bit register                                        : 1
# Comparators                                          : 6
 4-bit comparator greatequal                           : 5
 7-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_control_logic/Inst_FSM/current_state/FSM> on signal <current_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 hold  | 00
 calc  | 10
 store | 11
 final | 01
-------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <ROM_A.ngc>.
Reading core <ROM_B.ngc>.
Reading core <RAM_module.ngc>.
Loading core <ROM_A> for timing and area information for instance <Inst_ROM_A>.
Loading core <ROM_B> for timing and area information for instance <Inst_ROM_B>.
Loading core <RAM_module> for timing and area information for instance <Inst_RAM>.

Synthesizing (advanced) Unit <MACC>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mlt_value by adding 1 register level(s).
Unit <MACC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 6-bit adder                                           : 3
# Counters                                             : 3
 3-bit up counter                                      : 3
# Accumulators                                         : 1
 13-bit up accumulator                                 : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 6
 4-bit comparator greatequal                           : 5
 7-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.
FlipFlop Inst_control_logic/Inst_counter_0/current_value_2 has been replicated 1 time(s)
FlipFlop Inst_control_logic/Inst_counter_1/current_value_0 has been replicated 1 time(s)
FlipFlop Inst_control_logic/Inst_counter_1/current_value_1 has been replicated 1 time(s)
FlipFlop Inst_control_logic/Inst_counter_1/current_value_2 has been replicated 1 time(s)
FlipFlop Inst_control_logic/Inst_counter_2/current_value_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 137
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 20
#      LUT3                        : 7
#      LUT4                        : 48
#      MUXCY                       : 12
#      MUXF5                       : 22
#      MUXF6                       : 10
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 41
#      FD                          : 4
#      FDR                         : 3
#      FDRE                        : 33
#      FDRS                        : 1
# RAMS                             : 9
#      RAM64X1S                    : 1
#      RAM64X2S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                       81  out of  13696     0%  
 Number of Slice Flip Flops:             41  out of  27392     0%  
 Number of 4 input LUTs:                146  out of  27392     0%  
    Number used as logic:                78
    Number used as RAMs:                 68
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    556     3%  
 Number of MULT18X18s:                    1  out of    136     0%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 6.529ns (Maximum Frequency: 153.152MHz)
   Minimum input arrival time before clock: 1.746ns
   Maximum output required time after clock: 5.344ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.529ns (frequency: 153.152MHz)
  Total number of paths / destination ports: 17481 / 188
-------------------------------------------------------------------------
Delay:               6.529ns (Levels of Logic = 10)
  Source:            Inst_control_logic/Inst_counter_0/current_value_0 (FF)
  Destination:       Inst_MACC/acc_value_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_control_logic/Inst_counter_0/current_value_0 to Inst_MACC/acc_value_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            44   0.370   0.824  Inst_control_logic/Inst_counter_0/current_value_0 (Inst_control_logic/Inst_counter_0/current_value_0)
     begin scope: 'Inst_ROM_A'
     LUT4:I0->O            1   0.275   0.000  BU55 (N67)
     MUXF5:I0->O           1   0.303   0.000  BU57 (N65)
     MUXF6:I0->O          14   0.288   0.552  BU61 (SPO<4>)
     end scope: 'Inst_ROM_A'
     MULT18X18:A4->P9      4   1.808   0.511  Inst_MACC/Mmult_mlt_value (Inst_MACC/mlt_value<9>)
     LUT2:I1->O            1   0.275   0.000  Inst_MACC/Maccum_acc_value_lut<9> (Inst_MACC/Maccum_acc_value_lut<9>)
     MUXCY:S->O            1   0.334   0.000  Inst_MACC/Maccum_acc_value_cy<9> (Inst_MACC/Maccum_acc_value_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  Inst_MACC/Maccum_acc_value_cy<10> (Inst_MACC/Maccum_acc_value_cy<10>)
     MUXCY:CI->O           0   0.036   0.000  Inst_MACC/Maccum_acc_value_cy<11> (Inst_MACC/Maccum_acc_value_cy<11>)
     XORCY:CI->O           1   0.708   0.000  Inst_MACC/Maccum_acc_value_xor<12> (Result<12>)
     FDRE:D                    0.208          Inst_MACC/acc_value_12
    ----------------------------------------
    Total                      6.529ns (4.642ns logic, 1.887ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.746ns (Levels of Logic = 1)
  Source:            nxt (PAD)
  Destination:       Inst_debouncer_nxt/Q0 (FF)
  Destination Clock: clk rising

  Data Path: nxt to Inst_debouncer_nxt/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  nxt_IBUF (nxt_IBUF)
     FDR:R                     0.536          Inst_debouncer_nxt/Q0
    ----------------------------------------
    Total                      1.746ns (1.414ns logic, 0.331ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 107 / 16
-------------------------------------------------------------------------
Offset:              5.344ns (Levels of Logic = 3)
  Source:            Inst_control_logic/reg_out_1 (FF)
  Destination:       leds<14> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_control_logic/reg_out_1 to leds<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           138   0.370   0.822  Inst_control_logic/reg_out_1 (Inst_control_logic/reg_out_1)
     begin scope: 'Inst_RAM'
     RAM64X2S:A1->O0       1   1.229   0.332  BU7 (SPO<0>)
     end scope: 'Inst_RAM'
     OBUF:I->O                 2.592          leds_0_OBUF (leds<0>)
    ----------------------------------------
    Total                      5.344ns (4.191ns logic, 1.153ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.58 secs
 
--> 

Total memory usage is 195148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

