#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-0QV9UDN

# Thu Dec 17 21:51:46 2020

#Implementation: A


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":13:7:13:18|Top entity is set to TestVideoTop.
@W: CD643 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":6:27:6:27|Ignoring use clause - pmi_components not found ...
@W: CD645 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":7:8:7:15|Ignoring undefined library pmi_work
VHDL syntax check successful!
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":13:7:13:18|Synthesizing work.testvideotop.rtl.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startupddr3 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startupddr2 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startupsdr of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startuppcs of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port ce1us of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port ce1ms of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port ce7 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD280 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":69:10:69:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port full of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port empty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\TestVideoTop.vhd":69:10:69:17|Synthesizing work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_fifo_work_testvideotop_rtl_0 .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":6:7:6:12|Synthesizing work.dvi410.rtl.
@W: CD272 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":153:19:153:37|Comparison (=) of different length arrays is always false!
@W: CD638 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":103:7:103:13|Signal sync_vp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":103:16:103:22|Signal sync_hp is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dv i410Request.vhd":6:7:6:19|Synthesizing work.dvi410request.rtl.
Post processing for work.dvi410request.rtl
Running optimization stage 1 on Dvi410Request .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd":6:7:6:18|Synthesizing work.dvi410timing.rtl.
Post processing for work.dvi410timing.rtl
Running optimization stage 1 on Dvi410Timing .......
@W: CL271 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd":25:2:25:3|Pruning unused bits 15 to 6 of bound_sr_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd":25:2:25:3|Sharing sequential element fifo_rd. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Sync.vhd":6:7:6:16|Synthesizing work.dvi410sync.rtl.
Post processing for work.dvi410sync.rtl
Running optimization stage 1 on Dvi410Sync .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Cnt.vhd":6:7:6:15|Synthesizing work.dvi410cnt.rtl.
Post processing for work.dvi410cnt.rtl
Running optimization stage 1 on Dvi410Cnt .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Conf.vhd":6:7:6:16|Synthesizing work.dvi410conf.rtl.
Post processing for work.dvi410conf.rtl
Running optimization stage 1 on Dvi410Conf .......
Post processing for work.dvi410.rtl
Running optimization stage 1 on Dvi410 .......
@W: CL240 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":24:8:24:16|Signal PinTfpClk is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":9:7:9:23|Synthesizing work.i2cmastercommands.rtl.
@W: CD280 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":51:10:51:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":194:0:194:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":194:0:194:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":51:10:51:17|Synthesizing work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box.
Post processing for work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box
Running optimization stage 1 on pmi_fifo_work_testvideotop_rtl_1 .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2CMasterDevice.vhd":6:7:6:21|Synthesizing work.i2cmasterdevice.rtl.
Post processing for work.i2cmasterdevice.rtl
Running optimization stage 1 on I2cMasterDevice .......
Post processing for work.i2cmastercommands.rtl
Running optimization stage 1 on I2cMasterCommands .......
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Register bit DeviceIdR(0) is always 1.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Register bit DeviceIdW(0) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(2) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(3) is always 0.
@W: CL279 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bits 3 to 2 of CmdState(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Pruning register bit 0 of DeviceIdR(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Pruning register bit 0 of DeviceIdW(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd":33:7:33:11|Synthesizing work.forth.rtl.
@W: CD280 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd":85:10:85:19|Unbound component pmi_ram_dq mapped to black box
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd":85:10:85:19|Synthesizing work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_ram_dq_work_testvideotop_rtl_0 .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd":6:7:6:10|Synthesizing work.uart.rtl.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\Tx.vhd":59:7:59:8|Synthesizing work.tx.behavioral.
Post processing for work.tx.behavioral
Running optimization stage 1 on Tx .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\Rx.vhd":64:7:64:8|Synthesizing work.rx.behavioral.
Post processing for work.rx.behavioral
Running optimization stage 1 on Rx .......
Post processing for work.uart.rtl
Running optimization stage 1 on uart .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":29:7:29:10|Synthesizing work.ep32.behavioral.
Post processing for work.ep32.behavioral
Running optimization stage 1 on ep32 .......
@W: CL271 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Pruning unused bits 31 to 30 of i_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.forth.rtl
Running optimization stage 1 on Forth .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\SeqBlk1204.vhd":60:7:60:12|Synthesizing work.seqblk.behavioral.
Post processing for work.seqblk.behavioral
Running optimization stage 1 on SeqBlk .......
@W: CL177 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\SeqBlk1204.vhd":236:2:236:3|Sharing sequential element StartupDDR3. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\IpxLpc\Pll125to100x50.vhd":14:7:14:20|Synthesizing work.pll125to100x50.structure.
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\ecp3.vhd":1967:10:1967:16|Synthesizing work.ehxpllf.syn_black_box.
Post processing for work.ehxpllf.syn_black_box
Running optimization stage 1 on EHXPLLF .......
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\ecp3.vhd":1368:10:1368:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
Running optimization stage 1 on VLO .......
Post processing for work.pll125to100x50.structure
Running optimization stage 1 on Pll125to100x50 .......
Post processing for work.testvideotop.rtl
Running optimization stage 1 on TestVideoTop .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on EHXPLLF .......
Running optimization stage 2 on Pll125to100x50 .......
Running optimization stage 2 on SeqBlk .......
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(6) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(7) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(8) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(9) is always 0.
@W: CL279 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Pruning register bits 9 to 6 of CntUs(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ep32 .......
@N: CL134 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Found RAM s_stack, depth=32, width=33
@N: CL134 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Found RAM r_stack, depth=32, width=33
Running optimization stage 2 on Rx .......
Running optimization stage 2 on Tx .......
Running optimization stage 2 on uart .......
@W: CL246 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd":13:4:13:9|Input port bits 31 to 8 of data_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd":10:4:10:9|Input read_i is unused.
Running optimization stage 2 on pmi_ram_dq_work_testvideotop_rtl_0 .......
Running optimization stage 2 on Forth .......
Running optimization stage 2 on I2cMasterDevice .......
@N: CL201 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2CMasterDevice.vhd":47:0:47:1|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pmi_fifo_work_testvideotop_rtl_1 .......
Running optimization stage 2 on I2cMasterCommands .......
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 3 of CmdStateD(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdStateD(2) is always 0.
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 2 of CmdStateD(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":152:0:152:1|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL247 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\I2cMasterCommands.vhd":19:4:19:11|Input port bit 0 of deviceid(7 downto 0) is unused 
Running optimization stage 2 on Dvi410Conf .......
@W: CL246 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Conf.vhd":11:1:11:3|Input port bits 15 to 12 of dat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on Dvi410Cnt .......
@N: CL135 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\VHDL\Dvi410\Dvi410Cnt.vhd":24:2:24:3|Found sequential shift srst2 with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on Dvi410Sync .......
Running optimization stage 2 on Dvi410Timing .......
Running optimization stage 2 on Dvi410Request .......
Running optimization stage 2 on Dvi410 .......
Running optimization stage 2 on pmi_fifo_work_testvideotop_rtl_0 .......
Running optimization stage 2 on TestVideoTop .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 98MB peak: 121MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime

Process completed successfully.
# Thu Dec 17 21:51:55 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Dec 17 21:51:55 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Thu Dec 17 21:51:55 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Database state : C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\synwork\|A
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Dec 17 21:51:57 2020

###########################################################]
Premap Report

# Thu Dec 17 21:51:57 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\Ext10GenDvi_A_scck.rpt 
Printing clock  summary report in "C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\Ext10GenDvi_A_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing sequential instance uMaster.DeviceIdW[7:1] because it is equivalent to instance uMaster.DeviceIdR[7:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":133:2:133:3|Removing sequential instance Ce7 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":167:0:167:1|Removing sequential instance Ce1ms (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":198:2:198:3|Removing sequential instance StartupPCS[1:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":214:2:214:3|Removing sequential instance StartupSDR (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":225:2:225:3|Removing sequential instance StartupDDR2_1 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":132:0:132:1|Removing sequential instance Done (in view: work.I2cMasterCommands(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":133:2:133:3|Removing sequential instance Cnt7[11:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":167:0:167:1|Removing sequential instance CntMs[9:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":149:0:149:1|Removing sequential instance CntUs[5:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":149:0:149:1|Removing sequential instance Ce (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine State[0:10] (in view: work.I2cMasterDevice(rtl))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine State[0:9] (in view: work.I2cMasterCommands(rtl))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
syn_allowed_resources : blockrams=240  set on top level netlist TestVideoTop

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock        Clock                   Clock
Level     Clock                                   Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                  200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                        
0 -       Pll125to100x50|CLKOK_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     712  
                                                                                                                        
0 -       Pll125to100x50|CLKOP_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     225  
========================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                            Clock Pin          Non-clock Pin     Non-clock Pin         
Clock                                   Load      Pin                               Seq Example        Seq Example       Comb Example          
-----------------------------------------------------------------------------------------------------------------------------------------------
System                                  0         -                                 -                  -                 -                     
                                                                                                                                               
Pll125to100x50|CLKOK_inferred_clock     712       uPll.PLLInst_0.CLKOK(EHXPLLF)     RdLen[7:0].C       -                 uForth.m_clk.I[0](inv)
                                                                                                                                               
Pll125to100x50|CLKOP_inferred_clock     225       uPll.PLLInst_0.CLKOP(EHXPLLF)     DviDat[23:0].C     -                 -                     
===============================================================================================================================================

@W: MT529 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dvi410cnt.vhd":24:2:24:3|Found inferred clock Pll125to100x50|CLKOP_inferred_clock which controls 225 sequential elements including uDvi.U_gen_cnt.srst2_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":97:2:97:3|Found inferred clock Pll125to100x50|CLKOK_inferred_clock which controls 712 sequential elements including uSeq.lCnt32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 873 clock pin(s) of sequential element(s)
0 instances converted, 873 sequential instances remain driven by gated/generated clocks

====================================================== Gated/Generated Clocks ======================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance     Explanation            
------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       uPll.PLLInst_0.CLKOP     EHXPLLF                225                    DatR[7:0]           Black box on clock path
@KP:ckid0_3       uPll.PLLInst_0.CLKOK     EHXPLLF                648                    Timer[31:0]         Black box on clock path
====================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 62MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 17 21:51:59 2020

###########################################################]
Map & Optimize Report

# Thu Dec 17 21:51:59 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.tload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.spush_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.spopp_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.rload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.reset_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.aload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

@N: MO231 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":97:2:97:3|Found counter in view:work.TestVideoTop(rtl) instance uSeq.lCnt32[31:0] 
@N: MF135 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|RAM sync\.r_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MF135 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|RAM sync\.s_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MO231 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) instance r[32:0] 
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[6] because it is equivalent to instance uMaster.DeviceIdR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[5] because it is equivalent to instance uMaster.DeviceIdR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[7] because it is equivalent to instance uMaster.DeviceIdR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[3] because it is equivalent to instance uMaster.DeviceIdR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[2] because it is equivalent to instance uMaster.DeviceIdR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":183:58:183:72|Found 8 by 8 bit equality operator ('==') pLowLevelFSM\.un73_state (in view: work.I2cMasterCommands(rtl))
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing sequential instance DeviceIdR[1] (in view: work.I2cMasterCommands(rtl)) because it does not drive other instances.
@N: MF179 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dvi410cnt.vhd":37:10:37:21|Found 12 by 12 bit equality operator ('==') gen_cnt_vh\.un12_cnth (in view: work.Dvi410Cnt(rtl))
@N: MF179 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dv i410request.vhd":40:7:40:19|Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.cnt_v (in view: work.Dvi410Request(rtl))
@N: MF179 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dv i410request.vhd":55:7:55:18|Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.un2_cnt_v (in view: work.Dvi410Request(rtl))
@N: MF179 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dv i410request.vhd":60:7:60:18|Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.un3_cnt_v (in view: work.Dvi410Request(rtl))
@N: MF794 |RAM sync\.r_stack[32:0] required 32 registers during mapping 
@N: MF794 |RAM sync\.s_stack[32:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 155MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 183MB peak: 183MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 186MB)

@N: FA113 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":193:8:193:9|Pipelining module un1_FCnt_2[7:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":257:2:257:3|Pushed in register DatB[7:0].
@N: MF169 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":257:2:257:3|Pushed in register DviDat[23:0].
@N: FA113 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":193:8:193:9|Pipelining module un1_DatB_2[7:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":257:2:257:3|Pushed in register DatG[7:0].
@N: MF169 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":257:2:257:3|Pushed in register DviDat[23:0].
@N: FA113 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":456:2:456:3|Pipelining module un1_sp1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Pushed in register sp1[4:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 170MB peak: 186MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 170MB peak: 186MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 169MB peak: 186MB)

@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\forth.vhd":156:2:156:3|Removing sequential instance uForth.ItVec (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":241:2:241:3|Removing sequential instance uForth.cpu1.intset (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Removing sequential instance uForth.cpu1.inten (in view: work.TestVideoTop(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 167MB peak: 186MB)

@N: FX1019 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dvi410cnt.vhd":24:2:24:3|Adding ASYNC_REG property on synchronizing instance uDvi.U_gen_cnt.srst0 (in view: work.TestVideoTop(rtl)).

Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 190MB peak: 244MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:24s		   -12.22ns		1926 /       946
   2		0h:00m:25s		   -12.22ns		1934 /       946
   3		0h:00m:25s		   -12.10ns		1934 /       946
@N: FX1019 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dvi410cnt.vhd":24:2:24:3|Adding ASYNC_REG property on synchronizing instance uDvi.U_gen_cnt.srst0 (in view: work.TestVideoTop(rtl)).
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\seqblk1204.vhd":187:2:187:3|Replicating instance uSeq.lSRst (in view: work.TestVideoTop(rtl)) with 442 loads 1 time to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[1] (in view: work.TestVideoTop(rtl)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[0] (in view: work.TestVideoTop(rtl)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:00m:28s		   -10.37ns		1951 /       950
   5		0h:00m:28s		    -9.48ns		1954 /       950
   6		0h:00m:28s		    -9.57ns		1959 /       950
   7		0h:00m:28s		    -9.01ns		1960 /       950
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dvi410conf.vhd":153:2:153:3|Replicating instance uDvi.U_conf.wed (in view: work.TestVideoTop(rtl)) with 117 loads 3 times to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   8		0h:00m:28s		    -9.49ns		1960 /       953
   9		0h:00m:29s		    -9.15ns		1963 /       953

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 190MB peak: 244MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.r_stack[32:0]
@N: FO126 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.s_stack[32:0]
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_31_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_30_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_12_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_11_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_10_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_9_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_8_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_31_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_30_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_12_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_11_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_10_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_9_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_8_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dvi410conf.vhd":200:2:200:3|Boundary register uDvi.U_conf.form_pol_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\dvi410\dvi410conf.vhd":200:2:200:3|Boundary register uDvi.U_conf.form_pol_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmasterdevice.vhd":150:0:150:1|Boundary register uMaster.uDevice.lScl.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\synlog\Ext10GenDvi_A_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.

Finished restoring hierarchy (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 192MB peak: 244MB)


Start Writing Netlists (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 150MB peak: 244MB)

Writing Analyst data base C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 191MB peak: 244MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\GenVideo\Diamond1.4\A\Ext10GenDvi_A.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 196MB peak: 244MB)


Start final timing analysis (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 192MB peak: 244MB)

@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\testvideotop.vhd":226:0:226:9|Blackbox pmi_fifo_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\i2cmastercommands.vhd":194:0:194:9|Blackbox pmi_fifo_work_testvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\vhdl\forth120719\vhdl\forth.vhd":229:0:229:8|Blackbox pmi_ram_dq_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\genvideo\ipxlpc\pll125to100x50.vhd":68:4:68:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock Pll125to100x50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk100.
@W: MT420 |Found inferred clock Pll125to100x50|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk50.


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Dec 17 21:52:34 2020
#


Top view:               TestVideoTop
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -12.007

                                        Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------
Pll125to100x50|CLKOK_inferred_clock     200.0 MHz     58.8 MHz      5.000         17.007        -12.007     inferred     Inferred_clkgroup_1
Pll125to100x50|CLKOP_inferred_clock     200.0 MHz     135.9 MHz     5.000         7.360         -2.360      inferred     Inferred_clkgroup_0
System                                  200.0 MHz     410.8 MHz     5.000         2.434         2.566       system       system_clkgroup    
============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  5.000       2.566    |  No paths    -      |  No paths    -      |  No paths    -    
System                               Pll125to100x50|CLKOK_inferred_clock  |  5.000       -0.204   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  System                               |  5.000       1.361    |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  Pll125to100x50|CLKOP_inferred_clock  |  5.000       -2.360   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  Pll125to100x50|CLKOK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  System                               |  5.000       -7.613   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  Pll125to100x50|CLKOP_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  Pll125to100x50|CLKOK_inferred_clock  |  5.000       -12.007  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pll125to100x50|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                     Arrival            
Instance                     Reference                               Type        Pin     Net              Time        Slack  
                             Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.i[12]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[12]            1.069       -12.007
uForth.cpu1.slot_fast[1]     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot_fast[1]     1.069       -12.007
uForth.cpu1.i[24]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[24]            0.982       -11.920
uForth.cpu1.sp[0]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[0]            1.390       -11.528
uForth.cpu1.sp[2]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[2]            1.386       -11.524
uForth.cpu1.sp[3]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[3]            1.386       -11.524
uForth.cpu1.sp[4]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[4]            2.110       -11.420
uForth.cpu1.slot_fast[0]     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot_fast[0]     1.241       -11.256
uForth.cpu1.slot_1_rep1      Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot_1_rep1      1.193       -11.208
uForth.cpu1.i[0]             Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[0]             1.069       -11.083
=============================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                 Required            
Instance                Reference                               Type        Pin     Net          Time         Slack  
                        Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------
uDvi.U_conf.dat011A     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un25_add     4.954        -12.007
uDvi.U_conf.dat030A     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un59_add     4.954        -12.007
uDvi.U_conf.dat0120     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un29_add     4.954        -12.007
uDvi.U_conf.dat0126     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un35_add     4.954        -12.007
uDvi.U_conf.dat0216     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     D       un45_add     4.954        -12.007
uDvi.U_conf.dat0220     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un49_add     4.954        -12.007
uDvi.U_conf.dat0226     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     D       un51_add     4.954        -12.007
uDvi.U_conf.dat0316     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un63_add     4.954        -12.007
uDvi.U_conf.dat0320     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un67_add     4.954        -12.007
uDvi.U_conf.dat0326     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un69_add     4.954        -12.007
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.007

    Number of logic level(s):                14
    Starting point:                          uForth.cpu1.i[12] / Q
    Ending point:                            uDvi.U_conf.dat0216 / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
uForth.cpu1.i[12]                                      FD1P3IX      Q        Out     1.069     1.069       -         
i[12]                                                  Net          -        -       -         -           2         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     A        In      0.000     1.069       -         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     Z        Out     0.923     1.992       -         
code_3_N_2L1                                           Net          -        -       -         -           1         
uForth.cpu1.code_3[0]                                  ORCALUT4     A        In      0.000     1.992       -         
uForth.cpu1.code_3[0]                                  ORCALUT4     Z        Out     1.240     3.232       -         
N_748                                                  Net          -        -       -         -           11        
uForth.cpu1.code_5[0]                                  ORCALUT4     A        In      0.000     3.232       -         
uForth.cpu1.code_5[0]                                  ORCALUT4     Z        Out     3.242     6.474       -         
code[0]                                                Net          -        -       -         -           146       
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     A        In      0.000     6.474       -         
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     Z        Out     1.221     7.695       -         
addr_sel_1                                             Net          -        -       -         -           8         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     C        In      0.000     7.695       -         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     Z        Out     0.923     8.619       -         
un8_ppwe_N_2L1                                         Net          -        -       -         -           1         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     C        In      0.000     8.619       -         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     Z        Out     1.337     9.956       -         
un8_ppwe                                               Net          -        -       -         -           31        
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     B        In      0.000     9.956       -         
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     Z        Out     0.923     10.880      -         
un1_cpu_data_o_m0_0_a5_0_0[26]                         Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     C        In      0.000     10.880      -         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     Z        Out     0.923     11.803      -         
un1_cpu_data_o_m0_0_0[26]                              Net          -        -       -         -           1         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     A        In      0.000     11.803      -         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     Z        Out     0.923     12.727      -         
un1_cpu_data_o_bm[26]                                  Net          -        -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX        ALUT     In      0.000     12.727      -         
uForth.un1_cpu_data_o[26]                              PFUMX        Z        Out     0.422     13.149      -         
un1_cpu_data_o_m2[26]                                  Net          -        -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     A        In      0.000     13.149      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     Z        Out     0.923     14.072      -         
un59_add_0_a2_0_a2_3_1_0                               Net          -        -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     A        In      0.000     14.072      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     Z        Out     1.250     15.322      -         
un59_add_0_a2_0_a2_3_5                                 Net          -        -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     A        In      0.000     15.322      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     Z        Out     1.236     16.557      -         
N_114                                                  Net          -        -       -         -           10        
uDvi.U_conf.dat0216_RNO                                ORCALUT4     B        In      0.000     16.557      -         
uDvi.U_conf.dat0216_RNO                                ORCALUT4     Z        Out     0.403     16.961      -         
un45_add                                               Net          -        -       -         -           1         
uDvi.U_conf.dat0216                                    FD1S3IX      D        In      0.000     16.961      -         
=====================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.007

    Number of logic level(s):                14
    Starting point:                          uForth.cpu1.slot_fast[1] / Q
    Ending point:                            uDvi.U_conf.dat0216 / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot_fast[1]                               FD1S3IX      Q        Out     1.069     1.069       -         
slot_fast[1]                                           Net          -        -       -         -           2         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     C        In      0.000     1.069       -         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     Z        Out     0.923     1.992       -         
code_3_N_2L1                                           Net          -        -       -         -           1         
uForth.cpu1.code_3[0]                                  ORCALUT4     A        In      0.000     1.992       -         
uForth.cpu1.code_3[0]                                  ORCALUT4     Z        Out     1.240     3.232       -         
N_748                                                  Net          -        -       -         -           11        
uForth.cpu1.code_5[0]                                  ORCALUT4     A        In      0.000     3.232       -         
uForth.cpu1.code_5[0]                                  ORCALUT4     Z        Out     3.242     6.474       -         
code[0]                                                Net          -        -       -         -           146       
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     A        In      0.000     6.474       -         
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     Z        Out     1.221     7.695       -         
addr_sel_1                                             Net          -        -       -         -           8         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     C        In      0.000     7.695       -         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     Z        Out     0.923     8.619       -         
un8_ppwe_N_2L1                                         Net          -        -       -         -           1         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     C        In      0.000     8.619       -         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     Z        Out     1.337     9.956       -         
un8_ppwe                                               Net          -        -       -         -           31        
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     B        In      0.000     9.956       -         
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     Z        Out     0.923     10.880      -         
un1_cpu_data_o_m0_0_a5_0_0[26]                         Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     C        In      0.000     10.880      -         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     Z        Out     0.923     11.803      -         
un1_cpu_data_o_m0_0_0[26]                              Net          -        -       -         -           1         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     A        In      0.000     11.803      -         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     Z        Out     0.923     12.727      -         
un1_cpu_data_o_bm[26]                                  Net          -        -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX        ALUT     In      0.000     12.727      -         
uForth.un1_cpu_data_o[26]                              PFUMX        Z        Out     0.422     13.149      -         
un1_cpu_data_o_m2[26]                                  Net          -        -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     A        In      0.000     13.149      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     Z        Out     0.923     14.072      -         
un59_add_0_a2_0_a2_3_1_0                               Net          -        -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     A        In      0.000     14.072      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     Z        Out     1.250     15.322      -         
un59_add_0_a2_0_a2_3_5                                 Net          -        -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     A        In      0.000     15.322      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     Z        Out     1.236     16.557      -         
N_114                                                  Net          -        -       -         -           10        
uDvi.U_conf.dat0216_RNO                                ORCALUT4     B        In      0.000     16.557      -         
uDvi.U_conf.dat0216_RNO                                ORCALUT4     Z        Out     0.403     16.961      -         
un45_add                                               Net          -        -       -         -           1         
uDvi.U_conf.dat0216                                    FD1S3IX      D        In      0.000     16.961      -         
=====================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.007

    Number of logic level(s):                14
    Starting point:                          uForth.cpu1.i[12] / Q
    Ending point:                            uDvi.U_conf.dat0316 / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
uForth.cpu1.i[12]                                      FD1P3IX      Q        Out     1.069     1.069       -         
i[12]                                                  Net          -        -       -         -           2         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     A        In      0.000     1.069       -         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     Z        Out     0.923     1.992       -         
code_3_N_2L1                                           Net          -        -       -         -           1         
uForth.cpu1.code_3[0]                                  ORCALUT4     A        In      0.000     1.992       -         
uForth.cpu1.code_3[0]                                  ORCALUT4     Z        Out     1.240     3.232       -         
N_748                                                  Net          -        -       -         -           11        
uForth.cpu1.code_5[0]                                  ORCALUT4     A        In      0.000     3.232       -         
uForth.cpu1.code_5[0]                                  ORCALUT4     Z        Out     3.242     6.474       -         
code[0]                                                Net          -        -       -         -           146       
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     A        In      0.000     6.474       -         
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     Z        Out     1.221     7.695       -         
addr_sel_1                                             Net          -        -       -         -           8         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     C        In      0.000     7.695       -         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     Z        Out     0.923     8.619       -         
un8_ppwe_N_2L1                                         Net          -        -       -         -           1         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     C        In      0.000     8.619       -         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     Z        Out     1.337     9.956       -         
un8_ppwe                                               Net          -        -       -         -           31        
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     B        In      0.000     9.956       -         
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     Z        Out     0.923     10.880      -         
un1_cpu_data_o_m0_0_a5_0_0[26]                         Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     C        In      0.000     10.880      -         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     Z        Out     0.923     11.803      -         
un1_cpu_data_o_m0_0_0[26]                              Net          -        -       -         -           1         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     A        In      0.000     11.803      -         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     Z        Out     0.923     12.727      -         
un1_cpu_data_o_bm[26]                                  Net          -        -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX        ALUT     In      0.000     12.727      -         
uForth.un1_cpu_data_o[26]                              PFUMX        Z        Out     0.422     13.149      -         
un1_cpu_data_o_m2[26]                                  Net          -        -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     A        In      0.000     13.149      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     Z        Out     0.923     14.072      -         
un59_add_0_a2_0_a2_3_1_0                               Net          -        -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     A        In      0.000     14.072      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     Z        Out     1.250     15.322      -         
un59_add_0_a2_0_a2_3_5                                 Net          -        -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     A        In      0.000     15.322      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     Z        Out     1.236     16.557      -         
N_114                                                  Net          -        -       -         -           10        
uDvi.U_conf.gen_conf_add\.un63_add_0_a2_0_a2           ORCALUT4     B        In      0.000     16.557      -         
uDvi.U_conf.gen_conf_add\.un63_add_0_a2_0_a2           ORCALUT4     Z        Out     0.403     16.961      -         
un63_add                                               Net          -        -       -         -           1         
uDvi.U_conf.dat0316                                    FD1S3AX      D        In      0.000     16.961      -         
=====================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.007

    Number of logic level(s):                14
    Starting point:                          uForth.cpu1.i[12] / Q
    Ending point:                            uDvi.U_conf.dat0326 / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
uForth.cpu1.i[12]                                      FD1P3IX      Q        Out     1.069     1.069       -         
i[12]                                                  Net          -        -       -         -           2         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     A        In      0.000     1.069       -         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     Z        Out     0.923     1.992       -         
code_3_N_2L1                                           Net          -        -       -         -           1         
uForth.cpu1.code_3[0]                                  ORCALUT4     A        In      0.000     1.992       -         
uForth.cpu1.code_3[0]                                  ORCALUT4     Z        Out     1.240     3.232       -         
N_748                                                  Net          -        -       -         -           11        
uForth.cpu1.code_5[0]                                  ORCALUT4     A        In      0.000     3.232       -         
uForth.cpu1.code_5[0]                                  ORCALUT4     Z        Out     3.242     6.474       -         
code[0]                                                Net          -        -       -         -           146       
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     A        In      0.000     6.474       -         
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     Z        Out     1.221     7.695       -         
addr_sel_1                                             Net          -        -       -         -           8         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     C        In      0.000     7.695       -         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     Z        Out     0.923     8.619       -         
un8_ppwe_N_2L1                                         Net          -        -       -         -           1         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     C        In      0.000     8.619       -         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     Z        Out     1.337     9.956       -         
un8_ppwe                                               Net          -        -       -         -           31        
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     B        In      0.000     9.956       -         
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     Z        Out     0.923     10.880      -         
un1_cpu_data_o_m0_0_a5_0_0[26]                         Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     C        In      0.000     10.880      -         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     Z        Out     0.923     11.803      -         
un1_cpu_data_o_m0_0_0[26]                              Net          -        -       -         -           1         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     A        In      0.000     11.803      -         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     Z        Out     0.923     12.727      -         
un1_cpu_data_o_bm[26]                                  Net          -        -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX        ALUT     In      0.000     12.727      -         
uForth.un1_cpu_data_o[26]                              PFUMX        Z        Out     0.422     13.149      -         
un1_cpu_data_o_m2[26]                                  Net          -        -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     A        In      0.000     13.149      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     Z        Out     0.923     14.072      -         
un59_add_0_a2_0_a2_3_1_0                               Net          -        -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     A        In      0.000     14.072      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     Z        Out     1.250     15.322      -         
un59_add_0_a2_0_a2_3_5                                 Net          -        -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     A        In      0.000     15.322      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     Z        Out     1.236     16.557      -         
N_114                                                  Net          -        -       -         -           10        
uDvi.U_conf.gen_conf_add\.un69_add_0_a2_0_a2           ORCALUT4     A        In      0.000     16.557      -         
uDvi.U_conf.gen_conf_add\.un69_add_0_a2_0_a2           ORCALUT4     Z        Out     0.403     16.961      -         
un69_add                                               Net          -        -       -         -           1         
uDvi.U_conf.dat0326                                    FD1S3AX      D        In      0.000     16.961      -         
=====================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      16.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.007

    Number of logic level(s):                14
    Starting point:                          uForth.cpu1.i[12] / Q
    Ending point:                            uDvi.U_conf.dat011A / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
uForth.cpu1.i[12]                                      FD1P3IX      Q        Out     1.069     1.069       -         
i[12]                                                  Net          -        -       -         -           2         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     A        In      0.000     1.069       -         
uForth.cpu1.code_3_N_2L1                               ORCALUT4     Z        Out     0.923     1.992       -         
code_3_N_2L1                                           Net          -        -       -         -           1         
uForth.cpu1.code_3[0]                                  ORCALUT4     A        In      0.000     1.992       -         
uForth.cpu1.code_3[0]                                  ORCALUT4     Z        Out     1.240     3.232       -         
N_748                                                  Net          -        -       -         -           11        
uForth.cpu1.code_5[0]                                  ORCALUT4     A        In      0.000     3.232       -         
uForth.cpu1.code_5[0]                                  ORCALUT4     Z        Out     3.242     6.474       -         
code[0]                                                Net          -        -       -         -           146       
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     A        In      0.000     6.474       -         
uForth.cpu1.decode\.addr_sel_1_0dflt                   ORCALUT4     Z        Out     1.221     7.695       -         
addr_sel_1                                             Net          -        -       -         -           8         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     C        In      0.000     7.695       -         
uForth.cpu1.pSetReg\.un8_ppwe_N_2L1                    ORCALUT4     Z        Out     0.923     8.619       -         
un8_ppwe_N_2L1                                         Net          -        -       -         -           1         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     C        In      0.000     8.619       -         
uForth.cpu1.pSetReg\.un8_ppwe                          ORCALUT4     Z        Out     1.337     9.956       -         
un8_ppwe                                               Net          -        -       -         -           31        
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     B        In      0.000     9.956       -         
uForth.un1_cpu_data_o_m0_0_a5_0_0[26]                  ORCALUT4     Z        Out     0.923     10.880      -         
un1_cpu_data_o_m0_0_a5_0_0[26]                         Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     C        In      0.000     10.880      -         
uForth.un1_cpu_data_o_m0_0_0[26]                       ORCALUT4     Z        Out     0.923     11.803      -         
un1_cpu_data_o_m0_0_0[26]                              Net          -        -       -         -           1         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     A        In      0.000     11.803      -         
uForth.un1_cpu_data_o_bm[26]                           ORCALUT4     Z        Out     0.923     12.727      -         
un1_cpu_data_o_bm[26]                                  Net          -        -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX        ALUT     In      0.000     12.727      -         
uForth.un1_cpu_data_o[26]                              PFUMX        Z        Out     0.422     13.149      -         
un1_cpu_data_o_m2[26]                                  Net          -        -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     A        In      0.000     13.149      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4     Z        Out     0.923     14.072      -         
un59_add_0_a2_0_a2_3_1_0                               Net          -        -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     A        In      0.000     14.072      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4     Z        Out     1.250     15.322      -         
un59_add_0_a2_0_a2_3_5                                 Net          -        -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     A        In      0.000     15.322      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4     Z        Out     1.236     16.557      -         
N_114                                                  Net          -        -       -         -           10        
uDvi.U_conf.gen_conf_add\.un25_add_0_a2_3_a2           ORCALUT4     B        In      0.000     16.557      -         
uDvi.U_conf.gen_conf_add\.un25_add_0_a2_3_a2           ORCALUT4     Z        Out     0.403     16.961      -         
un25_add                                               Net          -        -       -         -           1         
uDvi.U_conf.dat011A                                    FD1S3AX      D        In      0.000     16.961      -         
=====================================================================================================================




====================================
Detailed Report for Clock: Pll125to100x50|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                                Arrival           
Instance                   Reference                               Type        Pin     Net         Time        Slack 
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]     Pll125to100x50|CLKOP_inferred_clock     FD1S3JX     Q       cntv[0]     1.193       -2.360
uDvi.U_gen_cnt.cntv[1]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[1]     1.145       -2.262
uDvi.U_gen_cnt.cntv[2]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[2]     1.145       -2.262
uDvi.U_gen_cnt.cnth[0]     Pll125to100x50|CLKOP_inferred_clock     FD1S3AX     Q       cnth[0]     1.241       -2.258
uDvi.U_gen_cnt.cntv[3]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[3]     1.145       -2.212
uDvi.U_gen_cnt.cntv[4]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[4]     1.145       -2.212
uDvi.U_gen_cnt.cnth[1]     Pll125to100x50|CLKOP_inferred_clock     FD1S3AX     Q       cnth[1]     1.193       -2.210
uDvi.U_gen_cnt.cntv[5]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[5]     1.145       -2.162
uDvi.U_gen_cnt.cntv[6]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[6]     1.145       -2.162
uDvi.U_gen_cnt.cnth[2]     Pll125to100x50|CLKOP_inferred_clock     FD1S3AX     Q       cnth[2]     1.193       -2.160
=====================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                            Required           
Instance                    Reference                               Type        Pin     Net                     Time         Slack 
                            Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[11]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_s_11_0_S0      4.915        -2.360
uDvi.U_gen_cnt.cntv[9]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_9_0_S0     4.915        -2.310
uDvi.U_gen_cnt.cntv[10]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_9_0_S1     4.915        -2.310
uDvi.U_gen_cnt.cntv[7]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_7_0_S0     4.915        -2.260
uDvi.U_gen_cnt.cntv[8]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_7_0_S1     4.915        -2.260
uDvi.U_gen_cnt.cntv[5]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_5_0_S0     4.915        -2.210
uDvi.U_gen_cnt.cntv[6]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_5_0_S1     4.915        -2.210
uDvi.U_gen_cnt.cntv[3]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_3_0_S0     4.915        -2.160
uDvi.U_gen_cnt.cntv[4]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_3_0_S1     4.915        -2.160
uDvi.U_gen_cnt.cntv[1]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       un1_cntv_cry_1_0_S0     4.915        -2.110
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.915

    - Propagation time:                      7.276
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.360

    Number of logic level(s):                15
    Starting point:                          uDvi.U_gen_cnt.cntv[0] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[11] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]                            FD1S3JX      Q        Out     1.193     1.193       -         
cntv[0]                                           Net          -        -       -         -           4         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        B1       In      0.000     1.193       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        COUT     Out     1.224     2.417       -         
un16_cnth_cry_0                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        CIN      In      0.000     2.417       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.050     2.467       -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     2.467       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.050     2.517       -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     2.517       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.050     2.567       -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     2.567       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.050     2.617       -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.617       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.050     2.667       -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.667       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     1.149     3.816       -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     3.816       -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.923     4.739       -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     4.739       -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     1.224     5.963       -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     5.963       -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.050     6.013       -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     6.013       -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.050     6.063       -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     6.063       -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.050     6.113       -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     6.113       -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.050     6.163       -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     6.163       -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        COUT     Out     0.050     6.213       -         
un1_cntv_cry_10                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        CIN      In      0.000     6.213       -         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        S0       Out     1.063     7.276       -         
un1_cntv_s_11_0_S0                                Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[11]                           FD1S3IX      D        In      0.000     7.276       -         
================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.915

    - Propagation time:                      7.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.310

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[0] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[9] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]                            FD1S3JX      Q        Out     1.193     1.193       -         
cntv[0]                                           Net          -        -       -         -           4         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        B1       In      0.000     1.193       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        COUT     Out     1.224     2.417       -         
un16_cnth_cry_0                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        CIN      In      0.000     2.417       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.050     2.467       -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     2.467       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.050     2.517       -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     2.517       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.050     2.567       -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     2.567       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.050     2.617       -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.617       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.050     2.667       -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.667       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     1.149     3.816       -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     3.816       -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.923     4.739       -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     4.739       -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     1.224     5.963       -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     5.963       -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.050     6.013       -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     6.013       -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.050     6.063       -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     6.063       -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.050     6.113       -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     6.113       -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.050     6.163       -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     6.163       -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        S0       Out     1.063     7.226       -         
un1_cntv_cry_9_0_S0                               Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[9]                            FD1S3IX      D        In      0.000     7.226       -         
================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.915

    - Propagation time:                      7.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.310

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[0] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[10] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]                            FD1S3JX      Q        Out     1.193     1.193       -         
cntv[0]                                           Net          -        -       -         -           4         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        B1       In      0.000     1.193       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        COUT     Out     1.224     2.417       -         
un16_cnth_cry_0                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        CIN      In      0.000     2.417       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.050     2.467       -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     2.467       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.050     2.517       -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     2.517       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.050     2.567       -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     2.567       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.050     2.617       -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.617       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.050     2.667       -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.667       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     1.149     3.816       -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     3.816       -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.923     4.739       -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     4.739       -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     1.224     5.963       -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     5.963       -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.050     6.013       -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     6.013       -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.050     6.063       -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     6.063       -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.050     6.113       -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     6.113       -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.050     6.163       -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     6.163       -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        S1       Out     1.063     7.226       -         
un1_cntv_cry_9_0_S1                               Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[10]                           FD1S3IX      D        In      0.000     7.226       -         
================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.915

    - Propagation time:                      7.178
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.262

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[1] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[11] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[1]                            FD1S3IX      Q        Out     1.145     1.145       -         
cntv[1]                                           Net          -        -       -         -           3         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        B0       In      0.000     1.145       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     1.224     2.369       -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     2.369       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.050     2.419       -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     2.419       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.050     2.469       -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     2.469       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.050     2.519       -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.519       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.050     2.569       -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.569       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     1.149     3.718       -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     3.718       -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.923     4.641       -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     4.641       -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     1.224     5.865       -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     5.865       -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.050     5.915       -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     5.915       -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.050     5.965       -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     5.965       -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.050     6.015       -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     6.015       -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.050     6.065       -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     6.065       -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        COUT     Out     0.050     6.115       -         
un1_cntv_cry_10                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        CIN      In      0.000     6.115       -         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        S0       Out     1.063     7.178       -         
un1_cntv_s_11_0_S0                                Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[11]                           FD1S3IX      D        In      0.000     7.178       -         
================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.915

    - Propagation time:                      7.178
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.262

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[2] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[11] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[2]                            FD1S3IX      Q        Out     1.145     1.145       -         
cntv[2]                                           Net          -        -       -         -           3         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        B1       In      0.000     1.145       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     1.224     2.369       -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     2.369       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.050     2.419       -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     2.419       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.050     2.469       -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     2.469       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.050     2.519       -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.519       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.050     2.569       -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.569       -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     1.149     3.718       -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     3.718       -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.923     4.641       -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     4.641       -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     1.224     5.865       -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     5.865       -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.050     5.915       -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     5.915       -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.050     5.965       -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     5.965       -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.050     6.015       -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     6.015       -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.050     6.065       -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     6.065       -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        COUT     Out     0.050     6.115       -         
un1_cntv_cry_10                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        CIN      In      0.000     6.115       -         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        S0       Out     1.063     7.178       -         
un1_cntv_s_11_0_S0                                Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[11]                           FD1S3IX      D        In      0.000     7.178       -         
================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                             Arrival           
Instance             Reference     Type                                   Pin       Net                   Time        Slack 
                     Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[26]     memory_data_o[26]     0.000       -0.204
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[29]     memory_data_o[29]     0.000       -0.204
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[31]     memory_data_o[31]     0.000       -0.194
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[28]     memory_data_o[28]     0.000       -0.110
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[17]     memory_data_o[17]     0.000       0.192 
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[1]      I2cDataR[1]           0.000       0.289 
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[5]      I2cDataR[5]           0.000       0.294 
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[1]      memory_data_o[1]      0.000       0.369 
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[5]      memory_data_o[5]      0.000       0.373 
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[23]     memory_data_o[23]     0.000       0.720 
============================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                       Required           
Instance                Reference     Type        Pin     Net          Time         Slack 
                        Clock                                                             
------------------------------------------------------------------------------------------
uDvi.U_conf.dat011A     System        FD1S3AX     D       un25_add     4.954        -0.204
uDvi.U_conf.dat030A     System        FD1S3AX     D       un59_add     4.954        -0.204
uDvi.U_conf.dat0120     System        FD1S3AX     D       un29_add     4.954        -0.204
uDvi.U_conf.dat0126     System        FD1S3AX     D       un35_add     4.954        -0.204
uDvi.U_conf.dat0216     System        FD1S3IX     D       un45_add     4.954        -0.204
uDvi.U_conf.dat0220     System        FD1S3AX     D       un49_add     4.954        -0.204
uDvi.U_conf.dat0226     System        FD1S3IX     D       un51_add     4.954        -0.204
uDvi.U_conf.dat0316     System        FD1S3AX     D       un63_add     4.954        -0.204
uDvi.U_conf.dat0320     System        FD1S3AX     D       un67_add     4.954        -0.204
uDvi.U_conf.dat0326     System        FD1S3AX     D       un69_add     4.954        -0.204
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.204

    Number of logic level(s):                6
    Starting point:                          uForth.uForthMem / Q[26]
    Ending point:                            uDvi.U_conf.dat0216 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                   Type                                   Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem                                       pmi_ram_dq_work_testvideotop_rtl_0     Q[26]     Out     0.000     0.000       -         
memory_data_o[26]                                      Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               A         In      0.000     0.000       -         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               Z         Out     0.923     0.923       -         
un1_cpu_data_o_am[26]                                  Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX                                  BLUT      In      0.000     0.923       -         
uForth.un1_cpu_data_o[26]                              PFUMX                                  Z         Out     0.422     1.345       -         
un1_cpu_data_o_m2[26]                                  Net                                    -         -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               A         In      0.000     1.345       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               Z         Out     0.923     2.269       -         
un59_add_0_a2_0_a2_3_1_0                               Net                                    -         -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               A         In      0.000     2.269       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               Z         Out     1.250     3.519       -         
un59_add_0_a2_0_a2_3_5                                 Net                                    -         -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               A         In      0.000     3.519       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               Z         Out     1.236     4.754       -         
N_114                                                  Net                                    -         -       -         -           10        
uDvi.U_conf.dat0216_RNO                                ORCALUT4                               B         In      0.000     4.754       -         
uDvi.U_conf.dat0216_RNO                                ORCALUT4                               Z         Out     0.403     5.157       -         
un45_add                                               Net                                    -         -       -         -           1         
uDvi.U_conf.dat0216                                    FD1S3IX                                D         In      0.000     5.157       -         
================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.204

    Number of logic level(s):                6
    Starting point:                          uForth.uForthMem / Q[29]
    Ending point:                            uDvi.U_conf.dat0216 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                   Type                                   Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem                                       pmi_ram_dq_work_testvideotop_rtl_0     Q[29]     Out     0.000     0.000       -         
memory_data_o[29]                                      Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_am[29]                           ORCALUT4                               B         In      0.000     0.000       -         
uForth.un1_cpu_data_o_am[29]                           ORCALUT4                               Z         Out     0.923     0.923       -         
un1_cpu_data_o_am[29]                                  Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o[29]                              PFUMX                                  BLUT      In      0.000     0.923       -         
uForth.un1_cpu_data_o[29]                              PFUMX                                  Z         Out     0.422     1.345       -         
un1_cpu_data_o_m2[29]                                  Net                                    -         -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               B         In      0.000     1.345       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               Z         Out     0.923     2.269       -         
un59_add_0_a2_0_a2_3_1_0                               Net                                    -         -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               A         In      0.000     2.269       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               Z         Out     1.250     3.519       -         
un59_add_0_a2_0_a2_3_5                                 Net                                    -         -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               A         In      0.000     3.519       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               Z         Out     1.236     4.754       -         
N_114                                                  Net                                    -         -       -         -           10        
uDvi.U_conf.dat0216_RNO                                ORCALUT4                               B         In      0.000     4.754       -         
uDvi.U_conf.dat0216_RNO                                ORCALUT4                               Z         Out     0.403     5.157       -         
un45_add                                               Net                                    -         -       -         -           1         
uDvi.U_conf.dat0216                                    FD1S3IX                                D         In      0.000     5.157       -         
================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.204

    Number of logic level(s):                6
    Starting point:                          uForth.uForthMem / Q[26]
    Ending point:                            uDvi.U_conf.dat0316 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                   Type                                   Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem                                       pmi_ram_dq_work_testvideotop_rtl_0     Q[26]     Out     0.000     0.000       -         
memory_data_o[26]                                      Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               A         In      0.000     0.000       -         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               Z         Out     0.923     0.923       -         
un1_cpu_data_o_am[26]                                  Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX                                  BLUT      In      0.000     0.923       -         
uForth.un1_cpu_data_o[26]                              PFUMX                                  Z         Out     0.422     1.345       -         
un1_cpu_data_o_m2[26]                                  Net                                    -         -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               A         In      0.000     1.345       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               Z         Out     0.923     2.269       -         
un59_add_0_a2_0_a2_3_1_0                               Net                                    -         -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               A         In      0.000     2.269       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               Z         Out     1.250     3.519       -         
un59_add_0_a2_0_a2_3_5                                 Net                                    -         -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               A         In      0.000     3.519       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               Z         Out     1.236     4.754       -         
N_114                                                  Net                                    -         -       -         -           10        
uDvi.U_conf.gen_conf_add\.un63_add_0_a2_0_a2           ORCALUT4                               B         In      0.000     4.754       -         
uDvi.U_conf.gen_conf_add\.un63_add_0_a2_0_a2           ORCALUT4                               Z         Out     0.403     5.157       -         
un63_add                                               Net                                    -         -       -         -           1         
uDvi.U_conf.dat0316                                    FD1S3AX                                D         In      0.000     5.157       -         
================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.204

    Number of logic level(s):                6
    Starting point:                          uForth.uForthMem / Q[26]
    Ending point:                            uDvi.U_conf.dat0326 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                   Type                                   Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem                                       pmi_ram_dq_work_testvideotop_rtl_0     Q[26]     Out     0.000     0.000       -         
memory_data_o[26]                                      Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               A         In      0.000     0.000       -         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               Z         Out     0.923     0.923       -         
un1_cpu_data_o_am[26]                                  Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX                                  BLUT      In      0.000     0.923       -         
uForth.un1_cpu_data_o[26]                              PFUMX                                  Z         Out     0.422     1.345       -         
un1_cpu_data_o_m2[26]                                  Net                                    -         -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               A         In      0.000     1.345       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               Z         Out     0.923     2.269       -         
un59_add_0_a2_0_a2_3_1_0                               Net                                    -         -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               A         In      0.000     2.269       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               Z         Out     1.250     3.519       -         
un59_add_0_a2_0_a2_3_5                                 Net                                    -         -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               A         In      0.000     3.519       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               Z         Out     1.236     4.754       -         
N_114                                                  Net                                    -         -       -         -           10        
uDvi.U_conf.gen_conf_add\.un69_add_0_a2_0_a2           ORCALUT4                               A         In      0.000     4.754       -         
uDvi.U_conf.gen_conf_add\.un69_add_0_a2_0_a2           ORCALUT4                               Z         Out     0.403     5.157       -         
un69_add                                               Net                                    -         -       -         -           1         
uDvi.U_conf.dat0326                                    FD1S3AX                                D         In      0.000     5.157       -         
================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.204

    Number of logic level(s):                6
    Starting point:                          uForth.uForthMem / Q[26]
    Ending point:                            uDvi.U_conf.dat011A / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                   Type                                   Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem                                       pmi_ram_dq_work_testvideotop_rtl_0     Q[26]     Out     0.000     0.000       -         
memory_data_o[26]                                      Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               A         In      0.000     0.000       -         
uForth.un1_cpu_data_o_am[26]                           ORCALUT4                               Z         Out     0.923     0.923       -         
un1_cpu_data_o_am[26]                                  Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o[26]                              PFUMX                                  BLUT      In      0.000     0.923       -         
uForth.un1_cpu_data_o[26]                              PFUMX                                  Z         Out     0.422     1.345       -         
un1_cpu_data_o_m2[26]                                  Net                                    -         -       -         -           6         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               A         In      0.000     1.345       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_1_0     ORCALUT4                               Z         Out     0.923     2.269       -         
un59_add_0_a2_0_a2_3_1_0                               Net                                    -         -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               A         In      0.000     2.269       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5       ORCALUT4                               Z         Out     1.250     3.519       -         
un59_add_0_a2_0_a2_3_5                                 Net                                    -         -       -         -           12        
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               A         In      0.000     3.519       -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_0         ORCALUT4                               Z         Out     1.236     4.754       -         
N_114                                                  Net                                    -         -       -         -           10        
uDvi.U_conf.gen_conf_add\.un25_add_0_a2_3_a2           ORCALUT4                               B         In      0.000     4.754       -         
uDvi.U_conf.gen_conf_add\.un25_add_0_a2_3_a2           ORCALUT4                               Z         Out     0.403     5.157       -         
un25_add                                               Net                                    -         -       -         -           1         
uDvi.U_conf.dat011A                                    FD1S3AX                                D         In      0.000     5.157       -         
================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 192MB peak: 244MB)


Finished timing report (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 192MB peak: 244MB)

---------------------------------------
Resource Usage Report
Part: lfe3_70e-8

Register bits: 953 of 62640 (2%)
PIC Latch:       0
I/O cells:       34


Details:
BB:             1
CCU2C:          311
DPR16X4C:       36
FD1P3AX:        202
FD1P3IX:        158
FD1P3JX:        4
FD1S3AX:        216
FD1S3DX:        33
FD1S3IX:        271
FD1S3JX:        38
GSR:            1
IB:             2
IFS1P3DX:       2
INV:            19
L6MUX21:        25
OB:             31
OFS1P3DX:       27
OFS1P3JX:       2
ORCALUT4:       2067
PFUMX:          194
PUR:            1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 43MB peak: 244MB)

Process took 0h:00m:35s realtime, 0h:00m:34s cputime
# Thu Dec 17 21:52:35 2020

###########################################################]
