// Seed: 174692026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_11,
      id_10
  );
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4[1] = -1;
endmodule
