
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006606                       # Number of seconds simulated
sim_ticks                                  6606270000                       # Number of ticks simulated
final_tick                                 6606270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179152                       # Simulator instruction rate (inst/s)
host_op_rate                                   337135                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              200429719                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734632                       # Number of bytes of host memory used
host_seconds                                    32.96                       # Real time elapsed on the host
sim_insts                                     5904940                       # Number of instructions simulated
sim_ops                                      11112142                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         156992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1001664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1158656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       156992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       220864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          220864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23764091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         151623231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             175387321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23764091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23764091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       33432482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33432482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       33432482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23764091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        151623231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            208819803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007993792500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          208                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          208                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39252                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3247                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3451                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1157056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  219712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1158656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               220864                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              122                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6606251500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.185744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.941895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.919833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2593     44.43%     44.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1556     26.66%     71.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          536      9.18%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          334      5.72%     86.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          182      3.12%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          111      1.90%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           71      1.22%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      1.01%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          394      6.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      86.913462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.410394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.867337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           200     96.15%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      2.88%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           208                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.504808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              159     76.44%     76.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      2.88%     79.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     14.90%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      5.29%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           208                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       156992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1000064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       219712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 23764090.780425261706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 151381036.500173330307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33258101.773012608290                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     93220500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    572769750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 176695019000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38002.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36596.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51201106.64                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    327009000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               665990250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18087.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36837.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       175.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    175.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     306483.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 20813100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11035860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                63260400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8190180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         151201440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            165371250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4829280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       646778430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        49362720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1129710000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2250552660                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            340.669192                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6230930750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4379500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      63960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4684114750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    128543000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     306786500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1418486250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 20955900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 11111760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                65823660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                9730080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         151201440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            171094050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5574720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       650848230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        39935520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1127773140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2254048500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            341.198362                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6216606500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6861750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      63960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4685250250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    103993000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     318794750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1427410250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1511511                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1511511                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41754                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1295496                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   73209                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1295496                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             913286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           382210                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13925                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1684244                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      560749                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1735                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           239                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      757770                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           516                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13212541                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             844138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7728914                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1511511                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             986495                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12129499                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   84130                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  269                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1282                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    757558                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 13586                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           13017390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.132215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.648398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10708293     82.26%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   139294      1.07%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   126146      0.97%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   243953      1.87%     86.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    99951      0.77%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    63384      0.49%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    64940      0.50%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62754      0.48%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1508675     11.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13017390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.114400                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.584968                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   654993                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10245833                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1370727                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                703772                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  42065                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               14343802                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  42065                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   757865                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9081243                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          20713                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1447702                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1667802                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               14148706                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 21478                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 273104                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  22590                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 789337                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              233                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            19481392                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              34946372                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         21915589                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            216054                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15391797                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4089595                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1044                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1028                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5085649                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1770079                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              610858                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             59965                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            23000                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13775633                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1715                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12830389                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8558                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2665205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3745070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            854                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13017390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.985635                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.801617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8419984     64.68%     64.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2039761     15.67%     80.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              512354      3.94%     84.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              416756      3.20%     87.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              580474      4.46%     91.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              514972      3.96%     95.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              232946      1.79%     97.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              179924      1.38%     99.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              120219      0.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13017390                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   94170     79.81%     79.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    10      0.01%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    138      0.12%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    249      0.21%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.01%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   33      0.03%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12436     10.54%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9978      8.46%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               718      0.61%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              250      0.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            102114      0.80%      0.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9893262     77.11%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21648      0.17%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                477573      3.72%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5607      0.04%     81.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1391      0.01%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8197      0.06%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18252      0.14%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17217      0.13%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8505      0.07%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2804      0.02%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1671621     13.03%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              554503      4.32%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33357      0.26%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14327      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12830389                       # Type of FU issued
system.cpu.iq.rate                           0.971077                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      117993                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009196                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38580963                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          16248982                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12605135                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              223756                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             193722                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102622                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12734147                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112121                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           248819                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       350019                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4199                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       161137                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  42065                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1068422                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                246888                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13777348                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1286                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1770079                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               610858                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1235                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6433                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                234277                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17490                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        31380                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                48870                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12754311                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1685206                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             76078                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2245943                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1257447                       # Number of branches executed
system.cpu.iew.exec_stores                     560737                       # Number of stores executed
system.cpu.iew.exec_rate                     0.965319                       # Inst execution rate
system.cpu.iew.wb_sent                       12722168                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12707757                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10157194                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16855585                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.961795                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.602601                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2665370                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             41950                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12650490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.878396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.211608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10104025     79.87%     79.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       740303      5.85%     85.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       253760      2.01%     87.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       354977      2.81%     90.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        79766      0.63%     91.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       125518      0.99%     92.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        20793      0.16%     92.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42808      0.34%     92.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       928540      7.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12650490                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5904940                       # Number of instructions committed
system.cpu.commit.committedOps               11112142                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1869781                       # Number of memory references committed
system.cpu.commit.loads                       1420060                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    1157527                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77092                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10988864                       # Number of committed integer instructions.
system.cpu.commit.function_calls                42260                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        86975      0.78%      0.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8693631     78.24%     79.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18294      0.16%     79.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           399635      3.60%     82.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.03%     82.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.01%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.06%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.11%     82.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.12%     83.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.06%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.01%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1399939     12.60%     95.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         437346      3.94%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20121      0.18%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12375      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11112142                       # Class of committed instruction
system.cpu.commit.bw_lim_events                928540                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     25499462                       # The number of ROB reads
system.cpu.rob.rob_writes                    27923837                       # The number of ROB writes
system.cpu.timesIdled                            1585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          195151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5904940                       # Number of Instructions Simulated
system.cpu.committedOps                      11112142                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.237540                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.237540                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.446919                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.446919                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18967964                       # number of integer regfile reads
system.cpu.int_regfile_writes                11779428                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143412                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81119                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   6564994                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5427353                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4666180                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.729239                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1839454                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.034301                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.729239                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          946                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7842513                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7842513                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1099463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1099463                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       435150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         435150                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1534613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1534613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1534613                       # number of overall hits
system.cpu.dcache.overall_hits::total         1534613                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       335232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        335232                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        14575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14575                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       349807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349807                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349807                       # number of overall misses
system.cpu.dcache.overall_misses::total        349807                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7535130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7535130000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    611254994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    611254994                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   8146384994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8146384994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8146384994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8146384994                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1434695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1434695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       449725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       449725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1884420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1884420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1884420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1884420                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.233661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.233661                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032409                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.185631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.185631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.185631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.185631                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22477.358963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22477.358963                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41938.593070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41938.593070                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23288.227491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23288.227491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23288.227491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23288.227491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31145                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2020                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               522                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.664751                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   144.285714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       291418                       # number of writebacks
system.cpu.dcache.writebacks::total            291418                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44962                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        44970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44970                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44970                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       290270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       290270                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14567                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14567                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       304837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304837                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4274843500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4274843500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    596328994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    596328994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4871172494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4871172494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4871172494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4871172494                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.202322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.202322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.161767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.161767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.161767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.161767                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14727.128191                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14727.128191                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40936.980435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40936.980435                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15979.597273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15979.597273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15979.597273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15979.597273                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303809                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.537929                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              756668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2937                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.632959                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.537929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1518047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1518047                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       753731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          753731                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       753731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           753731                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       753731                       # number of overall hits
system.cpu.icache.overall_hits::total          753731                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3824                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3824                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3824                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3824                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3824                       # number of overall misses
system.cpu.icache.overall_misses::total          3824                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    282230999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    282230999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    282230999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    282230999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    282230999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    282230999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       757555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       757555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       757555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       757555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       757555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       757555                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005048                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005048                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73805.177563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73805.177563                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73805.177563                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73805.177563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73805.177563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73805.177563                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1033                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.368421                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2424                       # number of writebacks
system.cpu.icache.writebacks::total              2424                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          887                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          887                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          887                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          887                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          887                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          887                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2937                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2937                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2937                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2937                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2937                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2937                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228637000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228637000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228637000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228637000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228637000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228637000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003877                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003877                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003877                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003877                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77847.122915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77847.122915                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77847.122915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77847.122915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77847.122915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77847.122915                       # average overall mshr miss latency
system.cpu.icache.replacements                   2424                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4015.235049                       # Cycle average of tags in use
system.l2.tags.total_refs                      613860                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.172956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.600819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       179.751816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3767.882413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.043885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.919893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3133                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9842456                       # Number of tag accesses
system.l2.tags.data_accesses                  9842456                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       291418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           291418                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2407                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2407                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              8853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8853                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                479                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        280329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            280329                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               289182                       # number of demand (read+write) hits
system.l2.demand_hits::total                   289661                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 479                       # number of overall hits
system.l2.overall_hits::.cpu.data              289182                       # number of overall hits
system.l2.overall_hits::total                  289661                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data            5710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5710                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2454                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         9941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9941                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18105                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2454                       # number of overall misses
system.l2.overall_misses::.cpu.data             15651                       # number of overall misses
system.l2.overall_misses::total                 18105                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data    477987500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     477987500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    219103000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    219103000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    895267000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    895267000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    219103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1373254500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1592357500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    219103000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1373254500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1592357500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       291418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       291418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2407                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2407                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         14563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       290270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        290270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           304833                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          304833                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307766                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.392090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392090                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.836686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.836686                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.034247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034247                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.836686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.051343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058827                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.836686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.051343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058827                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83710.595447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83710.595447                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89284.026080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89284.026080                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90058.042450                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90058.042450                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 89284.026080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87742.284838                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87951.256559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89284.026080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87742.284838                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87951.256559                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3451                       # number of writebacks
system.l2.writebacks::total                      3451                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          100                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           100                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         5710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5710                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2453                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9941                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18104                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    420887500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    420887500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194559500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194559500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    795857000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    795857000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    194559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1216744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1411304000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1216744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1411304000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.392090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.392090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.836345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.836345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.034247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034247                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.836345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.051343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.836345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.051343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058824                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73710.595447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73710.595447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79314.920506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79314.920506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80058.042450                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80058.042450                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79314.920506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77742.284838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77955.368979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79314.920506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77742.284838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77955.368979                       # average overall mshr miss latency
system.l2.replacements                          14984                       # number of replacements
system.membus.snoop_filter.tot_requests         31944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3451                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10385                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5710                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12394                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1379520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1379520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1379520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18108                       # Request fanout histogram
system.membus.reqLayer2.occupancy            50179500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96712500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       614007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       306244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1252                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6606270000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            293207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       294869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23924                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14563                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2937                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       290270                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       913483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                921777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       342848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38160064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38502912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14988                       # Total snoops (count)
system.tol2bus.snoopTraffic                    221120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           322758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004049                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 321452     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1305      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             322758                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          600845500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4406498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         457251500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
