// Seed: 3545386841
`timescale 1ps / 1ps
module module_0;
  reg id_1 = 1, id_2;
  assign id_1 = id_1;
  reg id_3;
  always @(posedge 1) begin
    if (1) begin
      id_3 <= id_1;
    end
  end
endmodule
