_I1 bond_bar 0
t2 2 38 1636
/ 0
t1 2 38 1350
/ 0
t32 2 39598 8552
/ 0
t31 2 39598 8266
/ 0
t30 2 39598 7564
/ 0
t29 2 39598 7278
/ 0
t28 2 39598 6576
/ 0
t27 2 39598 6290
/ 0
t26 2 39598 5588
/ 0
t25 2 39598 5302
/ 0
t24 2 39598 4600
/ 0
t23 2 39598 4314
/ 0
t22 2 39598 3612
/ 0
t21 2 39598 3326
/ 0
t16 2 38 8552
/ 0
t15 2 38 8266
/ 0
t14 2 38 7564
/ 0
t13 2 38 7278
/ 0
t12 2 38 6576
/ 0
t11 2 38 6290
/ 0
t10 2 38 5588
/ 0
t9 2 38 5302
/ 0
t8 2 38 4600
/ 0
t7 2 38 4314
/ 0
t6 2 38 3612
/ 0
t5 2 38 3326
/ 0
t4 2 38 2624
/ 0
t3 2 38 2338
/ 0
t17 2 39598 1350
/ 0
t18 2 39598 1636
/ 0
t19 2 39598 2338
/ 0
t20 2 39598 2624
_I0/U2 buf40 0
A 2 1078 4210
/ 0
Y 2 1278 4210
/ 0
vdd 2 1078 4457
/ 0
vss 2 1078 3963
_I0/chip/U12 buf40 0
A 2 19198 11126
/ 0
Y 2 19398 11126
/ 0
vdd 2 19198 11373
/ 0
vss 2 19198 10879
_I0/chip/U7 buf40 0
A 2 20878 11126
/ 0
Y 2 21078 11126
/ 0
vdd 2 20878 11373
/ 0
vss 2 20878 10879
_I0/chip/U15 buf40 0
A 2 21678 11126
/ 0
Y 2 21878 11126
/ 0
vdd 2 21678 11373
/ 0
vss 2 21678 10879
_I0/chip/U9 buf40 0
A 2 19758 11126
/ 0
Y 2 19958 11126
/ 0
vdd 2 19758 11373
/ 0
vss 2 19758 10879
_I0/chip/U10 buf40 0
A 2 20318 11126
/ 0
Y 2 20518 11126
/ 0
vdd 2 20318 11373
/ 0
vss 2 20318 10879
_I0/chip/U17 buf40 0
A 2 21358 11126
/ 0
Y 2 21558 11126
/ 0
vdd 2 21358 11373
/ 0
vss 2 21358 10879
_I0/chip/U16 buf40 0
A 2 26598 11126
/ 0
Y 2 26798 11126
/ 0
vdd 2 26598 11373
/ 0
vss 2 26598 10879
_I0/chip/U19 buf40 0
A 2 27518 11126
/ 0
Y 2 27718 11126
/ 0
vdd 2 27518 11373
/ 0
vss 2 27518 10879
_I0/chip/U18 buf40 0
A 2 22198 11126
/ 0
Y 2 22398 11126
/ 0
vdd 2 22198 11373
/ 0
vss 2 22198 10879
_I0/chip/U11 buf40 0
A 2 22598 11126
/ 0
Y 2 22798 11126
/ 0
vdd 2 22598 11373
/ 0
vss 2 22598 10879
_I0/chip/U6 buf40 0
A 2 22998 11126
/ 0
Y 2 23198 11126
/ 0
vdd 2 22998 11373
/ 0
vss 2 22998 10879
_I0/chip/U5 buf40 0
A 2 23598 11126
/ 0
Y 2 23798 11126
/ 0
vdd 2 23598 11373
/ 0
vss 2 23598 10879
_I0/chip/U14 buf40 0
A 2 24398 11126
/ 0
Y 2 24598 11126
/ 0
vdd 2 24398 11373
/ 0
vss 2 24398 10879
_I0/chip/U8 buf40 0
A 2 25238 11126
/ 0
Y 2 25438 11126
/ 0
vdd 2 25238 11373
/ 0
vss 2 25238 10879
_I0/chip/U20 buf40 0
A 2 26158 11126
/ 0
Y 2 26358 11126
/ 0
vdd 2 26158 11373
/ 0
vss 2 26158 10879
_I0/chip/U13 buf40 0
A 2 27078 11126
/ 0
Y 2 27278 11126
/ 0
vdd 2 27078 11373
/ 0
vss 2 27078 10879
_I0/chip/video_ram/U5 buf40 0
A 2 35158 9150
/ 0
Y 2 35358 9150
/ 0
vdd 2 35158 9397
/ 0
vss 2 35158 8903
_I0/chip/video_ram/U7 buf40 0
A 2 27318 9150
/ 0
Y 2 27518 9150
/ 0
vdd 2 27318 9397
/ 0
vss 2 27318 8903
_I0/chip/video_ram/U6 buf40 0
A 2 23398 9150
/ 0
Y 2 23598 9150
/ 0
vdd 2 23398 9397
/ 0
vss 2 23398 8903
_I0/chip/video_ram/U3 buf40 0
A 2 31238 9150
/ 0
Y 2 31438 9150
/ 0
vdd 2 31238 9397
/ 0
vss 2 31238 8903
_I0/chip/video_ram/U4 buf40 0
A 2 19478 9150
/ 0
Y 2 19678 9150
/ 0
vdd 2 19478 9397
/ 0
vss 2 19478 8903
_I0/clock osc10 0
F 2 998 4250
/ 0
XO 2 838 4250
/ 0
E 2 398 4178
/ 0
XI 2 398 4210
/ 0
vdd 2 398 4457
/ 0
vss 2 398 3963
_I0/chip/vga_controller/mem_addr_demux vga_demux 0
di2_7_0_2 2 31638 12186
/ 0
di1_7_0_2 2 31638 12114
/ 0
do_7_0_2 2 31638 12568
/ 0
di1_7_0_5 2 34238 12186
/ 0
do_7_0_5 2 34238 12680
/ 0
di1_7_0_7 2 32958 11906
/ 0
s1 2 34238 11946
/ 0
vdd 2 32798 12361
/ 0
vss 2 32798 12855
/ 0
di2_7_0_0 3 33678 11906
/ 0
s2 3 32718 12816
/ 0
def_7_0_0 3 33078 12816
/ 0
di1_7_0_0 3 33558 11906
/ 0
do_7_0_0 3 33718 12816
/ 0
di2_7_0_1 3 33798 11906
/ 0
def_7_0_1 3 33198 11906
/ 0
di1_7_0_1 3 33918 11906
/ 0
do_7_0_1 3 33958 12816
/ 0
def_7_0_2 3 32118 11906
/ 0
di2_7_0_3 3 33438 11906
/ 0
def_7_0_3 3 33078 11906
/ 0
di1_7_0_3 3 33318 11906
/ 0
do_7_0_3 3 33478 12816
/ 0
di2_7_0_4 3 32118 12816
/ 0
def_7_0_4 3 32358 11906
/ 0
di1_7_0_4 3 32478 11906
/ 0
do_7_0_4 3 32518 12816
/ 0
di2_7_0_5 3 34038 11906
/ 0
def_7_0_5 3 33198 12816
/ 0
di2_7_0_6 3 31878 11906
/ 0
def_7_0_6 3 32238 12816
/ 0
di1_7_0_6 3 31998 11906
/ 0
do_7_0_6 3 32038 12816
/ 0
di2_7_0_7 3 32958 12816
/ 0
def_7_0_7 3 32798 11906
/ 0
do_7_0_7 3 32918 12816
/ 1
3 n39 ~ 2 32204 12646 0 0 ~
/ 1
3 n54 ~ 2 32764 12646 0 0 ~
/ 1
3 n28 ~ 2 33044 12646 0 0 ~
/ 1
3 n34 ~ 2 32324 12646 0 0 ~
/ 1
3 n52 ~ 2 33164 12646 0 0 ~
/ 1
3 n44 ~ 2 33404 12088 0 0 ~
/ 1
3 n47 ~ 2 31724 12088 0 0 ~
/ 1
3 n53 ~ 2 33644 12088 0 0 ~
/ 1
3 n29 ~ 2 32844 12646 0 0 ~
/ 1
3 n40 ~ 2 32404 12646 0 0 ~
/ 1
3 n33 ~ 2 31964 12088 0 0 ~
/ 1
3 n36 ~ 2 34124 12088 0 0 ~
/ 1
3 n48 ~ 2 33884 12088 0 0 ~
/ 1
3 n30 ~ 2 32884 12646 0 0 ~
/ 1
3 n35 ~ 2 31964 12646 0 0 ~
/ 1
3 n38 ~ 2 34124 12646 0 0 ~
/ 1
3 n41 ~ 2 32444 12646 0 0 ~
/ 1
3 n50 ~ 2 33884 12646 0 0 ~
/ 1
3 n37 ~ 2 33284 12646 0 0 ~
/ 1
3 n42 ~ 2 33324 12646 0 0 ~
/ 1
3 n43 ~ 2 33164 12088 0 0 ~
/ 1
3 n45 ~ 2 31644 12646 0 0 ~
/ 1
3 n51 ~ 2 33564 12646 0 0 ~
/ 1
3 n46 ~ 2 31684 12646 0 0 ~
/ 1
3 n49 ~ 2 33284 12088 0 0 ~
/ 1
3 n31 ~ 2 32684 12120 0 0 ~
/ 1
3 n32 ~ 2 33004 12646 0 0 ~
_I0/chip/vga_controller/np_translation vga_np_trans 0
new_line_in 2 38758 14416
/ 0
new_frame_in 2 38758 14512
/ 0
mem_addr_out_7_0_3 2 35278 16274
/ 0
mem_addr_out_7_0_4 2 35278 16592
/ 0
mem_addr_out_7_0_5 2 38758 16456
/ 0
mem_addr_reset_in_1_0_0 2 35278 14974
/ 0
mem_addr_reset_in_1_0_1 2 35278 15604
/ 0
rst 2 35278 14616
/ 0
clk 2 35278 16918
/ 0
in_np_in 3 37038 13882
/ 0
mem_addr_out_7_0_0 3 36638 17756
/ 0
mem_addr_out_7_0_1 3 38038 17756
/ 0
mem_addr_out_7_0_2 3 37678 17756
/ 0
mem_addr_out_7_0_6 3 36598 17756
/ 0
mem_addr_out_7_0_7 3 37758 17756
/ 0
vdd 3 37918 17756
/ 0
vss 3 36878 17756
/ 1
3 n1 ~ 2 38724 14064 0 0 ~
/ 1
3 n5 ~ 2 38324 14064 0 0 ~
/ 1
3 n21 ~ 2 38324 14622 0 0 ~
/ 1
3 n20 ~ 2 36924 14622 0 0 ~
/ 1
3 n3 ~ 2 37124 14064 0 0 ~
/ 1
3 n18_port ~ 2 38564 14622 0 0 ~
/ 1
3 n22 ~ 2 36564 14622 0 0 ~
/ 1
3 n4 ~ 2 37164 14064 0 0 ~
/ 1
3 n11 ~ 2 38204 14064 0 0 ~
/ 1
3 N18 ~ 2 37004 14590 0 0 ~
/ 1
3 counter_state_0_port ~ 2 36244 14622 0 0 ~
/ 1
3 N17 ~ 2 36644 14590 0 0 ~
/ 1
3 counter_state_2_port ~ 2 37724 14096 0 0 ~
/ 1
3 N16 ~ 2 36204 14662 0 0 ~
/ 1
3 n19 ~ 2 37724 14590 0 0 ~
/ 1
3 n2 ~ 2 38764 14064 0 0 ~
/ 1
3 counter_state_1_port ~ 2 37404 14064 0 0 ~
/ 1
3 n6 ~ 2 35484 14798 0 0 ~
/ 1
3 n9 ~ 2 38764 17132 0 0 ~
/ 1
3 mem_addr_enable ~ 2 38764 17228 0 0 ~
/ 1
3 X_Logic1_port ~ 2 37404 14343 0 0 ~
/ 1
3 X_Logic0_port ~ 3 37164 14876 0 0 ~
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter vga_counter_2bit 0
en 2 36438 19388
/ 0
rst_ext 2 36438 19198
/ 0
rst 2 36438 19102
/ 0
vdd 2 35158 19277
/ 0
vss 2 35158 19771
/ 0
val_1_0_0 2 36438 19628
/ 0
val_1_0_1 2 36438 19134
/ 0
clk 3 35358 19732
/ 1
3 n8 ~ 2 36324 19004 0 0 ~
/ 1
3 n7 ~ 2 36404 19562 0 0 ~
/ 1
3 n9 ~ 2 36164 19004 0 0 ~
/ 1
3 n5 ~ 2 36124 19602 0 0 ~
/ 1
3 n4 ~ 2 36124 18964 0 0 ~
/ 1
3 n6 ~ 2 35244 19530 0 0 ~
_I0/chip/vga_controller/np_translation_reset vga_np_trans_reset 0
end_np_line_in 2 38758 18464
/ 0
vdd 2 35158 19277
/ 0
vss 2 35158 19771
/ 0
rst 2 35158 18568
/ 0
mem_addr_reset_out_1_0_0 3 35998 19732
/ 0
mem_addr_reset_out_1_0_1 3 36358 19732
/ 0
end_frame_in 3 36638 19732
/ 0
clk 3 35358 19732
/ 1
3 n9 ~ 2 35204 18016 0 0 ~
/ 1
3 n7 ~ 2 37444 19004 0 0 ~
/ 1
3 n32 ~ 2 35764 18016 0 0 ~
/ 1
3 n46 ~ 2 38244 19530 0 0 ~
/ 1
3 n35 ~ 2 37644 18542 0 0 ~
/ 1
3 n40 ~ 2 37484 19562 0 0 ~
/ 1
3 n37 ~ 2 38244 18574 0 0 ~
/ 1
3 N26 ~ 2 37564 19530 0 0 ~
/ 1
3 n38 ~ 2 37844 18016 0 0 ~
/ 1
3 n4 ~ 2 36284 18048 0 0 ~
/ 1
3 n31 ~ 2 37004 18016 0 0 ~
/ 1
3 n2 ~ 2 35364 18750 0 0 ~
/ 1
3 n8 ~ 2 37484 19036 0 0 ~
/ 1
3 n1 ~ 2 35524 18016 0 0 ~
/ 1
3 N25 ~ 2 38764 19530 0 0 ~
/ 1
3 n6 ~ 2 36444 18048 0 0 ~
/ 1
3 n47 ~ 2 37884 18016 0 0 ~
/ 1
3 n45 ~ 2 38164 19530 0 0 ~
/ 1
3 counter_state_1_port ~ 2 37924 19004 0 0 ~
/ 1
3 n48 ~ 2 37804 18574 0 0 ~
/ 1
3 n33 ~ 2 37604 18048 0 0 ~
/ 1
3 n28_port ~ 2 38084 19036 0 0 ~
/ 1
3 n29 ~ 2 37604 18574 0 0 ~
/ 1
3 n41 ~ 2 37404 19738 0 0 ~
/ 1
3 mem_addr_enable ~ 2 38204 19036 0 0 ~
/ 1
3 n42 ~ 2 38484 19004 0 0 ~
/ 1
3 n30 ~ 2 38164 19036 0 0 ~
/ 1
3 n39 ~ 2 38524 18574 0 0 ~
/ 1
3 N27 ~ 2 38324 18542 0 0 ~
/ 1
3 counter_state_2_port ~ 2 37324 19562 0 0 ~
/ 1
3 n3 ~ 2 36244 18016 0 0 ~
/ 1
3 N28 ~ 2 36044 18016 0 0 ~
/ 1
3 n34 ~ 2 37484 18016 0 0 ~
/ 1
3 counter_state_3_port ~ 2 36844 18016 0 0 ~
/ 1
3 n44 ~ 2 38404 19004 0 0 ~
/ 1
3 n5 ~ 2 36404 18016 0 0 ~
/ 1
3 n10 ~ 2 35404 18048 0 0 ~
/ 1
3 counter_state_4_port ~ 2 37564 18542 0 0 ~
/ 1
3 n43 ~ 2 38764 18016 0 0 ~
/ 1
3 counter_state_0_port ~ 2 37964 19004 0 0 ~
/ 1
3 n36 ~ 2 37964 18574 0 0 ~
/ 1
3 N24 ~ 2 37844 19530 0 0 ~
_I0/chip/vga_controller/sync vga_sync 0
pos_x_in_7_0_4 2 28118 14870
/ 0
pos_x_in_7_0_3 2 28078 15780
/ 0
pos_x_in_7_0_5 2 27718 15780
/ 0
pos_y_in_9_0_3 2 26678 15500
/ 0
pos_y_in_9_0_9 2 26678 15532
/ 0
pos_y_in_9_0_1 2 26678 15604
/ 0
pos_y_in_9_0_2 2 26678 15006
/ 0
pos_y_in_9_0_4 2 26678 15078
/ 0
pos_y_in_9_0_5 2 27998 15780
/ 0
pos_y_in_9_0_7 2 27958 14870
/ 0
rst 2 28438 15150
/ 0
vdd 2 26838 15325
/ 0
vss 2 26838 15819
/ 0
pos_x_in_7_0_2 3 28278 15780
/ 0
pos_x_in_7_0_6 3 27838 15780
/ 0
pos_x_in_7_0_7 3 27678 15780
/ 0
pos_y_in_9_0_6 3 27958 15780
/ 0
pos_y_in_9_0_8 3 27918 14870
/ 0
h_sync_out 3 27838 14870
/ 0
v_sync_out 3 27638 15780
/ 0
clk 3 27198 14870
/ 1
3 n11 ~ 2 26804 15084 0 0 ~
/ 1
3 n15 ~ 2 27764 15610 0 0 ~
/ 1
3 n18 ~ 2 28204 15650 0 0 ~
/ 1
3 n20 ~ 2 26924 15578 0 0 ~
/ 1
3 n16 ~ 2 27884 15610 0 0 ~
/ 1
3 n14 ~ 2 26804 15578 0 0 ~
/ 1
3 n17 ~ 2 28244 15012 0 0 ~
/ 1
3 n13 ~ 2 26924 15084 0 0 ~
/ 1
3 n4 ~ 2 27804 15578 0 0 ~
/ 1
3 n12 ~ 2 26884 15052 0 0 ~
/ 1
3 n19 ~ 2 26844 15578 0 0 ~
_I0/chip/vga_controller/score_check vga_score_check 0
pos_x_in_7_0_3 2 26358 15676
/ 0
pos_y_in_9_0_4 2 25478 14870
/ 0
pos_x_in_7_0_6 2 25878 15780
/ 0
pos_x_in_7_0_1 2 26078 14870
/ 0
vdd 2 24358 15325
/ 0
vss 2 24358 14831
/ 0
rst 2 24358 15604
/ 0
clk 2 24358 15676
/ 0
pos_x_in_7_0_0 3 25118 14870
/ 0
pos_y_in_9_0_5 3 25438 14870
/ 0
pos_y_in_9_0_6 3 25278 15780
/ 0
pos_y_in_9_0_7 3 25678 14870
/ 0
pos_y_in_9_0_8 3 25718 15780
/ 0
pos_y_in_9_0_9 3 25558 14870
/ 0
pos_x_in_7_0_2 3 26118 14870
/ 0
pos_x_in_7_0_7 3 25158 15780
/ 0
pos_x_in_7_0_5 3 25358 14870
/ 0
pos_x_in_7_0_4 3 25318 14870
/ 0
in_score_out 3 25078 15780
/ 0
end_score_line_out 3 25078 14870
/ 1
3 n27 ~ 2 25884 15052 0 0 ~
/ 1
3 n28 ~ 2 25524 15052 0 0 ~
/ 1
3 n23 ~ 2 25444 15578 0 0 ~
/ 1
3 n22 ~ 2 26004 15610 0 0 ~
/ 1
3 n15_port ~ 2 25244 15578 0 0 ~
/ 1
3 n19 ~ 2 26204 15084 0 0 ~
/ 1
3 n14 ~ 2 25484 15610 0 0 ~
/ 1
3 n21 ~ 2 25244 15084 0 0 ~
/ 1
3 n30 ~ 2 26164 15578 0 0 ~
/ 1
3 n25 ~ 2 25684 15650 0 0 ~
/ 1
3 n24 ~ 2 25644 15084 0 0 ~
/ 1
3 n26 ~ 2 25564 15610 0 0 ~
/ 1
3 n20 ~ 2 26084 15610 0 0 ~
/ 1
3 N18 ~ 2 24564 15786 0 0 ~
/ 1
3 n16 ~ 2 25124 15578 0 0 ~
/ 1
3 n29 ~ 2 25324 15610 0 0 ~
/ 1
3 n17 ~ 2 25924 15610 0 0 ~
/ 1
3 N15 ~ 2 24564 14876 0 0 ~
/ 1
3 n18_port ~ 2 26284 15052 0 0 ~
_I0/chip/vga_controller/np_check vga_np_check 0
pos_y_in_9_0_8 2 29638 13882
/ 0
pos_x_in_7_0_1 2 30838 13882
/ 0
pos_x_in_7_0_4 2 28638 14480
/ 0
pos_x_in_7_0_2 2 30998 14720
/ 0
pos_x_in_7_0_7 2 28638 14616
/ 0
pos_x_in_7_0_5 2 28638 14512
/ 0
pos_x_in_7_0_6 2 30998 14226
/ 0
in_np_out 2 30998 14162
/ 0
vdd 2 29998 14337
/ 0
vss 2 29998 14831
/ 0
end_np_line_out 2 30998 14512
/ 0
pos_y_in_9_0_9 3 29598 13882
/ 0
pos_y_in_9_0_4 3 29398 13882
/ 0
pos_y_in_9_0_6 3 29318 14792
/ 0
pos_y_in_9_0_5 3 29278 14792
/ 0
pos_y_in_9_0_7 3 29278 13882
/ 0
pos_x_in_7_0_0 3 30758 13882
/ 0
pos_x_in_7_0_3 3 29078 14792
/ 0
rst 3 30358 14792
/ 0
clk 3 30038 13882
/ 1
3 n25 ~ 2 30884 14590 0 0 ~
/ 1
3 n29 ~ 2 29524 14622 0 0 ~
/ 1
3 n21 ~ 2 28964 14064 0 0 ~
/ 1
3 n27 ~ 2 30964 14064 0 0 ~
/ 1
3 n34 ~ 2 28724 14622 0 0 ~
/ 1
3 n19 ~ 2 28884 14064 0 0 ~
/ 1
3 n22 ~ 2 29084 14064 0 0 ~
/ 1
3 n33 ~ 2 28684 14622 0 0 ~
/ 1
3 n15_port ~ 2 29764 14064 0 0 ~
/ 1
3 N18 ~ 2 29844 14096 0 0 ~
/ 1
3 n23 ~ 2 29244 14590 0 0 ~
/ 1
3 n26 ~ 2 30964 14622 0 0 ~
/ 1
3 n28 ~ 2 29604 14622 0 0 ~
/ 1
3 n30 ~ 2 29564 14064 0 0 ~
/ 1
3 n31 ~ 2 29404 14590 0 0 ~
/ 1
3 n14 ~ 2 29964 14590 0 0 ~
/ 1
3 n35 ~ 2 29044 14622 0 0 ~
/ 1
3 n20 ~ 2 28684 14064 0 0 ~
/ 1
3 N15 ~ 2 31004 14590 0 0 ~
/ 1
3 n36 ~ 2 29484 14064 0 0 ~
/ 1
3 n17 ~ 2 29204 14064 0 0 ~
/ 1
3 n32 ~ 2 30844 14622 0 0 ~
/ 1
3 n24 ~ 2 29164 14590 0 0 ~
/ 1
3 n18_port ~ 2 28764 14096 0 0 ~
/ 1
3 n16 ~ 2 29804 14096 0 0 ~
_I0/chip/vga_controller/triggers vga_triggers 0
pos_x_in_7_0_7 2 31398 12186
/ 0
pos_y_in_9_0_3 2 29998 11906
/ 0
pos_y_in_9_0_0 2 29918 11906
/ 0
pos_y_in_9_0_7 2 29918 12816
/ 0
pos_y_in_9_0_6 2 29838 12816
/ 0
pos_x_in_7_0_4 2 31398 12440
/ 0
vdd 2 28998 12361
/ 0
vss 2 28998 12855
/ 0
rst 2 28398 12218
/ 0
clk 2 28398 12010
/ 0
pos_y_in_9_0_1 3 30878 11906
/ 0
pos_x_in_7_0_6 3 30838 12816
/ 0
pos_y_in_9_0_5 3 29958 11906
/ 0
pos_y_in_9_0_8 3 29878 12816
/ 0
pos_x_in_7_0_3 3 31118 11906
/ 0
pos_x_in_7_0_2 3 31038 11906
/ 0
pos_x_in_7_0_0 3 30998 11906
/ 0
pos_x_in_7_0_1 3 30958 12816
/ 0
pos_x_in_7_0_5 3 31318 12816
/ 0
pos_y_in_9_0_4 3 30198 12816
/ 0
pos_y_in_9_0_9 3 30158 12816
/ 0
pos_y_in_9_0_2 3 30118 11906
/ 0
new_frame_out 3 29878 11906
/ 0
new_line_out 3 29158 11906
/ 0
end_frame_out 3 29758 12816
/ 1
3 n30 ~ 2 31164 12614 0 0 ~
/ 1
3 n38 ~ 2 30044 12646 0 0 ~
/ 1
3 n18 ~ 2 28564 12646 0 0 ~
/ 1
3 n27 ~ 2 30724 12646 0 0 ~
/ 1
3 n31 ~ 2 30604 12120 0 0 ~
/ 1
3 n29 ~ 2 31244 12646 0 0 ~
/ 1
3 n33 ~ 2 31084 12120 0 0 ~
/ 1
3 n26 ~ 2 30804 12646 0 0 ~
/ 1
3 n36 ~ 2 30084 12646 0 0 ~
/ 1
3 n37 ~ 2 30004 12646 0 0 ~
/ 1
3 n24 ~ 2 31044 12614 0 0 ~
/ 1
3 n40 ~ 2 30684 12614 0 0 ~
/ 1
3 n41 ~ 2 30484 12646 0 0 ~
/ 1
3 n23 ~ 2 30244 12614 0 0 ~
/ 1
3 n25 ~ 2 31404 12614 0 0 ~
/ 1
3 n32 ~ 2 30404 12614 0 0 ~
/ 1
3 n21 ~ 2 30124 12088 0 0 ~
/ 1
3 n34 ~ 2 30564 12088 0 0 ~
/ 1
3 n39 ~ 2 30524 12646 0 0 ~
/ 1
3 new_line_new ~ 2 28484 12614 0 0 ~
/ 1
3 n22 ~ 2 30404 12088 0 0 ~
/ 1
3 n28 ~ 2 30764 12646 0 0 ~
/ 1
3 new_frame_new ~ 2 28844 12614 0 0 ~
/ 1
3 n35 ~ 2 30364 12646 0 0 ~
/ 1
3 end_frame_new ~ 2 30724 12120 0 0 ~
/ 1
3 n20 ~ 2 28804 12646 0 0 ~
/ 1
3 n19 ~ 2 28764 12614 0 0 ~
_I0/chip/vga_controller/read_and_output vga_read 0
h_sync_out 2 38438 12504
/ 0
vdd 2 36758 12361
/ 0
vss 2 36758 12855
/ 0
rst 2 34478 12640
/ 0
clk 2 34478 12010
/ 0
data_in 3 38278 12816
/ 0
blue_out 3 35998 11906
/ 0
green_out 3 36758 12816
/ 0
red_out 3 35998 12816
/ 0
v_sync_out 3 36758 11906
/ 0
in_score_in 3 34678 12816
/ 0
in_np_in 3 37718 11906
/ 0
in_field_in 3 34678 11906
/ 0
v_sync_in 3 36958 11906
/ 0
h_sync_in 3 36958 12816
/ 1
3 in_np_buf ~ 2 38404 12120 0 0 ~
/ 1
3 h_sync_buf ~ 2 37724 12822 0 0 ~
/ 1
3 n3 ~ 2 38404 12646 0 0 ~
/ 1
3 v_sync_buf ~ 2 36204 11912 0 0 ~
/ 1
3 in_field_buf ~ 2 38324 12120 0 0 ~
/ 1
3 red_next ~ 2 36204 12822 0 0 ~
/ 1
3 in_score_buf ~ 2 35204 12614 0 0 ~
/ 1
3 n1 ~ 2 38444 12646 0 0 ~
_I0/chip/vga_controller/score_translation/mem_addr_counter vga_counter_3bit 0
en 2 26318 12250
/ 0
rst_ext 2 26198 11906
/ 0
rst 2 26318 12186
/ 0
vdd 2 25238 12361
/ 0
vss 2 25238 12855
/ 0
clk 2 24398 12504
/ 0
val_2_0_0 2 26318 12712
/ 0
val_2_0_2 2 25238 11906
/ 0
val_2_0_1 3 26278 11906
/ 1
3 n9 ~ 2 26084 12088 0 0 ~
/ 1
3 n5 ~ 2 25364 12048 0 0 ~
/ 1
3 n11 ~ 2 26124 12646 0 0 ~
/ 1
3 n7 ~ 2 25244 12614 0 0 ~
/ 1
3 n12 ~ 2 25404 12088 0 0 ~
/ 1
3 n10 ~ 2 26084 12614 0 0 ~
/ 1
3 n6 ~ 2 24404 12614 0 0 ~
/ 1
3 n8 ~ 2 25324 12614 0 0 ~
_I0/chip/vga_controller/score_translation vga_score_trans 0
rst 2 24398 13070
/ 0
clk 2 24398 12504
/ 0
mem_addr_out_7_0_3 2 25238 12855
/ 0
mem_addr_out_7_0_5 2 25238 12855
/ 0
mem_addr_out_7_0_6 2 25238 12855
/ 0
mem_addr_out_7_0_4 2 25238 12361
/ 0
mem_addr_out_7_0_7 2 25238 12361
/ 0
vdd 2 24398 12361
/ 0
end_score_line_in 3 27358 13804
/ 0
end_frame_in 3 26198 11906
/ 0
mem_addr_out_7_0_0 3 26038 11906
/ 0
mem_addr_out_7_0_1 3 26278 11906
/ 0
mem_addr_out_7_0_2 3 25238 11906
/ 0
vss 3 25278 11906
/ 1
3 n1 ~ 2 26244 13634 0 0 ~
/ 1
3 n5 ~ 2 26084 13076 0 0 ~
/ 1
3 n29 ~ 2 27524 12646 0 0 ~
/ 1
3 n30 ~ 2 27084 12614 0 0 ~
/ 1
3 N20 ~ 2 27844 12120 0 0 ~
/ 1
3 N22 ~ 2 27204 13108 0 0 ~
/ 1
3 n34 ~ 2 27604 13108 0 0 ~
/ 1
3 n4 ~ 2 26484 12614 0 0 ~
/ 1
3 n36 ~ 2 27124 13076 0 0 ~
/ 1
3 n41 ~ 2 27404 13076 0 0 ~
/ 1
3 N19 ~ 2 26884 13108 0 0 ~
/ 1
3 n33 ~ 2 27724 13634 0 0 ~
/ 1
3 mem_addr_enable ~ 2 26324 12256 0 0 ~
/ 1
3 n35 ~ 2 27524 13108 0 0 ~
/ 1
3 n7 ~ 2 27924 12646 0 0 ~
/ 1
3 n39 ~ 2 27324 12088 0 0 ~
/ 1
3 n9 ~ 2 26404 13634 0 0 ~
/ 1
3 n40 ~ 2 27244 11912 0 0 ~
/ 1
3 n8 ~ 2 25364 12900 0 0 ~
/ 1
3 n6 ~ 2 25364 13810 0 0 ~
/ 1
3 n31 ~ 2 27124 13634 0 0 ~
/ 1
3 n44 ~ 2 27964 13602 0 0 ~
/ 1
3 n28 ~ 2 27204 12646 0 0 ~
/ 1
3 n2 ~ 2 26124 13602 0 0 ~
/ 1
3 n42 ~ 2 27804 13076 0 0 ~
/ 1
3 n38 ~ 2 27964 13076 0 0 ~
/ 1
3 counter_state_3_port ~ 2 26964 13076 0 0 ~
/ 1
3 n3 ~ 2 27324 13634 0 0 ~
/ 1
3 counter_state_1_port ~ 2 26644 13634 0 0 ~
/ 1
3 n27 ~ 2 27924 13076 0 0 ~
/ 1
3 N21 ~ 2 27404 12120 0 0 ~
/ 1
3 n45 ~ 2 27684 11912 0 0 ~
/ 1
3 n32 ~ 2 27044 12646 0 0 ~
/ 1
3 n37 ~ 2 27364 12646 0 0 ~
/ 1
3 N23 ~ 2 26204 13634 0 0 ~
/ 1
3 n43 ~ 2 27324 13076 0 0 ~
/ 1
3 n10 ~ 2 26844 12614 0 0 ~
/ 1
3 counter_state_2_port ~ 2 26724 13634 0 0 ~
/ 1
3 counter_state_0_port ~ 2 26644 13076 0 0 ~
/ 1
3 counter_state_4_port ~ 2 26964 13634 0 0 ~
_I0/chip/vga_controller/field_check vga_field_check 0
end_field_line_out 2 30958 15676
/ 0
vss 2 29998 15819
/ 0
vdd 2 29998 15325
/ 0
pos_x_in_7_0_6 2 30958 14910
/ 0
pos_y_in_9_0_9 2 30958 15182
/ 0
pos_x_in_7_0_7 2 30958 15150
/ 0
pos_x_in_7_0_5 2 30958 15214
/ 0
pos_x_in_7_0_0 2 29238 15780
/ 0
pos_x_in_7_0_2 2 29278 15780
/ 0
pos_y_in_9_0_7 2 28718 15604
/ 0
pos_y_in_9_0_8 2 28718 15118
/ 0
pos_y_in_9_0_4 2 29038 14870
/ 0
rst 3 30078 15780
/ 0
clk 3 29518 14870
/ 0
in_field_out 3 30158 14870
/ 0
pos_x_in_7_0_4 3 30438 14870
/ 0
pos_x_in_7_0_1 3 29198 15780
/ 0
pos_x_in_7_0_3 3 29838 15780
/ 0
pos_y_in_9_0_6 3 29118 15780
/ 0
pos_y_in_9_0_5 3 28998 14870
/ 1
3 n31 ~ 2 29004 15578 0 0 ~
/ 1
3 n16 ~ 2 29524 15610 0 0 ~
/ 1
3 n25 ~ 2 30804 15084 0 0 ~
/ 1
3 n26 ~ 2 29684 15610 0 0 ~
/ 1
3 n19 ~ 2 30604 15084 0 0 ~
/ 1
3 n34 ~ 2 29444 15084 0 0 ~
/ 1
3 n32 ~ 2 28964 15610 0 0 ~
/ 1
3 n21 ~ 2 29244 15052 0 0 ~
/ 1
3 n20 ~ 2 29364 15578 0 0 ~
/ 1
3 n28 ~ 2 28764 15610 0 0 ~
/ 1
3 n29 ~ 2 28884 15052 0 0 ~
/ 1
3 n30 ~ 2 28924 15610 0 0 ~
/ 1
3 n27 ~ 2 29764 15610 0 0 ~
/ 1
3 n17 ~ 2 29564 15610 0 0 ~
/ 1
3 n33 ~ 2 29364 15084 0 0 ~
/ 1
3 N15 ~ 2 30004 15578 0 0 ~
/ 1
3 n18 ~ 2 29604 15610 0 0 ~
/ 1
3 n23 ~ 2 29804 15578 0 0 ~
/ 1
3 n22 ~ 2 29204 15052 0 0 ~
/ 1
3 n24 ~ 2 29324 15578 0 0 ~
_I0/chip/vga_controller/counter/pos_x_counter vga_counter_8bit 0
val_7_0_5 2 27358 19692
/ 0
val_7_0_4 2 30358 18672
/ 0
val_7_0_2 2 30358 18146
/ 0
clk 2 27358 18894
/ 0
vss 2 27598 18783
/ 0
vdd 2 27598 19277
/ 0
rst_ext 2 27678 17834
/ 0
en 2 27358 19420
/ 0
val_7_0_7 3 29838 19732
/ 0
val_7_0_6 3 28358 17834
/ 0
val_7_0_3 3 27838 19732
/ 0
val_7_0_1 3 29318 17834
/ 0
val_7_0_0 3 28518 19732
/ 0
rst 3 27638 17834
/ 1
3 n41 ~ 2 28484 19562 0 0 ~
/ 1
3 n28 ~ 2 27724 18048 0 0 ~
/ 1
3 n33 ~ 2 30244 19602 0 0 ~
/ 1
3 n23 ~ 2 28684 18964 0 0 ~
/ 1
3 n29 ~ 2 29164 18048 0 0 ~
/ 1
3 n20 ~ 2 27364 18542 0 0 ~
/ 1
3 n40 ~ 2 27684 19562 0 0 ~
/ 1
3 n35 ~ 2 27564 19004 0 0 ~
/ 1
3 n25 ~ 2 28644 18542 0 0 ~
/ 1
3 n39 ~ 2 27844 19530 0 0 ~
/ 1
3 n37 ~ 2 27524 18016 0 0 ~
/ 1
3 n22 ~ 2 29924 19562 0 0 ~
/ 1
3 n36 ~ 2 27764 18048 0 0 ~
/ 1
3 n32 ~ 2 28524 19530 0 0 ~
/ 1
3 n26 ~ 2 27604 19036 0 0 ~
/ 1
3 n19 ~ 2 29004 19530 0 0 ~
/ 1
3 n34 ~ 2 29004 19004 0 0 ~
/ 1
3 n21 ~ 2 27484 19602 0 0 ~
/ 1
3 n30 ~ 2 28964 18016 0 0 ~
/ 1
3 n31 ~ 2 28044 19562 0 0 ~
/ 1
3 n24 ~ 2 28004 19602 0 0 ~
/ 1
3 n38 ~ 2 27844 18048 0 0 ~
/ 1
3 n42 ~ 2 28724 18542 0 0 ~
_I0/chip/vga_controller/counter/resets vga_counter_resets 0
vss 2 29078 16807
/ 0
vdd 2 29078 16313
/ 0
pos_y_9_0_4 2 28798 16768
/ 0
pos_y_9_0_1 2 27878 16592
/ 0
pos_y_9_0_2 2 27958 16768
/ 0
pos_y_9_0_6 2 29638 16768
/ 0
pos_y_9_0_8 2 29678 16352
/ 0
pos_y_9_0_7 2 29718 16768
/ 0
pos_y_9_0_3 2 29838 16768
/ 0
pos_x_7_0_7 2 29998 16664
/ 0
pos_x_7_0_6 2 29958 16768
/ 0
pos_x_7_0_1 2 28318 16768
/ 0
pos_x_7_0_4 2 28558 16768
/ 0
pos_y_reset 3 29158 16768
/ 0
pos_y_enable 3 29278 16768
/ 0
pos_y_9_0_9 3 28758 16768
/ 0
pos_y_9_0_0 3 28038 16768
/ 0
pos_y_9_0_5 3 29798 16768
/ 0
pos_x_reset 3 29438 16768
/ 0
pos_x_7_0_2 3 28278 16352
/ 0
pos_x_7_0_5 3 28518 16768
/ 0
pos_x_7_0_3 3 28878 16768
/ 0
pos_x_7_0_0 3 28998 16768
/ 1
3 n29 ~ 2 28364 16598 0 0 ~
/ 1
3 n31 ~ 2 28924 16598 0 0 ~
/ 1
3 n24 ~ 2 28844 16598 0 0 ~
/ 1
3 n25 ~ 2 28084 16598 0 0 ~
/ 1
3 n19 ~ 2 29364 16598 0 0 ~
/ 1
3 n21 ~ 2 29524 16598 0 0 ~
/ 1
3 n28 ~ 2 28204 16598 0 0 ~
/ 1
3 n20 ~ 2 29484 16598 0 0 ~
/ 1
3 n27 ~ 2 28164 16598 0 0 ~
/ 1
3 n17 ~ 2 29324 16598 0 0 ~
/ 1
3 n23 ~ 2 28004 16566 0 0 ~
/ 1
3 n22 ~ 2 28724 16566 0 0 ~
/ 1
3 n26 ~ 2 28124 16598 0 0 ~
/ 1
3 n18 ~ 2 29124 16598 0 0 ~
/ 1
3 n30 ~ 2 28444 16598 0 0 ~
_I0/chip/vga_controller/counter/pos_y_counter vga_counter_10bit 0
val_9_0_9 2 24238 18744
/ 0
val_9_0_8 2 27318 18146
/ 0
val_9_0_7 2 27318 19452
/ 0
val_9_0_6 2 24238 19030
/ 0
val_9_0_4 2 27318 17476
/ 0
val_9_0_3 2 24238 17054
/ 0
val_9_0_2 2 27318 17684
/ 0
val_9_0_1 2 27318 18640
/ 0
val_9_0_0 2 27318 18704
/ 0
clk 2 24238 17684
/ 0
vss 2 25118 18783
/ 0
vdd 2 25118 18289
/ 0
rst 2 24238 18464
/ 0
rst_ext 2 24238 18400
/ 0
val_9_0_5 3 24758 19732
/ 0
en 3 26198 19732
/ 1
3 n52 ~ 2 27324 17586 0 0 ~
/ 1
3 n44 ~ 2 24524 19004 0 0 ~
/ 1
3 n25 ~ 2 26044 19602 0 0 ~
/ 1
3 n32 ~ 2 25044 17976 0 0 ~
/ 1
3 n39 ~ 2 25244 17028 0 0 ~
/ 1
3 n40 ~ 2 24604 17028 0 0 ~
/ 1
3 n27 ~ 2 24884 18964 0 0 ~
/ 1
3 n37 ~ 2 27004 17586 0 0 ~
/ 1
3 n26 ~ 2 24244 19530 0 0 ~
/ 1
3 n34 ~ 2 24844 18542 0 0 ~
/ 1
3 n28 ~ 2 25364 16988 0 0 ~
/ 1
3 n51 ~ 2 25164 19004 0 0 ~
/ 1
3 n23 ~ 2 24244 17554 0 0 ~
/ 1
3 n29 ~ 2 24364 16988 0 0 ~
/ 1
3 n47 ~ 2 26444 19036 0 0 ~
/ 1
3 n50 ~ 2 25564 19036 0 0 ~
/ 1
3 n30 ~ 2 26204 18542 0 0 ~
/ 1
3 n43 ~ 2 25764 19036 0 0 ~
/ 1
3 n24 ~ 2 24644 17976 0 0 ~
/ 1
3 n41 ~ 2 27284 17586 0 0 ~
/ 1
3 n31 ~ 2 26444 16988 0 0 ~
/ 1
3 n45 ~ 2 26724 19004 0 0 ~
/ 1
3 n48 ~ 2 25484 19036 0 0 ~
/ 1
3 n38 ~ 2 24524 17028 0 0 ~
/ 1
3 n36 ~ 2 26484 17028 0 0 ~
/ 1
3 n46 ~ 2 26324 19036 0 0 ~
/ 1
3 n49 ~ 2 25524 19004 0 0 ~
/ 1
3 n35 ~ 2 27204 17060 0 0 ~
/ 1
3 n42 ~ 2 26364 19004 0 0 ~
/ 1
3 n53 ~ 2 25204 18542 0 0 ~
_I0/chip/vga_controller/counter vga_counter 0
pos_x_out_7_0_6 2 30358 16728
/ 0
pos_x_out_7_0_4 2 30358 18672
/ 0
pos_y_out_9_0_9 2 24238 18744
/ 0
pos_y_out_9_0_6 2 24238 19030
/ 0
pos_y_out_9_0_4 2 28798 16352
/ 0
pos_y_out_9_0_3 2 24238 17054
/ 0
clk 2 24238 17684
/ 0
rst 2 24238 18464
/ 0
vdd 2 24238 19277
/ 0
vss 2 27598 18783
/ 0
pos_x_out_7_0_7 3 29838 19732
/ 0
pos_x_out_7_0_5 3 27398 19732
/ 0
pos_x_out_7_0_3 3 27838 19732
/ 0
pos_x_out_7_0_2 3 28278 16352
/ 0
pos_x_out_7_0_1 3 28278 19732
/ 0
pos_x_out_7_0_0 3 28518 19732
/ 0
pos_y_out_9_0_8 3 29678 16352
/ 0
pos_y_out_9_0_7 3 25918 19732
/ 0
pos_y_out_9_0_5 3 24758 19732
/ 0
pos_y_out_9_0_2 3 27958 16352
/ 0
pos_y_out_9_0_1 3 27158 19732
/ 0
pos_y_out_9_0_0 3 28038 16352
/ 1
3 pos_x_reset ~ 3 29444 16774 0 0 ~
/ 1
3 pos_y_enable ~ 3 26204 19738 0 0 ~
/ 1
3 pos_y_reset ~ 2 24244 18406 0 0 ~
/ 1
3 X_Logic1_port ~ 2 27364 19426 0 0 ~
_I0/chip/vga_controller/field_translation/mem_addr_counter vga_counter_8bitset 0
en 2 34718 17222
/ 0
di_7_0_5 2 31238 15500
/ 0
di_7_0_4 2 31238 15046
/ 0
di_7_0_3 2 31238 15604
/ 0
di_7_0_1 2 34718 15500
/ 0
set 2 34718 17126
/ 0
vdd 2 32998 17301
/ 0
vss 2 32998 16807
/ 0
clk 2 31238 16918
/ 0
val_7_0_1 2 33998 17756
/ 0
val_7_0_3 2 31238 16274
/ 0
val_7_0_4 2 31238 16592
/ 0
val_7_0_5 2 34718 16456
/ 0
di_7_0_7 3 33878 17756
/ 0
di_7_0_6 3 32358 14870
/ 0
di_7_0_2 3 31998 14870
/ 0
di_7_0_0 3 33118 14870
/ 0
rst_ext 3 32118 14870
/ 0
rst 3 32078 14870
/ 0
val_7_0_0 3 32598 17756
/ 0
val_7_0_2 3 33638 17756
/ 0
val_7_0_6 3 33718 14870
/ 0
val_7_0_7 3 33718 17756
/ 1
3 n80 ~ 2 33964 17028 0 0 ~
/ 1
3 n39 ~ 2 32884 15610 0 0 ~
/ 1
3 n42 ~ 2 34244 17554 0 0 ~
/ 1
3 n69 ~ 2 31884 15610 0 0 ~
/ 1
3 n85 ~ 2 34284 15084 0 0 ~
/ 1
3 n57 ~ 2 32284 17028 0 0 ~
/ 1
3 n58 ~ 2 32844 17028 0 0 ~
/ 1
3 n83 ~ 2 34044 15084 0 0 ~
/ 1
3 n47 ~ 2 32644 15578 0 0 ~
/ 1
3 n48 ~ 2 32084 15052 0 0 ~
/ 1
3 n63 ~ 2 31404 16598 0 0 ~
/ 1
3 n81 ~ 2 33764 15052 0 0 ~
/ 1
3 n75 ~ 2 32444 15052 0 0 ~
/ 1
3 n44 ~ 2 34164 17586 0 0 ~
/ 1
3 n71 ~ 2 34364 16040 0 0 ~
/ 1
3 n76 ~ 2 33524 15578 0 0 ~
/ 1
3 n52 ~ 2 33004 15052 0 0 ~
/ 1
3 n56 ~ 2 31364 15610 0 0 ~
/ 1
3 n82 ~ 2 34124 15084 0 0 ~
/ 1
3 n67 ~ 2 32324 17028 0 0 ~
/ 1
3 n65 ~ 2 32444 17554 0 0 ~
/ 1
3 n51 ~ 2 32964 15084 0 0 ~
/ 1
3 n54 ~ 2 34564 17060 0 0 ~
/ 1
3 n73 ~ 2 34404 15610 0 0 ~
/ 1
3 n84 ~ 2 33484 15052 0 0 ~
/ 1
3 n50 ~ 2 33044 15084 0 0 ~
/ 1
3 n59 ~ 2 32564 16598 0 0 ~
/ 1
3 n61 ~ 2 31244 17586 0 0 ~
/ 1
3 n38 ~ 2 33244 16566 0 0 ~
/ 1
3 n41 ~ 2 33164 16040 0 0 ~
/ 1
3 n64 ~ 2 32604 16566 0 0 ~
/ 1
3 n66 ~ 2 32164 17028 0 0 ~
/ 1
3 n37 ~ 2 32644 16598 0 0 ~
/ 1
3 n74 ~ 2 33284 15052 0 0 ~
/ 1
3 n78 ~ 2 34204 15610 0 0 ~
/ 1
3 n36 ~ 2 33004 17060 0 0 ~
/ 1
3 n79 ~ 2 33964 15578 0 0 ~
/ 1
3 n29 ~ 2 32884 17554 0 0 ~
/ 1
3 n33 ~ 2 31524 16566 0 0 ~
/ 1
3 n32 ~ 2 31324 17586 0 0 ~
/ 1
3 n31 ~ 2 31244 17060 0 0 ~
/ 1
3 n34 ~ 2 33284 16566 0 0 ~
/ 1
3 n60 ~ 2 31404 16040 0 0 ~
/ 1
3 n70 ~ 2 34124 15610 0 0 ~
/ 1
3 n43 ~ 2 34564 17586 0 0 ~
/ 1
3 n77 ~ 2 33444 15610 0 0 ~
/ 1
3 n72 ~ 2 34164 16040 0 0 ~
/ 1
3 n62 ~ 2 31364 15052 0 0 ~
/ 1
3 n30 ~ 2 31444 17554 0 0 ~
/ 1
3 n35 ~ 2 34604 17586 0 0 ~
/ 1
3 n55 ~ 2 32764 17060 0 0 ~
/ 1
3 n49 ~ 2 33924 17554 0 0 ~
/ 1
3 n45 ~ 2 34484 16072 0 0 ~
/ 1
3 n87 ~ 2 32684 16598 0 0 ~
/ 1
3 n86 ~ 2 34164 16566 0 0 ~
/ 1
3 n68 ~ 2 34564 16566 0 0 ~
/ 1
3 n53 ~ 2 34404 16072 0 0 ~
/ 1
3 n40 ~ 2 34204 16598 0 0 ~
/ 1
3 n46 ~ 2 34284 17028 0 0 ~
_I0/chip/vga_controller/np_translation/mem_addr_counter vga_counter_8bitset 0
en 2 38758 17222
/ 0
di_7_0_5 2 35278 15500
/ 0
di_7_0_4 2 35278 15046
/ 0
di_7_0_3 2 35278 15604
/ 0
di_7_0_1 2 38758 15500
/ 0
set 2 38758 17126
/ 0
vdd 2 37038 17301
/ 0
vss 2 37038 16807
/ 0
clk 2 35278 16918
/ 0
val_7_0_1 2 38038 17756
/ 0
val_7_0_3 2 35278 16274
/ 0
val_7_0_4 2 35278 16592
/ 0
val_7_0_5 2 38758 16456
/ 0
di_7_0_7 3 37918 17756
/ 0
di_7_0_6 3 36398 14870
/ 0
di_7_0_2 3 36038 14870
/ 0
di_7_0_0 3 37158 14870
/ 0
rst_ext 3 36158 14870
/ 0
rst 3 36118 14870
/ 0
val_7_0_0 3 36638 17756
/ 0
val_7_0_2 3 37678 17756
/ 0
val_7_0_6 3 37758 14870
/ 0
val_7_0_7 3 37758 17756
/ 1
3 n80 ~ 2 38004 17028 0 0 ~
/ 1
3 n39 ~ 2 36924 15610 0 0 ~
/ 1
3 n42 ~ 2 38284 17554 0 0 ~
/ 1
3 n69 ~ 2 35924 15610 0 0 ~
/ 1
3 n85 ~ 2 38324 15084 0 0 ~
/ 1
3 n57 ~ 2 36324 17028 0 0 ~
/ 1
3 n58 ~ 2 36884 17028 0 0 ~
/ 1
3 n83 ~ 2 38084 15084 0 0 ~
/ 1
3 n47 ~ 2 36684 15578 0 0 ~
/ 1
3 n48 ~ 2 36124 15052 0 0 ~
/ 1
3 n63 ~ 2 35444 16598 0 0 ~
/ 1
3 n81 ~ 2 37804 15052 0 0 ~
/ 1
3 n75 ~ 2 36484 15052 0 0 ~
/ 1
3 n44 ~ 2 38204 17586 0 0 ~
/ 1
3 n71 ~ 2 38404 16040 0 0 ~
/ 1
3 n76 ~ 2 37564 15578 0 0 ~
/ 1
3 n52 ~ 2 37044 15052 0 0 ~
/ 1
3 n56 ~ 2 35404 15610 0 0 ~
/ 1
3 n82 ~ 2 38164 15084 0 0 ~
/ 1
3 n67 ~ 2 36364 17028 0 0 ~
/ 1
3 n65 ~ 2 36484 17554 0 0 ~
/ 1
3 n51 ~ 2 37004 15084 0 0 ~
/ 1
3 n54 ~ 2 38604 17060 0 0 ~
/ 1
3 n73 ~ 2 38444 15610 0 0 ~
/ 1
3 n84 ~ 2 37524 15052 0 0 ~
/ 1
3 n50 ~ 2 37084 15084 0 0 ~
/ 1
3 n59 ~ 2 36604 16598 0 0 ~
/ 1
3 n61 ~ 2 35284 17586 0 0 ~
/ 1
3 n38 ~ 2 37284 16566 0 0 ~
/ 1
3 n41 ~ 2 37204 16040 0 0 ~
/ 1
3 n64 ~ 2 36644 16566 0 0 ~
/ 1
3 n66 ~ 2 36204 17028 0 0 ~
/ 1
3 n37 ~ 2 36684 16598 0 0 ~
/ 1
3 n74 ~ 2 37324 15052 0 0 ~
/ 1
3 n78 ~ 2 38244 15610 0 0 ~
/ 1
3 n36 ~ 2 37044 17060 0 0 ~
/ 1
3 n79 ~ 2 38004 15578 0 0 ~
/ 1
3 n29 ~ 2 36924 17554 0 0 ~
/ 1
3 n33 ~ 2 35564 16566 0 0 ~
/ 1
3 n32 ~ 2 35364 17586 0 0 ~
/ 1
3 n31 ~ 2 35284 17060 0 0 ~
/ 1
3 n34 ~ 2 37324 16566 0 0 ~
/ 1
3 n60 ~ 2 35444 16040 0 0 ~
/ 1
3 n70 ~ 2 38164 15610 0 0 ~
/ 1
3 n43 ~ 2 38604 17586 0 0 ~
/ 1
3 n77 ~ 2 37484 15610 0 0 ~
/ 1
3 n72 ~ 2 38204 16040 0 0 ~
/ 1
3 n62 ~ 2 35404 15052 0 0 ~
/ 1
3 n30 ~ 2 35484 17554 0 0 ~
/ 1
3 n35 ~ 2 38644 17586 0 0 ~
/ 1
3 n55 ~ 2 36804 17060 0 0 ~
/ 1
3 n49 ~ 2 37964 17554 0 0 ~
/ 1
3 n45 ~ 2 38524 16072 0 0 ~
/ 1
3 n87 ~ 2 36724 16598 0 0 ~
/ 1
3 n86 ~ 2 38204 16566 0 0 ~
/ 1
3 n68 ~ 2 38604 16566 0 0 ~
/ 1
3 n53 ~ 2 38444 16072 0 0 ~
/ 1
3 n40 ~ 2 38244 16598 0 0 ~
/ 1
3 n46 ~ 2 38324 17028 0 0 ~
_I0/chip/vga_controller/field_translation vga_field_trans 0
new_line_in 2 31238 14130
/ 0
new_frame_in 2 31238 14090
/ 0
vdd 2 32998 17301
/ 0
mem_addr_out_7_0_3 2 31238 16274
/ 0
mem_addr_out_7_0_4 2 31238 16592
/ 0
mem_addr_out_7_0_5 2 34718 16456
/ 0
mem_addr_reset_in_3_0_0 2 31238 15604
/ 0
mem_addr_reset_in_3_0_1 2 31238 15046
/ 0
mem_addr_reset_in_3_0_2 2 31238 15500
/ 0
clk 2 31238 16918
/ 0
in_field_in 3 32718 13882
/ 0
mem_addr_out_7_0_0 3 32598 17756
/ 0
mem_addr_out_7_0_1 3 33998 17756
/ 0
mem_addr_out_7_0_2 3 33638 17756
/ 0
mem_addr_out_7_0_6 3 32558 17756
/ 0
mem_addr_out_7_0_7 3 33718 17756
/ 0
mem_addr_reset_in_3_0_3 3 32358 13882
/ 0
vss 3 32838 17756
/ 0
rst 3 33318 13882
/ 1
3 N16 ~ 2 32284 14064 0 0 ~
/ 1
3 N17 ~ 2 31284 14622 0 0 ~
/ 1
3 n3 ~ 2 31364 14622 0 0 ~
/ 1
3 n5 ~ 2 33324 14064 0 0 ~
/ 1
3 counter_state_0_port ~ 2 33004 14064 0 0 ~
/ 1
3 N18 ~ 2 31484 14622 0 0 ~
/ 1
3 n18_port ~ 2 31524 14064 0 0 ~
/ 1
3 n6 ~ 2 32684 14798 0 0 ~
/ 1
3 n2 ~ 2 33444 14798 0 0 ~
/ 1
3 n20 ~ 2 33964 14096 0 0 ~
/ 1
3 n22 ~ 2 32044 14622 0 0 ~
/ 1
3 n21 ~ 2 31684 14622 0 0 ~
/ 1
3 n11 ~ 2 32324 14064 0 0 ~
/ 1
3 counter_state_1_port ~ 2 32244 14622 0 0 ~
/ 1
3 counter_state_2_port ~ 2 31884 14064 0 0 ~
/ 1
3 n19 ~ 2 33044 14064 0 0 ~
/ 1
3 n4 ~ 2 31684 14064 0 0 ~
/ 1
3 n1 ~ 2 34364 14064 0 0 ~
/ 1
3 n9 ~ 2 33644 14064 0 0 ~
/ 1
3 mem_addr_enable ~ 2 34724 17228 0 0 ~
/ 1
3 X_Logic0_port ~ 2 32484 14837 0 0 ~
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter vga_counter_4bit 0
rst_ext 2 33278 19198
/ 0
rst 2 33278 19102
/ 0
vdd 2 31758 19277
/ 0
vss 2 31758 18783
/ 0
val_3_0_2 2 33278 19596
/ 0
val_3_0_3 2 30638 19030
/ 0
en 3 32198 19732
/ 0
clk 3 32638 19732
/ 0
val_3_0_0 3 32518 18822
/ 0
val_3_0_1 3 31998 19732
/ 1
3 n12 ~ 2 31804 19562 0 0 ~
/ 1
3 n15 ~ 2 32244 19530 0 0 ~
/ 1
3 n17 ~ 2 33284 19036 0 0 ~
/ 1
3 n8 ~ 2 31964 19602 0 0 ~
/ 1
3 n14 ~ 2 32284 19530 0 0 ~
/ 1
3 n7 ~ 2 30644 19530 0 0 ~
/ 1
3 n10 ~ 2 31764 19036 0 0 ~
/ 1
3 n9 ~ 2 30924 19036 0 0 ~
/ 1
3 n13 ~ 2 33164 19004 0 0 ~
/ 1
3 n16 ~ 2 32364 19530 0 0 ~
/ 1
3 n11 ~ 2 31844 19036 0 0 ~
_I0/chip/vga_controller/field_translation_reset vga_field_trans_reset 0
end_field_line_in 2 34838 18464
/ 0
vdd 2 31758 19277
/ 0
vss 2 31758 18783
/ 0
mem_addr_reset_out_3_0_3 2 30638 19030
/ 0
rst 2 30638 18568
/ 0
mem_addr_reset_out_3_0_0 3 32278 19732
/ 0
mem_addr_reset_out_3_0_1 3 31998 19732
/ 0
mem_addr_reset_out_3_0_2 3 33318 19732
/ 0
end_frame_in 3 31838 17834
/ 0
clk 3 32638 19732
/ 1
3 n48 ~ 2 34244 19004 0 0 ~
/ 1
3 N28 ~ 2 34084 19004 0 0 ~
/ 1
3 n42 ~ 2 33764 18048 0 0 ~
/ 1
3 N27 ~ 2 31404 18574 0 0 ~
/ 1
3 n7 ~ 2 33884 19004 0 0 ~
/ 1
3 n32 ~ 2 34484 19004 0 0 ~
/ 1
3 N25 ~ 2 32964 18542 0 0 ~
/ 1
3 n1 ~ 2 31444 18574 0 0 ~
/ 1
3 n38 ~ 2 34324 18016 0 0 ~
/ 1
3 n47 ~ 2 34524 18016 0 0 ~
/ 1
3 n4 ~ 2 32164 18542 0 0 ~
/ 1
3 n3 ~ 2 31924 18016 0 0 ~
/ 1
3 n2 ~ 2 31484 18048 0 0 ~
/ 1
3 n9 ~ 2 31964 18574 0 0 ~
/ 1
3 n8 ~ 2 33444 19036 0 0 ~
/ 1
3 n5 ~ 2 33004 18016 0 0 ~
/ 1
3 counter_state_4_port ~ 2 34204 19004 0 0 ~
/ 1
3 n45 ~ 2 33644 18542 0 0 ~
/ 1
3 n30 ~ 2 33684 19036 0 0 ~
/ 1
3 n46 ~ 2 32804 18750 0 0 ~
/ 1
3 n35 ~ 2 34644 19036 0 0 ~
/ 1
3 N26 ~ 2 32564 18542 0 0 ~
/ 1
3 n34 ~ 2 34564 18574 0 0 ~
/ 1
3 n31 ~ 2 34364 19036 0 0 ~
/ 1
3 n40 ~ 2 32484 18574 0 0 ~
/ 1
3 n43 ~ 2 33684 18048 0 0 ~
/ 1
3 n10 ~ 2 30844 18750 0 0 ~
/ 1
3 n28_port ~ 2 33924 18750 0 0 ~
/ 1
3 counter_state_2_port ~ 2 32724 18048 0 0 ~
/ 1
3 n33 ~ 2 34044 19004 0 0 ~
/ 1
3 n39 ~ 2 33684 18574 0 0 ~
/ 1
3 n44 ~ 2 33484 18048 0 0 ~
/ 1
3 N24 ~ 2 31924 18574 0 0 ~
/ 1
3 n37 ~ 2 31644 18574 0 0 ~
/ 1
3 mem_addr_enable ~ 2 33724 19036 0 0 ~
/ 1
3 n6 ~ 2 33324 18542 0 0 ~
/ 1
3 n29 ~ 2 33524 18542 0 0 ~
/ 1
3 n41 ~ 2 32404 18750 0 0 ~
/ 1
3 counter_state_1_port ~ 2 34204 18574 0 0 ~
/ 1
3 counter_state_0_port ~ 2 33124 18574 0 0 ~
/ 1
3 n36 ~ 2 34444 18574 0 0 ~
/ 1
3 counter_state_3_port ~ 2 31484 18574 0 0 ~
_I0/chip/vga_controller vga 0
rst 2 24238 18464
/ 0
vss 2 27598 18783
/ 0
vdd 2 24238 19277
/ 0
data 2 38758 12934
/ 0
h_sync 2 38758 12504
/ 0
green 2 38758 12966
/ 0
clk 3 32638 19732
/ 0
v_sync 3 36758 11906
/ 0
red 3 35918 11906
/ 0
blue 3 35998 11906
/ 0
mem_addr_7_0_7 3 33158 11906
/ 0
mem_addr_7_0_6 3 32038 11906
/ 0
mem_addr_7_0_5 3 34158 11906
/ 0
mem_addr_7_0_4 3 32318 11906
/ 0
mem_addr_7_0_3 3 33518 11906
/ 0
mem_addr_7_0_2 3 31758 11906
/ 0
mem_addr_7_0_1 3 33958 11906
/ 0
mem_addr_7_0_0 3 33838 11906
/ 1
3 n1 ~ 2 34964 17586 0 0 ~
/ 1
3 mem_addr_np_0_port ~ 3 33564 11912 0 0 ~
/ 1
3 mem_addr_np_3_port ~ 3 33324 11912 0 0 ~
/ 1
3 mem_addr_score_0_port ~ 3 26044 11912 0 0 ~
/ 1
3 mem_addr_field_2_port ~ 3 32124 11912 0 0 ~
/ 1
3 mem_addr_score_3_port ~ 2 25244 12861 0 0 ~
/ 1
3 mem_addr_np_1_port ~ 3 33924 11912 0 0 ~
/ 1
3 pos_y_9_port ~ 2 26684 15538 0 0 ~
/ 1
3 pos_x_0_port ~ 2 29244 15786 0 0 ~
/ 1
3 n2 ~ 3 31844 17840 0 0 ~
/ 1
3 end_score_line ~ 3 25084 14876 0 0 ~
/ 1
3 mem_addr_field_5_port ~ 2 34724 16462 0 0 ~
/ 1
3 mem_addr_reset_field_0_port ~ 3 32284 19738 0 0 ~
/ 1
3 mem_addr_reset_np_1_port ~ 3 36364 19738 0 0 ~
/ 1
3 mem_addr_field_6_port ~ 3 32244 12822 0 0 ~
/ 1
3 mem_addr_reset_field_1_port ~ 3 32004 19738 0 0 ~
/ 1
3 mem_addr_field_0_port ~ 3 33084 12822 0 0 ~
/ 1
3 mem_addr_reset_np_0_port ~ 3 36004 19738 0 0 ~
/ 1
3 mem_addr_field_4_port ~ 2 31244 16598 0 0 ~
/ 1
3 mem_addr_score_2_port ~ 2 31644 12192 0 0 ~
/ 1
3 mem_addr_field_3_port ~ 3 33084 11912 0 0 ~
/ 1
3 mem_addr_reset_field_2_port ~ 3 33324 19738 0 0 ~
/ 1
3 pos_y_0_port ~ 3 28044 16358 0 0 ~
/ 1
3 end_field_line ~ 2 30964 15682 0 0 ~
/ 1
3 mem_addr_score_4_port ~ 3 32124 12822 0 0 ~
/ 1
3 mem_addr_field_1_port ~ 3 33204 11912 0 0 ~
/ 1
3 mem_addr_score_1_port ~ 3 33804 11912 0 0 ~
/ 1
3 mem_addr_reset_field_3_port ~ 2 30644 19036 0 0 ~
/ 1
3 mem_addr_field_7_port ~ 3 32804 11912 0 0 ~
/ 1
3 mem_addr_score_6_port ~ 2 25244 12861 0 0 ~
/ 1
3 in_field ~ 3 32724 13888 0 0 ~
/ 1
3 mem_addr_np_4_port ~ 2 35284 16598 0 0 ~
/ 1
3 pos_y_8_port ~ 2 28724 15124 0 0 ~
/ 1
3 mem_addr_score_7_port ~ 3 32964 12822 0 0 ~
/ 1
3 pos_y_2_port ~ 2 26684 15012 0 0 ~
/ 1
3 pos_y_4_port ~ 2 29044 14876 0 0 ~
/ 1
3 in_np ~ 2 34244 11952 0 0 ~
/ 1
3 mem_addr_np_5_port ~ 2 34244 12192 0 0 ~
/ 1
3 pos_x_6_port ~ 2 30964 14916 0 0 ~
/ 1
3 mem_addr_score_5_port ~ 2 25244 12861 0 0 ~
/ 1
3 pos_x_2_port ~ 2 29284 15786 0 0 ~
/ 1
3 mem_addr_np_6_port ~ 3 32004 11912 0 0 ~
/ 1
3 h_sync_buf ~ 3 36964 12822 0 0 ~
/ 1
3 mem_addr_np_7_port ~ 2 32964 11912 0 0 ~
/ 1
3 pos_y_3_port ~ 2 26684 15506 0 0 ~
/ 1
3 new_frame ~ 2 31244 14096 0 0 ~
/ 1
3 pos_y_7_port ~ 2 27964 14876 0 0 ~
/ 1
3 end_np_line ~ 2 31004 14518 0 0 ~
/ 1
3 new_line ~ 2 31244 14136 0 0 ~
/ 1
3 mem_addr_np_2_port ~ 2 31644 12120 0 0 ~
/ 1
3 pos_y_6_port ~ 3 27964 15786 0 0 ~
/ 1
3 pos_x_1_port ~ 3 29204 15786 0 0 ~
/ 1
3 in_score ~ 3 32724 12822 0 0 ~
/ 1
3 pos_y_1_port ~ 2 26684 15610 0 0 ~
/ 1
3 pos_x_4_port ~ 2 28644 14486 0 0 ~
/ 1
3 pos_x_3_port ~ 2 28084 15786 0 0 ~
/ 1
3 v_sync_buf ~ 3 27644 15786 0 0 ~
/ 1
3 pos_x_5_port ~ 2 27724 15786 0 0 ~
/ 1
3 pos_y_5_port ~ 2 28004 15786 0 0 ~
/ 1
3 pos_x_7_port ~ 2 28644 14622 0 0 ~
/ 1
3 end_frame ~ 3 29764 12822 0 0 ~
_I0/chip/check_piece_mask check_mask 0
clk 2 14718 4664
/ 0
vss 2 17238 5939
/ 0
addr_7_0_4 2 14718 5270
/ 0
addr_7_0_5 2 14718 5620
/ 0
addr_7_0_6 2 14718 5302
/ 0
addr_7_0_7 2 14718 6258
/ 0
vdd 2 14718 4378
/ 0
lut_error 2 17558 6888
/ 0
mask_7_0_4 2 14718 5828
/ 0
mask_7_0_5 2 14718 5062
/ 0
mask_7_0_6 2 14718 5588
/ 0
mask_7_0_7 2 14718 6680
/ 0
empty 3 15278 6888
/ 0
rst 3 16558 4002
/ 0
addr_7_0_0 3 15278 4002
/ 0
addr_7_0_1 3 15478 4002
/ 0
addr_7_0_2 3 14838 4002
/ 0
addr_7_0_3 3 16038 4002
/ 0
mask_select_1_0_0 3 15998 4002
/ 0
mask_select_1_0_1 3 16318 4002
/ 0
write 3 16358 4002
/ 0
ready 3 15598 6888
/ 0
data_in 3 16198 6888
/ 0
start 3 15518 6888
/ 0
lut_ready 3 17118 6888
/ 0
mask_7_0_0 3 15798 4002
/ 0
mask_7_0_1 3 15398 4002
/ 0
mask_7_0_2 3 14918 4002
/ 0
mask_7_0_3 3 16038 6888
/ 0
lut_start 3 16398 6888
/ 1
3 n53 ~ 2 14964 4184 0 0 ~
/ 1
3 n79 ~ 2 17724 6718 0 0 ~
/ 1
3 n45 ~ 2 16244 4710 0 0 ~
/ 1
3 n83 ~ 2 15564 6718 0 0 ~
/ 1
3 n64 ~ 2 17604 6160 0 0 ~
/ 1
3 n81 ~ 2 16724 6160 0 0 ~
/ 1
3 n54 ~ 2 15444 4216 0 0 ~
/ 1
3 n88 ~ 2 15964 5730 0 0 ~
/ 1
3 n55 ~ 2 15844 4184 0 0 ~
/ 1
3 n52 ~ 2 16044 5204 0 0 ~
/ 1
3 n49 ~ 2 15644 5204 0 0 ~
/ 1
3 n47 ~ 2 14844 6192 0 0 ~
/ 1
3 n90 ~ 2 15684 4184 0 0 ~
/ 1
3 n51 ~ 2 14844 5204 0 0 ~
/ 1
3 n50 ~ 2 14964 5172 0 0 ~
/ 1
3 n92 ~ 2 16404 5730 0 0 ~
/ 1
3 n95 ~ 2 16444 6192 0 0 ~
/ 1
3 n62 ~ 2 17524 6160 0 0 ~
/ 1
3 n76 ~ 2 18084 4742 0 0 ~
/ 1
3 n86 ~ 2 16444 4710 0 0 ~
/ 1
3 n94 ~ 2 15604 5698 0 0 ~
/ 1
3 n69 ~ 2 17604 4742 0 0 ~
/ 1
3 n65 ~ 2 17204 6686 0 0 ~
/ 1
3 n93 ~ 2 16484 5730 0 0 ~
/ 1
3 n87 ~ 2 15724 4742 0 0 ~
/ 1
3 next_state_1_port ~ 2 18164 4710 0 0 ~
/ 1
3 n59 ~ 2 16404 6160 0 0 ~
/ 1
3 n74 ~ 2 18004 5204 0 0 ~
/ 1
3 next_state_0_port ~ 2 16724 4710 0 0 ~
/ 1
3 n75 ~ 2 17924 5204 0 0 ~
/ 1
3 n63 ~ 2 15724 6160 0 0 ~
/ 1
3 n72 ~ 2 16884 6718 0 0 ~
/ 1
3 n82 ~ 2 15604 6718 0 0 ~
/ 1
3 n96 ~ 2 16324 6160 0 0 ~
/ 1
3 n46 ~ 2 16044 4710 0 0 ~
/ 1
3 n60 ~ 2 15564 6160 0 0 ~
/ 1
3 n57 ~ 2 14884 4918 0 0 ~
/ 1
3 pixel_1_port ~ 2 15764 4742 0 0 ~
/ 1
3 n67 ~ 2 17644 4710 0 0 ~
/ 1
3 n97 ~ 2 16444 5730 0 0 ~
/ 1
3 n77 ~ 2 17964 6718 0 0 ~
/ 1
3 n70 ~ 2 15564 5730 0 0 ~
/ 1
3 n91 ~ 2 16724 5172 0 0 ~
/ 1
3 n58 ~ 2 17004 4216 0 0 ~
/ 1
3 n56 ~ 2 15364 5204 0 0 ~
/ 1
3 n68 ~ 2 17604 6718 0 0 ~
/ 1
3 n89 ~ 2 15764 4216 0 0 ~
/ 1
3 n85 ~ 2 16324 4710 0 0 ~
/ 1
3 n66 ~ 2 15324 6160 0 0 ~
/ 1
3 n73 ~ 2 16764 5730 0 0 ~
/ 1
3 n80 ~ 2 17204 6160 0 0 ~
/ 1
3 n44 ~ 2 16124 5204 0 0 ~
/ 1
3 state_1_port ~ 2 17164 5172 0 0 ~
/ 1
3 n78 ~ 2 17204 5204 0 0 ~
/ 1
3 state_2_port ~ 2 17964 5172 0 0 ~
/ 1
3 pixel_0_port ~ 2 16484 4742 0 0 ~
/ 1
3 state_0_port ~ 2 17124 5698 0 0 ~
/ 1
3 n84 ~ 2 16884 5172 0 0 ~
/ 1
3 n71 ~ 2 16764 6160 0 0 ~
/ 1
3 next_state_2_port ~ 2 15924 4216 0 0 ~
/ 1
3 n61 ~ 2 16524 5204 0 0 ~
/ 1
3 n48 ~ 2 15524 5204 0 0 ~
/ 1
3 n1 ~ 2 16324 5451 0 0 ~
_I0/chip/next_piece_generator/L1 npg_ff 0
d 2 7958 5166
/ 0
rst 2 7958 5270
/ 0
q 2 8758 5126
/ 0
vss 2 7958 4951
/ 0
vdd 2 7958 5445
/ 0
clk 3 8198 5406
_I0/chip/next_piece_generator/L3 npg_ff 0
d 2 6918 5166
/ 0
rst 2 6918 5270
/ 0
q 2 7718 5126
/ 0
vss 2 6918 4951
/ 0
vdd 2 6918 5445
/ 0
clk 3 7158 5406
_I0/chip/next_piece_generator/Button npg_ff 0
d 2 7958 5724
/ 0
rst 2 7958 5620
/ 0
q 2 8758 5764
/ 0
vss 2 7958 5939
/ 0
vdd 2 7958 5445
/ 0
clk 3 8198 5484
_I0/chip/next_piece_generator/L2 npg_ff 0
d 2 6918 5724
/ 0
rst 2 6918 5620
/ 0
q 2 7718 5764
/ 0
vss 2 6918 5939
/ 0
vdd 2 6918 5445
/ 0
clk 3 7158 5484
_I0/chip/next_piece_generator/M3 npg_mux2_1 0
in1 2 7518 5978
/ 0
sel 2 7358 6154
/ 0
out1 2 7598 6114
/ 0
vss 2 7358 5939
/ 0
vdd 2 7358 6433
/ 0
in2 3 7438 5978
_I0/chip/next_piece_generator/M2 npg_mux2_1 0
in1 2 7078 5978
/ 0
sel 2 6918 6154
/ 0
out1 2 7158 6114
/ 0
vss 2 6918 5939
/ 0
vdd 2 6918 6433
/ 0
in2 3 6998 5978
_I0/chip/next_piece_generator/M1 npg_mux2_1 0
in1 2 8318 5978
/ 0
sel 2 8158 6154
/ 0
out1 2 8398 6114
/ 0
vss 2 8158 5939
/ 0
vdd 2 8158 6433
/ 0
in2 3 8238 5978
_I0/chip/next_piece_generator npg 0
output_2_0_2 2 8758 5126
/ 0
clk 2 6918 5334
/ 0
vss 2 7958 5939
/ 0
vdd 2 7958 5445
/ 0
rst 2 6918 5270
/ 0
output_2_0_1 3 6998 6394
/ 0
output_2_0_0 3 7438 6394
/ 0
new_number 3 7758 6394
/ 0
button_seed 3 8678 6394
/ 1
3 n4 ~ 2 7844 6120 0 0 ~
/ 1
3 s6 ~ 2 6924 5730 0 0 ~
/ 1
3 n6 ~ 2 7884 5698 0 0 ~
/ 1
3 n2 ~ 2 7964 5626 0 0 ~
/ 1
3 button_xor_self ~ 2 7964 5730 0 0 ~
/ 1
3 n5 ~ 2 7724 6160 0 0 ~
/ 1
3 s5 ~ 2 7964 5172 0 0 ~
/ 1
3 s7 ~ 2 6924 5172 0 0 ~
/ 1
3 shift ~ 2 8164 6160 0 0 ~
_I0/chip/output_score draw_score 0
ds_ready 2 13518 13206
/ 0
ds_rst 2 13518 14512
/ 0
ds_addr_7_0_0 2 13518 15150
/ 0
ds_addr_7_0_1 2 13518 13524
/ 0
vdd 2 13518 13349
/ 0
ds_addr_7_0_3 2 13518 13732
/ 0
vss 2 13518 13764
/ 0
ds_addr_7_0_7 2 13518 14720
/ 0
ds_write 2 16478 13174
/ 0
ds_draw 2 13518 13596
/ 0
ds_input_7_0_1 2 16478 15150
/ 0
ds_input_7_0_3 2 14718 15780
/ 0
ds_input_7_0_7 2 16478 14162
/ 0
ds_clk 3 13758 12894
/ 0
ds_addr_7_0_2 3 15038 15780
/ 0
ds_addr_7_0_4 3 15478 15780
/ 0
ds_addr_7_0_5 3 14238 15780
/ 0
ds_addr_7_0_6 3 15278 12894
/ 0
ds_data_out 3 15238 15780
/ 0
ds_input_7_0_2 3 14638 15780
/ 0
ds_input_7_0_0 3 14838 15780
/ 0
ds_input_7_0_5 3 16078 15780
/ 0
ds_input_7_0_4 3 15278 15780
/ 0
ds_input_7_0_6 3 15158 15780
/ 1
3 n53 ~ 2 13604 14064 0 0 ~
/ 1
3 next_i_2_port ~ 2 13524 13108 0 0 ~
/ 1
3 next_i_0_port ~ 2 14564 14096 0 0 ~
/ 1
3 n71 ~ 2 14804 15578 0 0 ~
/ 1
3 n79 ~ 2 16204 13076 0 0 ~
/ 1
3 n48 ~ 2 15644 14064 0 0 ~
/ 1
3 n64 ~ 2 16444 15052 0 0 ~
/ 1
3 n62 ~ 2 15724 13108 0 0 ~
/ 1
3 next_i_1_port ~ 2 13724 14064 0 0 ~
/ 1
3 n69 ~ 2 14724 15052 0 0 ~
/ 1
3 n61 ~ 2 15844 14064 0 0 ~
/ 1
3 n66 ~ 2 16124 14064 0 0 ~
/ 1
3 n73 ~ 2 15964 13602 0 0 ~
/ 1
3 n70 ~ 2 14644 14876 0 0 ~
/ 1
3 n77 ~ 2 15324 15084 0 0 ~
/ 1
3 n68 ~ 2 15884 15052 0 0 ~
/ 1
3 n52 ~ 2 15884 14064 0 0 ~
/ 1
3 n60 ~ 2 14964 13634 0 0 ~
/ 1
3 n65 ~ 2 16084 13602 0 0 ~
/ 1
3 n58 ~ 2 15604 13108 0 0 ~
/ 1
3 n38 ~ 2 16484 15052 0 0 ~
/ 1
3 n50 ~ 2 15804 14064 0 0 ~
/ 1
3 n59 ~ 2 15804 14622 0 0 ~
/ 1
3 n56 ~ 2 15764 14064 0 0 ~
/ 1
3 n74 ~ 2 16004 13634 0 0 ~
/ 1
3 n76 ~ 2 16124 15610 0 0 ~
/ 1
3 n78 ~ 2 14244 14064 0 0 ~
/ 1
3 n54 ~ 2 13684 14064 0 0 ~
/ 1
3 n75 ~ 2 16044 13602 0 0 ~
/ 1
3 n67 ~ 2 14804 15084 0 0 ~
/ 1
3 n51 ~ 2 15764 14622 0 0 ~
/ 1
3 n49 ~ 2 16284 15578 0 0 ~
/ 1
3 new_state_0_port ~ 2 14044 13602 0 0 ~
/ 1
3 state_1_port ~ 2 14204 14064 0 0 ~
/ 1
3 n55 ~ 2 15844 15052 0 0 ~
/ 1
3 new_state_1_port ~ 2 14564 13108 0 0 ~
/ 1
3 n63 ~ 2 14924 13634 0 0 ~
/ 1
3 n57 ~ 2 13604 13634 0 0 ~
/ 1
3 i_2_port ~ 2 15724 13634 0 0 ~
/ 1
3 n72 ~ 2 14884 15610 0 0 ~
/ 1
3 state_0_port ~ 2 14564 14590 0 0 ~
/ 1
3 n36 ~ 2 15844 14622 0 0 ~
/ 1
3 i_0_port ~ 2 15364 14096 0 0 ~
/ 1
3 i_1_port ~ 2 14324 14590 0 0 ~
/ 1
3 n80 ~ 2 14764 14343 0 0 ~
/ 1
3 n81 ~ 2 14684 14590 0 0 ~
_I0/chip/video_ram/demux5_we demux5 0
vss 2 30958 9891
/ 0
vdd 2 30958 10385
/ 0
di 2 30598 10106
/ 0
s_2_0_0 2 31758 10002
/ 0
do_4_0_1 2 31758 10210
/ 0
do_4_0_4 3 31038 9930
/ 0
do_4_0_3 3 31438 9930
/ 0
do_4_0_2 3 31198 9930
/ 0
s_2_0_1 3 31358 10346
/ 0
do_4_0_0 3 30838 9930
/ 0
s_2_0_2 3 31078 9930
/ 1
3 n6 ~ 2 30764 10112 0 0 ~
/ 1
3 n8 ~ 2 31364 10112 0 0 ~
/ 1
3 n10 ~ 2 31564 10144 0 0 ~
/ 1
3 n7 ~ 2 31004 10112 0 0 ~
/ 1
3 n9 ~ 2 31244 10144 0 0 ~
_I0/chip/video_ram/mux5_do1 mux5 0
s_2_0_2 2 25118 10106
/ 0
do 2 25118 10034
/ 0
vss 2 25118 9891
/ 0
vdd 2 25118 10385
/ 0
s_2_0_1 2 25398 9930
/ 0
di_4_0_4 3 25198 9930
/ 0
di_4_0_0 3 25638 10346
/ 0
di_4_0_2 3 25678 9930
/ 0
di_4_0_1 3 25518 9930
/ 0
di_4_0_3 3 25478 10346
/ 0
s_2_0_0 3 25798 9930
/ 1
3 n15 ~ 2 25924 10072 0 0 ~
_I0/chip/video_ram/mux5_do2 mux5 0
s_2_0_2 2 34718 10106
/ 0
do 2 34718 10034
/ 0
vss 2 34718 9891
/ 0
vdd 2 34718 10385
/ 0
s_2_0_1 2 34998 9930
/ 0
di_4_0_4 3 34798 9930
/ 0
di_4_0_0 3 35238 10346
/ 0
di_4_0_2 3 35278 9930
/ 0
di_4_0_1 3 35118 9930
/ 0
di_4_0_3 3 35078 10346
/ 0
s_2_0_0 3 35398 9930
/ 1
3 n15 ~ 2 35524 10072 0 0 ~
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 28318 8792
/ 0
do_7_0_7 2 28318 8760
/ 0
vss 2 27918 8903
/ 0
vdd 2 27918 8409
/ 0
s_2_0_1 2 27078 8026
/ 0
do_7_0_6 2 27078 8202
/ 0
do_7_0_5 2 27078 8234
/ 0
do_7_0_4 2 27078 8616
/ 0
do_7_0_0 2 28318 8058
/ 0
di 3 27998 7954
/ 0
s_2_0_0 3 27558 7954
/ 0
do_7_0_3 3 27358 8864
/ 0
do_7_0_2 3 27478 8864
/ 0
do_7_0_1 3 27758 8864
/ 1
3 n30 ~ 2 27604 8662 0 0 ~
/ 1
3 n31 ~ 2 28164 8136 0 0 ~
/ 1
3 n22 ~ 2 28204 8662 0 0 ~
/ 1
3 n29 ~ 2 27404 8694 0 0 ~
/ 1
3 n24 ~ 2 28284 8136 0 0 ~
/ 1
3 n26 ~ 2 27404 8168 0 0 ~
/ 1
3 n28 ~ 2 28124 8136 0 0 ~
/ 1
3 n25 ~ 2 27324 8136 0 0 ~
/ 1
3 n27 ~ 2 28044 8136 0 0 ~
/ 1
3 n23 ~ 2 27684 8136 0 0 ~
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 32238 8792
/ 0
do_7_0_7 2 32238 8760
/ 0
vss 2 31838 8903
/ 0
vdd 2 31838 8409
/ 0
s_2_0_1 2 30998 8026
/ 0
do_7_0_6 2 30998 8202
/ 0
do_7_0_5 2 30998 8234
/ 0
do_7_0_4 2 30998 8616
/ 0
do_7_0_0 2 32238 8058
/ 0
di 3 31918 7954
/ 0
s_2_0_0 3 31478 7954
/ 0
do_7_0_3 3 31278 8864
/ 0
do_7_0_2 3 31398 8864
/ 0
do_7_0_1 3 31678 8864
/ 1
3 n30 ~ 2 31524 8662 0 0 ~
/ 1
3 n31 ~ 2 32084 8136 0 0 ~
/ 1
3 n22 ~ 2 32124 8662 0 0 ~
/ 1
3 n29 ~ 2 31324 8694 0 0 ~
/ 1
3 n24 ~ 2 32204 8136 0 0 ~
/ 1
3 n26 ~ 2 31324 8168 0 0 ~
/ 1
3 n28 ~ 2 32044 8136 0 0 ~
/ 1
3 n25 ~ 2 31244 8136 0 0 ~
/ 1
3 n27 ~ 2 31964 8136 0 0 ~
/ 1
3 n23 ~ 2 31604 8136 0 0 ~
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 36158 8792
/ 0
do_7_0_7 2 36158 8760
/ 0
vss 2 35758 8903
/ 0
vdd 2 35758 8409
/ 0
s_2_0_1 2 34918 8026
/ 0
do_7_0_6 2 34918 8202
/ 0
do_7_0_5 2 34918 8234
/ 0
do_7_0_4 2 34918 8616
/ 0
do_7_0_0 2 36158 8058
/ 0
di 3 35838 7954
/ 0
s_2_0_0 3 35398 7954
/ 0
do_7_0_3 3 35198 8864
/ 0
do_7_0_2 3 35318 8864
/ 0
do_7_0_1 3 35598 8864
/ 1
3 n30 ~ 2 35444 8662 0 0 ~
/ 1
3 n31 ~ 2 36004 8136 0 0 ~
/ 1
3 n22 ~ 2 36044 8662 0 0 ~
/ 1
3 n29 ~ 2 35244 8694 0 0 ~
/ 1
3 n24 ~ 2 36124 8136 0 0 ~
/ 1
3 n26 ~ 2 35244 8168 0 0 ~
/ 1
3 n28 ~ 2 35964 8136 0 0 ~
/ 1
3 n25 ~ 2 35164 8136 0 0 ~
/ 1
3 n27 ~ 2 35884 8136 0 0 ~
/ 1
3 n23 ~ 2 35524 8136 0 0 ~
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 24398 8792
/ 0
do_7_0_7 2 24398 8760
/ 0
vss 2 23998 8903
/ 0
vdd 2 23998 8409
/ 0
s_2_0_1 2 23158 8026
/ 0
do_7_0_6 2 23158 8202
/ 0
do_7_0_5 2 23158 8234
/ 0
do_7_0_4 2 23158 8616
/ 0
do_7_0_0 2 24398 8058
/ 0
di 3 24078 7954
/ 0
s_2_0_0 3 23638 7954
/ 0
do_7_0_3 3 23438 8864
/ 0
do_7_0_2 3 23558 8864
/ 0
do_7_0_1 3 23838 8864
/ 1
3 n30 ~ 2 23684 8662 0 0 ~
/ 1
3 n31 ~ 2 24244 8136 0 0 ~
/ 1
3 n22 ~ 2 24284 8662 0 0 ~
/ 1
3 n29 ~ 2 23484 8694 0 0 ~
/ 1
3 n24 ~ 2 24364 8136 0 0 ~
/ 1
3 n26 ~ 2 23484 8168 0 0 ~
/ 1
3 n28 ~ 2 24204 8136 0 0 ~
/ 1
3 n25 ~ 2 23404 8136 0 0 ~
/ 1
3 n27 ~ 2 24124 8136 0 0 ~
/ 1
3 n23 ~ 2 23764 8136 0 0 ~
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 20478 8792
/ 0
do_7_0_7 2 20478 8760
/ 0
vss 2 20078 8903
/ 0
vdd 2 20078 8409
/ 0
s_2_0_1 2 19238 8026
/ 0
do_7_0_6 2 19238 8202
/ 0
do_7_0_5 2 19238 8234
/ 0
do_7_0_4 2 19238 8616
/ 0
do_7_0_0 2 20478 8058
/ 0
di 3 20158 7954
/ 0
s_2_0_0 3 19718 7954
/ 0
do_7_0_3 3 19518 8864
/ 0
do_7_0_2 3 19638 8864
/ 0
do_7_0_1 3 19918 8864
/ 1
3 n30 ~ 2 19764 8662 0 0 ~
/ 1
3 n31 ~ 2 20324 8136 0 0 ~
/ 1
3 n22 ~ 2 20364 8662 0 0 ~
/ 1
3 n29 ~ 2 19564 8694 0 0 ~
/ 1
3 n24 ~ 2 20444 8136 0 0 ~
/ 1
3 n26 ~ 2 19564 8168 0 0 ~
/ 1
3 n28 ~ 2 20284 8136 0 0 ~
/ 1
3 n25 ~ 2 19484 8136 0 0 ~
/ 1
3 n27 ~ 2 20204 8136 0 0 ~
/ 1
3 n23 ~ 2 19844 8136 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 30198 7915
/ 0
vdd 2 30198 7421
/ 0
Y 2 30438 7740
/ 0
A 2 30198 7668
/ 0
E 2 30278 7700
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 34118 7915
/ 0
vdd 2 34118 7421
/ 0
Y 2 34358 7740
/ 0
A 2 34118 7668
/ 0
E 2 34198 7700
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 38038 7915
/ 0
vdd 2 38038 7421
/ 0
Y 2 38278 7740
/ 0
A 2 38038 7668
/ 0
E 2 38118 7700
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 26278 7915
/ 0
vdd 2 26278 7421
/ 0
Y 2 26518 7740
/ 0
A 2 26278 7668
/ 0
E 2 26358 7700
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 22358 7915
/ 0
vdd 2 22358 7421
/ 0
Y 2 22598 7740
/ 0
A 2 22358 7668
/ 0
E 2 22438 7700
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 30198 5939
/ 0
vdd 2 30198 5445
/ 0
Y 2 30438 5764
/ 0
A 2 30198 5692
/ 0
E 2 30278 5724
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 34118 5939
/ 0
vdd 2 34118 5445
/ 0
Y 2 34358 5764
/ 0
A 2 34118 5692
/ 0
E 2 34198 5724
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 38038 5939
/ 0
vdd 2 38038 5445
/ 0
Y 2 38278 5764
/ 0
A 2 38038 5692
/ 0
E 2 38118 5724
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 26278 5939
/ 0
vdd 2 26278 5445
/ 0
Y 2 26518 5764
/ 0
A 2 26278 5692
/ 0
E 2 26358 5724
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 22358 5939
/ 0
vdd 2 22358 5445
/ 0
Y 2 22598 5764
/ 0
A 2 22358 5692
/ 0
E 2 22438 5724
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 30198 1987
/ 0
vdd 2 30198 1493
/ 0
Y 2 30438 1812
/ 0
A 2 30198 1740
/ 0
E 2 30278 1772
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 34118 1987
/ 0
vdd 2 34118 1493
/ 0
Y 2 34358 1812
/ 0
A 2 34118 1740
/ 0
E 2 34198 1772
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 38038 1987
/ 0
vdd 2 38038 1493
/ 0
Y 2 38278 1812
/ 0
A 2 38038 1740
/ 0
E 2 38118 1772
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 26278 1987
/ 0
vdd 2 26278 1493
/ 0
Y 2 26518 1812
/ 0
A 2 26278 1740
/ 0
E 2 26358 1772
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 22358 1987
/ 0
vdd 2 22358 1493
/ 0
Y 2 22598 1812
/ 0
A 2 22358 1740
/ 0
E 2 22438 1772
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 30198 3963
/ 0
vdd 2 30198 3469
/ 0
Y 2 30438 3788
/ 0
A 2 30198 3716
/ 0
E 2 30278 3748
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 34118 3963
/ 0
vdd 2 34118 3469
/ 0
Y 2 34358 3788
/ 0
A 2 34118 3716
/ 0
E 2 34198 3748
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 38038 3963
/ 0
vdd 2 38038 3469
/ 0
Y 2 38278 3788
/ 0
A 2 38038 3716
/ 0
E 2 38118 3748
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 26278 3963
/ 0
vdd 2 26278 3469
/ 0
Y 2 26518 3788
/ 0
A 2 26278 3716
/ 0
E 2 26358 3748
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 22358 3963
/ 0
vdd 2 22358 3469
/ 0
Y 2 22598 3788
/ 0
A 2 22358 3716
/ 0
E 2 22438 3748
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 28238 7915
/ 0
vdd 2 28238 7421
/ 0
Y 2 28478 7740
/ 0
A 2 28238 7668
/ 0
E 2 28318 7700
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 32158 7915
/ 0
vdd 2 32158 7421
/ 0
Y 2 32398 7740
/ 0
A 2 32158 7668
/ 0
E 2 32238 7700
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 36078 7915
/ 0
vdd 2 36078 7421
/ 0
Y 2 36318 7740
/ 0
A 2 36078 7668
/ 0
E 2 36158 7700
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 24318 7915
/ 0
vdd 2 24318 7421
/ 0
Y 2 24558 7740
/ 0
A 2 24318 7668
/ 0
E 2 24398 7700
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 20398 7915
/ 0
vdd 2 20398 7421
/ 0
Y 2 20638 7740
/ 0
A 2 20398 7668
/ 0
E 2 20478 7700
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 28238 5939
/ 0
vdd 2 28238 5445
/ 0
Y 2 28478 5764
/ 0
A 2 28238 5692
/ 0
E 2 28318 5724
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 32158 5939
/ 0
vdd 2 32158 5445
/ 0
Y 2 32398 5764
/ 0
A 2 32158 5692
/ 0
E 2 32238 5724
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 36078 5939
/ 0
vdd 2 36078 5445
/ 0
Y 2 36318 5764
/ 0
A 2 36078 5692
/ 0
E 2 36158 5724
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 24318 5939
/ 0
vdd 2 24318 5445
/ 0
Y 2 24558 5764
/ 0
A 2 24318 5692
/ 0
E 2 24398 5724
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 20398 5939
/ 0
vdd 2 20398 5445
/ 0
Y 2 20638 5764
/ 0
A 2 20398 5692
/ 0
E 2 20478 5724
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 28238 1987
/ 0
vdd 2 28238 1493
/ 0
Y 2 28478 1812
/ 0
A 2 28238 1740
/ 0
E 2 28318 1772
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 32158 1987
/ 0
vdd 2 32158 1493
/ 0
Y 2 32398 1812
/ 0
A 2 32158 1740
/ 0
E 2 32238 1772
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 36078 1987
/ 0
vdd 2 36078 1493
/ 0
Y 2 36318 1812
/ 0
A 2 36078 1740
/ 0
E 2 36158 1772
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 24318 1987
/ 0
vdd 2 24318 1493
/ 0
Y 2 24558 1812
/ 0
A 2 24318 1740
/ 0
E 2 24398 1772
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 20398 1987
/ 0
vdd 2 20398 1493
/ 0
Y 2 20638 1812
/ 0
A 2 20398 1740
/ 0
E 2 20478 1772
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 28238 3963
/ 0
vdd 2 28238 3469
/ 0
Y 2 28478 3788
/ 0
A 2 28238 3716
/ 0
E 2 28318 3748
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 32158 3963
/ 0
vdd 2 32158 3469
/ 0
Y 2 32398 3788
/ 0
A 2 32158 3716
/ 0
E 2 32238 3748
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 36078 3963
/ 0
vdd 2 36078 3469
/ 0
Y 2 36318 3788
/ 0
A 2 36078 3716
/ 0
E 2 36158 3748
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 24318 3963
/ 0
vdd 2 24318 3469
/ 0
Y 2 24558 3788
/ 0
A 2 24318 3716
/ 0
E 2 24398 3748
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 20398 3963
/ 0
vdd 2 20398 3469
/ 0
Y 2 20638 3788
/ 0
A 2 20398 3716
/ 0
E 2 20478 3748
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 30198 6927
/ 0
vdd 2 30198 7421
/ 0
Y 2 30438 7102
/ 0
A 2 30198 7174
/ 0
E 2 30278 7142
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 34118 6927
/ 0
vdd 2 34118 7421
/ 0
Y 2 34358 7102
/ 0
A 2 34118 7174
/ 0
E 2 34198 7142
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 38038 6927
/ 0
vdd 2 38038 7421
/ 0
Y 2 38278 7102
/ 0
A 2 38038 7174
/ 0
E 2 38118 7142
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 26278 6927
/ 0
vdd 2 26278 7421
/ 0
Y 2 26518 7102
/ 0
A 2 26278 7174
/ 0
E 2 26358 7142
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 22358 6927
/ 0
vdd 2 22358 7421
/ 0
Y 2 22598 7102
/ 0
A 2 22358 7174
/ 0
E 2 22438 7142
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 30198 4951
/ 0
vdd 2 30198 5445
/ 0
Y 2 30438 5126
/ 0
A 2 30198 5198
/ 0
E 2 30278 5166
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 34118 4951
/ 0
vdd 2 34118 5445
/ 0
Y 2 34358 5126
/ 0
A 2 34118 5198
/ 0
E 2 34198 5166
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 38038 4951
/ 0
vdd 2 38038 5445
/ 0
Y 2 38278 5126
/ 0
A 2 38038 5198
/ 0
E 2 38118 5166
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 26278 4951
/ 0
vdd 2 26278 5445
/ 0
Y 2 26518 5126
/ 0
A 2 26278 5198
/ 0
E 2 26358 5166
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 22358 4951
/ 0
vdd 2 22358 5445
/ 0
Y 2 22598 5126
/ 0
A 2 22358 5198
/ 0
E 2 22438 5166
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 30198 999
/ 0
vdd 2 30198 1493
/ 0
Y 2 30438 1174
/ 0
A 2 30198 1246
/ 0
E 2 30278 1214
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 34118 999
/ 0
vdd 2 34118 1493
/ 0
Y 2 34358 1174
/ 0
A 2 34118 1246
/ 0
E 2 34198 1214
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 38038 999
/ 0
vdd 2 38038 1493
/ 0
Y 2 38278 1174
/ 0
A 2 38038 1246
/ 0
E 2 38118 1214
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 26278 999
/ 0
vdd 2 26278 1493
/ 0
Y 2 26518 1174
/ 0
A 2 26278 1246
/ 0
E 2 26358 1214
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 22358 999
/ 0
vdd 2 22358 1493
/ 0
Y 2 22598 1174
/ 0
A 2 22358 1246
/ 0
E 2 22438 1214
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 30198 2975
/ 0
vdd 2 30198 3469
/ 0
Y 2 30438 3150
/ 0
A 2 30198 3222
/ 0
E 2 30278 3190
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 34118 2975
/ 0
vdd 2 34118 3469
/ 0
Y 2 34358 3150
/ 0
A 2 34118 3222
/ 0
E 2 34198 3190
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 38038 2975
/ 0
vdd 2 38038 3469
/ 0
Y 2 38278 3150
/ 0
A 2 38038 3222
/ 0
E 2 38118 3190
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 26278 2975
/ 0
vdd 2 26278 3469
/ 0
Y 2 26518 3150
/ 0
A 2 26278 3222
/ 0
E 2 26358 3190
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 22358 2975
/ 0
vdd 2 22358 3469
/ 0
Y 2 22598 3150
/ 0
A 2 22358 3222
/ 0
E 2 22438 3190
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 28238 6927
/ 0
vdd 2 28238 7421
/ 0
Y 2 28478 7102
/ 0
A 2 28238 7174
/ 0
E 2 28318 7142
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 32158 6927
/ 0
vdd 2 32158 7421
/ 0
Y 2 32398 7102
/ 0
A 2 32158 7174
/ 0
E 2 32238 7142
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 36078 6927
/ 0
vdd 2 36078 7421
/ 0
Y 2 36318 7102
/ 0
A 2 36078 7174
/ 0
E 2 36158 7142
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 24318 6927
/ 0
vdd 2 24318 7421
/ 0
Y 2 24558 7102
/ 0
A 2 24318 7174
/ 0
E 2 24398 7142
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 20398 6927
/ 0
vdd 2 20398 7421
/ 0
Y 2 20638 7102
/ 0
A 2 20398 7174
/ 0
E 2 20478 7142
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 28238 4951
/ 0
vdd 2 28238 5445
/ 0
Y 2 28478 5126
/ 0
A 2 28238 5198
/ 0
E 2 28318 5166
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 32158 4951
/ 0
vdd 2 32158 5445
/ 0
Y 2 32398 5126
/ 0
A 2 32158 5198
/ 0
E 2 32238 5166
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 36078 4951
/ 0
vdd 2 36078 5445
/ 0
Y 2 36318 5126
/ 0
A 2 36078 5198
/ 0
E 2 36158 5166
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 24318 4951
/ 0
vdd 2 24318 5445
/ 0
Y 2 24558 5126
/ 0
A 2 24318 5198
/ 0
E 2 24398 5166
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 20398 4951
/ 0
vdd 2 20398 5445
/ 0
Y 2 20638 5126
/ 0
A 2 20398 5198
/ 0
E 2 20478 5166
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 28238 999
/ 0
vdd 2 28238 1493
/ 0
Y 2 28478 1174
/ 0
A 2 28238 1246
/ 0
E 2 28318 1214
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 32158 999
/ 0
vdd 2 32158 1493
/ 0
Y 2 32398 1174
/ 0
A 2 32158 1246
/ 0
E 2 32238 1214
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 36078 999
/ 0
vdd 2 36078 1493
/ 0
Y 2 36318 1174
/ 0
A 2 36078 1246
/ 0
E 2 36158 1214
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 24318 999
/ 0
vdd 2 24318 1493
/ 0
Y 2 24558 1174
/ 0
A 2 24318 1246
/ 0
E 2 24398 1214
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 20398 999
/ 0
vdd 2 20398 1493
/ 0
Y 2 20638 1174
/ 0
A 2 20398 1246
/ 0
E 2 20478 1214
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 28238 2975
/ 0
vdd 2 28238 3469
/ 0
Y 2 28478 3150
/ 0
A 2 28238 3222
/ 0
E 2 28318 3190
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 32158 2975
/ 0
vdd 2 32158 3469
/ 0
Y 2 32398 3150
/ 0
A 2 32158 3222
/ 0
E 2 32238 3190
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 36078 2975
/ 0
vdd 2 36078 3469
/ 0
Y 2 36318 3150
/ 0
A 2 36078 3222
/ 0
E 2 36158 3190
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 24318 2975
/ 0
vdd 2 24318 3469
/ 0
Y 2 24558 3150
/ 0
A 2 24318 3222
/ 0
E 2 24398 3190
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 20398 2975
/ 0
vdd 2 20398 3469
/ 0
Y 2 20638 3150
/ 0
A 2 20398 3222
/ 0
E 2 20478 3190
_I0/chip/video_ram/tower_mod_3/bit4_mod_6 bit4 0
clk 2 28958 6576
/ 0
rst 2 28958 7564
/ 0
addr1_1 2 30798 6290
/ 0
addr1_2 2 30798 6050
/ 0
we_com 2 28958 7102
/ 0
vss 2 29358 6927
/ 0
vdd 2 29358 7421
/ 0
we1 2 28958 7174
/ 0
we3 2 28958 6680
/ 0
we2 2 28958 6186
/ 0
we4 2 28958 7668
/ 0
di 2 28958 7038
/ 0
addr2_2 2 30798 6816
/ 0
addr2_1 2 30798 6576
/ 0
do_2 2 30798 7102
/ 0
re_2 2 30798 7278
/ 0
do_1 2 30798 7740
/ 0
re_1 2 30798 7804
/ 1
3 net_14 ~ 2 29324 7180 0 0 ~
/ 1
3 net_17 ~ 2 29324 7674 0 0 ~
/ 1
3 net_16 ~ 2 29324 6686 0 0 ~
/ 1
3 net_15 ~ 2 29324 6192 0 0 ~
/ 1
3 net_23 ~ 2 29044 7180 0 0 ~
/ 1
3 net_25 ~ 2 29044 6686 0 0 ~
/ 1
3 net_24 ~ 2 29084 6160 0 0 ~
/ 1
3 net_26 ~ 2 29044 7674 0 0 ~
/ 1
3 net_9 ~ 2 30204 7180 0 0 ~
/ 1
3 net_2 ~ 2 30164 6686 0 0 ~
/ 1
3 net_1 ~ 2 30164 6192 0 0 ~
/ 1
3 net_8 ~ 2 30204 7674 0 0 ~
/ 1
3 net_0 ~ 2 30444 6894 0 0 ~
/ 1
3 net_3 ~ 2 30284 6894 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_6 bit4 0
clk 2 32878 6576
/ 0
rst 2 32878 7564
/ 0
addr1_1 2 34718 6290
/ 0
addr1_2 2 34718 6050
/ 0
we_com 2 32878 7102
/ 0
vss 2 33278 6927
/ 0
vdd 2 33278 7421
/ 0
we1 2 32878 7174
/ 0
we3 2 32878 6680
/ 0
we2 2 32878 6186
/ 0
we4 2 32878 7668
/ 0
di 2 32878 7038
/ 0
addr2_2 2 34718 6816
/ 0
addr2_1 2 34718 6576
/ 0
do_2 2 34718 7102
/ 0
re_2 2 34718 7278
/ 0
do_1 2 34718 7740
/ 0
re_1 2 34718 7804
/ 1
3 net_14 ~ 2 33244 7180 0 0 ~
/ 1
3 net_17 ~ 2 33244 7674 0 0 ~
/ 1
3 net_16 ~ 2 33244 6686 0 0 ~
/ 1
3 net_15 ~ 2 33244 6192 0 0 ~
/ 1
3 net_23 ~ 2 32964 7180 0 0 ~
/ 1
3 net_25 ~ 2 32964 6686 0 0 ~
/ 1
3 net_24 ~ 2 33004 6160 0 0 ~
/ 1
3 net_26 ~ 2 32964 7674 0 0 ~
/ 1
3 net_9 ~ 2 34124 7180 0 0 ~
/ 1
3 net_2 ~ 2 34084 6686 0 0 ~
/ 1
3 net_1 ~ 2 34084 6192 0 0 ~
/ 1
3 net_8 ~ 2 34124 7674 0 0 ~
/ 1
3 net_0 ~ 2 34364 6894 0 0 ~
/ 1
3 net_3 ~ 2 34204 6894 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_6 bit4 0
clk 2 36798 6576
/ 0
rst 2 36798 7564
/ 0
addr1_1 2 38638 6290
/ 0
addr1_2 2 38638 6050
/ 0
we_com 2 36798 7102
/ 0
vss 2 37198 6927
/ 0
vdd 2 37198 7421
/ 0
we1 2 36798 7174
/ 0
we3 2 36798 6680
/ 0
we2 2 36798 6186
/ 0
we4 2 36798 7668
/ 0
di 2 36798 7038
/ 0
addr2_2 2 38638 6816
/ 0
addr2_1 2 38638 6576
/ 0
do_2 2 38638 7102
/ 0
re_2 2 38638 7278
/ 0
do_1 2 38638 7740
/ 0
re_1 2 38638 7804
/ 1
3 net_14 ~ 2 37164 7180 0 0 ~
/ 1
3 net_17 ~ 2 37164 7674 0 0 ~
/ 1
3 net_16 ~ 2 37164 6686 0 0 ~
/ 1
3 net_15 ~ 2 37164 6192 0 0 ~
/ 1
3 net_23 ~ 2 36884 7180 0 0 ~
/ 1
3 net_25 ~ 2 36884 6686 0 0 ~
/ 1
3 net_24 ~ 2 36924 6160 0 0 ~
/ 1
3 net_26 ~ 2 36884 7674 0 0 ~
/ 1
3 net_9 ~ 2 38044 7180 0 0 ~
/ 1
3 net_2 ~ 2 38004 6686 0 0 ~
/ 1
3 net_1 ~ 2 38004 6192 0 0 ~
/ 1
3 net_8 ~ 2 38044 7674 0 0 ~
/ 1
3 net_0 ~ 2 38284 6894 0 0 ~
/ 1
3 net_3 ~ 2 38124 6894 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_6 bit4 0
clk 2 25038 6576
/ 0
rst 2 25038 7564
/ 0
addr1_1 2 26878 6290
/ 0
addr1_2 2 26878 6050
/ 0
we_com 2 25038 7102
/ 0
vss 2 25438 6927
/ 0
vdd 2 25438 7421
/ 0
we1 2 25038 7174
/ 0
we3 2 25038 6680
/ 0
we2 2 25038 6186
/ 0
we4 2 25038 7668
/ 0
di 2 25038 7038
/ 0
addr2_2 2 26878 6816
/ 0
addr2_1 2 26878 6576
/ 0
do_2 2 26878 7102
/ 0
re_2 2 26878 7278
/ 0
do_1 2 26878 7740
/ 0
re_1 2 26878 7804
/ 1
3 net_14 ~ 2 25404 7180 0 0 ~
/ 1
3 net_17 ~ 2 25404 7674 0 0 ~
/ 1
3 net_16 ~ 2 25404 6686 0 0 ~
/ 1
3 net_15 ~ 2 25404 6192 0 0 ~
/ 1
3 net_23 ~ 2 25124 7180 0 0 ~
/ 1
3 net_25 ~ 2 25124 6686 0 0 ~
/ 1
3 net_24 ~ 2 25164 6160 0 0 ~
/ 1
3 net_26 ~ 2 25124 7674 0 0 ~
/ 1
3 net_9 ~ 2 26284 7180 0 0 ~
/ 1
3 net_2 ~ 2 26244 6686 0 0 ~
/ 1
3 net_1 ~ 2 26244 6192 0 0 ~
/ 1
3 net_8 ~ 2 26284 7674 0 0 ~
/ 1
3 net_0 ~ 2 26524 6894 0 0 ~
/ 1
3 net_3 ~ 2 26364 6894 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_6 bit4 0
clk 2 21118 6576
/ 0
rst 2 21118 7564
/ 0
addr1_1 2 22958 6290
/ 0
addr1_2 2 22958 6050
/ 0
we_com 2 21118 7102
/ 0
vss 2 21518 6927
/ 0
vdd 2 21518 7421
/ 0
we1 2 21118 7174
/ 0
we3 2 21118 6680
/ 0
we2 2 21118 6186
/ 0
we4 2 21118 7668
/ 0
di 2 21118 7038
/ 0
addr2_2 2 22958 6816
/ 0
addr2_1 2 22958 6576
/ 0
do_2 2 22958 7102
/ 0
re_2 2 22958 7278
/ 0
do_1 2 22958 7740
/ 0
re_1 2 22958 7804
/ 1
3 net_14 ~ 2 21484 7180 0 0 ~
/ 1
3 net_17 ~ 2 21484 7674 0 0 ~
/ 1
3 net_16 ~ 2 21484 6686 0 0 ~
/ 1
3 net_15 ~ 2 21484 6192 0 0 ~
/ 1
3 net_23 ~ 2 21204 7180 0 0 ~
/ 1
3 net_25 ~ 2 21204 6686 0 0 ~
/ 1
3 net_24 ~ 2 21244 6160 0 0 ~
/ 1
3 net_26 ~ 2 21204 7674 0 0 ~
/ 1
3 net_9 ~ 2 22364 7180 0 0 ~
/ 1
3 net_2 ~ 2 22324 6686 0 0 ~
/ 1
3 net_1 ~ 2 22324 6192 0 0 ~
/ 1
3 net_8 ~ 2 22364 7674 0 0 ~
/ 1
3 net_0 ~ 2 22604 6894 0 0 ~
/ 1
3 net_3 ~ 2 22444 6894 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_0 bit4 0
clk 2 28958 4600
/ 0
rst 2 28958 5588
/ 0
addr1_1 2 30798 4314
/ 0
addr1_2 2 30798 4074
/ 0
we_com 2 28958 5126
/ 0
vss 2 29358 4951
/ 0
vdd 2 29358 5445
/ 0
we1 2 28958 5198
/ 0
we3 2 28958 4704
/ 0
we2 2 28958 4210
/ 0
we4 2 28958 5692
/ 0
di 2 28958 5062
/ 0
addr2_2 2 30798 4840
/ 0
addr2_1 2 30798 4600
/ 0
do_2 2 30798 5126
/ 0
re_2 2 30798 5302
/ 0
do_1 2 30798 5764
/ 0
re_1 2 30798 5828
/ 1
3 net_14 ~ 2 29324 5204 0 0 ~
/ 1
3 net_17 ~ 2 29324 5698 0 0 ~
/ 1
3 net_16 ~ 2 29324 4710 0 0 ~
/ 1
3 net_15 ~ 2 29324 4216 0 0 ~
/ 1
3 net_23 ~ 2 29044 5204 0 0 ~
/ 1
3 net_25 ~ 2 29044 4710 0 0 ~
/ 1
3 net_24 ~ 2 29084 4184 0 0 ~
/ 1
3 net_26 ~ 2 29044 5698 0 0 ~
/ 1
3 net_9 ~ 2 30204 5204 0 0 ~
/ 1
3 net_2 ~ 2 30164 4710 0 0 ~
/ 1
3 net_1 ~ 2 30164 4216 0 0 ~
/ 1
3 net_8 ~ 2 30204 5698 0 0 ~
/ 1
3 net_0 ~ 2 30444 4918 0 0 ~
/ 1
3 net_3 ~ 2 30284 4918 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_0 bit4 0
clk 2 32878 4600
/ 0
rst 2 32878 5588
/ 0
addr1_1 2 34718 4314
/ 0
addr1_2 2 34718 4074
/ 0
we_com 2 32878 5126
/ 0
vss 2 33278 4951
/ 0
vdd 2 33278 5445
/ 0
we1 2 32878 5198
/ 0
we3 2 32878 4704
/ 0
we2 2 32878 4210
/ 0
we4 2 32878 5692
/ 0
di 2 32878 5062
/ 0
addr2_2 2 34718 4840
/ 0
addr2_1 2 34718 4600
/ 0
do_2 2 34718 5126
/ 0
re_2 2 34718 5302
/ 0
do_1 2 34718 5764
/ 0
re_1 2 34718 5828
/ 1
3 net_14 ~ 2 33244 5204 0 0 ~
/ 1
3 net_17 ~ 2 33244 5698 0 0 ~
/ 1
3 net_16 ~ 2 33244 4710 0 0 ~
/ 1
3 net_15 ~ 2 33244 4216 0 0 ~
/ 1
3 net_23 ~ 2 32964 5204 0 0 ~
/ 1
3 net_25 ~ 2 32964 4710 0 0 ~
/ 1
3 net_24 ~ 2 33004 4184 0 0 ~
/ 1
3 net_26 ~ 2 32964 5698 0 0 ~
/ 1
3 net_9 ~ 2 34124 5204 0 0 ~
/ 1
3 net_2 ~ 2 34084 4710 0 0 ~
/ 1
3 net_1 ~ 2 34084 4216 0 0 ~
/ 1
3 net_8 ~ 2 34124 5698 0 0 ~
/ 1
3 net_0 ~ 2 34364 4918 0 0 ~
/ 1
3 net_3 ~ 2 34204 4918 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_0 bit4 0
clk 2 36798 4600
/ 0
rst 2 36798 5588
/ 0
addr1_1 2 38638 4314
/ 0
addr1_2 2 38638 4074
/ 0
we_com 2 36798 5126
/ 0
vss 2 37198 4951
/ 0
vdd 2 37198 5445
/ 0
we1 2 36798 5198
/ 0
we3 2 36798 4704
/ 0
we2 2 36798 4210
/ 0
we4 2 36798 5692
/ 0
di 2 36798 5062
/ 0
addr2_2 2 38638 4840
/ 0
addr2_1 2 38638 4600
/ 0
do_2 2 38638 5126
/ 0
re_2 2 38638 5302
/ 0
do_1 2 38638 5764
/ 0
re_1 2 38638 5828
/ 1
3 net_14 ~ 2 37164 5204 0 0 ~
/ 1
3 net_17 ~ 2 37164 5698 0 0 ~
/ 1
3 net_16 ~ 2 37164 4710 0 0 ~
/ 1
3 net_15 ~ 2 37164 4216 0 0 ~
/ 1
3 net_23 ~ 2 36884 5204 0 0 ~
/ 1
3 net_25 ~ 2 36884 4710 0 0 ~
/ 1
3 net_24 ~ 2 36924 4184 0 0 ~
/ 1
3 net_26 ~ 2 36884 5698 0 0 ~
/ 1
3 net_9 ~ 2 38044 5204 0 0 ~
/ 1
3 net_2 ~ 2 38004 4710 0 0 ~
/ 1
3 net_1 ~ 2 38004 4216 0 0 ~
/ 1
3 net_8 ~ 2 38044 5698 0 0 ~
/ 1
3 net_0 ~ 2 38284 4918 0 0 ~
/ 1
3 net_3 ~ 2 38124 4918 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_0 bit4 0
clk 2 25038 4600
/ 0
rst 2 25038 5588
/ 0
addr1_1 2 26878 4314
/ 0
addr1_2 2 26878 4074
/ 0
we_com 2 25038 5126
/ 0
vss 2 25438 4951
/ 0
vdd 2 25438 5445
/ 0
we1 2 25038 5198
/ 0
we3 2 25038 4704
/ 0
we2 2 25038 4210
/ 0
we4 2 25038 5692
/ 0
di 2 25038 5062
/ 0
addr2_2 2 26878 4840
/ 0
addr2_1 2 26878 4600
/ 0
do_2 2 26878 5126
/ 0
re_2 2 26878 5302
/ 0
do_1 2 26878 5764
/ 0
re_1 2 26878 5828
/ 1
3 net_14 ~ 2 25404 5204 0 0 ~
/ 1
3 net_17 ~ 2 25404 5698 0 0 ~
/ 1
3 net_16 ~ 2 25404 4710 0 0 ~
/ 1
3 net_15 ~ 2 25404 4216 0 0 ~
/ 1
3 net_23 ~ 2 25124 5204 0 0 ~
/ 1
3 net_25 ~ 2 25124 4710 0 0 ~
/ 1
3 net_24 ~ 2 25164 4184 0 0 ~
/ 1
3 net_26 ~ 2 25124 5698 0 0 ~
/ 1
3 net_9 ~ 2 26284 5204 0 0 ~
/ 1
3 net_2 ~ 2 26244 4710 0 0 ~
/ 1
3 net_1 ~ 2 26244 4216 0 0 ~
/ 1
3 net_8 ~ 2 26284 5698 0 0 ~
/ 1
3 net_0 ~ 2 26524 4918 0 0 ~
/ 1
3 net_3 ~ 2 26364 4918 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_0 bit4 0
clk 2 21118 4600
/ 0
rst 2 21118 5588
/ 0
addr1_1 2 22958 4314
/ 0
addr1_2 2 22958 4074
/ 0
we_com 2 21118 5126
/ 0
vss 2 21518 4951
/ 0
vdd 2 21518 5445
/ 0
we1 2 21118 5198
/ 0
we3 2 21118 4704
/ 0
we2 2 21118 4210
/ 0
we4 2 21118 5692
/ 0
di 2 21118 5062
/ 0
addr2_2 2 22958 4840
/ 0
addr2_1 2 22958 4600
/ 0
do_2 2 22958 5126
/ 0
re_2 2 22958 5302
/ 0
do_1 2 22958 5764
/ 0
re_1 2 22958 5828
/ 1
3 net_14 ~ 2 21484 5204 0 0 ~
/ 1
3 net_17 ~ 2 21484 5698 0 0 ~
/ 1
3 net_16 ~ 2 21484 4710 0 0 ~
/ 1
3 net_15 ~ 2 21484 4216 0 0 ~
/ 1
3 net_23 ~ 2 21204 5204 0 0 ~
/ 1
3 net_25 ~ 2 21204 4710 0 0 ~
/ 1
3 net_24 ~ 2 21244 4184 0 0 ~
/ 1
3 net_26 ~ 2 21204 5698 0 0 ~
/ 1
3 net_9 ~ 2 22364 5204 0 0 ~
/ 1
3 net_2 ~ 2 22324 4710 0 0 ~
/ 1
3 net_1 ~ 2 22324 4216 0 0 ~
/ 1
3 net_8 ~ 2 22364 5698 0 0 ~
/ 1
3 net_0 ~ 2 22604 4918 0 0 ~
/ 1
3 net_3 ~ 2 22444 4918 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_4 bit4 0
clk 2 28958 648
/ 0
rst 2 28958 1636
/ 0
addr1_1 2 30798 362
/ 0
addr1_2 2 30798 122
/ 0
we_com 2 28958 1174
/ 0
vss 2 29358 999
/ 0
vdd 2 29358 1493
/ 0
we1 2 28958 1246
/ 0
we3 2 28958 752
/ 0
we2 2 28958 258
/ 0
we4 2 28958 1740
/ 0
di 2 28958 1110
/ 0
addr2_2 2 30798 888
/ 0
addr2_1 2 30798 648
/ 0
do_2 2 30798 1174
/ 0
re_2 2 30798 1350
/ 0
do_1 2 30798 1812
/ 0
re_1 2 30798 1876
/ 1
3 net_14 ~ 2 29324 1252 0 0 ~
/ 1
3 net_17 ~ 2 29324 1746 0 0 ~
/ 1
3 net_16 ~ 2 29324 758 0 0 ~
/ 1
3 net_15 ~ 2 29324 264 0 0 ~
/ 1
3 net_23 ~ 2 29044 1252 0 0 ~
/ 1
3 net_25 ~ 2 29044 758 0 0 ~
/ 1
3 net_24 ~ 2 29084 232 0 0 ~
/ 1
3 net_26 ~ 2 29044 1746 0 0 ~
/ 1
3 net_9 ~ 2 30204 1252 0 0 ~
/ 1
3 net_2 ~ 2 30164 758 0 0 ~
/ 1
3 net_1 ~ 2 30164 264 0 0 ~
/ 1
3 net_8 ~ 2 30204 1746 0 0 ~
/ 1
3 net_0 ~ 2 30444 966 0 0 ~
/ 1
3 net_3 ~ 2 30284 966 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_4 bit4 0
clk 2 32878 648
/ 0
rst 2 32878 1636
/ 0
addr1_1 2 34718 362
/ 0
addr1_2 2 34718 122
/ 0
we_com 2 32878 1174
/ 0
vss 2 33278 999
/ 0
vdd 2 33278 1493
/ 0
we1 2 32878 1246
/ 0
we3 2 32878 752
/ 0
we2 2 32878 258
/ 0
we4 2 32878 1740
/ 0
di 2 32878 1110
/ 0
addr2_2 2 34718 888
/ 0
addr2_1 2 34718 648
/ 0
do_2 2 34718 1174
/ 0
re_2 2 34718 1350
/ 0
do_1 2 34718 1812
/ 0
re_1 2 34718 1876
/ 1
3 net_14 ~ 2 33244 1252 0 0 ~
/ 1
3 net_17 ~ 2 33244 1746 0 0 ~
/ 1
3 net_16 ~ 2 33244 758 0 0 ~
/ 1
3 net_15 ~ 2 33244 264 0 0 ~
/ 1
3 net_23 ~ 2 32964 1252 0 0 ~
/ 1
3 net_25 ~ 2 32964 758 0 0 ~
/ 1
3 net_24 ~ 2 33004 232 0 0 ~
/ 1
3 net_26 ~ 2 32964 1746 0 0 ~
/ 1
3 net_9 ~ 2 34124 1252 0 0 ~
/ 1
3 net_2 ~ 2 34084 758 0 0 ~
/ 1
3 net_1 ~ 2 34084 264 0 0 ~
/ 1
3 net_8 ~ 2 34124 1746 0 0 ~
/ 1
3 net_0 ~ 2 34364 966 0 0 ~
/ 1
3 net_3 ~ 2 34204 966 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_4 bit4 0
clk 2 36798 648
/ 0
rst 2 36798 1636
/ 0
addr1_1 2 38638 362
/ 0
addr1_2 2 38638 122
/ 0
we_com 2 36798 1174
/ 0
vss 2 37198 999
/ 0
vdd 2 37198 1493
/ 0
we1 2 36798 1246
/ 0
we3 2 36798 752
/ 0
we2 2 36798 258
/ 0
we4 2 36798 1740
/ 0
di 2 36798 1110
/ 0
addr2_2 2 38638 888
/ 0
addr2_1 2 38638 648
/ 0
do_2 2 38638 1174
/ 0
re_2 2 38638 1350
/ 0
do_1 2 38638 1812
/ 0
re_1 2 38638 1876
/ 1
3 net_14 ~ 2 37164 1252 0 0 ~
/ 1
3 net_17 ~ 2 37164 1746 0 0 ~
/ 1
3 net_16 ~ 2 37164 758 0 0 ~
/ 1
3 net_15 ~ 2 37164 264 0 0 ~
/ 1
3 net_23 ~ 2 36884 1252 0 0 ~
/ 1
3 net_25 ~ 2 36884 758 0 0 ~
/ 1
3 net_24 ~ 2 36924 232 0 0 ~
/ 1
3 net_26 ~ 2 36884 1746 0 0 ~
/ 1
3 net_9 ~ 2 38044 1252 0 0 ~
/ 1
3 net_2 ~ 2 38004 758 0 0 ~
/ 1
3 net_1 ~ 2 38004 264 0 0 ~
/ 1
3 net_8 ~ 2 38044 1746 0 0 ~
/ 1
3 net_0 ~ 2 38284 966 0 0 ~
/ 1
3 net_3 ~ 2 38124 966 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_4 bit4 0
clk 2 25038 648
/ 0
rst 2 25038 1636
/ 0
addr1_1 2 26878 362
/ 0
addr1_2 2 26878 122
/ 0
we_com 2 25038 1174
/ 0
vss 2 25438 999
/ 0
vdd 2 25438 1493
/ 0
we1 2 25038 1246
/ 0
we3 2 25038 752
/ 0
we2 2 25038 258
/ 0
we4 2 25038 1740
/ 0
di 2 25038 1110
/ 0
addr2_2 2 26878 888
/ 0
addr2_1 2 26878 648
/ 0
do_2 2 26878 1174
/ 0
re_2 2 26878 1350
/ 0
do_1 2 26878 1812
/ 0
re_1 2 26878 1876
/ 1
3 net_14 ~ 2 25404 1252 0 0 ~
/ 1
3 net_17 ~ 2 25404 1746 0 0 ~
/ 1
3 net_16 ~ 2 25404 758 0 0 ~
/ 1
3 net_15 ~ 2 25404 264 0 0 ~
/ 1
3 net_23 ~ 2 25124 1252 0 0 ~
/ 1
3 net_25 ~ 2 25124 758 0 0 ~
/ 1
3 net_24 ~ 2 25164 232 0 0 ~
/ 1
3 net_26 ~ 2 25124 1746 0 0 ~
/ 1
3 net_9 ~ 2 26284 1252 0 0 ~
/ 1
3 net_2 ~ 2 26244 758 0 0 ~
/ 1
3 net_1 ~ 2 26244 264 0 0 ~
/ 1
3 net_8 ~ 2 26284 1746 0 0 ~
/ 1
3 net_0 ~ 2 26524 966 0 0 ~
/ 1
3 net_3 ~ 2 26364 966 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_4 bit4 0
clk 2 21118 648
/ 0
rst 2 21118 1636
/ 0
addr1_1 2 22958 362
/ 0
addr1_2 2 22958 122
/ 0
we_com 2 21118 1174
/ 0
vss 2 21518 999
/ 0
vdd 2 21518 1493
/ 0
we1 2 21118 1246
/ 0
we3 2 21118 752
/ 0
we2 2 21118 258
/ 0
we4 2 21118 1740
/ 0
di 2 21118 1110
/ 0
addr2_2 2 22958 888
/ 0
addr2_1 2 22958 648
/ 0
do_2 2 22958 1174
/ 0
re_2 2 22958 1350
/ 0
do_1 2 22958 1812
/ 0
re_1 2 22958 1876
/ 1
3 net_14 ~ 2 21484 1252 0 0 ~
/ 1
3 net_17 ~ 2 21484 1746 0 0 ~
/ 1
3 net_16 ~ 2 21484 758 0 0 ~
/ 1
3 net_15 ~ 2 21484 264 0 0 ~
/ 1
3 net_23 ~ 2 21204 1252 0 0 ~
/ 1
3 net_25 ~ 2 21204 758 0 0 ~
/ 1
3 net_24 ~ 2 21244 232 0 0 ~
/ 1
3 net_26 ~ 2 21204 1746 0 0 ~
/ 1
3 net_9 ~ 2 22364 1252 0 0 ~
/ 1
3 net_2 ~ 2 22324 758 0 0 ~
/ 1
3 net_1 ~ 2 22324 264 0 0 ~
/ 1
3 net_8 ~ 2 22364 1746 0 0 ~
/ 1
3 net_0 ~ 2 22604 966 0 0 ~
/ 1
3 net_3 ~ 2 22444 966 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_1 bit4 0
clk 2 28958 2624
/ 0
rst 2 28958 3612
/ 0
addr1_1 2 30798 2338
/ 0
addr1_2 2 30798 2098
/ 0
we_com 2 28958 3150
/ 0
vss 2 29358 2975
/ 0
vdd 2 29358 3469
/ 0
we1 2 28958 3222
/ 0
we3 2 28958 2728
/ 0
we2 2 28958 2234
/ 0
we4 2 28958 3716
/ 0
di 2 28958 3086
/ 0
addr2_2 2 30798 2864
/ 0
addr2_1 2 30798 2624
/ 0
do_2 2 30798 3150
/ 0
re_2 2 30798 3326
/ 0
do_1 2 30798 3788
/ 0
re_1 2 30798 3852
/ 1
3 net_14 ~ 2 29324 3228 0 0 ~
/ 1
3 net_17 ~ 2 29324 3722 0 0 ~
/ 1
3 net_16 ~ 2 29324 2734 0 0 ~
/ 1
3 net_15 ~ 2 29324 2240 0 0 ~
/ 1
3 net_23 ~ 2 29044 3228 0 0 ~
/ 1
3 net_25 ~ 2 29044 2734 0 0 ~
/ 1
3 net_24 ~ 2 29084 2208 0 0 ~
/ 1
3 net_26 ~ 2 29044 3722 0 0 ~
/ 1
3 net_9 ~ 2 30204 3228 0 0 ~
/ 1
3 net_2 ~ 2 30164 2734 0 0 ~
/ 1
3 net_1 ~ 2 30164 2240 0 0 ~
/ 1
3 net_8 ~ 2 30204 3722 0 0 ~
/ 1
3 net_0 ~ 2 30444 2942 0 0 ~
/ 1
3 net_3 ~ 2 30284 2942 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_1 bit4 0
clk 2 32878 2624
/ 0
rst 2 32878 3612
/ 0
addr1_1 2 34718 2338
/ 0
addr1_2 2 34718 2098
/ 0
we_com 2 32878 3150
/ 0
vss 2 33278 2975
/ 0
vdd 2 33278 3469
/ 0
we1 2 32878 3222
/ 0
we3 2 32878 2728
/ 0
we2 2 32878 2234
/ 0
we4 2 32878 3716
/ 0
di 2 32878 3086
/ 0
addr2_2 2 34718 2864
/ 0
addr2_1 2 34718 2624
/ 0
do_2 2 34718 3150
/ 0
re_2 2 34718 3326
/ 0
do_1 2 34718 3788
/ 0
re_1 2 34718 3852
/ 1
3 net_14 ~ 2 33244 3228 0 0 ~
/ 1
3 net_17 ~ 2 33244 3722 0 0 ~
/ 1
3 net_16 ~ 2 33244 2734 0 0 ~
/ 1
3 net_15 ~ 2 33244 2240 0 0 ~
/ 1
3 net_23 ~ 2 32964 3228 0 0 ~
/ 1
3 net_25 ~ 2 32964 2734 0 0 ~
/ 1
3 net_24 ~ 2 33004 2208 0 0 ~
/ 1
3 net_26 ~ 2 32964 3722 0 0 ~
/ 1
3 net_9 ~ 2 34124 3228 0 0 ~
/ 1
3 net_2 ~ 2 34084 2734 0 0 ~
/ 1
3 net_1 ~ 2 34084 2240 0 0 ~
/ 1
3 net_8 ~ 2 34124 3722 0 0 ~
/ 1
3 net_0 ~ 2 34364 2942 0 0 ~
/ 1
3 net_3 ~ 2 34204 2942 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_1 bit4 0
clk 2 36798 2624
/ 0
rst 2 36798 3612
/ 0
addr1_1 2 38638 2338
/ 0
addr1_2 2 38638 2098
/ 0
we_com 2 36798 3150
/ 0
vss 2 37198 2975
/ 0
vdd 2 37198 3469
/ 0
we1 2 36798 3222
/ 0
we3 2 36798 2728
/ 0
we2 2 36798 2234
/ 0
we4 2 36798 3716
/ 0
di 2 36798 3086
/ 0
addr2_2 2 38638 2864
/ 0
addr2_1 2 38638 2624
/ 0
do_2 2 38638 3150
/ 0
re_2 2 38638 3326
/ 0
do_1 2 38638 3788
/ 0
re_1 2 38638 3852
/ 1
3 net_14 ~ 2 37164 3228 0 0 ~
/ 1
3 net_17 ~ 2 37164 3722 0 0 ~
/ 1
3 net_16 ~ 2 37164 2734 0 0 ~
/ 1
3 net_15 ~ 2 37164 2240 0 0 ~
/ 1
3 net_23 ~ 2 36884 3228 0 0 ~
/ 1
3 net_25 ~ 2 36884 2734 0 0 ~
/ 1
3 net_24 ~ 2 36924 2208 0 0 ~
/ 1
3 net_26 ~ 2 36884 3722 0 0 ~
/ 1
3 net_9 ~ 2 38044 3228 0 0 ~
/ 1
3 net_2 ~ 2 38004 2734 0 0 ~
/ 1
3 net_1 ~ 2 38004 2240 0 0 ~
/ 1
3 net_8 ~ 2 38044 3722 0 0 ~
/ 1
3 net_0 ~ 2 38284 2942 0 0 ~
/ 1
3 net_3 ~ 2 38124 2942 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_1 bit4 0
clk 2 25038 2624
/ 0
rst 2 25038 3612
/ 0
addr1_1 2 26878 2338
/ 0
addr1_2 2 26878 2098
/ 0
we_com 2 25038 3150
/ 0
vss 2 25438 2975
/ 0
vdd 2 25438 3469
/ 0
we1 2 25038 3222
/ 0
we3 2 25038 2728
/ 0
we2 2 25038 2234
/ 0
we4 2 25038 3716
/ 0
di 2 25038 3086
/ 0
addr2_2 2 26878 2864
/ 0
addr2_1 2 26878 2624
/ 0
do_2 2 26878 3150
/ 0
re_2 2 26878 3326
/ 0
do_1 2 26878 3788
/ 0
re_1 2 26878 3852
/ 1
3 net_14 ~ 2 25404 3228 0 0 ~
/ 1
3 net_17 ~ 2 25404 3722 0 0 ~
/ 1
3 net_16 ~ 2 25404 2734 0 0 ~
/ 1
3 net_15 ~ 2 25404 2240 0 0 ~
/ 1
3 net_23 ~ 2 25124 3228 0 0 ~
/ 1
3 net_25 ~ 2 25124 2734 0 0 ~
/ 1
3 net_24 ~ 2 25164 2208 0 0 ~
/ 1
3 net_26 ~ 2 25124 3722 0 0 ~
/ 1
3 net_9 ~ 2 26284 3228 0 0 ~
/ 1
3 net_2 ~ 2 26244 2734 0 0 ~
/ 1
3 net_1 ~ 2 26244 2240 0 0 ~
/ 1
3 net_8 ~ 2 26284 3722 0 0 ~
/ 1
3 net_0 ~ 2 26524 2942 0 0 ~
/ 1
3 net_3 ~ 2 26364 2942 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_1 bit4 0
clk 2 21118 2624
/ 0
rst 2 21118 3612
/ 0
addr1_1 2 22958 2338
/ 0
addr1_2 2 22958 2098
/ 0
we_com 2 21118 3150
/ 0
vss 2 21518 2975
/ 0
vdd 2 21518 3469
/ 0
we1 2 21118 3222
/ 0
we3 2 21118 2728
/ 0
we2 2 21118 2234
/ 0
we4 2 21118 3716
/ 0
di 2 21118 3086
/ 0
addr2_2 2 22958 2864
/ 0
addr2_1 2 22958 2624
/ 0
do_2 2 22958 3150
/ 0
re_2 2 22958 3326
/ 0
do_1 2 22958 3788
/ 0
re_1 2 22958 3852
/ 1
3 net_14 ~ 2 21484 3228 0 0 ~
/ 1
3 net_17 ~ 2 21484 3722 0 0 ~
/ 1
3 net_16 ~ 2 21484 2734 0 0 ~
/ 1
3 net_15 ~ 2 21484 2240 0 0 ~
/ 1
3 net_23 ~ 2 21204 3228 0 0 ~
/ 1
3 net_25 ~ 2 21204 2734 0 0 ~
/ 1
3 net_24 ~ 2 21244 2208 0 0 ~
/ 1
3 net_26 ~ 2 21204 3722 0 0 ~
/ 1
3 net_9 ~ 2 22364 3228 0 0 ~
/ 1
3 net_2 ~ 2 22324 2734 0 0 ~
/ 1
3 net_1 ~ 2 22324 2240 0 0 ~
/ 1
3 net_8 ~ 2 22364 3722 0 0 ~
/ 1
3 net_0 ~ 2 22604 2942 0 0 ~
/ 1
3 net_3 ~ 2 22444 2942 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_3 bit4 0
clk 2 26998 6576
/ 0
rst 2 26998 7564
/ 0
addr1_1 2 28838 6290
/ 0
addr1_2 2 28838 6050
/ 0
we_com 2 26998 7102
/ 0
vss 2 27398 6927
/ 0
vdd 2 27398 7421
/ 0
we1 2 26998 7174
/ 0
we3 2 26998 6680
/ 0
we2 2 26998 6186
/ 0
we4 2 26998 7668
/ 0
di 2 26998 7038
/ 0
addr2_2 2 28838 6816
/ 0
addr2_1 2 28838 6576
/ 0
do_2 2 28838 7102
/ 0
re_2 2 28838 7278
/ 0
do_1 2 28838 7740
/ 0
re_1 2 28838 7804
/ 1
3 net_14 ~ 2 27364 7180 0 0 ~
/ 1
3 net_17 ~ 2 27364 7674 0 0 ~
/ 1
3 net_16 ~ 2 27364 6686 0 0 ~
/ 1
3 net_15 ~ 2 27364 6192 0 0 ~
/ 1
3 net_23 ~ 2 27084 7180 0 0 ~
/ 1
3 net_25 ~ 2 27084 6686 0 0 ~
/ 1
3 net_24 ~ 2 27124 6160 0 0 ~
/ 1
3 net_26 ~ 2 27084 7674 0 0 ~
/ 1
3 net_9 ~ 2 28244 7180 0 0 ~
/ 1
3 net_2 ~ 2 28204 6686 0 0 ~
/ 1
3 net_1 ~ 2 28204 6192 0 0 ~
/ 1
3 net_8 ~ 2 28244 7674 0 0 ~
/ 1
3 net_0 ~ 2 28484 6894 0 0 ~
/ 1
3 net_3 ~ 2 28324 6894 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_3 bit4 0
clk 2 30918 6576
/ 0
rst 2 30918 7564
/ 0
addr1_1 2 32758 6290
/ 0
addr1_2 2 32758 6050
/ 0
we_com 2 30918 7102
/ 0
vss 2 31318 6927
/ 0
vdd 2 31318 7421
/ 0
we1 2 30918 7174
/ 0
we3 2 30918 6680
/ 0
we2 2 30918 6186
/ 0
we4 2 30918 7668
/ 0
di 2 30918 7038
/ 0
addr2_2 2 32758 6816
/ 0
addr2_1 2 32758 6576
/ 0
do_2 2 32758 7102
/ 0
re_2 2 32758 7278
/ 0
do_1 2 32758 7740
/ 0
re_1 2 32758 7804
/ 1
3 net_14 ~ 2 31284 7180 0 0 ~
/ 1
3 net_17 ~ 2 31284 7674 0 0 ~
/ 1
3 net_16 ~ 2 31284 6686 0 0 ~
/ 1
3 net_15 ~ 2 31284 6192 0 0 ~
/ 1
3 net_23 ~ 2 31004 7180 0 0 ~
/ 1
3 net_25 ~ 2 31004 6686 0 0 ~
/ 1
3 net_24 ~ 2 31044 6160 0 0 ~
/ 1
3 net_26 ~ 2 31004 7674 0 0 ~
/ 1
3 net_9 ~ 2 32164 7180 0 0 ~
/ 1
3 net_2 ~ 2 32124 6686 0 0 ~
/ 1
3 net_1 ~ 2 32124 6192 0 0 ~
/ 1
3 net_8 ~ 2 32164 7674 0 0 ~
/ 1
3 net_0 ~ 2 32404 6894 0 0 ~
/ 1
3 net_3 ~ 2 32244 6894 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_3 bit4 0
clk 2 34838 6576
/ 0
rst 2 34838 7564
/ 0
addr1_1 2 36678 6290
/ 0
addr1_2 2 36678 6050
/ 0
we_com 2 34838 7102
/ 0
vss 2 35238 6927
/ 0
vdd 2 35238 7421
/ 0
we1 2 34838 7174
/ 0
we3 2 34838 6680
/ 0
we2 2 34838 6186
/ 0
we4 2 34838 7668
/ 0
di 2 34838 7038
/ 0
addr2_2 2 36678 6816
/ 0
addr2_1 2 36678 6576
/ 0
do_2 2 36678 7102
/ 0
re_2 2 36678 7278
/ 0
do_1 2 36678 7740
/ 0
re_1 2 36678 7804
/ 1
3 net_14 ~ 2 35204 7180 0 0 ~
/ 1
3 net_17 ~ 2 35204 7674 0 0 ~
/ 1
3 net_16 ~ 2 35204 6686 0 0 ~
/ 1
3 net_15 ~ 2 35204 6192 0 0 ~
/ 1
3 net_23 ~ 2 34924 7180 0 0 ~
/ 1
3 net_25 ~ 2 34924 6686 0 0 ~
/ 1
3 net_24 ~ 2 34964 6160 0 0 ~
/ 1
3 net_26 ~ 2 34924 7674 0 0 ~
/ 1
3 net_9 ~ 2 36084 7180 0 0 ~
/ 1
3 net_2 ~ 2 36044 6686 0 0 ~
/ 1
3 net_1 ~ 2 36044 6192 0 0 ~
/ 1
3 net_8 ~ 2 36084 7674 0 0 ~
/ 1
3 net_0 ~ 2 36324 6894 0 0 ~
/ 1
3 net_3 ~ 2 36164 6894 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_3 bit4 0
clk 2 23078 6576
/ 0
rst 2 23078 7564
/ 0
addr1_1 2 24918 6290
/ 0
addr1_2 2 24918 6050
/ 0
we_com 2 23078 7102
/ 0
vss 2 23478 6927
/ 0
vdd 2 23478 7421
/ 0
we1 2 23078 7174
/ 0
we3 2 23078 6680
/ 0
we2 2 23078 6186
/ 0
we4 2 23078 7668
/ 0
di 2 23078 7038
/ 0
addr2_2 2 24918 6816
/ 0
addr2_1 2 24918 6576
/ 0
do_2 2 24918 7102
/ 0
re_2 2 24918 7278
/ 0
do_1 2 24918 7740
/ 0
re_1 2 24918 7804
/ 1
3 net_14 ~ 2 23444 7180 0 0 ~
/ 1
3 net_17 ~ 2 23444 7674 0 0 ~
/ 1
3 net_16 ~ 2 23444 6686 0 0 ~
/ 1
3 net_15 ~ 2 23444 6192 0 0 ~
/ 1
3 net_23 ~ 2 23164 7180 0 0 ~
/ 1
3 net_25 ~ 2 23164 6686 0 0 ~
/ 1
3 net_24 ~ 2 23204 6160 0 0 ~
/ 1
3 net_26 ~ 2 23164 7674 0 0 ~
/ 1
3 net_9 ~ 2 24324 7180 0 0 ~
/ 1
3 net_2 ~ 2 24284 6686 0 0 ~
/ 1
3 net_1 ~ 2 24284 6192 0 0 ~
/ 1
3 net_8 ~ 2 24324 7674 0 0 ~
/ 1
3 net_0 ~ 2 24564 6894 0 0 ~
/ 1
3 net_3 ~ 2 24404 6894 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_3 bit4 0
clk 2 19158 6576
/ 0
rst 2 19158 7564
/ 0
addr1_1 2 20998 6290
/ 0
addr1_2 2 20998 6050
/ 0
we_com 2 19158 7102
/ 0
vss 2 19558 6927
/ 0
vdd 2 19558 7421
/ 0
we1 2 19158 7174
/ 0
we3 2 19158 6680
/ 0
we2 2 19158 6186
/ 0
we4 2 19158 7668
/ 0
di 2 19158 7038
/ 0
addr2_2 2 20998 6816
/ 0
addr2_1 2 20998 6576
/ 0
do_2 2 20998 7102
/ 0
re_2 2 20998 7278
/ 0
do_1 2 20998 7740
/ 0
re_1 2 20998 7804
/ 1
3 net_14 ~ 2 19524 7180 0 0 ~
/ 1
3 net_17 ~ 2 19524 7674 0 0 ~
/ 1
3 net_16 ~ 2 19524 6686 0 0 ~
/ 1
3 net_15 ~ 2 19524 6192 0 0 ~
/ 1
3 net_23 ~ 2 19244 7180 0 0 ~
/ 1
3 net_25 ~ 2 19244 6686 0 0 ~
/ 1
3 net_24 ~ 2 19284 6160 0 0 ~
/ 1
3 net_26 ~ 2 19244 7674 0 0 ~
/ 1
3 net_9 ~ 2 20404 7180 0 0 ~
/ 1
3 net_2 ~ 2 20364 6686 0 0 ~
/ 1
3 net_1 ~ 2 20364 6192 0 0 ~
/ 1
3 net_8 ~ 2 20404 7674 0 0 ~
/ 1
3 net_0 ~ 2 20644 6894 0 0 ~
/ 1
3 net_3 ~ 2 20484 6894 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_7 bit4 0
clk 2 26998 4600
/ 0
rst 2 26998 5588
/ 0
addr1_1 2 28838 4314
/ 0
addr1_2 2 28838 4074
/ 0
we_com 2 26998 5126
/ 0
vss 2 27398 4951
/ 0
vdd 2 27398 5445
/ 0
we1 2 26998 5198
/ 0
we3 2 26998 4704
/ 0
we2 2 26998 4210
/ 0
we4 2 26998 5692
/ 0
di 2 26998 5062
/ 0
addr2_2 2 28838 4840
/ 0
addr2_1 2 28838 4600
/ 0
do_2 2 28838 5126
/ 0
re_2 2 28838 5302
/ 0
do_1 2 28838 5764
/ 0
re_1 2 28838 5828
/ 1
3 net_14 ~ 2 27364 5204 0 0 ~
/ 1
3 net_17 ~ 2 27364 5698 0 0 ~
/ 1
3 net_16 ~ 2 27364 4710 0 0 ~
/ 1
3 net_15 ~ 2 27364 4216 0 0 ~
/ 1
3 net_23 ~ 2 27084 5204 0 0 ~
/ 1
3 net_25 ~ 2 27084 4710 0 0 ~
/ 1
3 net_24 ~ 2 27124 4184 0 0 ~
/ 1
3 net_26 ~ 2 27084 5698 0 0 ~
/ 1
3 net_9 ~ 2 28244 5204 0 0 ~
/ 1
3 net_2 ~ 2 28204 4710 0 0 ~
/ 1
3 net_1 ~ 2 28204 4216 0 0 ~
/ 1
3 net_8 ~ 2 28244 5698 0 0 ~
/ 1
3 net_0 ~ 2 28484 4918 0 0 ~
/ 1
3 net_3 ~ 2 28324 4918 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_7 bit4 0
clk 2 30918 4600
/ 0
rst 2 30918 5588
/ 0
addr1_1 2 32758 4314
/ 0
addr1_2 2 32758 4074
/ 0
we_com 2 30918 5126
/ 0
vss 2 31318 4951
/ 0
vdd 2 31318 5445
/ 0
we1 2 30918 5198
/ 0
we3 2 30918 4704
/ 0
we2 2 30918 4210
/ 0
we4 2 30918 5692
/ 0
di 2 30918 5062
/ 0
addr2_2 2 32758 4840
/ 0
addr2_1 2 32758 4600
/ 0
do_2 2 32758 5126
/ 0
re_2 2 32758 5302
/ 0
do_1 2 32758 5764
/ 0
re_1 2 32758 5828
/ 1
3 net_14 ~ 2 31284 5204 0 0 ~
/ 1
3 net_17 ~ 2 31284 5698 0 0 ~
/ 1
3 net_16 ~ 2 31284 4710 0 0 ~
/ 1
3 net_15 ~ 2 31284 4216 0 0 ~
/ 1
3 net_23 ~ 2 31004 5204 0 0 ~
/ 1
3 net_25 ~ 2 31004 4710 0 0 ~
/ 1
3 net_24 ~ 2 31044 4184 0 0 ~
/ 1
3 net_26 ~ 2 31004 5698 0 0 ~
/ 1
3 net_9 ~ 2 32164 5204 0 0 ~
/ 1
3 net_2 ~ 2 32124 4710 0 0 ~
/ 1
3 net_1 ~ 2 32124 4216 0 0 ~
/ 1
3 net_8 ~ 2 32164 5698 0 0 ~
/ 1
3 net_0 ~ 2 32404 4918 0 0 ~
/ 1
3 net_3 ~ 2 32244 4918 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_7 bit4 0
clk 2 34838 4600
/ 0
rst 2 34838 5588
/ 0
addr1_1 2 36678 4314
/ 0
addr1_2 2 36678 4074
/ 0
we_com 2 34838 5126
/ 0
vss 2 35238 4951
/ 0
vdd 2 35238 5445
/ 0
we1 2 34838 5198
/ 0
we3 2 34838 4704
/ 0
we2 2 34838 4210
/ 0
we4 2 34838 5692
/ 0
di 2 34838 5062
/ 0
addr2_2 2 36678 4840
/ 0
addr2_1 2 36678 4600
/ 0
do_2 2 36678 5126
/ 0
re_2 2 36678 5302
/ 0
do_1 2 36678 5764
/ 0
re_1 2 36678 5828
/ 1
3 net_14 ~ 2 35204 5204 0 0 ~
/ 1
3 net_17 ~ 2 35204 5698 0 0 ~
/ 1
3 net_16 ~ 2 35204 4710 0 0 ~
/ 1
3 net_15 ~ 2 35204 4216 0 0 ~
/ 1
3 net_23 ~ 2 34924 5204 0 0 ~
/ 1
3 net_25 ~ 2 34924 4710 0 0 ~
/ 1
3 net_24 ~ 2 34964 4184 0 0 ~
/ 1
3 net_26 ~ 2 34924 5698 0 0 ~
/ 1
3 net_9 ~ 2 36084 5204 0 0 ~
/ 1
3 net_2 ~ 2 36044 4710 0 0 ~
/ 1
3 net_1 ~ 2 36044 4216 0 0 ~
/ 1
3 net_8 ~ 2 36084 5698 0 0 ~
/ 1
3 net_0 ~ 2 36324 4918 0 0 ~
/ 1
3 net_3 ~ 2 36164 4918 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_7 bit4 0
clk 2 23078 4600
/ 0
rst 2 23078 5588
/ 0
addr1_1 2 24918 4314
/ 0
addr1_2 2 24918 4074
/ 0
we_com 2 23078 5126
/ 0
vss 2 23478 4951
/ 0
vdd 2 23478 5445
/ 0
we1 2 23078 5198
/ 0
we3 2 23078 4704
/ 0
we2 2 23078 4210
/ 0
we4 2 23078 5692
/ 0
di 2 23078 5062
/ 0
addr2_2 2 24918 4840
/ 0
addr2_1 2 24918 4600
/ 0
do_2 2 24918 5126
/ 0
re_2 2 24918 5302
/ 0
do_1 2 24918 5764
/ 0
re_1 2 24918 5828
/ 1
3 net_14 ~ 2 23444 5204 0 0 ~
/ 1
3 net_17 ~ 2 23444 5698 0 0 ~
/ 1
3 net_16 ~ 2 23444 4710 0 0 ~
/ 1
3 net_15 ~ 2 23444 4216 0 0 ~
/ 1
3 net_23 ~ 2 23164 5204 0 0 ~
/ 1
3 net_25 ~ 2 23164 4710 0 0 ~
/ 1
3 net_24 ~ 2 23204 4184 0 0 ~
/ 1
3 net_26 ~ 2 23164 5698 0 0 ~
/ 1
3 net_9 ~ 2 24324 5204 0 0 ~
/ 1
3 net_2 ~ 2 24284 4710 0 0 ~
/ 1
3 net_1 ~ 2 24284 4216 0 0 ~
/ 1
3 net_8 ~ 2 24324 5698 0 0 ~
/ 1
3 net_0 ~ 2 24564 4918 0 0 ~
/ 1
3 net_3 ~ 2 24404 4918 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_7 bit4 0
clk 2 19158 4600
/ 0
rst 2 19158 5588
/ 0
addr1_1 2 20998 4314
/ 0
addr1_2 2 20998 4074
/ 0
we_com 2 19158 5126
/ 0
vss 2 19558 4951
/ 0
vdd 2 19558 5445
/ 0
we1 2 19158 5198
/ 0
we3 2 19158 4704
/ 0
we2 2 19158 4210
/ 0
we4 2 19158 5692
/ 0
di 2 19158 5062
/ 0
addr2_2 2 20998 4840
/ 0
addr2_1 2 20998 4600
/ 0
do_2 2 20998 5126
/ 0
re_2 2 20998 5302
/ 0
do_1 2 20998 5764
/ 0
re_1 2 20998 5828
/ 1
3 net_14 ~ 2 19524 5204 0 0 ~
/ 1
3 net_17 ~ 2 19524 5698 0 0 ~
/ 1
3 net_16 ~ 2 19524 4710 0 0 ~
/ 1
3 net_15 ~ 2 19524 4216 0 0 ~
/ 1
3 net_23 ~ 2 19244 5204 0 0 ~
/ 1
3 net_25 ~ 2 19244 4710 0 0 ~
/ 1
3 net_24 ~ 2 19284 4184 0 0 ~
/ 1
3 net_26 ~ 2 19244 5698 0 0 ~
/ 1
3 net_9 ~ 2 20404 5204 0 0 ~
/ 1
3 net_2 ~ 2 20364 4710 0 0 ~
/ 1
3 net_1 ~ 2 20364 4216 0 0 ~
/ 1
3 net_8 ~ 2 20404 5698 0 0 ~
/ 1
3 net_0 ~ 2 20644 4918 0 0 ~
/ 1
3 net_3 ~ 2 20484 4918 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_5 bit4 0
clk 2 26998 648
/ 0
rst 2 26998 1636
/ 0
addr1_1 2 28838 362
/ 0
addr1_2 2 28838 122
/ 0
we_com 2 26998 1174
/ 0
vss 2 27398 999
/ 0
vdd 2 27398 1493
/ 0
we1 2 26998 1246
/ 0
we3 2 26998 752
/ 0
we2 2 26998 258
/ 0
we4 2 26998 1740
/ 0
di 2 26998 1110
/ 0
addr2_2 2 28838 888
/ 0
addr2_1 2 28838 648
/ 0
do_2 2 28838 1174
/ 0
re_2 2 28838 1350
/ 0
do_1 2 28838 1812
/ 0
re_1 2 28838 1876
/ 1
3 net_14 ~ 2 27364 1252 0 0 ~
/ 1
3 net_17 ~ 2 27364 1746 0 0 ~
/ 1
3 net_16 ~ 2 27364 758 0 0 ~
/ 1
3 net_15 ~ 2 27364 264 0 0 ~
/ 1
3 net_23 ~ 2 27084 1252 0 0 ~
/ 1
3 net_25 ~ 2 27084 758 0 0 ~
/ 1
3 net_24 ~ 2 27124 232 0 0 ~
/ 1
3 net_26 ~ 2 27084 1746 0 0 ~
/ 1
3 net_9 ~ 2 28244 1252 0 0 ~
/ 1
3 net_2 ~ 2 28204 758 0 0 ~
/ 1
3 net_1 ~ 2 28204 264 0 0 ~
/ 1
3 net_8 ~ 2 28244 1746 0 0 ~
/ 1
3 net_0 ~ 2 28484 966 0 0 ~
/ 1
3 net_3 ~ 2 28324 966 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_5 bit4 0
clk 2 30918 648
/ 0
rst 2 30918 1636
/ 0
addr1_1 2 32758 362
/ 0
addr1_2 2 32758 122
/ 0
we_com 2 30918 1174
/ 0
vss 2 31318 999
/ 0
vdd 2 31318 1493
/ 0
we1 2 30918 1246
/ 0
we3 2 30918 752
/ 0
we2 2 30918 258
/ 0
we4 2 30918 1740
/ 0
di 2 30918 1110
/ 0
addr2_2 2 32758 888
/ 0
addr2_1 2 32758 648
/ 0
do_2 2 32758 1174
/ 0
re_2 2 32758 1350
/ 0
do_1 2 32758 1812
/ 0
re_1 2 32758 1876
/ 1
3 net_14 ~ 2 31284 1252 0 0 ~
/ 1
3 net_17 ~ 2 31284 1746 0 0 ~
/ 1
3 net_16 ~ 2 31284 758 0 0 ~
/ 1
3 net_15 ~ 2 31284 264 0 0 ~
/ 1
3 net_23 ~ 2 31004 1252 0 0 ~
/ 1
3 net_25 ~ 2 31004 758 0 0 ~
/ 1
3 net_24 ~ 2 31044 232 0 0 ~
/ 1
3 net_26 ~ 2 31004 1746 0 0 ~
/ 1
3 net_9 ~ 2 32164 1252 0 0 ~
/ 1
3 net_2 ~ 2 32124 758 0 0 ~
/ 1
3 net_1 ~ 2 32124 264 0 0 ~
/ 1
3 net_8 ~ 2 32164 1746 0 0 ~
/ 1
3 net_0 ~ 2 32404 966 0 0 ~
/ 1
3 net_3 ~ 2 32244 966 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_5 bit4 0
clk 2 34838 648
/ 0
rst 2 34838 1636
/ 0
addr1_1 2 36678 362
/ 0
addr1_2 2 36678 122
/ 0
we_com 2 34838 1174
/ 0
vss 2 35238 999
/ 0
vdd 2 35238 1493
/ 0
we1 2 34838 1246
/ 0
we3 2 34838 752
/ 0
we2 2 34838 258
/ 0
we4 2 34838 1740
/ 0
di 2 34838 1110
/ 0
addr2_2 2 36678 888
/ 0
addr2_1 2 36678 648
/ 0
do_2 2 36678 1174
/ 0
re_2 2 36678 1350
/ 0
do_1 2 36678 1812
/ 0
re_1 2 36678 1876
/ 1
3 net_14 ~ 2 35204 1252 0 0 ~
/ 1
3 net_17 ~ 2 35204 1746 0 0 ~
/ 1
3 net_16 ~ 2 35204 758 0 0 ~
/ 1
3 net_15 ~ 2 35204 264 0 0 ~
/ 1
3 net_23 ~ 2 34924 1252 0 0 ~
/ 1
3 net_25 ~ 2 34924 758 0 0 ~
/ 1
3 net_24 ~ 2 34964 232 0 0 ~
/ 1
3 net_26 ~ 2 34924 1746 0 0 ~
/ 1
3 net_9 ~ 2 36084 1252 0 0 ~
/ 1
3 net_2 ~ 2 36044 758 0 0 ~
/ 1
3 net_1 ~ 2 36044 264 0 0 ~
/ 1
3 net_8 ~ 2 36084 1746 0 0 ~
/ 1
3 net_0 ~ 2 36324 966 0 0 ~
/ 1
3 net_3 ~ 2 36164 966 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_5 bit4 0
clk 2 23078 648
/ 0
rst 2 23078 1636
/ 0
addr1_1 2 24918 362
/ 0
addr1_2 2 24918 122
/ 0
we_com 2 23078 1174
/ 0
vss 2 23478 999
/ 0
vdd 2 23478 1493
/ 0
we1 2 23078 1246
/ 0
we3 2 23078 752
/ 0
we2 2 23078 258
/ 0
we4 2 23078 1740
/ 0
di 2 23078 1110
/ 0
addr2_2 2 24918 888
/ 0
addr2_1 2 24918 648
/ 0
do_2 2 24918 1174
/ 0
re_2 2 24918 1350
/ 0
do_1 2 24918 1812
/ 0
re_1 2 24918 1876
/ 1
3 net_14 ~ 2 23444 1252 0 0 ~
/ 1
3 net_17 ~ 2 23444 1746 0 0 ~
/ 1
3 net_16 ~ 2 23444 758 0 0 ~
/ 1
3 net_15 ~ 2 23444 264 0 0 ~
/ 1
3 net_23 ~ 2 23164 1252 0 0 ~
/ 1
3 net_25 ~ 2 23164 758 0 0 ~
/ 1
3 net_24 ~ 2 23204 232 0 0 ~
/ 1
3 net_26 ~ 2 23164 1746 0 0 ~
/ 1
3 net_9 ~ 2 24324 1252 0 0 ~
/ 1
3 net_2 ~ 2 24284 758 0 0 ~
/ 1
3 net_1 ~ 2 24284 264 0 0 ~
/ 1
3 net_8 ~ 2 24324 1746 0 0 ~
/ 1
3 net_0 ~ 2 24564 966 0 0 ~
/ 1
3 net_3 ~ 2 24404 966 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_5 bit4 0
clk 2 19158 648
/ 0
rst 2 19158 1636
/ 0
addr1_1 2 20998 362
/ 0
addr1_2 2 20998 122
/ 0
we_com 2 19158 1174
/ 0
vss 2 19558 999
/ 0
vdd 2 19558 1493
/ 0
we1 2 19158 1246
/ 0
we3 2 19158 752
/ 0
we2 2 19158 258
/ 0
we4 2 19158 1740
/ 0
di 2 19158 1110
/ 0
addr2_2 2 20998 888
/ 0
addr2_1 2 20998 648
/ 0
do_2 2 20998 1174
/ 0
re_2 2 20998 1350
/ 0
do_1 2 20998 1812
/ 0
re_1 2 20998 1876
/ 1
3 net_14 ~ 2 19524 1252 0 0 ~
/ 1
3 net_17 ~ 2 19524 1746 0 0 ~
/ 1
3 net_16 ~ 2 19524 758 0 0 ~
/ 1
3 net_15 ~ 2 19524 264 0 0 ~
/ 1
3 net_23 ~ 2 19244 1252 0 0 ~
/ 1
3 net_25 ~ 2 19244 758 0 0 ~
/ 1
3 net_24 ~ 2 19284 232 0 0 ~
/ 1
3 net_26 ~ 2 19244 1746 0 0 ~
/ 1
3 net_9 ~ 2 20404 1252 0 0 ~
/ 1
3 net_2 ~ 2 20364 758 0 0 ~
/ 1
3 net_1 ~ 2 20364 264 0 0 ~
/ 1
3 net_8 ~ 2 20404 1746 0 0 ~
/ 1
3 net_0 ~ 2 20644 966 0 0 ~
/ 1
3 net_3 ~ 2 20484 966 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_2 bit4 0
clk 2 26998 2624
/ 0
rst 2 26998 3612
/ 0
addr1_1 2 28838 2338
/ 0
addr1_2 2 28838 2098
/ 0
we_com 2 26998 3150
/ 0
vss 2 27398 2975
/ 0
vdd 2 27398 3469
/ 0
we1 2 26998 3222
/ 0
we3 2 26998 2728
/ 0
we2 2 26998 2234
/ 0
we4 2 26998 3716
/ 0
di 2 26998 3086
/ 0
addr2_2 2 28838 2864
/ 0
addr2_1 2 28838 2624
/ 0
do_2 2 28838 3150
/ 0
re_2 2 28838 3326
/ 0
do_1 2 28838 3788
/ 0
re_1 2 28838 3852
/ 1
3 net_14 ~ 2 27364 3228 0 0 ~
/ 1
3 net_17 ~ 2 27364 3722 0 0 ~
/ 1
3 net_16 ~ 2 27364 2734 0 0 ~
/ 1
3 net_15 ~ 2 27364 2240 0 0 ~
/ 1
3 net_23 ~ 2 27084 3228 0 0 ~
/ 1
3 net_25 ~ 2 27084 2734 0 0 ~
/ 1
3 net_24 ~ 2 27124 2208 0 0 ~
/ 1
3 net_26 ~ 2 27084 3722 0 0 ~
/ 1
3 net_9 ~ 2 28244 3228 0 0 ~
/ 1
3 net_2 ~ 2 28204 2734 0 0 ~
/ 1
3 net_1 ~ 2 28204 2240 0 0 ~
/ 1
3 net_8 ~ 2 28244 3722 0 0 ~
/ 1
3 net_0 ~ 2 28484 2942 0 0 ~
/ 1
3 net_3 ~ 2 28324 2942 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_2 bit4 0
clk 2 30918 2624
/ 0
rst 2 30918 3612
/ 0
addr1_1 2 32758 2338
/ 0
addr1_2 2 32758 2098
/ 0
we_com 2 30918 3150
/ 0
vss 2 31318 2975
/ 0
vdd 2 31318 3469
/ 0
we1 2 30918 3222
/ 0
we3 2 30918 2728
/ 0
we2 2 30918 2234
/ 0
we4 2 30918 3716
/ 0
di 2 30918 3086
/ 0
addr2_2 2 32758 2864
/ 0
addr2_1 2 32758 2624
/ 0
do_2 2 32758 3150
/ 0
re_2 2 32758 3326
/ 0
do_1 2 32758 3788
/ 0
re_1 2 32758 3852
/ 1
3 net_14 ~ 2 31284 3228 0 0 ~
/ 1
3 net_17 ~ 2 31284 3722 0 0 ~
/ 1
3 net_16 ~ 2 31284 2734 0 0 ~
/ 1
3 net_15 ~ 2 31284 2240 0 0 ~
/ 1
3 net_23 ~ 2 31004 3228 0 0 ~
/ 1
3 net_25 ~ 2 31004 2734 0 0 ~
/ 1
3 net_24 ~ 2 31044 2208 0 0 ~
/ 1
3 net_26 ~ 2 31004 3722 0 0 ~
/ 1
3 net_9 ~ 2 32164 3228 0 0 ~
/ 1
3 net_2 ~ 2 32124 2734 0 0 ~
/ 1
3 net_1 ~ 2 32124 2240 0 0 ~
/ 1
3 net_8 ~ 2 32164 3722 0 0 ~
/ 1
3 net_0 ~ 2 32404 2942 0 0 ~
/ 1
3 net_3 ~ 2 32244 2942 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_2 bit4 0
clk 2 34838 2624
/ 0
rst 2 34838 3612
/ 0
addr1_1 2 36678 2338
/ 0
addr1_2 2 36678 2098
/ 0
we_com 2 34838 3150
/ 0
vss 2 35238 2975
/ 0
vdd 2 35238 3469
/ 0
we1 2 34838 3222
/ 0
we3 2 34838 2728
/ 0
we2 2 34838 2234
/ 0
we4 2 34838 3716
/ 0
di 2 34838 3086
/ 0
addr2_2 2 36678 2864
/ 0
addr2_1 2 36678 2624
/ 0
do_2 2 36678 3150
/ 0
re_2 2 36678 3326
/ 0
do_1 2 36678 3788
/ 0
re_1 2 36678 3852
/ 1
3 net_14 ~ 2 35204 3228 0 0 ~
/ 1
3 net_17 ~ 2 35204 3722 0 0 ~
/ 1
3 net_16 ~ 2 35204 2734 0 0 ~
/ 1
3 net_15 ~ 2 35204 2240 0 0 ~
/ 1
3 net_23 ~ 2 34924 3228 0 0 ~
/ 1
3 net_25 ~ 2 34924 2734 0 0 ~
/ 1
3 net_24 ~ 2 34964 2208 0 0 ~
/ 1
3 net_26 ~ 2 34924 3722 0 0 ~
/ 1
3 net_9 ~ 2 36084 3228 0 0 ~
/ 1
3 net_2 ~ 2 36044 2734 0 0 ~
/ 1
3 net_1 ~ 2 36044 2240 0 0 ~
/ 1
3 net_8 ~ 2 36084 3722 0 0 ~
/ 1
3 net_0 ~ 2 36324 2942 0 0 ~
/ 1
3 net_3 ~ 2 36164 2942 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_2 bit4 0
clk 2 23078 2624
/ 0
rst 2 23078 3612
/ 0
addr1_1 2 24918 2338
/ 0
addr1_2 2 24918 2098
/ 0
we_com 2 23078 3150
/ 0
vss 2 23478 2975
/ 0
vdd 2 23478 3469
/ 0
we1 2 23078 3222
/ 0
we3 2 23078 2728
/ 0
we2 2 23078 2234
/ 0
we4 2 23078 3716
/ 0
di 2 23078 3086
/ 0
addr2_2 2 24918 2864
/ 0
addr2_1 2 24918 2624
/ 0
do_2 2 24918 3150
/ 0
re_2 2 24918 3326
/ 0
do_1 2 24918 3788
/ 0
re_1 2 24918 3852
/ 1
3 net_14 ~ 2 23444 3228 0 0 ~
/ 1
3 net_17 ~ 2 23444 3722 0 0 ~
/ 1
3 net_16 ~ 2 23444 2734 0 0 ~
/ 1
3 net_15 ~ 2 23444 2240 0 0 ~
/ 1
3 net_23 ~ 2 23164 3228 0 0 ~
/ 1
3 net_25 ~ 2 23164 2734 0 0 ~
/ 1
3 net_24 ~ 2 23204 2208 0 0 ~
/ 1
3 net_26 ~ 2 23164 3722 0 0 ~
/ 1
3 net_9 ~ 2 24324 3228 0 0 ~
/ 1
3 net_2 ~ 2 24284 2734 0 0 ~
/ 1
3 net_1 ~ 2 24284 2240 0 0 ~
/ 1
3 net_8 ~ 2 24324 3722 0 0 ~
/ 1
3 net_0 ~ 2 24564 2942 0 0 ~
/ 1
3 net_3 ~ 2 24404 2942 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_2 bit4 0
clk 2 19158 2624
/ 0
rst 2 19158 3612
/ 0
addr1_1 2 20998 2338
/ 0
addr1_2 2 20998 2098
/ 0
we_com 2 19158 3150
/ 0
vss 2 19558 2975
/ 0
vdd 2 19558 3469
/ 0
we1 2 19158 3222
/ 0
we3 2 19158 2728
/ 0
we2 2 19158 2234
/ 0
we4 2 19158 3716
/ 0
di 2 19158 3086
/ 0
addr2_2 2 20998 2864
/ 0
addr2_1 2 20998 2624
/ 0
do_2 2 20998 3150
/ 0
re_2 2 20998 3326
/ 0
do_1 2 20998 3788
/ 0
re_1 2 20998 3852
/ 1
3 net_14 ~ 2 19524 3228 0 0 ~
/ 1
3 net_17 ~ 2 19524 3722 0 0 ~
/ 1
3 net_16 ~ 2 19524 2734 0 0 ~
/ 1
3 net_15 ~ 2 19524 2240 0 0 ~
/ 1
3 net_23 ~ 2 19244 3228 0 0 ~
/ 1
3 net_25 ~ 2 19244 2734 0 0 ~
/ 1
3 net_24 ~ 2 19284 2208 0 0 ~
/ 1
3 net_26 ~ 2 19244 3722 0 0 ~
/ 1
3 net_9 ~ 2 20404 3228 0 0 ~
/ 1
3 net_2 ~ 2 20364 2734 0 0 ~
/ 1
3 net_1 ~ 2 20364 2240 0 0 ~
/ 1
3 net_8 ~ 2 20404 3722 0 0 ~
/ 1
3 net_0 ~ 2 20644 2942 0 0 ~
/ 1
3 net_3 ~ 2 20484 2942 0 0 ~
_I0/chip/video_ram/tower_mod_3/dec8_re_1 dec8 0
s_2_0_0 2 30518 8234
/ 0
vss 2 29038 7915
/ 0
vdd 2 29038 8409
/ 0
do_7_0_3 2 30518 8058
/ 0
do_7_0_2 2 30518 8090
/ 0
do_7_0_1 2 28718 8090
/ 0
do_7_0_6 3 29118 7954
/ 0
do_7_0_5 3 29638 7954
/ 0
do_7_0_4 3 29518 7954
/ 0
do_7_0_0 3 28918 7954
/ 0
s_2_0_1 3 29678 8370
/ 0
s_2_0_2 3 30158 8370
/ 0
do_7_0_7 3 29238 7954
/ 1
3 n22 ~ 2 30244 8136 0 0 ~
/ 1
3 n21 ~ 2 30044 8168 0 0 ~
/ 1
3 n20 ~ 2 28964 8168 0 0 ~
/ 1
3 n18 ~ 2 29844 8136 0 0 ~
/ 1
3 n16 ~ 2 29804 8136 0 0 ~
/ 1
3 n15 ~ 2 29284 8136 0 0 ~
/ 1
3 n19 ~ 2 28884 8168 0 0 ~
/ 1
3 n17 ~ 2 29404 8136 0 0 ~
_I0/chip/video_ram/tower_mod_4/dec8_re_1 dec8 0
s_2_0_0 2 34438 8234
/ 0
vss 2 32958 7915
/ 0
vdd 2 32958 8409
/ 0
do_7_0_3 2 34438 8058
/ 0
do_7_0_2 2 34438 8090
/ 0
do_7_0_1 2 32638 8090
/ 0
do_7_0_6 3 33038 7954
/ 0
do_7_0_5 3 33558 7954
/ 0
do_7_0_4 3 33438 7954
/ 0
do_7_0_0 3 32838 7954
/ 0
s_2_0_1 3 33598 8370
/ 0
s_2_0_2 3 34078 8370
/ 0
do_7_0_7 3 33158 7954
/ 1
3 n22 ~ 2 34164 8136 0 0 ~
/ 1
3 n21 ~ 2 33964 8168 0 0 ~
/ 1
3 n20 ~ 2 32884 8168 0 0 ~
/ 1
3 n18 ~ 2 33764 8136 0 0 ~
/ 1
3 n16 ~ 2 33724 8136 0 0 ~
/ 1
3 n15 ~ 2 33204 8136 0 0 ~
/ 1
3 n19 ~ 2 32804 8168 0 0 ~
/ 1
3 n17 ~ 2 33324 8136 0 0 ~
_I0/chip/video_ram/tower_mod_1/dec8_re_1 dec8 0
s_2_0_0 2 38358 8234
/ 0
vss 2 36878 7915
/ 0
vdd 2 36878 8409
/ 0
do_7_0_3 2 38358 8058
/ 0
do_7_0_2 2 38358 8090
/ 0
do_7_0_1 2 36558 8090
/ 0
do_7_0_6 3 36958 7954
/ 0
do_7_0_5 3 37478 7954
/ 0
do_7_0_4 3 37358 7954
/ 0
do_7_0_0 3 36758 7954
/ 0
s_2_0_1 3 37518 8370
/ 0
s_2_0_2 3 37998 8370
/ 0
do_7_0_7 3 37078 7954
/ 1
3 n22 ~ 2 38084 8136 0 0 ~
/ 1
3 n21 ~ 2 37884 8168 0 0 ~
/ 1
3 n20 ~ 2 36804 8168 0 0 ~
/ 1
3 n18 ~ 2 37684 8136 0 0 ~
/ 1
3 n16 ~ 2 37644 8136 0 0 ~
/ 1
3 n15 ~ 2 37124 8136 0 0 ~
/ 1
3 n19 ~ 2 36724 8168 0 0 ~
/ 1
3 n17 ~ 2 37244 8136 0 0 ~
_I0/chip/video_ram/tower_mod_2/dec8_re_1 dec8 0
s_2_0_0 2 26598 8234
/ 0
vss 2 25118 7915
/ 0
vdd 2 25118 8409
/ 0
do_7_0_3 2 26598 8058
/ 0
do_7_0_2 2 26598 8090
/ 0
do_7_0_1 2 24798 8090
/ 0
do_7_0_6 3 25198 7954
/ 0
do_7_0_5 3 25718 7954
/ 0
do_7_0_4 3 25598 7954
/ 0
do_7_0_0 3 24998 7954
/ 0
s_2_0_1 3 25758 8370
/ 0
s_2_0_2 3 26238 8370
/ 0
do_7_0_7 3 25318 7954
/ 1
3 n22 ~ 2 26324 8136 0 0 ~
/ 1
3 n21 ~ 2 26124 8168 0 0 ~
/ 1
3 n20 ~ 2 25044 8168 0 0 ~
/ 1
3 n18 ~ 2 25924 8136 0 0 ~
/ 1
3 n16 ~ 2 25884 8136 0 0 ~
/ 1
3 n15 ~ 2 25364 8136 0 0 ~
/ 1
3 n19 ~ 2 24964 8168 0 0 ~
/ 1
3 n17 ~ 2 25484 8136 0 0 ~
_I0/chip/video_ram/tower_mod_0/dec8_re_1 dec8 0
s_2_0_0 2 22678 8234
/ 0
vss 2 21198 7915
/ 0
vdd 2 21198 8409
/ 0
do_7_0_3 2 22678 8058
/ 0
do_7_0_2 2 22678 8090
/ 0
do_7_0_1 2 20878 8090
/ 0
do_7_0_6 3 21278 7954
/ 0
do_7_0_5 3 21798 7954
/ 0
do_7_0_4 3 21678 7954
/ 0
do_7_0_0 3 21078 7954
/ 0
s_2_0_1 3 21838 8370
/ 0
s_2_0_2 3 22318 8370
/ 0
do_7_0_7 3 21398 7954
/ 1
3 n22 ~ 2 22404 8136 0 0 ~
/ 1
3 n21 ~ 2 22204 8168 0 0 ~
/ 1
3 n20 ~ 2 21124 8168 0 0 ~
/ 1
3 n18 ~ 2 22004 8136 0 0 ~
/ 1
3 n16 ~ 2 21964 8136 0 0 ~
/ 1
3 n15 ~ 2 21444 8136 0 0 ~
/ 1
3 n19 ~ 2 21044 8168 0 0 ~
/ 1
3 n17 ~ 2 21564 8136 0 0 ~
_I0/chip/video_ram/tower_mod_3/dec8_re_2 dec8 0
s_2_0_0 2 30518 9222
/ 0
vss 2 29038 8903
/ 0
vdd 2 29038 9397
/ 0
do_7_0_3 2 30518 9046
/ 0
do_7_0_2 2 30518 9078
/ 0
do_7_0_1 2 28718 9078
/ 0
do_7_0_6 3 29118 8942
/ 0
do_7_0_5 3 29638 8942
/ 0
do_7_0_4 3 29518 8942
/ 0
do_7_0_0 3 28918 8942
/ 0
s_2_0_1 3 29678 9358
/ 0
s_2_0_2 3 30158 9358
/ 0
do_7_0_7 3 29238 8942
/ 1
3 n22 ~ 2 30244 9124 0 0 ~
/ 1
3 n21 ~ 2 30044 9156 0 0 ~
/ 1
3 n20 ~ 2 28964 9156 0 0 ~
/ 1
3 n18 ~ 2 29844 9124 0 0 ~
/ 1
3 n16 ~ 2 29804 9124 0 0 ~
/ 1
3 n15 ~ 2 29284 9124 0 0 ~
/ 1
3 n19 ~ 2 28884 9156 0 0 ~
/ 1
3 n17 ~ 2 29404 9124 0 0 ~
_I0/chip/video_ram/tower_mod_4/dec8_re_2 dec8 0
s_2_0_0 2 34438 9222
/ 0
vss 2 32958 8903
/ 0
vdd 2 32958 9397
/ 0
do_7_0_3 2 34438 9046
/ 0
do_7_0_2 2 34438 9078
/ 0
do_7_0_1 2 32638 9078
/ 0
do_7_0_6 3 33038 8942
/ 0
do_7_0_5 3 33558 8942
/ 0
do_7_0_4 3 33438 8942
/ 0
do_7_0_0 3 32838 8942
/ 0
s_2_0_1 3 33598 9358
/ 0
s_2_0_2 3 34078 9358
/ 0
do_7_0_7 3 33158 8942
/ 1
3 n22 ~ 2 34164 9124 0 0 ~
/ 1
3 n21 ~ 2 33964 9156 0 0 ~
/ 1
3 n20 ~ 2 32884 9156 0 0 ~
/ 1
3 n18 ~ 2 33764 9124 0 0 ~
/ 1
3 n16 ~ 2 33724 9124 0 0 ~
/ 1
3 n15 ~ 2 33204 9124 0 0 ~
/ 1
3 n19 ~ 2 32804 9156 0 0 ~
/ 1
3 n17 ~ 2 33324 9124 0 0 ~
_I0/chip/video_ram/tower_mod_1/dec8_re_2 dec8 0
s_2_0_0 2 38358 9222
/ 0
vss 2 36878 8903
/ 0
vdd 2 36878 9397
/ 0
do_7_0_3 2 38358 9046
/ 0
do_7_0_2 2 38358 9078
/ 0
do_7_0_1 2 36558 9078
/ 0
do_7_0_6 3 36958 8942
/ 0
do_7_0_5 3 37478 8942
/ 0
do_7_0_4 3 37358 8942
/ 0
do_7_0_0 3 36758 8942
/ 0
s_2_0_1 3 37518 9358
/ 0
s_2_0_2 3 37998 9358
/ 0
do_7_0_7 3 37078 8942
/ 1
3 n22 ~ 2 38084 9124 0 0 ~
/ 1
3 n21 ~ 2 37884 9156 0 0 ~
/ 1
3 n20 ~ 2 36804 9156 0 0 ~
/ 1
3 n18 ~ 2 37684 9124 0 0 ~
/ 1
3 n16 ~ 2 37644 9124 0 0 ~
/ 1
3 n15 ~ 2 37124 9124 0 0 ~
/ 1
3 n19 ~ 2 36724 9156 0 0 ~
/ 1
3 n17 ~ 2 37244 9124 0 0 ~
_I0/chip/video_ram/tower_mod_2/dec8_re_2 dec8 0
s_2_0_0 2 26598 9222
/ 0
vss 2 25118 8903
/ 0
vdd 2 25118 9397
/ 0
do_7_0_3 2 26598 9046
/ 0
do_7_0_2 2 26598 9078
/ 0
do_7_0_1 2 24798 9078
/ 0
do_7_0_6 3 25198 8942
/ 0
do_7_0_5 3 25718 8942
/ 0
do_7_0_4 3 25598 8942
/ 0
do_7_0_0 3 24998 8942
/ 0
s_2_0_1 3 25758 9358
/ 0
s_2_0_2 3 26238 9358
/ 0
do_7_0_7 3 25318 8942
/ 1
3 n22 ~ 2 26324 9124 0 0 ~
/ 1
3 n21 ~ 2 26124 9156 0 0 ~
/ 1
3 n20 ~ 2 25044 9156 0 0 ~
/ 1
3 n18 ~ 2 25924 9124 0 0 ~
/ 1
3 n16 ~ 2 25884 9124 0 0 ~
/ 1
3 n15 ~ 2 25364 9124 0 0 ~
/ 1
3 n19 ~ 2 24964 9156 0 0 ~
/ 1
3 n17 ~ 2 25484 9124 0 0 ~
_I0/chip/video_ram/tower_mod_0/dec8_re_2 dec8 0
s_2_0_0 2 22678 9222
/ 0
vss 2 21198 8903
/ 0
vdd 2 21198 9397
/ 0
do_7_0_3 2 22678 9046
/ 0
do_7_0_2 2 22678 9078
/ 0
do_7_0_1 2 20878 9078
/ 0
do_7_0_6 3 21278 8942
/ 0
do_7_0_5 3 21798 8942
/ 0
do_7_0_4 3 21678 8942
/ 0
do_7_0_0 3 21078 8942
/ 0
s_2_0_1 3 21838 9358
/ 0
s_2_0_2 3 22318 9358
/ 0
do_7_0_7 3 21398 8942
/ 1
3 n22 ~ 2 22404 9124 0 0 ~
/ 1
3 n21 ~ 2 22204 9156 0 0 ~
/ 1
3 n20 ~ 2 21124 9156 0 0 ~
/ 1
3 n18 ~ 2 22004 9124 0 0 ~
/ 1
3 n16 ~ 2 21964 9124 0 0 ~
/ 1
3 n15 ~ 2 21444 9124 0 0 ~
/ 1
3 n19 ~ 2 21044 9156 0 0 ~
/ 1
3 n17 ~ 2 21564 9124 0 0 ~
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i demux4_inv 0
di 2 27558 9078
/ 0
s_1_0_1 2 28318 9286
/ 0
do_3_0_3 2 28318 9078
/ 0
vss 2 28198 8903
/ 0
vdd 2 28198 9397
/ 0
do_3_0_2 2 27558 9190
/ 0
s_1_0_0 3 28078 8942
/ 0
do_3_0_1 3 28078 9358
/ 0
do_3_0_0 3 27918 9358
/ 1
3 n4 ~ 2 27844 9124 0 0 ~
/ 1
3 n3 ~ 2 27804 9124 0 0 ~
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i demux4_inv 0
di 2 31478 9078
/ 0
s_1_0_1 2 32238 9286
/ 0
do_3_0_3 2 32238 9078
/ 0
vss 2 32118 8903
/ 0
vdd 2 32118 9397
/ 0
do_3_0_2 2 31478 9190
/ 0
s_1_0_0 3 31998 8942
/ 0
do_3_0_1 3 31998 9358
/ 0
do_3_0_0 3 31838 9358
/ 1
3 n4 ~ 2 31764 9124 0 0 ~
/ 1
3 n3 ~ 2 31724 9124 0 0 ~
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i demux4_inv 0
di 2 35398 9078
/ 0
s_1_0_1 2 36158 9286
/ 0
do_3_0_3 2 36158 9078
/ 0
vss 2 36038 8903
/ 0
vdd 2 36038 9397
/ 0
do_3_0_2 2 35398 9190
/ 0
s_1_0_0 3 35918 8942
/ 0
do_3_0_1 3 35918 9358
/ 0
do_3_0_0 3 35758 9358
/ 1
3 n4 ~ 2 35684 9124 0 0 ~
/ 1
3 n3 ~ 2 35644 9124 0 0 ~
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i demux4_inv 0
di 2 23638 9078
/ 0
s_1_0_1 2 24398 9286
/ 0
do_3_0_3 2 24398 9078
/ 0
vss 2 24278 8903
/ 0
vdd 2 24278 9397
/ 0
do_3_0_2 2 23638 9190
/ 0
s_1_0_0 3 24158 8942
/ 0
do_3_0_1 3 24158 9358
/ 0
do_3_0_0 3 23998 9358
/ 1
3 n4 ~ 2 23924 9124 0 0 ~
/ 1
3 n3 ~ 2 23884 9124 0 0 ~
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i demux4_inv 0
di 2 19718 9078
/ 0
s_1_0_1 2 20478 9286
/ 0
do_3_0_3 2 20478 9078
/ 0
vss 2 20358 8903
/ 0
vdd 2 20358 9397
/ 0
do_3_0_2 2 19718 9190
/ 0
s_1_0_0 3 20238 8942
/ 0
do_3_0_1 3 20238 9358
/ 0
do_3_0_0 3 20078 9358
/ 1
3 n4 ~ 2 20004 9124 0 0 ~
/ 1
3 n3 ~ 2 19964 9124 0 0 ~
_I0/chip/video_ram/tower_mod_3 sr_tower 0
do2 2 30878 5126
/ 0
addr1_4_0_0 2 30878 2338
/ 0
addr1_4_0_1 2 30878 5620
/ 0
addr2_4_0_0 2 30878 2624
/ 0
addr2_4_0_1 2 30878 2864
/ 0
clk 2 26998 648
/ 0
rst 2 26998 1636
/ 0
di 2 26998 1110
/ 0
do1 2 30878 7740
/ 0
vss 2 29358 4951
/ 0
vdd 2 29358 5445
/ 0
addr1_4_0_4 2 26998 8760
/ 0
addr1_4_0_3 2 26998 8090
/ 0
addr1_4_0_2 2 30878 8234
/ 0
we 3 27958 9358
/ 0
addr2_4_0_4 3 30158 9358
/ 0
addr2_4_0_3 3 29678 9358
/ 0
addr2_4_0_2 3 30318 9358
/ 1
3 re_1_6_port ~ 3 29124 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 28844 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 27004 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 29244 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 27084 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 30804 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 30524 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 28964 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 28924 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 28844 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 27004 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 28924 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 30524 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 28724 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 27484 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 27764 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 29644 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 27084 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 29524 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 28844 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 30804 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 28844 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 30804 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 28964 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 27084 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 27004 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 27004 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 27004 4216 0 0 ~
_I0/chip/video_ram/tower_mod_4 sr_tower 0
do2 2 34798 5126
/ 0
addr1_4_0_0 2 34798 2338
/ 0
addr1_4_0_1 2 34798 5620
/ 0
addr2_4_0_0 2 34798 2624
/ 0
addr2_4_0_1 2 34798 2864
/ 0
clk 2 30918 648
/ 0
rst 2 30918 1636
/ 0
di 2 30918 1110
/ 0
do1 2 34798 7740
/ 0
vss 2 33278 4951
/ 0
vdd 2 33278 5445
/ 0
addr1_4_0_4 2 30918 8760
/ 0
addr1_4_0_3 2 30918 8090
/ 0
addr1_4_0_2 2 34798 8234
/ 0
we 3 31878 9358
/ 0
addr2_4_0_4 3 34078 9358
/ 0
addr2_4_0_3 3 33598 9358
/ 0
addr2_4_0_2 3 34238 9358
/ 1
3 re_1_6_port ~ 3 33044 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 32764 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 30924 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 33164 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 31004 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 34724 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 34444 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 32884 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 32844 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 32764 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 30924 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 32844 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 34444 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 32644 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 31404 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 31684 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 33564 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 31004 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 33444 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 32764 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 34724 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 32764 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 34724 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 32884 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 31004 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 30924 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 30924 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 30924 4216 0 0 ~
_I0/chip/video_ram/tower_mod_1 sr_tower 0
do2 2 38718 5126
/ 0
addr1_4_0_0 2 38718 2338
/ 0
addr1_4_0_1 2 38718 5620
/ 0
addr2_4_0_0 2 38718 2624
/ 0
addr2_4_0_1 2 38718 2864
/ 0
clk 2 34838 648
/ 0
rst 2 34838 1636
/ 0
di 2 34838 1110
/ 0
do1 2 38718 7740
/ 0
vss 2 37198 4951
/ 0
vdd 2 37198 5445
/ 0
addr1_4_0_4 2 34838 8760
/ 0
addr1_4_0_3 2 34838 8090
/ 0
addr1_4_0_2 2 38718 8234
/ 0
we 3 35798 9358
/ 0
addr2_4_0_4 3 37998 9358
/ 0
addr2_4_0_3 3 37518 9358
/ 0
addr2_4_0_2 3 38158 9358
/ 1
3 re_1_6_port ~ 3 36964 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 36684 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 34844 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 37084 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 34924 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 38644 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 38364 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 36804 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 36764 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 36684 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 34844 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 36764 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 38364 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 36564 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 35324 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 35604 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 37484 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 34924 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 37364 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 36684 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 38644 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 36684 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 38644 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 36804 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 34924 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 34844 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 34844 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 34844 4216 0 0 ~
_I0/chip/video_ram/tower_mod_2 sr_tower 0
do2 2 26958 5126
/ 0
addr1_4_0_0 2 26958 2338
/ 0
addr1_4_0_1 2 26958 5620
/ 0
addr2_4_0_0 2 26958 2624
/ 0
addr2_4_0_1 2 26958 2864
/ 0
clk 2 23078 648
/ 0
rst 2 23078 1636
/ 0
di 2 23078 1110
/ 0
do1 2 26958 7740
/ 0
vss 2 25438 4951
/ 0
vdd 2 25438 5445
/ 0
addr1_4_0_4 2 23078 8760
/ 0
addr1_4_0_3 2 23078 8090
/ 0
addr1_4_0_2 2 26958 8234
/ 0
we 3 24038 9358
/ 0
addr2_4_0_4 3 26238 9358
/ 0
addr2_4_0_3 3 25758 9358
/ 0
addr2_4_0_2 3 26398 9358
/ 1
3 re_1_6_port ~ 3 25204 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 24924 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 23084 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 25324 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 23164 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 26884 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 26604 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 25044 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 25004 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 24924 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 23084 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 25004 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 26604 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 24804 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 23564 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 23844 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 25724 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 23164 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 25604 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 24924 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 26884 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 24924 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 26884 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 25044 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 23164 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 23084 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 23084 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 23084 4216 0 0 ~
_I0/chip/video_ram/tower_mod_0 sr_tower 0
do2 2 23038 5126
/ 0
addr1_4_0_0 2 23038 2338
/ 0
addr1_4_0_1 2 23038 5620
/ 0
addr2_4_0_0 2 23038 2624
/ 0
addr2_4_0_1 2 23038 2864
/ 0
clk 2 19158 648
/ 0
rst 2 19158 1636
/ 0
di 2 19158 1110
/ 0
do1 2 23038 7740
/ 0
vss 2 21518 4951
/ 0
vdd 2 21518 5445
/ 0
addr1_4_0_4 2 19158 8760
/ 0
addr1_4_0_3 2 19158 8090
/ 0
addr1_4_0_2 2 23038 8234
/ 0
we 3 20118 9358
/ 0
addr2_4_0_4 3 22318 9358
/ 0
addr2_4_0_3 3 21838 9358
/ 0
addr2_4_0_2 3 22478 9358
/ 1
3 re_1_6_port ~ 3 21284 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 21004 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 19164 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 21404 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 19244 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 22964 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 22684 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 21124 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 21084 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 21004 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 19164 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 21084 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 22684 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 20884 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 19644 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 19924 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 21804 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 19244 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 21684 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 21004 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 22964 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 21004 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 22964 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 21124 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 19244 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 19164 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 19164 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 19164 4216 0 0 ~
_I0/chip/video_ram sr_if 0
clk 2 19158 648
/ 0
rst 2 19158 1636
/ 0
di 2 19158 1110
/ 0
addr1_7_0_4 2 19158 8760
/ 0
addr1_7_0_3 2 19158 8090
/ 0
addr1_7_0_2 2 38718 8234
/ 0
addr1_7_0_1 2 38718 5620
/ 0
addr1_7_0_0 2 38718 2338
/ 0
addr2_7_0_4 2 38718 9540
/ 0
addr2_7_0_2 2 38718 9222
/ 0
addr2_7_0_1 2 38718 2864
/ 0
addr2_7_0_0 2 38718 2624
/ 0
vss 2 21518 4951
/ 0
vdd 2 21518 5445
/ 0
addr2_7_0_3 3 37518 10346
/ 0
addr1_7_0_7 3 30758 10346
/ 0
addr1_7_0_6 3 26238 10346
/ 0
addr1_7_0_5 3 25798 10346
/ 0
addr2_7_0_7 3 34718 10346
/ 0
addr2_7_0_6 3 34998 10346
/ 0
addr2_7_0_5 3 35398 10346
/ 0
we 3 30638 10346
/ 0
do1 3 36558 10346
/ 0
do2 3 26878 10346
/ 1
3 n2 ~ 2 19684 9156 0 0 ~
/ 1
3 n3 ~ 2 35364 9156 0 0 ~
/ 1
3 n4 ~ 2 23604 9156 0 0 ~
/ 1
3 n5 ~ 2 27524 9156 0 0 ~
/ 1
3 n1 ~ 2 31444 9156 0 0 ~
/ 1
3 we_i_4_port ~ 3 31044 9936 0 0 ~
/ 1
3 do1_i_2_port ~ 3 25684 9936 0 0 ~
/ 1
3 we_i_1_port ~ 2 31764 10216 0 0 ~
/ 1
3 we_i_3_port ~ 2 27324 9156 0 0 ~
/ 1
3 do2_i_4_port ~ 3 34804 9936 0 0 ~
/ 1
3 do1_i_0_port ~ 2 23044 7746 0 0 ~
/ 1
3 do1_i_3_port ~ 3 25484 10352 0 0 ~
/ 1
3 do2_buf ~ 2 26324 9936 0 0 ~
/ 1
3 we_i_2_port ~ 2 23404 9156 0 0 ~
/ 1
3 do2_i_1_port ~ 3 35124 9936 0 0 ~
/ 1
3 do2_i_3_port ~ 2 30884 5132 0 0 ~
/ 1
3 do1_buf ~ 2 36004 9936 0 0 ~
/ 1
3 do1_i_4_port ~ 3 25204 9936 0 0 ~
/ 1
3 we_i_0_port ~ 2 19484 9156 0 0 ~
/ 1
3 do2_i_2_port ~ 3 35284 9936 0 0 ~
/ 1
3 do1_i_1_port ~ 3 25524 9936 0 0 ~
/ 1
3 do2_i_0_port ~ 2 23044 5132 0 0 ~
_I0/chip/fall_timer/counter timer_counter 0
value_4_0_4 2 15678 17620
/ 0
value_4_0_3 2 13518 17580
/ 0
value_4_0_1 2 15678 17094
/ 0
value_4_0_0 2 13518 17126
/ 0
vss 2 14038 17795
/ 0
vdd 2 14038 17301
/ 0
rst 2 13518 17444
/ 0
rst2 2 13638 17756
/ 0
en 2 13518 17412
/ 0
value_4_0_2 3 14238 16352
/ 0
clk 3 15118 16352
/ 1
3 n22 ~ 2 14444 16598 0 0 ~
/ 1
3 n20 ~ 2 14084 16566 0 0 ~
/ 1
3 n26 ~ 2 13764 17586 0 0 ~
/ 1
3 n15 ~ 2 14044 17060 0 0 ~
/ 1
3 n19 ~ 2 13684 17554 0 0 ~
/ 1
3 n17 ~ 2 14044 17554 0 0 ~
/ 1
3 n13 ~ 2 14684 16638 0 0 ~
/ 1
3 n14 ~ 2 13644 16638 0 0 ~
/ 1
3 n24 ~ 2 13924 17060 0 0 ~
/ 1
3 n16 ~ 2 14884 17060 0 0 ~
/ 1
3 n23 ~ 2 13564 17586 0 0 ~
/ 1
3 n21 ~ 2 13964 16598 0 0 ~
/ 1
3 n25 ~ 2 14004 17554 0 0 ~
/ 1
3 n27 ~ 2 14124 17060 0 0 ~
_I0/chip/fall_timer/donecheck timer_det 0
done 2 14958 15962
/ 0
vss 2 15038 15819
/ 0
vdd 2 15038 16313
/ 0
cnt_val_4_0_3 2 16038 15898
/ 0
cnt_val_4_0_1 2 14958 16034
/ 0
time 3 15358 16274
/ 0
cnt_val_4_0_4 3 15798 16274
/ 0
cnt_val_4_0_0 3 15638 16274
/ 0
cnt_val_4_0_2 3 15158 15858
/ 1
3 n11 ~ 2 15004 16040 0 0 ~
/ 1
3 n13 ~ 2 15404 16040 0 0 ~
/ 1
3 n15 ~ 2 16004 16040 0 0 ~
/ 1
3 n17 ~ 2 15604 16040 0 0 ~
/ 1
3 n12 ~ 2 15084 16040 0 0 ~
/ 1
3 n16 ~ 2 15564 16040 0 0 ~
/ 1
3 n14 ~ 2 16044 16072 0 0 ~
_I0/chip/fall_timer timer 0
ready 2 13518 18640
/ 0
vss 2 14038 17795
/ 0
vdd 2 14038 17301
/ 0
time 2 15238 15858
/ 0
vga_clk 2 16318 18640
/ 0
start 2 13518 18432
/ 0
cnt_rst 2 16318 16664
/ 0
rst 2 16318 16488
/ 0
clk 3 13758 15858
/ 1
3 n30 ~ 2 15644 18016 0 0 ~
/ 1
3 n36 ~ 2 13564 18574 0 0 ~
/ 1
3 n8 ~ 2 13524 17450 0 0 ~
/ 1
3 n32 ~ 2 16044 18574 0 0 ~
/ 1
3 n48 ~ 2 15844 16566 0 0 ~
/ 1
3 N17 ~ 2 13764 18016 0 0 ~
/ 1
3 n50 ~ 2 13684 18574 0 0 ~
/ 1
3 n31 ~ 2 15804 18016 0 0 ~
/ 1
3 n53 ~ 2 15444 18016 0 0 ~
/ 1
3 n44 ~ 2 16164 16598 0 0 ~
/ 1
3 n39 ~ 2 16204 17028 0 0 ~
/ 1
3 state_next_1_port ~ 2 14524 18048 0 0 ~
/ 1
3 n46 ~ 2 15844 17762 0 0 ~
/ 1
3 n40 ~ 2 15484 18574 0 0 ~
/ 1
3 n37 ~ 2 14044 18542 0 0 ~
/ 1
3 cnt_val_2_port ~ 3 14244 16358 0 0 ~
/ 1
3 n52 ~ 2 15404 18016 0 0 ~
/ 1
3 cnt_val_4_port ~ 2 15684 17626 0 0 ~
/ 1
3 n45 ~ 2 15924 17586 0 0 ~
/ 1
3 n43 ~ 2 16204 17586 0 0 ~
/ 1
3 n35 ~ 2 13884 18542 0 0 ~
/ 1
3 n47 ~ 2 14244 18574 0 0 ~
/ 1
3 cnt_val_1_port ~ 2 15684 17100 0 0 ~
/ 1
3 n29 ~ 2 14204 18048 0 0 ~
/ 1
3 n51 ~ 2 15964 16598 0 0 ~
/ 1
3 n1 ~ 2 14524 18542 0 0 ~
/ 1
3 n34 ~ 2 15564 18574 0 0 ~
/ 1
3 state_1_port ~ 2 14164 18574 0 0 ~
/ 1
3 state_2_port ~ 2 13924 18016 0 0 ~
/ 1
3 n49 ~ 2 16084 18016 0 0 ~
/ 1
3 cnt_val_0_port ~ 2 13524 17132 0 0 ~
/ 1
3 state_next_0_port ~ 2 13524 16072 0 0 ~
/ 1
3 n38 ~ 2 16164 17586 0 0 ~
/ 1
3 state_0_port ~ 2 13964 18048 0 0 ~
/ 1
3 timer_done ~ 2 16124 17586 0 0 ~
/ 1
3 n41 ~ 2 14164 18016 0 0 ~
/ 1
3 n42 ~ 2 13804 18016 0 0 ~
/ 1
3 n33 ~ 2 16084 18574 0 0 ~
/ 1
3 cnt_val_3_port ~ 2 13524 17586 0 0 ~
_I0/chip/read_only_memory/ptype5north/bit3/U12 mu210 0
S1 2 20758 12640
/ 0
vss 2 20758 12855
/ 0
vdd 2 20758 12361
/ 0
Y 2 21278 12680
/ 0
S2 2 21158 12816
/ 0
D 2 20838 12816
/ 0
C 2 20878 12816
/ 0
A 2 20998 12816
/ 0
B 2 21038 12816
_I0/chip/read_only_memory/ptype5/bit3/U12 mu210 0
S1 2 20758 16592
/ 0
vss 2 20758 16807
/ 0
vdd 2 20758 16313
/ 0
Y 2 21278 16632
/ 0
S2 2 21158 16768
/ 0
D 2 20838 16768
/ 0
C 2 20878 16768
/ 0
A 2 20998 16768
/ 0
B 2 21038 16768
_I0/chip/read_only_memory/ptype5east/bit3/U12 mu210 0
S1 2 20758 15604
/ 0
vss 2 20758 15819
/ 0
vdd 2 20758 15325
/ 0
Y 2 21278 15644
/ 0
S2 2 21158 15780
/ 0
D 2 20838 15780
/ 0
C 2 20878 15780
/ 0
A 2 20998 15780
/ 0
B 2 21038 15780
_I0/chip/read_only_memory/ptype5west/bit3/U12 mu210 0
S1 2 20758 14616
/ 0
vss 2 20758 14831
/ 0
vdd 2 20758 14337
/ 0
Y 2 21278 14656
/ 0
S2 2 21158 14792
/ 0
D 2 20838 14792
/ 0
C 2 20878 14792
/ 0
A 2 20998 14792
/ 0
B 2 21038 14792
_I0/chip/read_only_memory/ptype3north/bit3/U12 mu210 0
S1 2 18038 12640
/ 0
vss 2 18038 12855
/ 0
vdd 2 18038 12361
/ 0
Y 2 18558 12680
/ 0
S2 2 18438 12816
/ 0
D 2 18118 12816
/ 0
C 2 18158 12816
/ 0
A 2 18278 12816
/ 0
B 2 18318 12816
_I0/chip/read_only_memory/subresult2/bit3/U12 mu210 0
S1 2 22118 19556
/ 0
vss 2 22118 19771
/ 0
vdd 2 22118 19277
/ 0
Y 2 22638 19596
/ 0
S2 2 22518 19732
/ 0
D 2 22198 19732
/ 0
C 2 22238 19732
/ 0
A 2 22358 19732
/ 0
B 2 22398 19732
_I0/chip/read_only_memory/ptype7east/bit3/U12 mu210 0
S1 2 23478 14616
/ 0
vss 2 23478 14831
/ 0
vdd 2 23478 14337
/ 0
Y 2 23998 14656
/ 0
S2 2 23878 14792
/ 0
D 2 23558 14792
/ 0
C 2 23598 14792
/ 0
A 2 23718 14792
/ 0
B 2 23758 14792
_I0/chip/read_only_memory/ptype7/bit3/U12 mu210 0
S1 2 23478 16592
/ 0
vss 2 23478 16807
/ 0
vdd 2 23478 16313
/ 0
Y 2 23998 16632
/ 0
S2 2 23878 16768
/ 0
D 2 23558 16768
/ 0
C 2 23598 16768
/ 0
A 2 23718 16768
/ 0
B 2 23758 16768
_I0/chip/read_only_memory/ptype7south/bit3/U12 mu210 0
S1 2 23478 12640
/ 0
vss 2 23478 12855
/ 0
vdd 2 23478 12361
/ 0
Y 2 23998 12680
/ 0
S2 2 23878 12816
/ 0
D 2 23558 12816
/ 0
C 2 23598 12816
/ 0
A 2 23718 12816
/ 0
B 2 23758 12816
_I0/chip/read_only_memory/ptype7north/bit3/U12 mu210 0
S1 2 23478 13628
/ 0
vss 2 23478 13843
/ 0
vdd 2 23478 13349
/ 0
Y 2 23998 13668
/ 0
S2 2 23878 13804
/ 0
D 2 23558 13804
/ 0
C 2 23598 13804
/ 0
A 2 23718 13804
/ 0
B 2 23758 13804
_I0/chip/read_only_memory/ptype5south/bit3/U12 mu210 0
S1 2 20758 13628
/ 0
vss 2 20758 13843
/ 0
vdd 2 20758 13349
/ 0
Y 2 21278 13668
/ 0
S2 2 21158 13804
/ 0
D 2 20838 13804
/ 0
C 2 20878 13804
/ 0
A 2 20998 13804
/ 0
B 2 21038 13804
_I0/chip/read_only_memory/ptype3/bit3/U12 mu210 0
S1 2 18038 16592
/ 0
vss 2 18038 16807
/ 0
vdd 2 18038 16313
/ 0
Y 2 18558 16632
/ 0
S2 2 18438 16768
/ 0
D 2 18118 16768
/ 0
C 2 18158 16768
/ 0
A 2 18278 16768
/ 0
B 2 18318 16768
_I0/chip/read_only_memory/ptype3south/bit3/U12 mu210 0
S1 2 18038 13628
/ 0
vss 2 18038 13843
/ 0
vdd 2 18038 13349
/ 0
Y 2 18558 13668
/ 0
S2 2 18438 13804
/ 0
D 2 18118 13804
/ 0
C 2 18158 13804
/ 0
A 2 18278 13804
/ 0
B 2 18318 13804
_I0/chip/read_only_memory/ptype3east/bit3/U12 mu210 0
S1 2 18038 15604
/ 0
vss 2 18038 15819
/ 0
vdd 2 18038 15325
/ 0
Y 2 18558 15644
/ 0
S2 2 18438 15780
/ 0
D 2 18118 15780
/ 0
C 2 18158 15780
/ 0
A 2 18278 15780
/ 0
B 2 18318 15780
_I0/chip/read_only_memory/ptype3west/bit3/U12 mu210 0
S1 2 18038 14616
/ 0
vss 2 18038 14831
/ 0
vdd 2 18038 14337
/ 0
Y 2 18558 14656
/ 0
S2 2 18438 14792
/ 0
D 2 18118 14792
/ 0
C 2 18158 14792
/ 0
A 2 18278 14792
/ 0
B 2 18318 14792
_I0/chip/read_only_memory/ptype2northsouth/bit3/U12 mu210 0
S1 2 22118 17580
/ 0
vss 2 22118 17795
/ 0
vdd 2 22118 17301
/ 0
Y 2 22638 17620
/ 0
S2 2 22518 17756
/ 0
D 2 22198 17756
/ 0
C 2 22238 17756
/ 0
A 2 22358 17756
/ 0
B 2 22398 17756
_I0/chip/read_only_memory/ptype2eastwest/bit3/U12 mu210 0
S1 2 20758 17580
/ 0
vss 2 20758 17795
/ 0
vdd 2 20758 17301
/ 0
Y 2 21278 17620
/ 0
S2 2 21158 17756
/ 0
D 2 20838 17756
/ 0
C 2 20878 17756
/ 0
A 2 20998 17756
/ 0
B 2 21038 17756
_I0/chip/read_only_memory/subresult1/bit3/U12 mu210 0
S1 2 19478 19556
/ 0
vss 2 19478 19771
/ 0
vdd 2 19478 19277
/ 0
Y 2 19998 19596
/ 0
S2 2 19878 19732
/ 0
D 2 19558 19732
/ 0
C 2 19598 19732
/ 0
A 2 19718 19732
/ 0
B 2 19758 19732
_I0/chip/read_only_memory/ptype1/bit3/U12 mu210 0
S1 2 18038 17580
/ 0
vss 2 18038 17795
/ 0
vdd 2 18038 17301
/ 0
Y 2 18558 17620
/ 0
S2 2 18438 17756
/ 0
D 2 18118 17756
/ 0
C 2 18158 17756
/ 0
A 2 18278 17756
/ 0
B 2 18318 17756
_I0/chip/read_only_memory/ptype4north/bit3/U12 mu210 0
S1 2 19398 12640
/ 0
vss 2 19398 12855
/ 0
vdd 2 19398 12361
/ 0
Y 2 19918 12680
/ 0
S2 2 19798 12816
/ 0
D 2 19478 12816
/ 0
C 2 19518 12816
/ 0
A 2 19638 12816
/ 0
B 2 19678 12816
_I0/chip/read_only_memory/ptype4east/bit3/U12 mu210 0
S1 2 19398 13628
/ 0
vss 2 19398 13843
/ 0
vdd 2 19398 13349
/ 0
Y 2 19918 13668
/ 0
S2 2 19798 13804
/ 0
D 2 19478 13804
/ 0
C 2 19518 13804
/ 0
A 2 19638 13804
/ 0
B 2 19678 13804
_I0/chip/read_only_memory/ptype4/bit3/U12 mu210 0
S1 2 19398 16592
/ 0
vss 2 19398 16807
/ 0
vdd 2 19398 16313
/ 0
Y 2 19918 16632
/ 0
S2 2 19798 16768
/ 0
D 2 19478 16768
/ 0
C 2 19518 16768
/ 0
A 2 19638 16768
/ 0
B 2 19678 16768
_I0/chip/read_only_memory/ptype4west/bit3/U12 mu210 0
S1 2 19398 15604
/ 0
vss 2 19398 15819
/ 0
vdd 2 19398 15325
/ 0
Y 2 19918 15644
/ 0
S2 2 19798 15780
/ 0
D 2 19478 15780
/ 0
C 2 19518 15780
/ 0
A 2 19638 15780
/ 0
B 2 19678 15780
_I0/chip/read_only_memory/ptype7west/bit3/U12 mu210 0
S1 2 23478 15604
/ 0
vss 2 23478 15819
/ 0
vdd 2 23478 15325
/ 0
Y 2 23998 15644
/ 0
S2 2 23878 15780
/ 0
D 2 23558 15780
/ 0
C 2 23598 15780
/ 0
A 2 23718 15780
/ 0
B 2 23758 15780
_I0/chip/read_only_memory/ptype4south/bit3/U12 mu210 0
S1 2 19398 14616
/ 0
vss 2 19398 14831
/ 0
vdd 2 19398 14337
/ 0
Y 2 19918 14656
/ 0
S2 2 19798 14792
/ 0
D 2 19478 14792
/ 0
C 2 19518 14792
/ 0
A 2 19638 14792
/ 0
B 2 19678 14792
_I0/chip/read_only_memory/ptype6/bit3/U12 mu210 0
S1 2 22118 16592
/ 0
vss 2 22118 16807
/ 0
vdd 2 22118 16313
/ 0
Y 2 22638 16632
/ 0
S2 2 22518 16768
/ 0
D 2 22198 16768
/ 0
C 2 22238 16768
/ 0
A 2 22358 16768
/ 0
B 2 22398 16768
_I0/chip/read_only_memory/ptype6south/bit3/U12 mu210 0
S1 2 22118 14616
/ 0
vss 2 22118 14831
/ 0
vdd 2 22118 14337
/ 0
Y 2 22638 14656
/ 0
S2 2 22518 14792
/ 0
D 2 22198 14792
/ 0
C 2 22238 14792
/ 0
A 2 22358 14792
/ 0
B 2 22398 14792
_I0/chip/read_only_memory/ptype6east/bit3/U12 mu210 0
S1 2 22118 13628
/ 0
vss 2 22118 13843
/ 0
vdd 2 22118 13349
/ 0
Y 2 22638 13668
/ 0
S2 2 22518 13804
/ 0
D 2 22198 13804
/ 0
C 2 22238 13804
/ 0
A 2 22358 13804
/ 0
B 2 22398 13804
_I0/chip/read_only_memory/ptype6west/bit3/U12 mu210 0
S1 2 22118 15604
/ 0
vss 2 22118 15819
/ 0
vdd 2 22118 15325
/ 0
Y 2 22638 15644
/ 0
S2 2 22518 15780
/ 0
D 2 22198 15780
/ 0
C 2 22238 15780
/ 0
A 2 22358 15780
/ 0
B 2 22398 15780
_I0/chip/read_only_memory/ptype6north/bit3/U12 mu210 0
S1 2 22118 12640
/ 0
vss 2 22118 12855
/ 0
vdd 2 22118 12361
/ 0
Y 2 22638 12680
/ 0
S2 2 22518 12816
/ 0
D 2 22198 12816
/ 0
C 2 22238 12816
/ 0
A 2 22358 12816
/ 0
B 2 22398 12816
_I0/chip/read_only_memory/ptype5north/bit2/U12 mu210 0
S1 2 20118 12640
/ 0
vss 2 20118 12855
/ 0
vdd 2 20118 12361
/ 0
Y 2 20638 12680
/ 0
S2 2 20518 12816
/ 0
D 2 20198 12816
/ 0
C 2 20238 12816
/ 0
A 2 20358 12816
/ 0
B 2 20398 12816
_I0/chip/read_only_memory/ptype5/bit2/U12 mu210 0
S1 2 20118 16592
/ 0
vss 2 20118 16807
/ 0
vdd 2 20118 16313
/ 0
Y 2 20638 16632
/ 0
S2 2 20518 16768
/ 0
D 2 20198 16768
/ 0
C 2 20238 16768
/ 0
A 2 20358 16768
/ 0
B 2 20398 16768
_I0/chip/read_only_memory/ptype5east/bit2/U12 mu210 0
S1 2 20118 15604
/ 0
vss 2 20118 15819
/ 0
vdd 2 20118 15325
/ 0
Y 2 20638 15644
/ 0
S2 2 20518 15780
/ 0
D 2 20198 15780
/ 0
C 2 20238 15780
/ 0
A 2 20358 15780
/ 0
B 2 20398 15780
_I0/chip/read_only_memory/ptype5west/bit2/U12 mu210 0
S1 2 20118 14616
/ 0
vss 2 20118 14831
/ 0
vdd 2 20118 14337
/ 0
Y 2 20638 14656
/ 0
S2 2 20518 14792
/ 0
D 2 20198 14792
/ 0
C 2 20238 14792
/ 0
A 2 20358 14792
/ 0
B 2 20398 14792
_I0/chip/read_only_memory/ptype3north/bit2/U12 mu210 0
S1 2 17398 12640
/ 0
vss 2 17398 12855
/ 0
vdd 2 17398 12361
/ 0
Y 2 17918 12680
/ 0
S2 2 17798 12816
/ 0
D 2 17478 12816
/ 0
C 2 17518 12816
/ 0
A 2 17638 12816
/ 0
B 2 17678 12816
_I0/chip/read_only_memory/subresult2/bit2/U12 mu210 0
S1 2 21478 19556
/ 0
vss 2 21478 19771
/ 0
vdd 2 21478 19277
/ 0
Y 2 21998 19596
/ 0
S2 2 21878 19732
/ 0
D 2 21558 19732
/ 0
C 2 21598 19732
/ 0
A 2 21718 19732
/ 0
B 2 21758 19732
_I0/chip/read_only_memory/ptype7east/bit2/U12 mu210 0
S1 2 22838 14616
/ 0
vss 2 22838 14831
/ 0
vdd 2 22838 14337
/ 0
Y 2 23358 14656
/ 0
S2 2 23238 14792
/ 0
D 2 22918 14792
/ 0
C 2 22958 14792
/ 0
A 2 23078 14792
/ 0
B 2 23118 14792
_I0/chip/read_only_memory/ptype7/bit2/U12 mu210 0
S1 2 22838 16592
/ 0
vss 2 22838 16807
/ 0
vdd 2 22838 16313
/ 0
Y 2 23358 16632
/ 0
S2 2 23238 16768
/ 0
D 2 22918 16768
/ 0
C 2 22958 16768
/ 0
A 2 23078 16768
/ 0
B 2 23118 16768
_I0/chip/read_only_memory/ptype7south/bit2/U12 mu210 0
S1 2 22838 12640
/ 0
vss 2 22838 12855
/ 0
vdd 2 22838 12361
/ 0
Y 2 23358 12680
/ 0
S2 2 23238 12816
/ 0
D 2 22918 12816
/ 0
C 2 22958 12816
/ 0
A 2 23078 12816
/ 0
B 2 23118 12816
_I0/chip/read_only_memory/ptype7north/bit2/U12 mu210 0
S1 2 22838 13628
/ 0
vss 2 22838 13843
/ 0
vdd 2 22838 13349
/ 0
Y 2 23358 13668
/ 0
S2 2 23238 13804
/ 0
D 2 22918 13804
/ 0
C 2 22958 13804
/ 0
A 2 23078 13804
/ 0
B 2 23118 13804
_I0/chip/read_only_memory/ptype5south/bit2/U12 mu210 0
S1 2 20118 13628
/ 0
vss 2 20118 13843
/ 0
vdd 2 20118 13349
/ 0
Y 2 20638 13668
/ 0
S2 2 20518 13804
/ 0
D 2 20198 13804
/ 0
C 2 20238 13804
/ 0
A 2 20358 13804
/ 0
B 2 20398 13804
_I0/chip/read_only_memory/ptype3/bit2/U12 mu210 0
S1 2 17398 16592
/ 0
vss 2 17398 16807
/ 0
vdd 2 17398 16313
/ 0
Y 2 17918 16632
/ 0
S2 2 17798 16768
/ 0
D 2 17478 16768
/ 0
C 2 17518 16768
/ 0
A 2 17638 16768
/ 0
B 2 17678 16768
_I0/chip/read_only_memory/ptype3south/bit2/U12 mu210 0
S1 2 17398 13628
/ 0
vss 2 17398 13843
/ 0
vdd 2 17398 13349
/ 0
Y 2 17918 13668
/ 0
S2 2 17798 13804
/ 0
D 2 17478 13804
/ 0
C 2 17518 13804
/ 0
A 2 17638 13804
/ 0
B 2 17678 13804
_I0/chip/read_only_memory/ptype3east/bit2/U12 mu210 0
S1 2 17398 15604
/ 0
vss 2 17398 15819
/ 0
vdd 2 17398 15325
/ 0
Y 2 17918 15644
/ 0
S2 2 17798 15780
/ 0
D 2 17478 15780
/ 0
C 2 17518 15780
/ 0
A 2 17638 15780
/ 0
B 2 17678 15780
_I0/chip/read_only_memory/ptype3west/bit2/U12 mu210 0
S1 2 17398 14616
/ 0
vss 2 17398 14831
/ 0
vdd 2 17398 14337
/ 0
Y 2 17918 14656
/ 0
S2 2 17798 14792
/ 0
D 2 17478 14792
/ 0
C 2 17518 14792
/ 0
A 2 17638 14792
/ 0
B 2 17678 14792
_I0/chip/read_only_memory/ptype2northsouth/bit2/U12 mu210 0
S1 2 21478 17580
/ 0
vss 2 21478 17795
/ 0
vdd 2 21478 17301
/ 0
Y 2 21998 17620
/ 0
S2 2 21878 17756
/ 0
D 2 21558 17756
/ 0
C 2 21598 17756
/ 0
A 2 21718 17756
/ 0
B 2 21758 17756
_I0/chip/read_only_memory/ptype2eastwest/bit2/U12 mu210 0
S1 2 20118 17580
/ 0
vss 2 20118 17795
/ 0
vdd 2 20118 17301
/ 0
Y 2 20638 17620
/ 0
S2 2 20518 17756
/ 0
D 2 20198 17756
/ 0
C 2 20238 17756
/ 0
A 2 20358 17756
/ 0
B 2 20398 17756
_I0/chip/read_only_memory/subresult1/bit2/U12 mu210 0
S1 2 18838 19556
/ 0
vss 2 18838 19771
/ 0
vdd 2 18838 19277
/ 0
Y 2 19358 19596
/ 0
S2 2 19238 19732
/ 0
D 2 18918 19732
/ 0
C 2 18958 19732
/ 0
A 2 19078 19732
/ 0
B 2 19118 19732
_I0/chip/read_only_memory/ptype1/bit2/U12 mu210 0
S1 2 17398 17580
/ 0
vss 2 17398 17795
/ 0
vdd 2 17398 17301
/ 0
Y 2 17918 17620
/ 0
S2 2 17798 17756
/ 0
D 2 17478 17756
/ 0
C 2 17518 17756
/ 0
A 2 17638 17756
/ 0
B 2 17678 17756
_I0/chip/read_only_memory/ptype4north/bit2/U12 mu210 0
S1 2 18758 12640
/ 0
vss 2 18758 12855
/ 0
vdd 2 18758 12361
/ 0
Y 2 19278 12680
/ 0
S2 2 19158 12816
/ 0
D 2 18838 12816
/ 0
C 2 18878 12816
/ 0
A 2 18998 12816
/ 0
B 2 19038 12816
_I0/chip/read_only_memory/ptype4east/bit2/U12 mu210 0
S1 2 18758 13628
/ 0
vss 2 18758 13843
/ 0
vdd 2 18758 13349
/ 0
Y 2 19278 13668
/ 0
S2 2 19158 13804
/ 0
D 2 18838 13804
/ 0
C 2 18878 13804
/ 0
A 2 18998 13804
/ 0
B 2 19038 13804
_I0/chip/read_only_memory/ptype4/bit2/U12 mu210 0
S1 2 18758 16592
/ 0
vss 2 18758 16807
/ 0
vdd 2 18758 16313
/ 0
Y 2 19278 16632
/ 0
S2 2 19158 16768
/ 0
D 2 18838 16768
/ 0
C 2 18878 16768
/ 0
A 2 18998 16768
/ 0
B 2 19038 16768
_I0/chip/read_only_memory/ptype4west/bit2/U12 mu210 0
S1 2 18758 15604
/ 0
vss 2 18758 15819
/ 0
vdd 2 18758 15325
/ 0
Y 2 19278 15644
/ 0
S2 2 19158 15780
/ 0
D 2 18838 15780
/ 0
C 2 18878 15780
/ 0
A 2 18998 15780
/ 0
B 2 19038 15780
_I0/chip/read_only_memory/ptype7west/bit2/U12 mu210 0
S1 2 22838 15604
/ 0
vss 2 22838 15819
/ 0
vdd 2 22838 15325
/ 0
Y 2 23358 15644
/ 0
S2 2 23238 15780
/ 0
D 2 22918 15780
/ 0
C 2 22958 15780
/ 0
A 2 23078 15780
/ 0
B 2 23118 15780
_I0/chip/read_only_memory/ptype4south/bit2/U12 mu210 0
S1 2 18758 14616
/ 0
vss 2 18758 14831
/ 0
vdd 2 18758 14337
/ 0
Y 2 19278 14656
/ 0
S2 2 19158 14792
/ 0
D 2 18838 14792
/ 0
C 2 18878 14792
/ 0
A 2 18998 14792
/ 0
B 2 19038 14792
_I0/chip/read_only_memory/ptype6/bit2/U12 mu210 0
S1 2 21478 16592
/ 0
vss 2 21478 16807
/ 0
vdd 2 21478 16313
/ 0
Y 2 21998 16632
/ 0
S2 2 21878 16768
/ 0
D 2 21558 16768
/ 0
C 2 21598 16768
/ 0
A 2 21718 16768
/ 0
B 2 21758 16768
_I0/chip/read_only_memory/ptype6south/bit2/U12 mu210 0
S1 2 21478 14616
/ 0
vss 2 21478 14831
/ 0
vdd 2 21478 14337
/ 0
Y 2 21998 14656
/ 0
S2 2 21878 14792
/ 0
D 2 21558 14792
/ 0
C 2 21598 14792
/ 0
A 2 21718 14792
/ 0
B 2 21758 14792
_I0/chip/read_only_memory/ptype6east/bit2/U12 mu210 0
S1 2 21478 13628
/ 0
vss 2 21478 13843
/ 0
vdd 2 21478 13349
/ 0
Y 2 21998 13668
/ 0
S2 2 21878 13804
/ 0
D 2 21558 13804
/ 0
C 2 21598 13804
/ 0
A 2 21718 13804
/ 0
B 2 21758 13804
_I0/chip/read_only_memory/ptype6west/bit2/U12 mu210 0
S1 2 21478 15604
/ 0
vss 2 21478 15819
/ 0
vdd 2 21478 15325
/ 0
Y 2 21998 15644
/ 0
S2 2 21878 15780
/ 0
D 2 21558 15780
/ 0
C 2 21598 15780
/ 0
A 2 21718 15780
/ 0
B 2 21758 15780
_I0/chip/read_only_memory/ptype6north/bit2/U12 mu210 0
S1 2 21478 12640
/ 0
vss 2 21478 12855
/ 0
vdd 2 21478 12361
/ 0
Y 2 21998 12680
/ 0
S2 2 21878 12816
/ 0
D 2 21558 12816
/ 0
C 2 21598 12816
/ 0
A 2 21718 12816
/ 0
B 2 21758 12816
_I0/chip/read_only_memory/ptype5north/bit1/U12 mu210 0
S1 2 20758 12082
/ 0
vss 2 20758 11867
/ 0
vdd 2 20758 12361
/ 0
Y 2 21278 12042
/ 0
S2 2 21158 11906
/ 0
D 2 20838 11906
/ 0
C 2 20878 11906
/ 0
A 2 20998 11906
/ 0
B 2 21038 11906
_I0/chip/read_only_memory/ptype5/bit1/U12 mu210 0
S1 2 20758 16034
/ 0
vss 2 20758 15819
/ 0
vdd 2 20758 16313
/ 0
Y 2 21278 15994
/ 0
S2 2 21158 15858
/ 0
D 2 20838 15858
/ 0
C 2 20878 15858
/ 0
A 2 20998 15858
/ 0
B 2 21038 15858
_I0/chip/read_only_memory/ptype5east/bit1/U12 mu210 0
S1 2 20758 15046
/ 0
vss 2 20758 14831
/ 0
vdd 2 20758 15325
/ 0
Y 2 21278 15006
/ 0
S2 2 21158 14870
/ 0
D 2 20838 14870
/ 0
C 2 20878 14870
/ 0
A 2 20998 14870
/ 0
B 2 21038 14870
_I0/chip/read_only_memory/ptype5west/bit1/U12 mu210 0
S1 2 20758 14058
/ 0
vss 2 20758 13843
/ 0
vdd 2 20758 14337
/ 0
Y 2 21278 14018
/ 0
S2 2 21158 13882
/ 0
D 2 20838 13882
/ 0
C 2 20878 13882
/ 0
A 2 20998 13882
/ 0
B 2 21038 13882
_I0/chip/read_only_memory/ptype3north/bit1/U12 mu210 0
S1 2 18038 12082
/ 0
vss 2 18038 11867
/ 0
vdd 2 18038 12361
/ 0
Y 2 18558 12042
/ 0
S2 2 18438 11906
/ 0
D 2 18118 11906
/ 0
C 2 18158 11906
/ 0
A 2 18278 11906
/ 0
B 2 18318 11906
_I0/chip/read_only_memory/subresult2/bit1/U12 mu210 0
S1 2 22118 18998
/ 0
vss 2 22118 18783
/ 0
vdd 2 22118 19277
/ 0
Y 2 22638 18958
/ 0
S2 2 22518 18822
/ 0
D 2 22198 18822
/ 0
C 2 22238 18822
/ 0
A 2 22358 18822
/ 0
B 2 22398 18822
_I0/chip/read_only_memory/ptype7east/bit1/U12 mu210 0
S1 2 23478 14058
/ 0
vss 2 23478 13843
/ 0
vdd 2 23478 14337
/ 0
Y 2 23998 14018
/ 0
S2 2 23878 13882
/ 0
D 2 23558 13882
/ 0
C 2 23598 13882
/ 0
A 2 23718 13882
/ 0
B 2 23758 13882
_I0/chip/read_only_memory/ptype7/bit1/U12 mu210 0
S1 2 23478 16034
/ 0
vss 2 23478 15819
/ 0
vdd 2 23478 16313
/ 0
Y 2 23998 15994
/ 0
S2 2 23878 15858
/ 0
D 2 23558 15858
/ 0
C 2 23598 15858
/ 0
A 2 23718 15858
/ 0
B 2 23758 15858
_I0/chip/read_only_memory/ptype7south/bit1/U12 mu210 0
S1 2 23478 12082
/ 0
vss 2 23478 11867
/ 0
vdd 2 23478 12361
/ 0
Y 2 23998 12042
/ 0
S2 2 23878 11906
/ 0
D 2 23558 11906
/ 0
C 2 23598 11906
/ 0
A 2 23718 11906
/ 0
B 2 23758 11906
_I0/chip/read_only_memory/ptype7north/bit1/U12 mu210 0
S1 2 23478 13070
/ 0
vss 2 23478 12855
/ 0
vdd 2 23478 13349
/ 0
Y 2 23998 13030
/ 0
S2 2 23878 12894
/ 0
D 2 23558 12894
/ 0
C 2 23598 12894
/ 0
A 2 23718 12894
/ 0
B 2 23758 12894
_I0/chip/read_only_memory/ptype5south/bit1/U12 mu210 0
S1 2 20758 13070
/ 0
vss 2 20758 12855
/ 0
vdd 2 20758 13349
/ 0
Y 2 21278 13030
/ 0
S2 2 21158 12894
/ 0
D 2 20838 12894
/ 0
C 2 20878 12894
/ 0
A 2 20998 12894
/ 0
B 2 21038 12894
_I0/chip/read_only_memory/ptype3/bit1/U12 mu210 0
S1 2 18038 16034
/ 0
vss 2 18038 15819
/ 0
vdd 2 18038 16313
/ 0
Y 2 18558 15994
/ 0
S2 2 18438 15858
/ 0
D 2 18118 15858
/ 0
C 2 18158 15858
/ 0
A 2 18278 15858
/ 0
B 2 18318 15858
_I0/chip/read_only_memory/ptype3south/bit1/U12 mu210 0
S1 2 18038 13070
/ 0
vss 2 18038 12855
/ 0
vdd 2 18038 13349
/ 0
Y 2 18558 13030
/ 0
S2 2 18438 12894
/ 0
D 2 18118 12894
/ 0
C 2 18158 12894
/ 0
A 2 18278 12894
/ 0
B 2 18318 12894
_I0/chip/read_only_memory/ptype3east/bit1/U12 mu210 0
S1 2 18038 15046
/ 0
vss 2 18038 14831
/ 0
vdd 2 18038 15325
/ 0
Y 2 18558 15006
/ 0
S2 2 18438 14870
/ 0
D 2 18118 14870
/ 0
C 2 18158 14870
/ 0
A 2 18278 14870
/ 0
B 2 18318 14870
_I0/chip/read_only_memory/ptype3west/bit1/U12 mu210 0
S1 2 18038 14058
/ 0
vss 2 18038 13843
/ 0
vdd 2 18038 14337
/ 0
Y 2 18558 14018
/ 0
S2 2 18438 13882
/ 0
D 2 18118 13882
/ 0
C 2 18158 13882
/ 0
A 2 18278 13882
/ 0
B 2 18318 13882
_I0/chip/read_only_memory/ptype2northsouth/bit1/U12 mu210 0
S1 2 22118 17022
/ 0
vss 2 22118 16807
/ 0
vdd 2 22118 17301
/ 0
Y 2 22638 16982
/ 0
S2 2 22518 16846
/ 0
D 2 22198 16846
/ 0
C 2 22238 16846
/ 0
A 2 22358 16846
/ 0
B 2 22398 16846
_I0/chip/read_only_memory/ptype2eastwest/bit1/U12 mu210 0
S1 2 20758 17022
/ 0
vss 2 20758 16807
/ 0
vdd 2 20758 17301
/ 0
Y 2 21278 16982
/ 0
S2 2 21158 16846
/ 0
D 2 20838 16846
/ 0
C 2 20878 16846
/ 0
A 2 20998 16846
/ 0
B 2 21038 16846
_I0/chip/read_only_memory/subresult1/bit1/U12 mu210 0
S1 2 19478 18998
/ 0
vss 2 19478 18783
/ 0
vdd 2 19478 19277
/ 0
Y 2 19998 18958
/ 0
S2 2 19878 18822
/ 0
D 2 19558 18822
/ 0
C 2 19598 18822
/ 0
A 2 19718 18822
/ 0
B 2 19758 18822
_I0/chip/read_only_memory/ptype1/bit1/U12 mu210 0
S1 2 18038 17022
/ 0
vss 2 18038 16807
/ 0
vdd 2 18038 17301
/ 0
Y 2 18558 16982
/ 0
S2 2 18438 16846
/ 0
D 2 18118 16846
/ 0
C 2 18158 16846
/ 0
A 2 18278 16846
/ 0
B 2 18318 16846
_I0/chip/read_only_memory/ptype4north/bit1/U12 mu210 0
S1 2 19398 12082
/ 0
vss 2 19398 11867
/ 0
vdd 2 19398 12361
/ 0
Y 2 19918 12042
/ 0
S2 2 19798 11906
/ 0
D 2 19478 11906
/ 0
C 2 19518 11906
/ 0
A 2 19638 11906
/ 0
B 2 19678 11906
_I0/chip/read_only_memory/ptype4east/bit1/U12 mu210 0
S1 2 19398 13070
/ 0
vss 2 19398 12855
/ 0
vdd 2 19398 13349
/ 0
Y 2 19918 13030
/ 0
S2 2 19798 12894
/ 0
D 2 19478 12894
/ 0
C 2 19518 12894
/ 0
A 2 19638 12894
/ 0
B 2 19678 12894
_I0/chip/read_only_memory/ptype4/bit1/U12 mu210 0
S1 2 19398 16034
/ 0
vss 2 19398 15819
/ 0
vdd 2 19398 16313
/ 0
Y 2 19918 15994
/ 0
S2 2 19798 15858
/ 0
D 2 19478 15858
/ 0
C 2 19518 15858
/ 0
A 2 19638 15858
/ 0
B 2 19678 15858
_I0/chip/read_only_memory/ptype4west/bit1/U12 mu210 0
S1 2 19398 15046
/ 0
vss 2 19398 14831
/ 0
vdd 2 19398 15325
/ 0
Y 2 19918 15006
/ 0
S2 2 19798 14870
/ 0
D 2 19478 14870
/ 0
C 2 19518 14870
/ 0
A 2 19638 14870
/ 0
B 2 19678 14870
_I0/chip/read_only_memory/ptype7west/bit1/U12 mu210 0
S1 2 23478 15046
/ 0
vss 2 23478 14831
/ 0
vdd 2 23478 15325
/ 0
Y 2 23998 15006
/ 0
S2 2 23878 14870
/ 0
D 2 23558 14870
/ 0
C 2 23598 14870
/ 0
A 2 23718 14870
/ 0
B 2 23758 14870
_I0/chip/read_only_memory/ptype4south/bit1/U12 mu210 0
S1 2 19398 14058
/ 0
vss 2 19398 13843
/ 0
vdd 2 19398 14337
/ 0
Y 2 19918 14018
/ 0
S2 2 19798 13882
/ 0
D 2 19478 13882
/ 0
C 2 19518 13882
/ 0
A 2 19638 13882
/ 0
B 2 19678 13882
_I0/chip/read_only_memory/ptype6/bit1/U12 mu210 0
S1 2 22118 16034
/ 0
vss 2 22118 15819
/ 0
vdd 2 22118 16313
/ 0
Y 2 22638 15994
/ 0
S2 2 22518 15858
/ 0
D 2 22198 15858
/ 0
C 2 22238 15858
/ 0
A 2 22358 15858
/ 0
B 2 22398 15858
_I0/chip/read_only_memory/ptype6south/bit1/U12 mu210 0
S1 2 22118 14058
/ 0
vss 2 22118 13843
/ 0
vdd 2 22118 14337
/ 0
Y 2 22638 14018
/ 0
S2 2 22518 13882
/ 0
D 2 22198 13882
/ 0
C 2 22238 13882
/ 0
A 2 22358 13882
/ 0
B 2 22398 13882
_I0/chip/read_only_memory/ptype6east/bit1/U12 mu210 0
S1 2 22118 13070
/ 0
vss 2 22118 12855
/ 0
vdd 2 22118 13349
/ 0
Y 2 22638 13030
/ 0
S2 2 22518 12894
/ 0
D 2 22198 12894
/ 0
C 2 22238 12894
/ 0
A 2 22358 12894
/ 0
B 2 22398 12894
_I0/chip/read_only_memory/ptype6west/bit1/U12 mu210 0
S1 2 22118 15046
/ 0
vss 2 22118 14831
/ 0
vdd 2 22118 15325
/ 0
Y 2 22638 15006
/ 0
S2 2 22518 14870
/ 0
D 2 22198 14870
/ 0
C 2 22238 14870
/ 0
A 2 22358 14870
/ 0
B 2 22398 14870
_I0/chip/read_only_memory/ptype6north/bit1/U12 mu210 0
S1 2 22118 12082
/ 0
vss 2 22118 11867
/ 0
vdd 2 22118 12361
/ 0
Y 2 22638 12042
/ 0
S2 2 22518 11906
/ 0
D 2 22198 11906
/ 0
C 2 22238 11906
/ 0
A 2 22358 11906
/ 0
B 2 22398 11906
_I0/chip/read_only_memory/ptype5north/bit4/U12 mu210 0
S1 2 20118 12082
/ 0
vss 2 20118 11867
/ 0
vdd 2 20118 12361
/ 0
Y 2 20638 12042
/ 0
S2 2 20518 11906
/ 0
D 2 20198 11906
/ 0
C 2 20238 11906
/ 0
A 2 20358 11906
/ 0
B 2 20398 11906
_I0/chip/read_only_memory/ptype5/bit4/U12 mu210 0
S1 2 20118 16034
/ 0
vss 2 20118 15819
/ 0
vdd 2 20118 16313
/ 0
Y 2 20638 15994
/ 0
S2 2 20518 15858
/ 0
D 2 20198 15858
/ 0
C 2 20238 15858
/ 0
A 2 20358 15858
/ 0
B 2 20398 15858
_I0/chip/read_only_memory/ptype5east/bit4/U12 mu210 0
S1 2 20118 15046
/ 0
vss 2 20118 14831
/ 0
vdd 2 20118 15325
/ 0
Y 2 20638 15006
/ 0
S2 2 20518 14870
/ 0
D 2 20198 14870
/ 0
C 2 20238 14870
/ 0
A 2 20358 14870
/ 0
B 2 20398 14870
_I0/chip/read_only_memory/ptype5west/bit4/U12 mu210 0
S1 2 20118 14058
/ 0
vss 2 20118 13843
/ 0
vdd 2 20118 14337
/ 0
Y 2 20638 14018
/ 0
S2 2 20518 13882
/ 0
D 2 20198 13882
/ 0
C 2 20238 13882
/ 0
A 2 20358 13882
/ 0
B 2 20398 13882
_I0/chip/read_only_memory/ptype3north/bit4/U12 mu210 0
S1 2 17398 12082
/ 0
vss 2 17398 11867
/ 0
vdd 2 17398 12361
/ 0
Y 2 17918 12042
/ 0
S2 2 17798 11906
/ 0
D 2 17478 11906
/ 0
C 2 17518 11906
/ 0
A 2 17638 11906
/ 0
B 2 17678 11906
_I0/chip/read_only_memory/subresult2/bit4/U12 mu210 0
S1 2 21478 18998
/ 0
vss 2 21478 18783
/ 0
vdd 2 21478 19277
/ 0
Y 2 21998 18958
/ 0
S2 2 21878 18822
/ 0
D 2 21558 18822
/ 0
C 2 21598 18822
/ 0
A 2 21718 18822
/ 0
B 2 21758 18822
_I0/chip/read_only_memory/ptype7east/bit4/U12 mu210 0
S1 2 22838 14058
/ 0
vss 2 22838 13843
/ 0
vdd 2 22838 14337
/ 0
Y 2 23358 14018
/ 0
S2 2 23238 13882
/ 0
D 2 22918 13882
/ 0
C 2 22958 13882
/ 0
A 2 23078 13882
/ 0
B 2 23118 13882
_I0/chip/read_only_memory/ptype7/bit4/U12 mu210 0
S1 2 22838 16034
/ 0
vss 2 22838 15819
/ 0
vdd 2 22838 16313
/ 0
Y 2 23358 15994
/ 0
S2 2 23238 15858
/ 0
D 2 22918 15858
/ 0
C 2 22958 15858
/ 0
A 2 23078 15858
/ 0
B 2 23118 15858
_I0/chip/read_only_memory/ptype7south/bit4/U12 mu210 0
S1 2 22838 12082
/ 0
vss 2 22838 11867
/ 0
vdd 2 22838 12361
/ 0
Y 2 23358 12042
/ 0
S2 2 23238 11906
/ 0
D 2 22918 11906
/ 0
C 2 22958 11906
/ 0
A 2 23078 11906
/ 0
B 2 23118 11906
_I0/chip/read_only_memory/ptype7north/bit4/U12 mu210 0
S1 2 22838 13070
/ 0
vss 2 22838 12855
/ 0
vdd 2 22838 13349
/ 0
Y 2 23358 13030
/ 0
S2 2 23238 12894
/ 0
D 2 22918 12894
/ 0
C 2 22958 12894
/ 0
A 2 23078 12894
/ 0
B 2 23118 12894
_I0/chip/read_only_memory/ptype5south/bit4/U12 mu210 0
S1 2 20118 13070
/ 0
vss 2 20118 12855
/ 0
vdd 2 20118 13349
/ 0
Y 2 20638 13030
/ 0
S2 2 20518 12894
/ 0
D 2 20198 12894
/ 0
C 2 20238 12894
/ 0
A 2 20358 12894
/ 0
B 2 20398 12894
_I0/chip/read_only_memory/ptype3/bit4/U12 mu210 0
S1 2 17398 16034
/ 0
vss 2 17398 15819
/ 0
vdd 2 17398 16313
/ 0
Y 2 17918 15994
/ 0
S2 2 17798 15858
/ 0
D 2 17478 15858
/ 0
C 2 17518 15858
/ 0
A 2 17638 15858
/ 0
B 2 17678 15858
_I0/chip/read_only_memory/ptype3south/bit4/U12 mu210 0
S1 2 17398 13070
/ 0
vss 2 17398 12855
/ 0
vdd 2 17398 13349
/ 0
Y 2 17918 13030
/ 0
S2 2 17798 12894
/ 0
D 2 17478 12894
/ 0
C 2 17518 12894
/ 0
A 2 17638 12894
/ 0
B 2 17678 12894
_I0/chip/read_only_memory/ptype3east/bit4/U12 mu210 0
S1 2 17398 15046
/ 0
vss 2 17398 14831
/ 0
vdd 2 17398 15325
/ 0
Y 2 17918 15006
/ 0
S2 2 17798 14870
/ 0
D 2 17478 14870
/ 0
C 2 17518 14870
/ 0
A 2 17638 14870
/ 0
B 2 17678 14870
_I0/chip/read_only_memory/ptype3west/bit4/U12 mu210 0
S1 2 17398 14058
/ 0
vss 2 17398 13843
/ 0
vdd 2 17398 14337
/ 0
Y 2 17918 14018
/ 0
S2 2 17798 13882
/ 0
D 2 17478 13882
/ 0
C 2 17518 13882
/ 0
A 2 17638 13882
/ 0
B 2 17678 13882
_I0/chip/read_only_memory/ptype2northsouth/bit4/U12 mu210 0
S1 2 21478 17022
/ 0
vss 2 21478 16807
/ 0
vdd 2 21478 17301
/ 0
Y 2 21998 16982
/ 0
S2 2 21878 16846
/ 0
D 2 21558 16846
/ 0
C 2 21598 16846
/ 0
A 2 21718 16846
/ 0
B 2 21758 16846
_I0/chip/read_only_memory/ptype2eastwest/bit4/U12 mu210 0
S1 2 20118 17022
/ 0
vss 2 20118 16807
/ 0
vdd 2 20118 17301
/ 0
Y 2 20638 16982
/ 0
S2 2 20518 16846
/ 0
D 2 20198 16846
/ 0
C 2 20238 16846
/ 0
A 2 20358 16846
/ 0
B 2 20398 16846
_I0/chip/read_only_memory/subresult1/bit4/U12 mu210 0
S1 2 18838 18998
/ 0
vss 2 18838 18783
/ 0
vdd 2 18838 19277
/ 0
Y 2 19358 18958
/ 0
S2 2 19238 18822
/ 0
D 2 18918 18822
/ 0
C 2 18958 18822
/ 0
A 2 19078 18822
/ 0
B 2 19118 18822
_I0/chip/read_only_memory/ptype1/bit4/U12 mu210 0
S1 2 17398 17022
/ 0
vss 2 17398 16807
/ 0
vdd 2 17398 17301
/ 0
Y 2 17918 16982
/ 0
S2 2 17798 16846
/ 0
D 2 17478 16846
/ 0
C 2 17518 16846
/ 0
A 2 17638 16846
/ 0
B 2 17678 16846
_I0/chip/read_only_memory/ptype4north/bit4/U12 mu210 0
S1 2 18758 12082
/ 0
vss 2 18758 11867
/ 0
vdd 2 18758 12361
/ 0
Y 2 19278 12042
/ 0
S2 2 19158 11906
/ 0
D 2 18838 11906
/ 0
C 2 18878 11906
/ 0
A 2 18998 11906
/ 0
B 2 19038 11906
_I0/chip/read_only_memory/ptype4east/bit4/U12 mu210 0
S1 2 18758 13070
/ 0
vss 2 18758 12855
/ 0
vdd 2 18758 13349
/ 0
Y 2 19278 13030
/ 0
S2 2 19158 12894
/ 0
D 2 18838 12894
/ 0
C 2 18878 12894
/ 0
A 2 18998 12894
/ 0
B 2 19038 12894
_I0/chip/read_only_memory/ptype4/bit4/U12 mu210 0
S1 2 18758 16034
/ 0
vss 2 18758 15819
/ 0
vdd 2 18758 16313
/ 0
Y 2 19278 15994
/ 0
S2 2 19158 15858
/ 0
D 2 18838 15858
/ 0
C 2 18878 15858
/ 0
A 2 18998 15858
/ 0
B 2 19038 15858
_I0/chip/read_only_memory/ptype4west/bit4/U12 mu210 0
S1 2 18758 15046
/ 0
vss 2 18758 14831
/ 0
vdd 2 18758 15325
/ 0
Y 2 19278 15006
/ 0
S2 2 19158 14870
/ 0
D 2 18838 14870
/ 0
C 2 18878 14870
/ 0
A 2 18998 14870
/ 0
B 2 19038 14870
_I0/chip/read_only_memory/ptype7west/bit4/U12 mu210 0
S1 2 22838 15046
/ 0
vss 2 22838 14831
/ 0
vdd 2 22838 15325
/ 0
Y 2 23358 15006
/ 0
S2 2 23238 14870
/ 0
D 2 22918 14870
/ 0
C 2 22958 14870
/ 0
A 2 23078 14870
/ 0
B 2 23118 14870
_I0/chip/read_only_memory/ptype4south/bit4/U12 mu210 0
S1 2 18758 14058
/ 0
vss 2 18758 13843
/ 0
vdd 2 18758 14337
/ 0
Y 2 19278 14018
/ 0
S2 2 19158 13882
/ 0
D 2 18838 13882
/ 0
C 2 18878 13882
/ 0
A 2 18998 13882
/ 0
B 2 19038 13882
_I0/chip/read_only_memory/ptype6/bit4/U12 mu210 0
S1 2 21478 16034
/ 0
vss 2 21478 15819
/ 0
vdd 2 21478 16313
/ 0
Y 2 21998 15994
/ 0
S2 2 21878 15858
/ 0
D 2 21558 15858
/ 0
C 2 21598 15858
/ 0
A 2 21718 15858
/ 0
B 2 21758 15858
_I0/chip/read_only_memory/ptype6south/bit4/U12 mu210 0
S1 2 21478 14058
/ 0
vss 2 21478 13843
/ 0
vdd 2 21478 14337
/ 0
Y 2 21998 14018
/ 0
S2 2 21878 13882
/ 0
D 2 21558 13882
/ 0
C 2 21598 13882
/ 0
A 2 21718 13882
/ 0
B 2 21758 13882
_I0/chip/read_only_memory/ptype6east/bit4/U12 mu210 0
S1 2 21478 13070
/ 0
vss 2 21478 12855
/ 0
vdd 2 21478 13349
/ 0
Y 2 21998 13030
/ 0
S2 2 21878 12894
/ 0
D 2 21558 12894
/ 0
C 2 21598 12894
/ 0
A 2 21718 12894
/ 0
B 2 21758 12894
_I0/chip/read_only_memory/ptype6west/bit4/U12 mu210 0
S1 2 21478 15046
/ 0
vss 2 21478 14831
/ 0
vdd 2 21478 15325
/ 0
Y 2 21998 15006
/ 0
S2 2 21878 14870
/ 0
D 2 21558 14870
/ 0
C 2 21598 14870
/ 0
A 2 21718 14870
/ 0
B 2 21758 14870
_I0/chip/read_only_memory/ptype6north/bit4/U12 mu210 0
S1 2 21478 12082
/ 0
vss 2 21478 11867
/ 0
vdd 2 21478 12361
/ 0
Y 2 21998 12042
/ 0
S2 2 21878 11906
/ 0
D 2 21558 11906
/ 0
C 2 21598 11906
/ 0
A 2 21718 11906
/ 0
B 2 21758 11906
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu210_13 mu210 0
S1 2 30198 6712
/ 0
vss 2 30198 6927
/ 0
vdd 2 30198 6433
/ 0
Y 2 30718 6752
/ 0
S2 2 30598 6888
/ 0
D 2 30278 6888
/ 0
C 2 30318 6888
/ 0
A 2 30438 6888
/ 0
B 2 30478 6888
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu210_13 mu210 0
S1 2 34118 6712
/ 0
vss 2 34118 6927
/ 0
vdd 2 34118 6433
/ 0
Y 2 34638 6752
/ 0
S2 2 34518 6888
/ 0
D 2 34198 6888
/ 0
C 2 34238 6888
/ 0
A 2 34358 6888
/ 0
B 2 34398 6888
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu210_13 mu210 0
S1 2 38038 6712
/ 0
vss 2 38038 6927
/ 0
vdd 2 38038 6433
/ 0
Y 2 38558 6752
/ 0
S2 2 38438 6888
/ 0
D 2 38118 6888
/ 0
C 2 38158 6888
/ 0
A 2 38278 6888
/ 0
B 2 38318 6888
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu210_13 mu210 0
S1 2 26278 6712
/ 0
vss 2 26278 6927
/ 0
vdd 2 26278 6433
/ 0
Y 2 26798 6752
/ 0
S2 2 26678 6888
/ 0
D 2 26358 6888
/ 0
C 2 26398 6888
/ 0
A 2 26518 6888
/ 0
B 2 26558 6888
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu210_13 mu210 0
S1 2 22358 6712
/ 0
vss 2 22358 6927
/ 0
vdd 2 22358 6433
/ 0
Y 2 22878 6752
/ 0
S2 2 22758 6888
/ 0
D 2 22438 6888
/ 0
C 2 22478 6888
/ 0
A 2 22598 6888
/ 0
B 2 22638 6888
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu210_13 mu210 0
S1 2 30198 4736
/ 0
vss 2 30198 4951
/ 0
vdd 2 30198 4457
/ 0
Y 2 30718 4776
/ 0
S2 2 30598 4912
/ 0
D 2 30278 4912
/ 0
C 2 30318 4912
/ 0
A 2 30438 4912
/ 0
B 2 30478 4912
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu210_13 mu210 0
S1 2 34118 4736
/ 0
vss 2 34118 4951
/ 0
vdd 2 34118 4457
/ 0
Y 2 34638 4776
/ 0
S2 2 34518 4912
/ 0
D 2 34198 4912
/ 0
C 2 34238 4912
/ 0
A 2 34358 4912
/ 0
B 2 34398 4912
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu210_13 mu210 0
S1 2 38038 4736
/ 0
vss 2 38038 4951
/ 0
vdd 2 38038 4457
/ 0
Y 2 38558 4776
/ 0
S2 2 38438 4912
/ 0
D 2 38118 4912
/ 0
C 2 38158 4912
/ 0
A 2 38278 4912
/ 0
B 2 38318 4912
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu210_13 mu210 0
S1 2 26278 4736
/ 0
vss 2 26278 4951
/ 0
vdd 2 26278 4457
/ 0
Y 2 26798 4776
/ 0
S2 2 26678 4912
/ 0
D 2 26358 4912
/ 0
C 2 26398 4912
/ 0
A 2 26518 4912
/ 0
B 2 26558 4912
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu210_13 mu210 0
S1 2 22358 4736
/ 0
vss 2 22358 4951
/ 0
vdd 2 22358 4457
/ 0
Y 2 22878 4776
/ 0
S2 2 22758 4912
/ 0
D 2 22438 4912
/ 0
C 2 22478 4912
/ 0
A 2 22598 4912
/ 0
B 2 22638 4912
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu210_13 mu210 0
S1 2 30198 784
/ 0
vss 2 30198 999
/ 0
vdd 2 30198 505
/ 0
Y 2 30718 824
/ 0
S2 2 30598 960
/ 0
D 2 30278 960
/ 0
C 2 30318 960
/ 0
A 2 30438 960
/ 0
B 2 30478 960
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu210_13 mu210 0
S1 2 34118 784
/ 0
vss 2 34118 999
/ 0
vdd 2 34118 505
/ 0
Y 2 34638 824
/ 0
S2 2 34518 960
/ 0
D 2 34198 960
/ 0
C 2 34238 960
/ 0
A 2 34358 960
/ 0
B 2 34398 960
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu210_13 mu210 0
S1 2 38038 784
/ 0
vss 2 38038 999
/ 0
vdd 2 38038 505
/ 0
Y 2 38558 824
/ 0
S2 2 38438 960
/ 0
D 2 38118 960
/ 0
C 2 38158 960
/ 0
A 2 38278 960
/ 0
B 2 38318 960
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu210_13 mu210 0
S1 2 26278 784
/ 0
vss 2 26278 999
/ 0
vdd 2 26278 505
/ 0
Y 2 26798 824
/ 0
S2 2 26678 960
/ 0
D 2 26358 960
/ 0
C 2 26398 960
/ 0
A 2 26518 960
/ 0
B 2 26558 960
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu210_13 mu210 0
S1 2 22358 784
/ 0
vss 2 22358 999
/ 0
vdd 2 22358 505
/ 0
Y 2 22878 824
/ 0
S2 2 22758 960
/ 0
D 2 22438 960
/ 0
C 2 22478 960
/ 0
A 2 22598 960
/ 0
B 2 22638 960
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu210_13 mu210 0
S1 2 30198 2760
/ 0
vss 2 30198 2975
/ 0
vdd 2 30198 2481
/ 0
Y 2 30718 2800
/ 0
S2 2 30598 2936
/ 0
D 2 30278 2936
/ 0
C 2 30318 2936
/ 0
A 2 30438 2936
/ 0
B 2 30478 2936
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu210_13 mu210 0
S1 2 34118 2760
/ 0
vss 2 34118 2975
/ 0
vdd 2 34118 2481
/ 0
Y 2 34638 2800
/ 0
S2 2 34518 2936
/ 0
D 2 34198 2936
/ 0
C 2 34238 2936
/ 0
A 2 34358 2936
/ 0
B 2 34398 2936
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu210_13 mu210 0
S1 2 38038 2760
/ 0
vss 2 38038 2975
/ 0
vdd 2 38038 2481
/ 0
Y 2 38558 2800
/ 0
S2 2 38438 2936
/ 0
D 2 38118 2936
/ 0
C 2 38158 2936
/ 0
A 2 38278 2936
/ 0
B 2 38318 2936
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu210_13 mu210 0
S1 2 26278 2760
/ 0
vss 2 26278 2975
/ 0
vdd 2 26278 2481
/ 0
Y 2 26798 2800
/ 0
S2 2 26678 2936
/ 0
D 2 26358 2936
/ 0
C 2 26398 2936
/ 0
A 2 26518 2936
/ 0
B 2 26558 2936
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu210_13 mu210 0
S1 2 22358 2760
/ 0
vss 2 22358 2975
/ 0
vdd 2 22358 2481
/ 0
Y 2 22878 2800
/ 0
S2 2 22758 2936
/ 0
D 2 22438 2936
/ 0
C 2 22478 2936
/ 0
A 2 22598 2936
/ 0
B 2 22638 2936
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu210_13 mu210 0
S1 2 28238 6712
/ 0
vss 2 28238 6927
/ 0
vdd 2 28238 6433
/ 0
Y 2 28758 6752
/ 0
S2 2 28638 6888
/ 0
D 2 28318 6888
/ 0
C 2 28358 6888
/ 0
A 2 28478 6888
/ 0
B 2 28518 6888
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu210_13 mu210 0
S1 2 32158 6712
/ 0
vss 2 32158 6927
/ 0
vdd 2 32158 6433
/ 0
Y 2 32678 6752
/ 0
S2 2 32558 6888
/ 0
D 2 32238 6888
/ 0
C 2 32278 6888
/ 0
A 2 32398 6888
/ 0
B 2 32438 6888
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu210_13 mu210 0
S1 2 36078 6712
/ 0
vss 2 36078 6927
/ 0
vdd 2 36078 6433
/ 0
Y 2 36598 6752
/ 0
S2 2 36478 6888
/ 0
D 2 36158 6888
/ 0
C 2 36198 6888
/ 0
A 2 36318 6888
/ 0
B 2 36358 6888
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu210_13 mu210 0
S1 2 24318 6712
/ 0
vss 2 24318 6927
/ 0
vdd 2 24318 6433
/ 0
Y 2 24838 6752
/ 0
S2 2 24718 6888
/ 0
D 2 24398 6888
/ 0
C 2 24438 6888
/ 0
A 2 24558 6888
/ 0
B 2 24598 6888
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu210_13 mu210 0
S1 2 20398 6712
/ 0
vss 2 20398 6927
/ 0
vdd 2 20398 6433
/ 0
Y 2 20918 6752
/ 0
S2 2 20798 6888
/ 0
D 2 20478 6888
/ 0
C 2 20518 6888
/ 0
A 2 20638 6888
/ 0
B 2 20678 6888
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu210_13 mu210 0
S1 2 28238 4736
/ 0
vss 2 28238 4951
/ 0
vdd 2 28238 4457
/ 0
Y 2 28758 4776
/ 0
S2 2 28638 4912
/ 0
D 2 28318 4912
/ 0
C 2 28358 4912
/ 0
A 2 28478 4912
/ 0
B 2 28518 4912
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu210_13 mu210 0
S1 2 32158 4736
/ 0
vss 2 32158 4951
/ 0
vdd 2 32158 4457
/ 0
Y 2 32678 4776
/ 0
S2 2 32558 4912
/ 0
D 2 32238 4912
/ 0
C 2 32278 4912
/ 0
A 2 32398 4912
/ 0
B 2 32438 4912
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu210_13 mu210 0
S1 2 36078 4736
/ 0
vss 2 36078 4951
/ 0
vdd 2 36078 4457
/ 0
Y 2 36598 4776
/ 0
S2 2 36478 4912
/ 0
D 2 36158 4912
/ 0
C 2 36198 4912
/ 0
A 2 36318 4912
/ 0
B 2 36358 4912
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu210_13 mu210 0
S1 2 24318 4736
/ 0
vss 2 24318 4951
/ 0
vdd 2 24318 4457
/ 0
Y 2 24838 4776
/ 0
S2 2 24718 4912
/ 0
D 2 24398 4912
/ 0
C 2 24438 4912
/ 0
A 2 24558 4912
/ 0
B 2 24598 4912
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu210_13 mu210 0
S1 2 20398 4736
/ 0
vss 2 20398 4951
/ 0
vdd 2 20398 4457
/ 0
Y 2 20918 4776
/ 0
S2 2 20798 4912
/ 0
D 2 20478 4912
/ 0
C 2 20518 4912
/ 0
A 2 20638 4912
/ 0
B 2 20678 4912
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu210_13 mu210 0
S1 2 28238 784
/ 0
vss 2 28238 999
/ 0
vdd 2 28238 505
/ 0
Y 2 28758 824
/ 0
S2 2 28638 960
/ 0
D 2 28318 960
/ 0
C 2 28358 960
/ 0
A 2 28478 960
/ 0
B 2 28518 960
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu210_13 mu210 0
S1 2 32158 784
/ 0
vss 2 32158 999
/ 0
vdd 2 32158 505
/ 0
Y 2 32678 824
/ 0
S2 2 32558 960
/ 0
D 2 32238 960
/ 0
C 2 32278 960
/ 0
A 2 32398 960
/ 0
B 2 32438 960
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu210_13 mu210 0
S1 2 36078 784
/ 0
vss 2 36078 999
/ 0
vdd 2 36078 505
/ 0
Y 2 36598 824
/ 0
S2 2 36478 960
/ 0
D 2 36158 960
/ 0
C 2 36198 960
/ 0
A 2 36318 960
/ 0
B 2 36358 960
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu210_13 mu210 0
S1 2 24318 784
/ 0
vss 2 24318 999
/ 0
vdd 2 24318 505
/ 0
Y 2 24838 824
/ 0
S2 2 24718 960
/ 0
D 2 24398 960
/ 0
C 2 24438 960
/ 0
A 2 24558 960
/ 0
B 2 24598 960
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu210_13 mu210 0
S1 2 20398 784
/ 0
vss 2 20398 999
/ 0
vdd 2 20398 505
/ 0
Y 2 20918 824
/ 0
S2 2 20798 960
/ 0
D 2 20478 960
/ 0
C 2 20518 960
/ 0
A 2 20638 960
/ 0
B 2 20678 960
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu210_13 mu210 0
S1 2 28238 2760
/ 0
vss 2 28238 2975
/ 0
vdd 2 28238 2481
/ 0
Y 2 28758 2800
/ 0
S2 2 28638 2936
/ 0
D 2 28318 2936
/ 0
C 2 28358 2936
/ 0
A 2 28478 2936
/ 0
B 2 28518 2936
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu210_13 mu210 0
S1 2 32158 2760
/ 0
vss 2 32158 2975
/ 0
vdd 2 32158 2481
/ 0
Y 2 32678 2800
/ 0
S2 2 32558 2936
/ 0
D 2 32238 2936
/ 0
C 2 32278 2936
/ 0
A 2 32398 2936
/ 0
B 2 32438 2936
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu210_13 mu210 0
S1 2 36078 2760
/ 0
vss 2 36078 2975
/ 0
vdd 2 36078 2481
/ 0
Y 2 36598 2800
/ 0
S2 2 36478 2936
/ 0
D 2 36158 2936
/ 0
C 2 36198 2936
/ 0
A 2 36318 2936
/ 0
B 2 36358 2936
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu210_13 mu210 0
S1 2 24318 2760
/ 0
vss 2 24318 2975
/ 0
vdd 2 24318 2481
/ 0
Y 2 24838 2800
/ 0
S2 2 24718 2936
/ 0
D 2 24398 2936
/ 0
C 2 24438 2936
/ 0
A 2 24558 2936
/ 0
B 2 24598 2936
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu210_13 mu210 0
S1 2 20398 2760
/ 0
vss 2 20398 2975
/ 0
vdd 2 20398 2481
/ 0
Y 2 20918 2800
/ 0
S2 2 20798 2936
/ 0
D 2 20478 2936
/ 0
C 2 20518 2936
/ 0
A 2 20638 2936
/ 0
B 2 20678 2936
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu210_12 mu210 0
S1 2 30198 6154
/ 0
vss 2 30198 5939
/ 0
vdd 2 30198 6433
/ 0
Y 2 30718 6114
/ 0
S2 2 30598 5978
/ 0
D 2 30278 5978
/ 0
C 2 30318 5978
/ 0
A 2 30438 5978
/ 0
B 2 30478 5978
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu210_12 mu210 0
S1 2 34118 6154
/ 0
vss 2 34118 5939
/ 0
vdd 2 34118 6433
/ 0
Y 2 34638 6114
/ 0
S2 2 34518 5978
/ 0
D 2 34198 5978
/ 0
C 2 34238 5978
/ 0
A 2 34358 5978
/ 0
B 2 34398 5978
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu210_12 mu210 0
S1 2 38038 6154
/ 0
vss 2 38038 5939
/ 0
vdd 2 38038 6433
/ 0
Y 2 38558 6114
/ 0
S2 2 38438 5978
/ 0
D 2 38118 5978
/ 0
C 2 38158 5978
/ 0
A 2 38278 5978
/ 0
B 2 38318 5978
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu210_12 mu210 0
S1 2 26278 6154
/ 0
vss 2 26278 5939
/ 0
vdd 2 26278 6433
/ 0
Y 2 26798 6114
/ 0
S2 2 26678 5978
/ 0
D 2 26358 5978
/ 0
C 2 26398 5978
/ 0
A 2 26518 5978
/ 0
B 2 26558 5978
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu210_12 mu210 0
S1 2 22358 6154
/ 0
vss 2 22358 5939
/ 0
vdd 2 22358 6433
/ 0
Y 2 22878 6114
/ 0
S2 2 22758 5978
/ 0
D 2 22438 5978
/ 0
C 2 22478 5978
/ 0
A 2 22598 5978
/ 0
B 2 22638 5978
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu210_12 mu210 0
S1 2 30198 4178
/ 0
vss 2 30198 3963
/ 0
vdd 2 30198 4457
/ 0
Y 2 30718 4138
/ 0
S2 2 30598 4002
/ 0
D 2 30278 4002
/ 0
C 2 30318 4002
/ 0
A 2 30438 4002
/ 0
B 2 30478 4002
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu210_12 mu210 0
S1 2 34118 4178
/ 0
vss 2 34118 3963
/ 0
vdd 2 34118 4457
/ 0
Y 2 34638 4138
/ 0
S2 2 34518 4002
/ 0
D 2 34198 4002
/ 0
C 2 34238 4002
/ 0
A 2 34358 4002
/ 0
B 2 34398 4002
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu210_12 mu210 0
S1 2 38038 4178
/ 0
vss 2 38038 3963
/ 0
vdd 2 38038 4457
/ 0
Y 2 38558 4138
/ 0
S2 2 38438 4002
/ 0
D 2 38118 4002
/ 0
C 2 38158 4002
/ 0
A 2 38278 4002
/ 0
B 2 38318 4002
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu210_12 mu210 0
S1 2 26278 4178
/ 0
vss 2 26278 3963
/ 0
vdd 2 26278 4457
/ 0
Y 2 26798 4138
/ 0
S2 2 26678 4002
/ 0
D 2 26358 4002
/ 0
C 2 26398 4002
/ 0
A 2 26518 4002
/ 0
B 2 26558 4002
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu210_12 mu210 0
S1 2 22358 4178
/ 0
vss 2 22358 3963
/ 0
vdd 2 22358 4457
/ 0
Y 2 22878 4138
/ 0
S2 2 22758 4002
/ 0
D 2 22438 4002
/ 0
C 2 22478 4002
/ 0
A 2 22598 4002
/ 0
B 2 22638 4002
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu210_12 mu210 0
S1 2 30198 226
/ 0
vss 2 30198 11
/ 0
vdd 2 30198 505
/ 0
Y 2 30718 186
/ 0
S2 2 30598 50
/ 0
D 2 30278 50
/ 0
C 2 30318 50
/ 0
A 2 30438 50
/ 0
B 2 30478 50
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu210_12 mu210 0
S1 2 34118 226
/ 0
vss 2 34118 11
/ 0
vdd 2 34118 505
/ 0
Y 2 34638 186
/ 0
S2 2 34518 50
/ 0
D 2 34198 50
/ 0
C 2 34238 50
/ 0
A 2 34358 50
/ 0
B 2 34398 50
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu210_12 mu210 0
S1 2 38038 226
/ 0
vss 2 38038 11
/ 0
vdd 2 38038 505
/ 0
Y 2 38558 186
/ 0
S2 2 38438 50
/ 0
D 2 38118 50
/ 0
C 2 38158 50
/ 0
A 2 38278 50
/ 0
B 2 38318 50
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu210_12 mu210 0
S1 2 26278 226
/ 0
vss 2 26278 11
/ 0
vdd 2 26278 505
/ 0
Y 2 26798 186
/ 0
S2 2 26678 50
/ 0
D 2 26358 50
/ 0
C 2 26398 50
/ 0
A 2 26518 50
/ 0
B 2 26558 50
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu210_12 mu210 0
S1 2 22358 226
/ 0
vss 2 22358 11
/ 0
vdd 2 22358 505
/ 0
Y 2 22878 186
/ 0
S2 2 22758 50
/ 0
D 2 22438 50
/ 0
C 2 22478 50
/ 0
A 2 22598 50
/ 0
B 2 22638 50
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu210_12 mu210 0
S1 2 30198 2202
/ 0
vss 2 30198 1987
/ 0
vdd 2 30198 2481
/ 0
Y 2 30718 2162
/ 0
S2 2 30598 2026
/ 0
D 2 30278 2026
/ 0
C 2 30318 2026
/ 0
A 2 30438 2026
/ 0
B 2 30478 2026
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu210_12 mu210 0
S1 2 34118 2202
/ 0
vss 2 34118 1987
/ 0
vdd 2 34118 2481
/ 0
Y 2 34638 2162
/ 0
S2 2 34518 2026
/ 0
D 2 34198 2026
/ 0
C 2 34238 2026
/ 0
A 2 34358 2026
/ 0
B 2 34398 2026
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu210_12 mu210 0
S1 2 38038 2202
/ 0
vss 2 38038 1987
/ 0
vdd 2 38038 2481
/ 0
Y 2 38558 2162
/ 0
S2 2 38438 2026
/ 0
D 2 38118 2026
/ 0
C 2 38158 2026
/ 0
A 2 38278 2026
/ 0
B 2 38318 2026
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu210_12 mu210 0
S1 2 26278 2202
/ 0
vss 2 26278 1987
/ 0
vdd 2 26278 2481
/ 0
Y 2 26798 2162
/ 0
S2 2 26678 2026
/ 0
D 2 26358 2026
/ 0
C 2 26398 2026
/ 0
A 2 26518 2026
/ 0
B 2 26558 2026
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu210_12 mu210 0
S1 2 22358 2202
/ 0
vss 2 22358 1987
/ 0
vdd 2 22358 2481
/ 0
Y 2 22878 2162
/ 0
S2 2 22758 2026
/ 0
D 2 22438 2026
/ 0
C 2 22478 2026
/ 0
A 2 22598 2026
/ 0
B 2 22638 2026
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu210_12 mu210 0
S1 2 28238 6154
/ 0
vss 2 28238 5939
/ 0
vdd 2 28238 6433
/ 0
Y 2 28758 6114
/ 0
S2 2 28638 5978
/ 0
D 2 28318 5978
/ 0
C 2 28358 5978
/ 0
A 2 28478 5978
/ 0
B 2 28518 5978
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu210_12 mu210 0
S1 2 32158 6154
/ 0
vss 2 32158 5939
/ 0
vdd 2 32158 6433
/ 0
Y 2 32678 6114
/ 0
S2 2 32558 5978
/ 0
D 2 32238 5978
/ 0
C 2 32278 5978
/ 0
A 2 32398 5978
/ 0
B 2 32438 5978
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu210_12 mu210 0
S1 2 36078 6154
/ 0
vss 2 36078 5939
/ 0
vdd 2 36078 6433
/ 0
Y 2 36598 6114
/ 0
S2 2 36478 5978
/ 0
D 2 36158 5978
/ 0
C 2 36198 5978
/ 0
A 2 36318 5978
/ 0
B 2 36358 5978
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu210_12 mu210 0
S1 2 24318 6154
/ 0
vss 2 24318 5939
/ 0
vdd 2 24318 6433
/ 0
Y 2 24838 6114
/ 0
S2 2 24718 5978
/ 0
D 2 24398 5978
/ 0
C 2 24438 5978
/ 0
A 2 24558 5978
/ 0
B 2 24598 5978
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu210_12 mu210 0
S1 2 20398 6154
/ 0
vss 2 20398 5939
/ 0
vdd 2 20398 6433
/ 0
Y 2 20918 6114
/ 0
S2 2 20798 5978
/ 0
D 2 20478 5978
/ 0
C 2 20518 5978
/ 0
A 2 20638 5978
/ 0
B 2 20678 5978
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu210_12 mu210 0
S1 2 28238 4178
/ 0
vss 2 28238 3963
/ 0
vdd 2 28238 4457
/ 0
Y 2 28758 4138
/ 0
S2 2 28638 4002
/ 0
D 2 28318 4002
/ 0
C 2 28358 4002
/ 0
A 2 28478 4002
/ 0
B 2 28518 4002
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu210_12 mu210 0
S1 2 32158 4178
/ 0
vss 2 32158 3963
/ 0
vdd 2 32158 4457
/ 0
Y 2 32678 4138
/ 0
S2 2 32558 4002
/ 0
D 2 32238 4002
/ 0
C 2 32278 4002
/ 0
A 2 32398 4002
/ 0
B 2 32438 4002
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu210_12 mu210 0
S1 2 36078 4178
/ 0
vss 2 36078 3963
/ 0
vdd 2 36078 4457
/ 0
Y 2 36598 4138
/ 0
S2 2 36478 4002
/ 0
D 2 36158 4002
/ 0
C 2 36198 4002
/ 0
A 2 36318 4002
/ 0
B 2 36358 4002
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu210_12 mu210 0
S1 2 24318 4178
/ 0
vss 2 24318 3963
/ 0
vdd 2 24318 4457
/ 0
Y 2 24838 4138
/ 0
S2 2 24718 4002
/ 0
D 2 24398 4002
/ 0
C 2 24438 4002
/ 0
A 2 24558 4002
/ 0
B 2 24598 4002
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu210_12 mu210 0
S1 2 20398 4178
/ 0
vss 2 20398 3963
/ 0
vdd 2 20398 4457
/ 0
Y 2 20918 4138
/ 0
S2 2 20798 4002
/ 0
D 2 20478 4002
/ 0
C 2 20518 4002
/ 0
A 2 20638 4002
/ 0
B 2 20678 4002
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu210_12 mu210 0
S1 2 28238 226
/ 0
vss 2 28238 11
/ 0
vdd 2 28238 505
/ 0
Y 2 28758 186
/ 0
S2 2 28638 50
/ 0
D 2 28318 50
/ 0
C 2 28358 50
/ 0
A 2 28478 50
/ 0
B 2 28518 50
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu210_12 mu210 0
S1 2 32158 226
/ 0
vss 2 32158 11
/ 0
vdd 2 32158 505
/ 0
Y 2 32678 186
/ 0
S2 2 32558 50
/ 0
D 2 32238 50
/ 0
C 2 32278 50
/ 0
A 2 32398 50
/ 0
B 2 32438 50
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu210_12 mu210 0
S1 2 36078 226
/ 0
vss 2 36078 11
/ 0
vdd 2 36078 505
/ 0
Y 2 36598 186
/ 0
S2 2 36478 50
/ 0
D 2 36158 50
/ 0
C 2 36198 50
/ 0
A 2 36318 50
/ 0
B 2 36358 50
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu210_12 mu210 0
S1 2 24318 226
/ 0
vss 2 24318 11
/ 0
vdd 2 24318 505
/ 0
Y 2 24838 186
/ 0
S2 2 24718 50
/ 0
D 2 24398 50
/ 0
C 2 24438 50
/ 0
A 2 24558 50
/ 0
B 2 24598 50
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu210_12 mu210 0
S1 2 20398 226
/ 0
vss 2 20398 11
/ 0
vdd 2 20398 505
/ 0
Y 2 20918 186
/ 0
S2 2 20798 50
/ 0
D 2 20478 50
/ 0
C 2 20518 50
/ 0
A 2 20638 50
/ 0
B 2 20678 50
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu210_12 mu210 0
S1 2 28238 2202
/ 0
vss 2 28238 1987
/ 0
vdd 2 28238 2481
/ 0
Y 2 28758 2162
/ 0
S2 2 28638 2026
/ 0
D 2 28318 2026
/ 0
C 2 28358 2026
/ 0
A 2 28478 2026
/ 0
B 2 28518 2026
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu210_12 mu210 0
S1 2 32158 2202
/ 0
vss 2 32158 1987
/ 0
vdd 2 32158 2481
/ 0
Y 2 32678 2162
/ 0
S2 2 32558 2026
/ 0
D 2 32238 2026
/ 0
C 2 32278 2026
/ 0
A 2 32398 2026
/ 0
B 2 32438 2026
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu210_12 mu210 0
S1 2 36078 2202
/ 0
vss 2 36078 1987
/ 0
vdd 2 36078 2481
/ 0
Y 2 36598 2162
/ 0
S2 2 36478 2026
/ 0
D 2 36158 2026
/ 0
C 2 36198 2026
/ 0
A 2 36318 2026
/ 0
B 2 36358 2026
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu210_12 mu210 0
S1 2 24318 2202
/ 0
vss 2 24318 1987
/ 0
vdd 2 24318 2481
/ 0
Y 2 24838 2162
/ 0
S2 2 24718 2026
/ 0
D 2 24398 2026
/ 0
C 2 24438 2026
/ 0
A 2 24558 2026
/ 0
B 2 24598 2026
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu210_12 mu210 0
S1 2 20398 2202
/ 0
vss 2 20398 1987
/ 0
vdd 2 20398 2481
/ 0
Y 2 20918 2162
/ 0
S2 2 20798 2026
/ 0
D 2 20478 2026
/ 0
C 2 20518 2026
/ 0
A 2 20638 2026
/ 0
B 2 20678 2026
_I0/chip/video_ram/mux5_do1/U17 mu210 0
S1 2 25398 10106
/ 0
vss 2 25398 9891
/ 0
vdd 2 25398 10385
/ 0
Y 2 25918 10066
/ 0
S2 2 25798 9930
/ 0
D 2 25478 9930
/ 0
C 2 25518 9930
/ 0
A 2 25638 9930
/ 0
B 2 25678 9930
_I0/chip/video_ram/mux5_do2/U17 mu210 0
S1 2 34998 10106
/ 0
vss 2 34998 9891
/ 0
vdd 2 34998 10385
/ 0
Y 2 35518 10066
/ 0
S2 2 35398 9930
/ 0
D 2 35078 9930
/ 0
C 2 35118 9930
/ 0
A 2 35238 9930
/ 0
B 2 35278 9930
_I0/chip/read_only_memory/ptype5north/bit3 rom_mux4 0
selector_1_0_1 2 20758 12640
/ 0
vss 2 20758 12855
/ 0
vdd 2 20758 12361
/ 0
input_1 3 20998 12400
/ 0
input_3 3 21038 12816
/ 0
input_2 3 20878 12816
/ 0
input_4 3 20838 12400
/ 0
selector_1_0_0 3 21158 12816
/ 0
output 3 21318 12816
_I0/chip/read_only_memory/ptype5/bit3 rom_mux4 0
selector_1_0_1 2 20758 16592
/ 0
vss 2 20758 16807
/ 0
vdd 2 20758 16313
/ 0
input_1 3 20998 16352
/ 0
input_3 3 21038 16768
/ 0
input_2 3 20878 16768
/ 0
input_4 3 20838 16352
/ 0
selector_1_0_0 3 21158 16768
/ 0
output 3 21318 16768
_I0/chip/read_only_memory/ptype5east/bit3 rom_mux4 0
selector_1_0_1 2 20758 15604
/ 0
vss 2 20758 15819
/ 0
vdd 2 20758 15325
/ 0
input_1 3 20998 15364
/ 0
input_3 3 21038 15780
/ 0
input_2 3 20878 15780
/ 0
input_4 3 20838 15364
/ 0
selector_1_0_0 3 21158 15780
/ 0
output 3 21318 15780
_I0/chip/read_only_memory/ptype5west/bit3 rom_mux4 0
selector_1_0_1 2 20758 14616
/ 0
vss 2 20758 14831
/ 0
vdd 2 20758 14337
/ 0
input_1 3 20998 14376
/ 0
input_3 3 21038 14792
/ 0
input_2 3 20878 14792
/ 0
input_4 3 20838 14376
/ 0
selector_1_0_0 3 21158 14792
/ 0
output 3 21318 14792
_I0/chip/read_only_memory/ptype3north/bit3 rom_mux4 0
selector_1_0_1 2 18038 12640
/ 0
vss 2 18038 12855
/ 0
vdd 2 18038 12361
/ 0
input_1 3 18278 12400
/ 0
input_3 3 18318 12816
/ 0
input_2 3 18158 12816
/ 0
input_4 3 18118 12400
/ 0
selector_1_0_0 3 18438 12816
/ 0
output 3 18598 12816
_I0/chip/read_only_memory/subresult2/bit3 rom_mux4 0
selector_1_0_1 2 22118 19556
/ 0
vss 2 22118 19771
/ 0
vdd 2 22118 19277
/ 0
input_1 3 22358 19316
/ 0
input_3 3 22398 19732
/ 0
input_2 3 22238 19732
/ 0
input_4 3 22198 19316
/ 0
selector_1_0_0 3 22518 19732
/ 0
output 3 22678 19732
_I0/chip/read_only_memory/ptype7east/bit3 rom_mux4 0
selector_1_0_1 2 23478 14616
/ 0
vss 2 23478 14831
/ 0
vdd 2 23478 14337
/ 0
input_1 3 23718 14376
/ 0
input_3 3 23758 14792
/ 0
input_2 3 23598 14792
/ 0
input_4 3 23558 14376
/ 0
selector_1_0_0 3 23878 14792
/ 0
output 3 24038 14792
_I0/chip/read_only_memory/ptype7/bit3 rom_mux4 0
selector_1_0_1 2 23478 16592
/ 0
vss 2 23478 16807
/ 0
vdd 2 23478 16313
/ 0
input_1 3 23718 16352
/ 0
input_3 3 23758 16768
/ 0
input_2 3 23598 16768
/ 0
input_4 3 23558 16352
/ 0
selector_1_0_0 3 23878 16768
/ 0
output 3 24038 16768
_I0/chip/read_only_memory/ptype7south/bit3 rom_mux4 0
selector_1_0_1 2 23478 12640
/ 0
vss 2 23478 12855
/ 0
vdd 2 23478 12361
/ 0
input_1 3 23718 12400
/ 0
input_3 3 23758 12816
/ 0
input_2 3 23598 12816
/ 0
input_4 3 23558 12400
/ 0
selector_1_0_0 3 23878 12816
/ 0
output 3 24038 12816
_I0/chip/read_only_memory/ptype7north/bit3 rom_mux4 0
selector_1_0_1 2 23478 13628
/ 0
vss 2 23478 13843
/ 0
vdd 2 23478 13349
/ 0
input_1 3 23718 13388
/ 0
input_3 3 23758 13804
/ 0
input_2 3 23598 13804
/ 0
input_4 3 23558 13388
/ 0
selector_1_0_0 3 23878 13804
/ 0
output 3 24038 13804
_I0/chip/read_only_memory/ptype5south/bit3 rom_mux4 0
selector_1_0_1 2 20758 13628
/ 0
vss 2 20758 13843
/ 0
vdd 2 20758 13349
/ 0
input_1 3 20998 13388
/ 0
input_3 3 21038 13804
/ 0
input_2 3 20878 13804
/ 0
input_4 3 20838 13388
/ 0
selector_1_0_0 3 21158 13804
/ 0
output 3 21318 13804
_I0/chip/read_only_memory/ptype3/bit3 rom_mux4 0
selector_1_0_1 2 18038 16592
/ 0
vss 2 18038 16807
/ 0
vdd 2 18038 16313
/ 0
input_1 3 18278 16352
/ 0
input_3 3 18318 16768
/ 0
input_2 3 18158 16768
/ 0
input_4 3 18118 16352
/ 0
selector_1_0_0 3 18438 16768
/ 0
output 3 18598 16768
_I0/chip/read_only_memory/ptype3south/bit3 rom_mux4 0
selector_1_0_1 2 18038 13628
/ 0
vss 2 18038 13843
/ 0
vdd 2 18038 13349
/ 0
input_1 3 18278 13388
/ 0
input_3 3 18318 13804
/ 0
input_2 3 18158 13804
/ 0
input_4 3 18118 13388
/ 0
selector_1_0_0 3 18438 13804
/ 0
output 3 18598 13804
_I0/chip/read_only_memory/ptype3east/bit3 rom_mux4 0
selector_1_0_1 2 18038 15604
/ 0
vss 2 18038 15819
/ 0
vdd 2 18038 15325
/ 0
input_1 3 18278 15364
/ 0
input_3 3 18318 15780
/ 0
input_2 3 18158 15780
/ 0
input_4 3 18118 15364
/ 0
selector_1_0_0 3 18438 15780
/ 0
output 3 18598 15780
_I0/chip/read_only_memory/ptype3west/bit3 rom_mux4 0
selector_1_0_1 2 18038 14616
/ 0
vss 2 18038 14831
/ 0
vdd 2 18038 14337
/ 0
input_1 3 18278 14376
/ 0
input_3 3 18318 14792
/ 0
input_2 3 18158 14792
/ 0
input_4 3 18118 14376
/ 0
selector_1_0_0 3 18438 14792
/ 0
output 3 18598 14792
_I0/chip/read_only_memory/ptype2northsouth/bit3 rom_mux4 0
selector_1_0_1 2 22118 17580
/ 0
vss 2 22118 17795
/ 0
vdd 2 22118 17301
/ 0
input_1 3 22358 17340
/ 0
input_3 3 22398 17756
/ 0
input_2 3 22238 17756
/ 0
input_4 3 22198 17340
/ 0
selector_1_0_0 3 22518 17756
/ 0
output 3 22678 17756
_I0/chip/read_only_memory/ptype2eastwest/bit3 rom_mux4 0
selector_1_0_1 2 20758 17580
/ 0
vss 2 20758 17795
/ 0
vdd 2 20758 17301
/ 0
input_1 3 20998 17340
/ 0
input_3 3 21038 17756
/ 0
input_2 3 20878 17756
/ 0
input_4 3 20838 17340
/ 0
selector_1_0_0 3 21158 17756
/ 0
output 3 21318 17756
_I0/chip/read_only_memory/subresult1/bit3 rom_mux4 0
selector_1_0_1 2 19478 19556
/ 0
vss 2 19478 19771
/ 0
vdd 2 19478 19277
/ 0
input_1 3 19718 19316
/ 0
input_3 3 19758 19732
/ 0
input_2 3 19598 19732
/ 0
input_4 3 19558 19316
/ 0
selector_1_0_0 3 19878 19732
/ 0
output 3 20038 19732
_I0/chip/read_only_memory/ptype1/bit3 rom_mux4 0
selector_1_0_1 2 18038 17580
/ 0
vss 2 18038 17795
/ 0
vdd 2 18038 17301
/ 0
input_1 3 18278 17340
/ 0
input_3 3 18318 17756
/ 0
input_2 3 18158 17756
/ 0
input_4 3 18118 17340
/ 0
selector_1_0_0 3 18438 17756
/ 0
output 3 18598 17756
_I0/chip/read_only_memory/ptype4north/bit3 rom_mux4 0
selector_1_0_1 2 19398 12640
/ 0
vss 2 19398 12855
/ 0
vdd 2 19398 12361
/ 0
input_1 3 19638 12400
/ 0
input_3 3 19678 12816
/ 0
input_2 3 19518 12816
/ 0
input_4 3 19478 12400
/ 0
selector_1_0_0 3 19798 12816
/ 0
output 3 19958 12816
_I0/chip/read_only_memory/ptype4east/bit3 rom_mux4 0
selector_1_0_1 2 19398 13628
/ 0
vss 2 19398 13843
/ 0
vdd 2 19398 13349
/ 0
input_1 3 19638 13388
/ 0
input_3 3 19678 13804
/ 0
input_2 3 19518 13804
/ 0
input_4 3 19478 13388
/ 0
selector_1_0_0 3 19798 13804
/ 0
output 3 19958 13804
_I0/chip/read_only_memory/ptype4/bit3 rom_mux4 0
selector_1_0_1 2 19398 16592
/ 0
vss 2 19398 16807
/ 0
vdd 2 19398 16313
/ 0
input_1 3 19638 16352
/ 0
input_3 3 19678 16768
/ 0
input_2 3 19518 16768
/ 0
input_4 3 19478 16352
/ 0
selector_1_0_0 3 19798 16768
/ 0
output 3 19958 16768
_I0/chip/read_only_memory/ptype4west/bit3 rom_mux4 0
selector_1_0_1 2 19398 15604
/ 0
vss 2 19398 15819
/ 0
vdd 2 19398 15325
/ 0
input_1 3 19638 15364
/ 0
input_3 3 19678 15780
/ 0
input_2 3 19518 15780
/ 0
input_4 3 19478 15364
/ 0
selector_1_0_0 3 19798 15780
/ 0
output 3 19958 15780
_I0/chip/read_only_memory/ptype7west/bit3 rom_mux4 0
selector_1_0_1 2 23478 15604
/ 0
vss 2 23478 15819
/ 0
vdd 2 23478 15325
/ 0
input_1 3 23718 15364
/ 0
input_3 3 23758 15780
/ 0
input_2 3 23598 15780
/ 0
input_4 3 23558 15364
/ 0
selector_1_0_0 3 23878 15780
/ 0
output 3 24038 15780
_I0/chip/read_only_memory/ptype4south/bit3 rom_mux4 0
selector_1_0_1 2 19398 14616
/ 0
vss 2 19398 14831
/ 0
vdd 2 19398 14337
/ 0
input_1 3 19638 14376
/ 0
input_3 3 19678 14792
/ 0
input_2 3 19518 14792
/ 0
input_4 3 19478 14376
/ 0
selector_1_0_0 3 19798 14792
/ 0
output 3 19958 14792
_I0/chip/read_only_memory/ptype6/bit3 rom_mux4 0
selector_1_0_1 2 22118 16592
/ 0
vss 2 22118 16807
/ 0
vdd 2 22118 16313
/ 0
input_1 3 22358 16352
/ 0
input_3 3 22398 16768
/ 0
input_2 3 22238 16768
/ 0
input_4 3 22198 16352
/ 0
selector_1_0_0 3 22518 16768
/ 0
output 3 22678 16768
_I0/chip/read_only_memory/ptype6south/bit3 rom_mux4 0
selector_1_0_1 2 22118 14616
/ 0
vss 2 22118 14831
/ 0
vdd 2 22118 14337
/ 0
input_1 3 22358 14376
/ 0
input_3 3 22398 14792
/ 0
input_2 3 22238 14792
/ 0
input_4 3 22198 14376
/ 0
selector_1_0_0 3 22518 14792
/ 0
output 3 22678 14792
_I0/chip/read_only_memory/ptype6east/bit3 rom_mux4 0
selector_1_0_1 2 22118 13628
/ 0
vss 2 22118 13843
/ 0
vdd 2 22118 13349
/ 0
input_1 3 22358 13388
/ 0
input_3 3 22398 13804
/ 0
input_2 3 22238 13804
/ 0
input_4 3 22198 13388
/ 0
selector_1_0_0 3 22518 13804
/ 0
output 3 22678 13804
_I0/chip/read_only_memory/ptype6west/bit3 rom_mux4 0
selector_1_0_1 2 22118 15604
/ 0
vss 2 22118 15819
/ 0
vdd 2 22118 15325
/ 0
input_1 3 22358 15364
/ 0
input_3 3 22398 15780
/ 0
input_2 3 22238 15780
/ 0
input_4 3 22198 15364
/ 0
selector_1_0_0 3 22518 15780
/ 0
output 3 22678 15780
_I0/chip/read_only_memory/ptype6north/bit3 rom_mux4 0
selector_1_0_1 2 22118 12640
/ 0
vss 2 22118 12855
/ 0
vdd 2 22118 12361
/ 0
input_1 3 22358 12400
/ 0
input_3 3 22398 12816
/ 0
input_2 3 22238 12816
/ 0
input_4 3 22198 12400
/ 0
selector_1_0_0 3 22518 12816
/ 0
output 3 22678 12816
_I0/chip/read_only_memory/ptype5north/bit2 rom_mux4 0
selector_1_0_1 2 20118 12640
/ 0
vss 2 20118 12855
/ 0
vdd 2 20118 12361
/ 0
input_1 3 20358 12400
/ 0
input_3 3 20398 12816
/ 0
input_2 3 20238 12816
/ 0
input_4 3 20198 12400
/ 0
selector_1_0_0 3 20518 12816
/ 0
output 3 20678 12816
_I0/chip/read_only_memory/ptype5/bit2 rom_mux4 0
selector_1_0_1 2 20118 16592
/ 0
vss 2 20118 16807
/ 0
vdd 2 20118 16313
/ 0
input_1 3 20358 16352
/ 0
input_3 3 20398 16768
/ 0
input_2 3 20238 16768
/ 0
input_4 3 20198 16352
/ 0
selector_1_0_0 3 20518 16768
/ 0
output 3 20678 16768
_I0/chip/read_only_memory/ptype5east/bit2 rom_mux4 0
selector_1_0_1 2 20118 15604
/ 0
vss 2 20118 15819
/ 0
vdd 2 20118 15325
/ 0
input_1 3 20358 15364
/ 0
input_3 3 20398 15780
/ 0
input_2 3 20238 15780
/ 0
input_4 3 20198 15364
/ 0
selector_1_0_0 3 20518 15780
/ 0
output 3 20678 15780
_I0/chip/read_only_memory/ptype5west/bit2 rom_mux4 0
selector_1_0_1 2 20118 14616
/ 0
vss 2 20118 14831
/ 0
vdd 2 20118 14337
/ 0
input_1 3 20358 14376
/ 0
input_3 3 20398 14792
/ 0
input_2 3 20238 14792
/ 0
input_4 3 20198 14376
/ 0
selector_1_0_0 3 20518 14792
/ 0
output 3 20678 14792
_I0/chip/read_only_memory/ptype3north/bit2 rom_mux4 0
selector_1_0_1 2 17398 12640
/ 0
vss 2 17398 12855
/ 0
vdd 2 17398 12361
/ 0
input_1 3 17638 12400
/ 0
input_3 3 17678 12816
/ 0
input_2 3 17518 12816
/ 0
input_4 3 17478 12400
/ 0
selector_1_0_0 3 17798 12816
/ 0
output 3 17958 12816
_I0/chip/read_only_memory/subresult2/bit2 rom_mux4 0
selector_1_0_1 2 21478 19556
/ 0
vss 2 21478 19771
/ 0
vdd 2 21478 19277
/ 0
input_1 3 21718 19316
/ 0
input_3 3 21758 19732
/ 0
input_2 3 21598 19732
/ 0
input_4 3 21558 19316
/ 0
selector_1_0_0 3 21878 19732
/ 0
output 3 22038 19732
_I0/chip/read_only_memory/ptype7east/bit2 rom_mux4 0
selector_1_0_1 2 22838 14616
/ 0
vss 2 22838 14831
/ 0
vdd 2 22838 14337
/ 0
input_1 3 23078 14376
/ 0
input_3 3 23118 14792
/ 0
input_2 3 22958 14792
/ 0
input_4 3 22918 14376
/ 0
selector_1_0_0 3 23238 14792
/ 0
output 3 23398 14792
_I0/chip/read_only_memory/ptype7/bit2 rom_mux4 0
selector_1_0_1 2 22838 16592
/ 0
vss 2 22838 16807
/ 0
vdd 2 22838 16313
/ 0
input_1 3 23078 16352
/ 0
input_3 3 23118 16768
/ 0
input_2 3 22958 16768
/ 0
input_4 3 22918 16352
/ 0
selector_1_0_0 3 23238 16768
/ 0
output 3 23398 16768
_I0/chip/read_only_memory/ptype7south/bit2 rom_mux4 0
selector_1_0_1 2 22838 12640
/ 0
vss 2 22838 12855
/ 0
vdd 2 22838 12361
/ 0
input_1 3 23078 12400
/ 0
input_3 3 23118 12816
/ 0
input_2 3 22958 12816
/ 0
input_4 3 22918 12400
/ 0
selector_1_0_0 3 23238 12816
/ 0
output 3 23398 12816
_I0/chip/read_only_memory/ptype7north/bit2 rom_mux4 0
selector_1_0_1 2 22838 13628
/ 0
vss 2 22838 13843
/ 0
vdd 2 22838 13349
/ 0
input_1 3 23078 13388
/ 0
input_3 3 23118 13804
/ 0
input_2 3 22958 13804
/ 0
input_4 3 22918 13388
/ 0
selector_1_0_0 3 23238 13804
/ 0
output 3 23398 13804
_I0/chip/read_only_memory/ptype5south/bit2 rom_mux4 0
selector_1_0_1 2 20118 13628
/ 0
vss 2 20118 13843
/ 0
vdd 2 20118 13349
/ 0
input_1 3 20358 13388
/ 0
input_3 3 20398 13804
/ 0
input_2 3 20238 13804
/ 0
input_4 3 20198 13388
/ 0
selector_1_0_0 3 20518 13804
/ 0
output 3 20678 13804
_I0/chip/read_only_memory/ptype3/bit2 rom_mux4 0
selector_1_0_1 2 17398 16592
/ 0
vss 2 17398 16807
/ 0
vdd 2 17398 16313
/ 0
input_1 3 17638 16352
/ 0
input_3 3 17678 16768
/ 0
input_2 3 17518 16768
/ 0
input_4 3 17478 16352
/ 0
selector_1_0_0 3 17798 16768
/ 0
output 3 17958 16768
_I0/chip/read_only_memory/ptype3south/bit2 rom_mux4 0
selector_1_0_1 2 17398 13628
/ 0
vss 2 17398 13843
/ 0
vdd 2 17398 13349
/ 0
input_1 3 17638 13388
/ 0
input_3 3 17678 13804
/ 0
input_2 3 17518 13804
/ 0
input_4 3 17478 13388
/ 0
selector_1_0_0 3 17798 13804
/ 0
output 3 17958 13804
_I0/chip/read_only_memory/ptype3east/bit2 rom_mux4 0
selector_1_0_1 2 17398 15604
/ 0
vss 2 17398 15819
/ 0
vdd 2 17398 15325
/ 0
input_1 3 17638 15364
/ 0
input_3 3 17678 15780
/ 0
input_2 3 17518 15780
/ 0
input_4 3 17478 15364
/ 0
selector_1_0_0 3 17798 15780
/ 0
output 3 17958 15780
_I0/chip/read_only_memory/ptype3west/bit2 rom_mux4 0
selector_1_0_1 2 17398 14616
/ 0
vss 2 17398 14831
/ 0
vdd 2 17398 14337
/ 0
input_1 3 17638 14376
/ 0
input_3 3 17678 14792
/ 0
input_2 3 17518 14792
/ 0
input_4 3 17478 14376
/ 0
selector_1_0_0 3 17798 14792
/ 0
output 3 17958 14792
_I0/chip/read_only_memory/ptype2northsouth/bit2 rom_mux4 0
selector_1_0_1 2 21478 17580
/ 0
vss 2 21478 17795
/ 0
vdd 2 21478 17301
/ 0
input_1 3 21718 17340
/ 0
input_3 3 21758 17756
/ 0
input_2 3 21598 17756
/ 0
input_4 3 21558 17340
/ 0
selector_1_0_0 3 21878 17756
/ 0
output 3 22038 17756
_I0/chip/read_only_memory/ptype2eastwest/bit2 rom_mux4 0
selector_1_0_1 2 20118 17580
/ 0
vss 2 20118 17795
/ 0
vdd 2 20118 17301
/ 0
input_1 3 20358 17340
/ 0
input_3 3 20398 17756
/ 0
input_2 3 20238 17756
/ 0
input_4 3 20198 17340
/ 0
selector_1_0_0 3 20518 17756
/ 0
output 3 20678 17756
_I0/chip/read_only_memory/subresult1/bit2 rom_mux4 0
selector_1_0_1 2 18838 19556
/ 0
vss 2 18838 19771
/ 0
vdd 2 18838 19277
/ 0
input_1 3 19078 19316
/ 0
input_3 3 19118 19732
/ 0
input_2 3 18958 19732
/ 0
input_4 3 18918 19316
/ 0
selector_1_0_0 3 19238 19732
/ 0
output 3 19398 19732
_I0/chip/read_only_memory/ptype1/bit2 rom_mux4 0
selector_1_0_1 2 17398 17580
/ 0
vss 2 17398 17795
/ 0
vdd 2 17398 17301
/ 0
input_1 3 17638 17340
/ 0
input_3 3 17678 17756
/ 0
input_2 3 17518 17756
/ 0
input_4 3 17478 17340
/ 0
selector_1_0_0 3 17798 17756
/ 0
output 3 17958 17756
_I0/chip/read_only_memory/ptype4north/bit2 rom_mux4 0
selector_1_0_1 2 18758 12640
/ 0
vss 2 18758 12855
/ 0
vdd 2 18758 12361
/ 0
input_1 3 18998 12400
/ 0
input_3 3 19038 12816
/ 0
input_2 3 18878 12816
/ 0
input_4 3 18838 12400
/ 0
selector_1_0_0 3 19158 12816
/ 0
output 3 19318 12816
_I0/chip/read_only_memory/ptype4east/bit2 rom_mux4 0
selector_1_0_1 2 18758 13628
/ 0
vss 2 18758 13843
/ 0
vdd 2 18758 13349
/ 0
input_1 3 18998 13388
/ 0
input_3 3 19038 13804
/ 0
input_2 3 18878 13804
/ 0
input_4 3 18838 13388
/ 0
selector_1_0_0 3 19158 13804
/ 0
output 3 19318 13804
_I0/chip/read_only_memory/ptype4/bit2 rom_mux4 0
selector_1_0_1 2 18758 16592
/ 0
vss 2 18758 16807
/ 0
vdd 2 18758 16313
/ 0
input_1 3 18998 16352
/ 0
input_3 3 19038 16768
/ 0
input_2 3 18878 16768
/ 0
input_4 3 18838 16352
/ 0
selector_1_0_0 3 19158 16768
/ 0
output 3 19318 16768
_I0/chip/read_only_memory/ptype4west/bit2 rom_mux4 0
selector_1_0_1 2 18758 15604
/ 0
vss 2 18758 15819
/ 0
vdd 2 18758 15325
/ 0
input_1 3 18998 15364
/ 0
input_3 3 19038 15780
/ 0
input_2 3 18878 15780
/ 0
input_4 3 18838 15364
/ 0
selector_1_0_0 3 19158 15780
/ 0
output 3 19318 15780
_I0/chip/read_only_memory/ptype7west/bit2 rom_mux4 0
selector_1_0_1 2 22838 15604
/ 0
vss 2 22838 15819
/ 0
vdd 2 22838 15325
/ 0
input_1 3 23078 15364
/ 0
input_3 3 23118 15780
/ 0
input_2 3 22958 15780
/ 0
input_4 3 22918 15364
/ 0
selector_1_0_0 3 23238 15780
/ 0
output 3 23398 15780
_I0/chip/read_only_memory/ptype4south/bit2 rom_mux4 0
selector_1_0_1 2 18758 14616
/ 0
vss 2 18758 14831
/ 0
vdd 2 18758 14337
/ 0
input_1 3 18998 14376
/ 0
input_3 3 19038 14792
/ 0
input_2 3 18878 14792
/ 0
input_4 3 18838 14376
/ 0
selector_1_0_0 3 19158 14792
/ 0
output 3 19318 14792
_I0/chip/read_only_memory/ptype6/bit2 rom_mux4 0
selector_1_0_1 2 21478 16592
/ 0
vss 2 21478 16807
/ 0
vdd 2 21478 16313
/ 0
input_1 3 21718 16352
/ 0
input_3 3 21758 16768
/ 0
input_2 3 21598 16768
/ 0
input_4 3 21558 16352
/ 0
selector_1_0_0 3 21878 16768
/ 0
output 3 22038 16768
_I0/chip/read_only_memory/ptype6south/bit2 rom_mux4 0
selector_1_0_1 2 21478 14616
/ 0
vss 2 21478 14831
/ 0
vdd 2 21478 14337
/ 0
input_1 3 21718 14376
/ 0
input_3 3 21758 14792
/ 0
input_2 3 21598 14792
/ 0
input_4 3 21558 14376
/ 0
selector_1_0_0 3 21878 14792
/ 0
output 3 22038 14792
_I0/chip/read_only_memory/ptype6east/bit2 rom_mux4 0
selector_1_0_1 2 21478 13628
/ 0
vss 2 21478 13843
/ 0
vdd 2 21478 13349
/ 0
input_1 3 21718 13388
/ 0
input_3 3 21758 13804
/ 0
input_2 3 21598 13804
/ 0
input_4 3 21558 13388
/ 0
selector_1_0_0 3 21878 13804
/ 0
output 3 22038 13804
_I0/chip/read_only_memory/ptype6west/bit2 rom_mux4 0
selector_1_0_1 2 21478 15604
/ 0
vss 2 21478 15819
/ 0
vdd 2 21478 15325
/ 0
input_1 3 21718 15364
/ 0
input_3 3 21758 15780
/ 0
input_2 3 21598 15780
/ 0
input_4 3 21558 15364
/ 0
selector_1_0_0 3 21878 15780
/ 0
output 3 22038 15780
_I0/chip/read_only_memory/ptype6north/bit2 rom_mux4 0
selector_1_0_1 2 21478 12640
/ 0
vss 2 21478 12855
/ 0
vdd 2 21478 12361
/ 0
input_1 3 21718 12400
/ 0
input_3 3 21758 12816
/ 0
input_2 3 21598 12816
/ 0
input_4 3 21558 12400
/ 0
selector_1_0_0 3 21878 12816
/ 0
output 3 22038 12816
_I0/chip/read_only_memory/ptype5north/bit1 rom_mux4 0
selector_1_0_1 2 20758 12082
/ 0
vss 2 20758 11867
/ 0
vdd 2 20758 12361
/ 0
input_1 3 20998 12322
/ 0
input_3 3 21038 11906
/ 0
input_2 3 20878 11906
/ 0
input_4 3 20838 12322
/ 0
selector_1_0_0 3 21158 11906
/ 0
output 3 21318 11906
_I0/chip/read_only_memory/ptype5/bit1 rom_mux4 0
selector_1_0_1 2 20758 16034
/ 0
vss 2 20758 15819
/ 0
vdd 2 20758 16313
/ 0
input_1 3 20998 16274
/ 0
input_3 3 21038 15858
/ 0
input_2 3 20878 15858
/ 0
input_4 3 20838 16274
/ 0
selector_1_0_0 3 21158 15858
/ 0
output 3 21318 15858
_I0/chip/read_only_memory/ptype5east/bit1 rom_mux4 0
selector_1_0_1 2 20758 15046
/ 0
vss 2 20758 14831
/ 0
vdd 2 20758 15325
/ 0
input_1 3 20998 15286
/ 0
input_3 3 21038 14870
/ 0
input_2 3 20878 14870
/ 0
input_4 3 20838 15286
/ 0
selector_1_0_0 3 21158 14870
/ 0
output 3 21318 14870
_I0/chip/read_only_memory/ptype5west/bit1 rom_mux4 0
selector_1_0_1 2 20758 14058
/ 0
vss 2 20758 13843
/ 0
vdd 2 20758 14337
/ 0
input_1 3 20998 14298
/ 0
input_3 3 21038 13882
/ 0
input_2 3 20878 13882
/ 0
input_4 3 20838 14298
/ 0
selector_1_0_0 3 21158 13882
/ 0
output 3 21318 13882
_I0/chip/read_only_memory/ptype3north/bit1 rom_mux4 0
selector_1_0_1 2 18038 12082
/ 0
vss 2 18038 11867
/ 0
vdd 2 18038 12361
/ 0
input_1 3 18278 12322
/ 0
input_3 3 18318 11906
/ 0
input_2 3 18158 11906
/ 0
input_4 3 18118 12322
/ 0
selector_1_0_0 3 18438 11906
/ 0
output 3 18598 11906
_I0/chip/read_only_memory/subresult2/bit1 rom_mux4 0
selector_1_0_1 2 22118 18998
/ 0
vss 2 22118 18783
/ 0
vdd 2 22118 19277
/ 0
input_1 3 22358 19238
/ 0
input_3 3 22398 18822
/ 0
input_2 3 22238 18822
/ 0
input_4 3 22198 19238
/ 0
selector_1_0_0 3 22518 18822
/ 0
output 3 22678 18822
_I0/chip/read_only_memory/ptype7east/bit1 rom_mux4 0
selector_1_0_1 2 23478 14058
/ 0
vss 2 23478 13843
/ 0
vdd 2 23478 14337
/ 0
input_1 3 23718 14298
/ 0
input_3 3 23758 13882
/ 0
input_2 3 23598 13882
/ 0
input_4 3 23558 14298
/ 0
selector_1_0_0 3 23878 13882
/ 0
output 3 24038 13882
_I0/chip/read_only_memory/ptype7/bit1 rom_mux4 0
selector_1_0_1 2 23478 16034
/ 0
vss 2 23478 15819
/ 0
vdd 2 23478 16313
/ 0
input_1 3 23718 16274
/ 0
input_3 3 23758 15858
/ 0
input_2 3 23598 15858
/ 0
input_4 3 23558 16274
/ 0
selector_1_0_0 3 23878 15858
/ 0
output 3 24038 15858
_I0/chip/read_only_memory/ptype7south/bit1 rom_mux4 0
selector_1_0_1 2 23478 12082
/ 0
vss 2 23478 11867
/ 0
vdd 2 23478 12361
/ 0
input_1 3 23718 12322
/ 0
input_3 3 23758 11906
/ 0
input_2 3 23598 11906
/ 0
input_4 3 23558 12322
/ 0
selector_1_0_0 3 23878 11906
/ 0
output 3 24038 11906
_I0/chip/read_only_memory/ptype7north/bit1 rom_mux4 0
selector_1_0_1 2 23478 13070
/ 0
vss 2 23478 12855
/ 0
vdd 2 23478 13349
/ 0
input_1 3 23718 13310
/ 0
input_3 3 23758 12894
/ 0
input_2 3 23598 12894
/ 0
input_4 3 23558 13310
/ 0
selector_1_0_0 3 23878 12894
/ 0
output 3 24038 12894
_I0/chip/read_only_memory/ptype5south/bit1 rom_mux4 0
selector_1_0_1 2 20758 13070
/ 0
vss 2 20758 12855
/ 0
vdd 2 20758 13349
/ 0
input_1 3 20998 13310
/ 0
input_3 3 21038 12894
/ 0
input_2 3 20878 12894
/ 0
input_4 3 20838 13310
/ 0
selector_1_0_0 3 21158 12894
/ 0
output 3 21318 12894
_I0/chip/read_only_memory/ptype3/bit1 rom_mux4 0
selector_1_0_1 2 18038 16034
/ 0
vss 2 18038 15819
/ 0
vdd 2 18038 16313
/ 0
input_1 3 18278 16274
/ 0
input_3 3 18318 15858
/ 0
input_2 3 18158 15858
/ 0
input_4 3 18118 16274
/ 0
selector_1_0_0 3 18438 15858
/ 0
output 3 18598 15858
_I0/chip/read_only_memory/ptype3south/bit1 rom_mux4 0
selector_1_0_1 2 18038 13070
/ 0
vss 2 18038 12855
/ 0
vdd 2 18038 13349
/ 0
input_1 3 18278 13310
/ 0
input_3 3 18318 12894
/ 0
input_2 3 18158 12894
/ 0
input_4 3 18118 13310
/ 0
selector_1_0_0 3 18438 12894
/ 0
output 3 18598 12894
_I0/chip/read_only_memory/ptype3east/bit1 rom_mux4 0
selector_1_0_1 2 18038 15046
/ 0
vss 2 18038 14831
/ 0
vdd 2 18038 15325
/ 0
input_1 3 18278 15286
/ 0
input_3 3 18318 14870
/ 0
input_2 3 18158 14870
/ 0
input_4 3 18118 15286
/ 0
selector_1_0_0 3 18438 14870
/ 0
output 3 18598 14870
_I0/chip/read_only_memory/ptype3west/bit1 rom_mux4 0
selector_1_0_1 2 18038 14058
/ 0
vss 2 18038 13843
/ 0
vdd 2 18038 14337
/ 0
input_1 3 18278 14298
/ 0
input_3 3 18318 13882
/ 0
input_2 3 18158 13882
/ 0
input_4 3 18118 14298
/ 0
selector_1_0_0 3 18438 13882
/ 0
output 3 18598 13882
_I0/chip/read_only_memory/ptype2northsouth/bit1 rom_mux4 0
selector_1_0_1 2 22118 17022
/ 0
vss 2 22118 16807
/ 0
vdd 2 22118 17301
/ 0
input_1 3 22358 17262
/ 0
input_3 3 22398 16846
/ 0
input_2 3 22238 16846
/ 0
input_4 3 22198 17262
/ 0
selector_1_0_0 3 22518 16846
/ 0
output 3 22678 16846
_I0/chip/read_only_memory/ptype2eastwest/bit1 rom_mux4 0
selector_1_0_1 2 20758 17022
/ 0
vss 2 20758 16807
/ 0
vdd 2 20758 17301
/ 0
input_1 3 20998 17262
/ 0
input_3 3 21038 16846
/ 0
input_2 3 20878 16846
/ 0
input_4 3 20838 17262
/ 0
selector_1_0_0 3 21158 16846
/ 0
output 3 21318 16846
_I0/chip/read_only_memory/subresult1/bit1 rom_mux4 0
selector_1_0_1 2 19478 18998
/ 0
vss 2 19478 18783
/ 0
vdd 2 19478 19277
/ 0
input_1 3 19718 19238
/ 0
input_3 3 19758 18822
/ 0
input_2 3 19598 18822
/ 0
input_4 3 19558 19238
/ 0
selector_1_0_0 3 19878 18822
/ 0
output 3 20038 18822
_I0/chip/read_only_memory/ptype1/bit1 rom_mux4 0
selector_1_0_1 2 18038 17022
/ 0
vss 2 18038 16807
/ 0
vdd 2 18038 17301
/ 0
input_1 3 18278 17262
/ 0
input_3 3 18318 16846
/ 0
input_2 3 18158 16846
/ 0
input_4 3 18118 17262
/ 0
selector_1_0_0 3 18438 16846
/ 0
output 3 18598 16846
_I0/chip/read_only_memory/ptype4north/bit1 rom_mux4 0
selector_1_0_1 2 19398 12082
/ 0
vss 2 19398 11867
/ 0
vdd 2 19398 12361
/ 0
input_1 3 19638 12322
/ 0
input_3 3 19678 11906
/ 0
input_2 3 19518 11906
/ 0
input_4 3 19478 12322
/ 0
selector_1_0_0 3 19798 11906
/ 0
output 3 19958 11906
_I0/chip/read_only_memory/ptype4east/bit1 rom_mux4 0
selector_1_0_1 2 19398 13070
/ 0
vss 2 19398 12855
/ 0
vdd 2 19398 13349
/ 0
input_1 3 19638 13310
/ 0
input_3 3 19678 12894
/ 0
input_2 3 19518 12894
/ 0
input_4 3 19478 13310
/ 0
selector_1_0_0 3 19798 12894
/ 0
output 3 19958 12894
_I0/chip/read_only_memory/ptype4/bit1 rom_mux4 0
selector_1_0_1 2 19398 16034
/ 0
vss 2 19398 15819
/ 0
vdd 2 19398 16313
/ 0
input_1 3 19638 16274
/ 0
input_3 3 19678 15858
/ 0
input_2 3 19518 15858
/ 0
input_4 3 19478 16274
/ 0
selector_1_0_0 3 19798 15858
/ 0
output 3 19958 15858
_I0/chip/read_only_memory/ptype4west/bit1 rom_mux4 0
selector_1_0_1 2 19398 15046
/ 0
vss 2 19398 14831
/ 0
vdd 2 19398 15325
/ 0
input_1 3 19638 15286
/ 0
input_3 3 19678 14870
/ 0
input_2 3 19518 14870
/ 0
input_4 3 19478 15286
/ 0
selector_1_0_0 3 19798 14870
/ 0
output 3 19958 14870
_I0/chip/read_only_memory/ptype7west/bit1 rom_mux4 0
selector_1_0_1 2 23478 15046
/ 0
vss 2 23478 14831
/ 0
vdd 2 23478 15325
/ 0
input_1 3 23718 15286
/ 0
input_3 3 23758 14870
/ 0
input_2 3 23598 14870
/ 0
input_4 3 23558 15286
/ 0
selector_1_0_0 3 23878 14870
/ 0
output 3 24038 14870
_I0/chip/read_only_memory/ptype4south/bit1 rom_mux4 0
selector_1_0_1 2 19398 14058
/ 0
vss 2 19398 13843
/ 0
vdd 2 19398 14337
/ 0
input_1 3 19638 14298
/ 0
input_3 3 19678 13882
/ 0
input_2 3 19518 13882
/ 0
input_4 3 19478 14298
/ 0
selector_1_0_0 3 19798 13882
/ 0
output 3 19958 13882
_I0/chip/read_only_memory/ptype6/bit1 rom_mux4 0
selector_1_0_1 2 22118 16034
/ 0
vss 2 22118 15819
/ 0
vdd 2 22118 16313
/ 0
input_1 3 22358 16274
/ 0
input_3 3 22398 15858
/ 0
input_2 3 22238 15858
/ 0
input_4 3 22198 16274
/ 0
selector_1_0_0 3 22518 15858
/ 0
output 3 22678 15858
_I0/chip/read_only_memory/ptype6south/bit1 rom_mux4 0
selector_1_0_1 2 22118 14058
/ 0
vss 2 22118 13843
/ 0
vdd 2 22118 14337
/ 0
input_1 3 22358 14298
/ 0
input_3 3 22398 13882
/ 0
input_2 3 22238 13882
/ 0
input_4 3 22198 14298
/ 0
selector_1_0_0 3 22518 13882
/ 0
output 3 22678 13882
_I0/chip/read_only_memory/ptype6east/bit1 rom_mux4 0
selector_1_0_1 2 22118 13070
/ 0
vss 2 22118 12855
/ 0
vdd 2 22118 13349
/ 0
input_1 3 22358 13310
/ 0
input_3 3 22398 12894
/ 0
input_2 3 22238 12894
/ 0
input_4 3 22198 13310
/ 0
selector_1_0_0 3 22518 12894
/ 0
output 3 22678 12894
_I0/chip/read_only_memory/ptype6west/bit1 rom_mux4 0
selector_1_0_1 2 22118 15046
/ 0
vss 2 22118 14831
/ 0
vdd 2 22118 15325
/ 0
input_1 3 22358 15286
/ 0
input_3 3 22398 14870
/ 0
input_2 3 22238 14870
/ 0
input_4 3 22198 15286
/ 0
selector_1_0_0 3 22518 14870
/ 0
output 3 22678 14870
_I0/chip/read_only_memory/ptype6north/bit1 rom_mux4 0
selector_1_0_1 2 22118 12082
/ 0
vss 2 22118 11867
/ 0
vdd 2 22118 12361
/ 0
input_1 3 22358 12322
/ 0
input_3 3 22398 11906
/ 0
input_2 3 22238 11906
/ 0
input_4 3 22198 12322
/ 0
selector_1_0_0 3 22518 11906
/ 0
output 3 22678 11906
_I0/chip/read_only_memory/ptype5north/bit4 rom_mux4 0
selector_1_0_1 2 20118 12082
/ 0
vss 2 20118 11867
/ 0
vdd 2 20118 12361
/ 0
input_1 3 20358 12322
/ 0
input_3 3 20398 11906
/ 0
input_2 3 20238 11906
/ 0
input_4 3 20198 12322
/ 0
selector_1_0_0 3 20518 11906
/ 0
output 3 20678 11906
_I0/chip/read_only_memory/ptype5/bit4 rom_mux4 0
selector_1_0_1 2 20118 16034
/ 0
vss 2 20118 15819
/ 0
vdd 2 20118 16313
/ 0
input_1 3 20358 16274
/ 0
input_3 3 20398 15858
/ 0
input_2 3 20238 15858
/ 0
input_4 3 20198 16274
/ 0
selector_1_0_0 3 20518 15858
/ 0
output 3 20678 15858
_I0/chip/read_only_memory/ptype5east/bit4 rom_mux4 0
selector_1_0_1 2 20118 15046
/ 0
vss 2 20118 14831
/ 0
vdd 2 20118 15325
/ 0
input_1 3 20358 15286
/ 0
input_3 3 20398 14870
/ 0
input_2 3 20238 14870
/ 0
input_4 3 20198 15286
/ 0
selector_1_0_0 3 20518 14870
/ 0
output 3 20678 14870
_I0/chip/read_only_memory/ptype5west/bit4 rom_mux4 0
selector_1_0_1 2 20118 14058
/ 0
vss 2 20118 13843
/ 0
vdd 2 20118 14337
/ 0
input_1 3 20358 14298
/ 0
input_3 3 20398 13882
/ 0
input_2 3 20238 13882
/ 0
input_4 3 20198 14298
/ 0
selector_1_0_0 3 20518 13882
/ 0
output 3 20678 13882
_I0/chip/read_only_memory/ptype3north/bit4 rom_mux4 0
selector_1_0_1 2 17398 12082
/ 0
vss 2 17398 11867
/ 0
vdd 2 17398 12361
/ 0
input_1 3 17638 12322
/ 0
input_3 3 17678 11906
/ 0
input_2 3 17518 11906
/ 0
input_4 3 17478 12322
/ 0
selector_1_0_0 3 17798 11906
/ 0
output 3 17958 11906
_I0/chip/read_only_memory/subresult2/bit4 rom_mux4 0
selector_1_0_1 2 21478 18998
/ 0
vss 2 21478 18783
/ 0
vdd 2 21478 19277
/ 0
input_1 3 21718 19238
/ 0
input_3 3 21758 18822
/ 0
input_2 3 21598 18822
/ 0
input_4 3 21558 19238
/ 0
selector_1_0_0 3 21878 18822
/ 0
output 3 22038 18822
_I0/chip/read_only_memory/ptype7east/bit4 rom_mux4 0
selector_1_0_1 2 22838 14058
/ 0
vss 2 22838 13843
/ 0
vdd 2 22838 14337
/ 0
input_1 3 23078 14298
/ 0
input_3 3 23118 13882
/ 0
input_2 3 22958 13882
/ 0
input_4 3 22918 14298
/ 0
selector_1_0_0 3 23238 13882
/ 0
output 3 23398 13882
_I0/chip/read_only_memory/ptype7/bit4 rom_mux4 0
selector_1_0_1 2 22838 16034
/ 0
vss 2 22838 15819
/ 0
vdd 2 22838 16313
/ 0
input_1 3 23078 16274
/ 0
input_3 3 23118 15858
/ 0
input_2 3 22958 15858
/ 0
input_4 3 22918 16274
/ 0
selector_1_0_0 3 23238 15858
/ 0
output 3 23398 15858
_I0/chip/read_only_memory/ptype7south/bit4 rom_mux4 0
selector_1_0_1 2 22838 12082
/ 0
vss 2 22838 11867
/ 0
vdd 2 22838 12361
/ 0
input_1 3 23078 12322
/ 0
input_3 3 23118 11906
/ 0
input_2 3 22958 11906
/ 0
input_4 3 22918 12322
/ 0
selector_1_0_0 3 23238 11906
/ 0
output 3 23398 11906
_I0/chip/read_only_memory/ptype7north/bit4 rom_mux4 0
selector_1_0_1 2 22838 13070
/ 0
vss 2 22838 12855
/ 0
vdd 2 22838 13349
/ 0
input_1 3 23078 13310
/ 0
input_3 3 23118 12894
/ 0
input_2 3 22958 12894
/ 0
input_4 3 22918 13310
/ 0
selector_1_0_0 3 23238 12894
/ 0
output 3 23398 12894
_I0/chip/read_only_memory/ptype5south/bit4 rom_mux4 0
selector_1_0_1 2 20118 13070
/ 0
vss 2 20118 12855
/ 0
vdd 2 20118 13349
/ 0
input_1 3 20358 13310
/ 0
input_3 3 20398 12894
/ 0
input_2 3 20238 12894
/ 0
input_4 3 20198 13310
/ 0
selector_1_0_0 3 20518 12894
/ 0
output 3 20678 12894
_I0/chip/read_only_memory/ptype3/bit4 rom_mux4 0
selector_1_0_1 2 17398 16034
/ 0
vss 2 17398 15819
/ 0
vdd 2 17398 16313
/ 0
input_1 3 17638 16274
/ 0
input_3 3 17678 15858
/ 0
input_2 3 17518 15858
/ 0
input_4 3 17478 16274
/ 0
selector_1_0_0 3 17798 15858
/ 0
output 3 17958 15858
_I0/chip/read_only_memory/ptype3south/bit4 rom_mux4 0
selector_1_0_1 2 17398 13070
/ 0
vss 2 17398 12855
/ 0
vdd 2 17398 13349
/ 0
input_1 3 17638 13310
/ 0
input_3 3 17678 12894
/ 0
input_2 3 17518 12894
/ 0
input_4 3 17478 13310
/ 0
selector_1_0_0 3 17798 12894
/ 0
output 3 17958 12894
_I0/chip/read_only_memory/ptype3east/bit4 rom_mux4 0
selector_1_0_1 2 17398 15046
/ 0
vss 2 17398 14831
/ 0
vdd 2 17398 15325
/ 0
input_1 3 17638 15286
/ 0
input_3 3 17678 14870
/ 0
input_2 3 17518 14870
/ 0
input_4 3 17478 15286
/ 0
selector_1_0_0 3 17798 14870
/ 0
output 3 17958 14870
_I0/chip/read_only_memory/ptype3west/bit4 rom_mux4 0
selector_1_0_1 2 17398 14058
/ 0
vss 2 17398 13843
/ 0
vdd 2 17398 14337
/ 0
input_1 3 17638 14298
/ 0
input_3 3 17678 13882
/ 0
input_2 3 17518 13882
/ 0
input_4 3 17478 14298
/ 0
selector_1_0_0 3 17798 13882
/ 0
output 3 17958 13882
_I0/chip/read_only_memory/ptype2northsouth/bit4 rom_mux4 0
selector_1_0_1 2 21478 17022
/ 0
vss 2 21478 16807
/ 0
vdd 2 21478 17301
/ 0
input_1 3 21718 17262
/ 0
input_3 3 21758 16846
/ 0
input_2 3 21598 16846
/ 0
input_4 3 21558 17262
/ 0
selector_1_0_0 3 21878 16846
/ 0
output 3 22038 16846
_I0/chip/read_only_memory/ptype2eastwest/bit4 rom_mux4 0
selector_1_0_1 2 20118 17022
/ 0
vss 2 20118 16807
/ 0
vdd 2 20118 17301
/ 0
input_1 3 20358 17262
/ 0
input_3 3 20398 16846
/ 0
input_2 3 20238 16846
/ 0
input_4 3 20198 17262
/ 0
selector_1_0_0 3 20518 16846
/ 0
output 3 20678 16846
_I0/chip/read_only_memory/subresult1/bit4 rom_mux4 0
selector_1_0_1 2 18838 18998
/ 0
vss 2 18838 18783
/ 0
vdd 2 18838 19277
/ 0
input_1 3 19078 19238
/ 0
input_3 3 19118 18822
/ 0
input_2 3 18958 18822
/ 0
input_4 3 18918 19238
/ 0
selector_1_0_0 3 19238 18822
/ 0
output 3 19398 18822
_I0/chip/read_only_memory/ptype1/bit4 rom_mux4 0
selector_1_0_1 2 17398 17022
/ 0
vss 2 17398 16807
/ 0
vdd 2 17398 17301
/ 0
input_1 3 17638 17262
/ 0
input_3 3 17678 16846
/ 0
input_2 3 17518 16846
/ 0
input_4 3 17478 17262
/ 0
selector_1_0_0 3 17798 16846
/ 0
output 3 17958 16846
_I0/chip/read_only_memory/ptype4north/bit4 rom_mux4 0
selector_1_0_1 2 18758 12082
/ 0
vss 2 18758 11867
/ 0
vdd 2 18758 12361
/ 0
input_1 3 18998 12322
/ 0
input_3 3 19038 11906
/ 0
input_2 3 18878 11906
/ 0
input_4 3 18838 12322
/ 0
selector_1_0_0 3 19158 11906
/ 0
output 3 19318 11906
_I0/chip/read_only_memory/ptype4east/bit4 rom_mux4 0
selector_1_0_1 2 18758 13070
/ 0
vss 2 18758 12855
/ 0
vdd 2 18758 13349
/ 0
input_1 3 18998 13310
/ 0
input_3 3 19038 12894
/ 0
input_2 3 18878 12894
/ 0
input_4 3 18838 13310
/ 0
selector_1_0_0 3 19158 12894
/ 0
output 3 19318 12894
_I0/chip/read_only_memory/ptype4/bit4 rom_mux4 0
selector_1_0_1 2 18758 16034
/ 0
vss 2 18758 15819
/ 0
vdd 2 18758 16313
/ 0
input_1 3 18998 16274
/ 0
input_3 3 19038 15858
/ 0
input_2 3 18878 15858
/ 0
input_4 3 18838 16274
/ 0
selector_1_0_0 3 19158 15858
/ 0
output 3 19318 15858
_I0/chip/read_only_memory/ptype4west/bit4 rom_mux4 0
selector_1_0_1 2 18758 15046
/ 0
vss 2 18758 14831
/ 0
vdd 2 18758 15325
/ 0
input_1 3 18998 15286
/ 0
input_3 3 19038 14870
/ 0
input_2 3 18878 14870
/ 0
input_4 3 18838 15286
/ 0
selector_1_0_0 3 19158 14870
/ 0
output 3 19318 14870
_I0/chip/read_only_memory/ptype7west/bit4 rom_mux4 0
selector_1_0_1 2 22838 15046
/ 0
vss 2 22838 14831
/ 0
vdd 2 22838 15325
/ 0
input_1 3 23078 15286
/ 0
input_3 3 23118 14870
/ 0
input_2 3 22958 14870
/ 0
input_4 3 22918 15286
/ 0
selector_1_0_0 3 23238 14870
/ 0
output 3 23398 14870
_I0/chip/read_only_memory/ptype4south/bit4 rom_mux4 0
selector_1_0_1 2 18758 14058
/ 0
vss 2 18758 13843
/ 0
vdd 2 18758 14337
/ 0
input_1 3 18998 14298
/ 0
input_3 3 19038 13882
/ 0
input_2 3 18878 13882
/ 0
input_4 3 18838 14298
/ 0
selector_1_0_0 3 19158 13882
/ 0
output 3 19318 13882
_I0/chip/read_only_memory/ptype6/bit4 rom_mux4 0
selector_1_0_1 2 21478 16034
/ 0
vss 2 21478 15819
/ 0
vdd 2 21478 16313
/ 0
input_1 3 21718 16274
/ 0
input_3 3 21758 15858
/ 0
input_2 3 21598 15858
/ 0
input_4 3 21558 16274
/ 0
selector_1_0_0 3 21878 15858
/ 0
output 3 22038 15858
_I0/chip/read_only_memory/ptype6south/bit4 rom_mux4 0
selector_1_0_1 2 21478 14058
/ 0
vss 2 21478 13843
/ 0
vdd 2 21478 14337
/ 0
input_1 3 21718 14298
/ 0
input_3 3 21758 13882
/ 0
input_2 3 21598 13882
/ 0
input_4 3 21558 14298
/ 0
selector_1_0_0 3 21878 13882
/ 0
output 3 22038 13882
_I0/chip/read_only_memory/ptype6east/bit4 rom_mux4 0
selector_1_0_1 2 21478 13070
/ 0
vss 2 21478 12855
/ 0
vdd 2 21478 13349
/ 0
input_1 3 21718 13310
/ 0
input_3 3 21758 12894
/ 0
input_2 3 21598 12894
/ 0
input_4 3 21558 13310
/ 0
selector_1_0_0 3 21878 12894
/ 0
output 3 22038 12894
_I0/chip/read_only_memory/ptype6west/bit4 rom_mux4 0
selector_1_0_1 2 21478 15046
/ 0
vss 2 21478 14831
/ 0
vdd 2 21478 15325
/ 0
input_1 3 21718 15286
/ 0
input_3 3 21758 14870
/ 0
input_2 3 21598 14870
/ 0
input_4 3 21558 15286
/ 0
selector_1_0_0 3 21878 14870
/ 0
output 3 22038 14870
_I0/chip/read_only_memory/ptype6north/bit4 rom_mux4 0
selector_1_0_1 2 21478 12082
/ 0
vss 2 21478 11867
/ 0
vdd 2 21478 12361
/ 0
input_1 3 21718 12322
/ 0
input_3 3 21758 11906
/ 0
input_2 3 21598 11906
/ 0
input_4 3 21558 12322
/ 0
selector_1_0_0 3 21878 11906
/ 0
output 3 22038 11906
_I0/chip/read_only_memory/ptype5north rom_mux44 0
selector_1_0_1 2 20118 12082
/ 0
vss 2 20758 11867
/ 0
vdd 2 20758 12361
/ 0
data_1_3_0_0 3 20998 11906
/ 0
data_2_3_0_0 3 20878 11906
/ 0
data_3_3_0_0 3 21038 11906
/ 0
data_4_3_0_0 3 20838 11906
/ 0
selector_1_0_0 3 20518 11906
/ 0
output_3_0_0 3 21318 11906
/ 0
data_1_3_0_1 3 20358 12816
/ 0
data_2_3_0_1 3 20238 12816
/ 0
data_3_3_0_1 3 20398 12816
/ 0
data_4_3_0_1 3 20198 12816
/ 0
output_3_0_1 3 20678 12816
/ 0
data_1_3_0_2 3 20998 12816
/ 0
data_2_3_0_2 3 20878 12816
/ 0
data_3_3_0_2 3 21038 12816
/ 0
data_4_3_0_2 3 20838 12816
/ 0
output_3_0_2 3 21318 12816
/ 0
data_1_3_0_3 3 20358 11906
/ 0
data_2_3_0_3 3 20238 11906
/ 0
data_3_3_0_3 3 20398 11906
/ 0
data_4_3_0_3 3 20198 11906
/ 0
output_3_0_3 3 20678 11906
_I0/chip/read_only_memory/ptype5 rom_mux44 0
selector_1_0_1 2 20118 16034
/ 0
vss 2 20758 15819
/ 0
vdd 2 20758 16313
/ 0
data_1_3_0_0 3 20998 15858
/ 0
data_2_3_0_0 3 20878 15858
/ 0
data_3_3_0_0 3 21038 15858
/ 0
data_4_3_0_0 3 20838 15858
/ 0
selector_1_0_0 3 20518 15858
/ 0
output_3_0_0 3 21318 15858
/ 0
data_1_3_0_1 3 20358 16768
/ 0
data_2_3_0_1 3 20238 16768
/ 0
data_3_3_0_1 3 20398 16768
/ 0
data_4_3_0_1 3 20198 16768
/ 0
output_3_0_1 3 20678 16768
/ 0
data_1_3_0_2 3 20998 16768
/ 0
data_2_3_0_2 3 20878 16768
/ 0
data_3_3_0_2 3 21038 16768
/ 0
data_4_3_0_2 3 20838 16768
/ 0
output_3_0_2 3 21318 16768
/ 0
data_1_3_0_3 3 20358 15858
/ 0
data_2_3_0_3 3 20238 15858
/ 0
data_3_3_0_3 3 20398 15858
/ 0
data_4_3_0_3 3 20198 15858
/ 0
output_3_0_3 3 20678 15858
_I0/chip/read_only_memory/ptype5east rom_mux44 0
selector_1_0_1 2 20118 15046
/ 0
vss 2 20758 14831
/ 0
vdd 2 20758 15325
/ 0
data_1_3_0_0 3 20998 14870
/ 0
data_2_3_0_0 3 20878 14870
/ 0
data_3_3_0_0 3 21038 14870
/ 0
data_4_3_0_0 3 20838 14870
/ 0
selector_1_0_0 3 20518 14870
/ 0
output_3_0_0 3 21318 14870
/ 0
data_1_3_0_1 3 20358 15780
/ 0
data_2_3_0_1 3 20238 15780
/ 0
data_3_3_0_1 3 20398 15780
/ 0
data_4_3_0_1 3 20198 15780
/ 0
output_3_0_1 3 20678 15780
/ 0
data_1_3_0_2 3 20998 15780
/ 0
data_2_3_0_2 3 20878 15780
/ 0
data_3_3_0_2 3 21038 15780
/ 0
data_4_3_0_2 3 20838 15780
/ 0
output_3_0_2 3 21318 15780
/ 0
data_1_3_0_3 3 20358 14870
/ 0
data_2_3_0_3 3 20238 14870
/ 0
data_3_3_0_3 3 20398 14870
/ 0
data_4_3_0_3 3 20198 14870
/ 0
output_3_0_3 3 20678 14870
_I0/chip/read_only_memory/ptype5west rom_mux44 0
selector_1_0_1 2 20118 14058
/ 0
vss 2 20758 13843
/ 0
vdd 2 20758 14337
/ 0
data_1_3_0_0 3 20998 13882
/ 0
data_2_3_0_0 3 20878 13882
/ 0
data_3_3_0_0 3 21038 13882
/ 0
data_4_3_0_0 3 20838 13882
/ 0
selector_1_0_0 3 20518 13882
/ 0
output_3_0_0 3 21318 13882
/ 0
data_1_3_0_1 3 20358 14792
/ 0
data_2_3_0_1 3 20238 14792
/ 0
data_3_3_0_1 3 20398 14792
/ 0
data_4_3_0_1 3 20198 14792
/ 0
output_3_0_1 3 20678 14792
/ 0
data_1_3_0_2 3 20998 14792
/ 0
data_2_3_0_2 3 20878 14792
/ 0
data_3_3_0_2 3 21038 14792
/ 0
data_4_3_0_2 3 20838 14792
/ 0
output_3_0_2 3 21318 14792
/ 0
data_1_3_0_3 3 20358 13882
/ 0
data_2_3_0_3 3 20238 13882
/ 0
data_3_3_0_3 3 20398 13882
/ 0
data_4_3_0_3 3 20198 13882
/ 0
output_3_0_3 3 20678 13882
_I0/chip/read_only_memory/ptype3north rom_mux44 0
selector_1_0_1 2 17398 12082
/ 0
vss 2 18038 11867
/ 0
vdd 2 18038 12361
/ 0
data_1_3_0_0 3 18278 11906
/ 0
data_2_3_0_0 3 18158 11906
/ 0
data_3_3_0_0 3 18318 11906
/ 0
data_4_3_0_0 3 18118 11906
/ 0
selector_1_0_0 3 17798 11906
/ 0
output_3_0_0 3 18598 11906
/ 0
data_1_3_0_1 3 17638 12816
/ 0
data_2_3_0_1 3 17518 12816
/ 0
data_3_3_0_1 3 17678 12816
/ 0
data_4_3_0_1 3 17478 12816
/ 0
output_3_0_1 3 17958 12816
/ 0
data_1_3_0_2 3 18278 12816
/ 0
data_2_3_0_2 3 18158 12816
/ 0
data_3_3_0_2 3 18318 12816
/ 0
data_4_3_0_2 3 18118 12816
/ 0
output_3_0_2 3 18598 12816
/ 0
data_1_3_0_3 3 17638 11906
/ 0
data_2_3_0_3 3 17518 11906
/ 0
data_3_3_0_3 3 17678 11906
/ 0
data_4_3_0_3 3 17478 11906
/ 0
output_3_0_3 3 17958 11906
_I0/chip/read_only_memory/subresult2 rom_mux44 0
selector_1_0_1 2 21478 18998
/ 0
vss 2 22118 18783
/ 0
vdd 2 22118 19277
/ 0
data_1_3_0_0 3 22358 18822
/ 0
data_2_3_0_0 3 22238 18822
/ 0
data_3_3_0_0 3 22398 18822
/ 0
data_4_3_0_0 3 22198 18822
/ 0
selector_1_0_0 3 21878 18822
/ 0
output_3_0_0 3 22678 18822
/ 0
data_1_3_0_1 3 21718 19732
/ 0
data_2_3_0_1 3 21598 19732
/ 0
data_3_3_0_1 3 21758 19732
/ 0
data_4_3_0_1 3 21558 19732
/ 0
output_3_0_1 3 22038 19732
/ 0
data_1_3_0_2 3 22358 19732
/ 0
data_2_3_0_2 3 22238 19732
/ 0
data_3_3_0_2 3 22398 19732
/ 0
data_4_3_0_2 3 22198 19732
/ 0
output_3_0_2 3 22678 19732
/ 0
data_1_3_0_3 3 21718 18822
/ 0
data_2_3_0_3 3 21598 18822
/ 0
data_3_3_0_3 3 21758 18822
/ 0
data_4_3_0_3 3 21558 18822
/ 0
output_3_0_3 3 22038 18822
_I0/chip/read_only_memory/ptype7east rom_mux44 0
selector_1_0_1 2 22838 14058
/ 0
vss 2 23478 13843
/ 0
vdd 2 23478 14337
/ 0
data_1_3_0_0 3 23718 13882
/ 0
data_2_3_0_0 3 23598 13882
/ 0
data_3_3_0_0 3 23758 13882
/ 0
data_4_3_0_0 3 23558 13882
/ 0
selector_1_0_0 3 23238 13882
/ 0
output_3_0_0 3 24038 13882
/ 0
data_1_3_0_1 3 23078 14792
/ 0
data_2_3_0_1 3 22958 14792
/ 0
data_3_3_0_1 3 23118 14792
/ 0
data_4_3_0_1 3 22918 14792
/ 0
output_3_0_1 3 23398 14792
/ 0
data_1_3_0_2 3 23718 14792
/ 0
data_2_3_0_2 3 23598 14792
/ 0
data_3_3_0_2 3 23758 14792
/ 0
data_4_3_0_2 3 23558 14792
/ 0
output_3_0_2 3 24038 14792
/ 0
data_1_3_0_3 3 23078 13882
/ 0
data_2_3_0_3 3 22958 13882
/ 0
data_3_3_0_3 3 23118 13882
/ 0
data_4_3_0_3 3 22918 13882
/ 0
output_3_0_3 3 23398 13882
_I0/chip/read_only_memory/ptype7 rom_mux44 0
selector_1_0_1 2 22838 16034
/ 0
vss 2 23478 15819
/ 0
vdd 2 23478 16313
/ 0
data_1_3_0_0 3 23718 15858
/ 0
data_2_3_0_0 3 23598 15858
/ 0
data_3_3_0_0 3 23758 15858
/ 0
data_4_3_0_0 3 23558 15858
/ 0
selector_1_0_0 3 23238 15858
/ 0
output_3_0_0 3 24038 15858
/ 0
data_1_3_0_1 3 23078 16768
/ 0
data_2_3_0_1 3 22958 16768
/ 0
data_3_3_0_1 3 23118 16768
/ 0
data_4_3_0_1 3 22918 16768
/ 0
output_3_0_1 3 23398 16768
/ 0
data_1_3_0_2 3 23718 16768
/ 0
data_2_3_0_2 3 23598 16768
/ 0
data_3_3_0_2 3 23758 16768
/ 0
data_4_3_0_2 3 23558 16768
/ 0
output_3_0_2 3 24038 16768
/ 0
data_1_3_0_3 3 23078 15858
/ 0
data_2_3_0_3 3 22958 15858
/ 0
data_3_3_0_3 3 23118 15858
/ 0
data_4_3_0_3 3 22918 15858
/ 0
output_3_0_3 3 23398 15858
_I0/chip/read_only_memory/ptype7south rom_mux44 0
selector_1_0_1 2 22838 12082
/ 0
vss 2 23478 11867
/ 0
vdd 2 23478 12361
/ 0
data_1_3_0_0 3 23718 11906
/ 0
data_2_3_0_0 3 23598 11906
/ 0
data_3_3_0_0 3 23758 11906
/ 0
data_4_3_0_0 3 23558 11906
/ 0
selector_1_0_0 3 23238 11906
/ 0
output_3_0_0 3 24038 11906
/ 0
data_1_3_0_1 3 23078 12816
/ 0
data_2_3_0_1 3 22958 12816
/ 0
data_3_3_0_1 3 23118 12816
/ 0
data_4_3_0_1 3 22918 12816
/ 0
output_3_0_1 3 23398 12816
/ 0
data_1_3_0_2 3 23718 12816
/ 0
data_2_3_0_2 3 23598 12816
/ 0
data_3_3_0_2 3 23758 12816
/ 0
data_4_3_0_2 3 23558 12816
/ 0
output_3_0_2 3 24038 12816
/ 0
data_1_3_0_3 3 23078 11906
/ 0
data_2_3_0_3 3 22958 11906
/ 0
data_3_3_0_3 3 23118 11906
/ 0
data_4_3_0_3 3 22918 11906
/ 0
output_3_0_3 3 23398 11906
_I0/chip/read_only_memory/ptype7north rom_mux44 0
selector_1_0_1 2 22838 13070
/ 0
vss 2 23478 12855
/ 0
vdd 2 23478 13349
/ 0
data_1_3_0_0 3 23718 12894
/ 0
data_2_3_0_0 3 23598 12894
/ 0
data_3_3_0_0 3 23758 12894
/ 0
data_4_3_0_0 3 23558 12894
/ 0
selector_1_0_0 3 23238 12894
/ 0
output_3_0_0 3 24038 12894
/ 0
data_1_3_0_1 3 23078 13804
/ 0
data_2_3_0_1 3 22958 13804
/ 0
data_3_3_0_1 3 23118 13804
/ 0
data_4_3_0_1 3 22918 13804
/ 0
output_3_0_1 3 23398 13804
/ 0
data_1_3_0_2 3 23718 13804
/ 0
data_2_3_0_2 3 23598 13804
/ 0
data_3_3_0_2 3 23758 13804
/ 0
data_4_3_0_2 3 23558 13804
/ 0
output_3_0_2 3 24038 13804
/ 0
data_1_3_0_3 3 23078 12894
/ 0
data_2_3_0_3 3 22958 12894
/ 0
data_3_3_0_3 3 23118 12894
/ 0
data_4_3_0_3 3 22918 12894
/ 0
output_3_0_3 3 23398 12894
_I0/chip/read_only_memory/ptype5south rom_mux44 0
selector_1_0_1 2 20118 13070
/ 0
vss 2 20758 12855
/ 0
vdd 2 20758 13349
/ 0
data_1_3_0_0 3 20998 12894
/ 0
data_2_3_0_0 3 20878 12894
/ 0
data_3_3_0_0 3 21038 12894
/ 0
data_4_3_0_0 3 20838 12894
/ 0
selector_1_0_0 3 20518 12894
/ 0
output_3_0_0 3 21318 12894
/ 0
data_1_3_0_1 3 20358 13804
/ 0
data_2_3_0_1 3 20238 13804
/ 0
data_3_3_0_1 3 20398 13804
/ 0
data_4_3_0_1 3 20198 13804
/ 0
output_3_0_1 3 20678 13804
/ 0
data_1_3_0_2 3 20998 13804
/ 0
data_2_3_0_2 3 20878 13804
/ 0
data_3_3_0_2 3 21038 13804
/ 0
data_4_3_0_2 3 20838 13804
/ 0
output_3_0_2 3 21318 13804
/ 0
data_1_3_0_3 3 20358 12894
/ 0
data_2_3_0_3 3 20238 12894
/ 0
data_3_3_0_3 3 20398 12894
/ 0
data_4_3_0_3 3 20198 12894
/ 0
output_3_0_3 3 20678 12894
_I0/chip/read_only_memory/ptype3 rom_mux44 0
selector_1_0_1 2 17398 16034
/ 0
vss 2 18038 15819
/ 0
vdd 2 18038 16313
/ 0
data_1_3_0_0 3 18278 15858
/ 0
data_2_3_0_0 3 18158 15858
/ 0
data_3_3_0_0 3 18318 15858
/ 0
data_4_3_0_0 3 18118 15858
/ 0
selector_1_0_0 3 17798 15858
/ 0
output_3_0_0 3 18598 15858
/ 0
data_1_3_0_1 3 17638 16768
/ 0
data_2_3_0_1 3 17518 16768
/ 0
data_3_3_0_1 3 17678 16768
/ 0
data_4_3_0_1 3 17478 16768
/ 0
output_3_0_1 3 17958 16768
/ 0
data_1_3_0_2 3 18278 16768
/ 0
data_2_3_0_2 3 18158 16768
/ 0
data_3_3_0_2 3 18318 16768
/ 0
data_4_3_0_2 3 18118 16768
/ 0
output_3_0_2 3 18598 16768
/ 0
data_1_3_0_3 3 17638 15858
/ 0
data_2_3_0_3 3 17518 15858
/ 0
data_3_3_0_3 3 17678 15858
/ 0
data_4_3_0_3 3 17478 15858
/ 0
output_3_0_3 3 17958 15858
_I0/chip/read_only_memory/ptype3south rom_mux44 0
selector_1_0_1 2 17398 13070
/ 0
vss 2 18038 12855
/ 0
vdd 2 18038 13349
/ 0
data_1_3_0_0 3 18278 12894
/ 0
data_2_3_0_0 3 18158 12894
/ 0
data_3_3_0_0 3 18318 12894
/ 0
data_4_3_0_0 3 18118 12894
/ 0
selector_1_0_0 3 17798 12894
/ 0
output_3_0_0 3 18598 12894
/ 0
data_1_3_0_1 3 17638 13804
/ 0
data_2_3_0_1 3 17518 13804
/ 0
data_3_3_0_1 3 17678 13804
/ 0
data_4_3_0_1 3 17478 13804
/ 0
output_3_0_1 3 17958 13804
/ 0
data_1_3_0_2 3 18278 13804
/ 0
data_2_3_0_2 3 18158 13804
/ 0
data_3_3_0_2 3 18318 13804
/ 0
data_4_3_0_2 3 18118 13804
/ 0
output_3_0_2 3 18598 13804
/ 0
data_1_3_0_3 3 17638 12894
/ 0
data_2_3_0_3 3 17518 12894
/ 0
data_3_3_0_3 3 17678 12894
/ 0
data_4_3_0_3 3 17478 12894
/ 0
output_3_0_3 3 17958 12894
_I0/chip/read_only_memory/ptype3east rom_mux44 0
selector_1_0_1 2 17398 15046
/ 0
vss 2 18038 14831
/ 0
vdd 2 18038 15325
/ 0
data_1_3_0_0 3 18278 14870
/ 0
data_2_3_0_0 3 18158 14870
/ 0
data_3_3_0_0 3 18318 14870
/ 0
data_4_3_0_0 3 18118 14870
/ 0
selector_1_0_0 3 17798 14870
/ 0
output_3_0_0 3 18598 14870
/ 0
data_1_3_0_1 3 17638 15780
/ 0
data_2_3_0_1 3 17518 15780
/ 0
data_3_3_0_1 3 17678 15780
/ 0
data_4_3_0_1 3 17478 15780
/ 0
output_3_0_1 3 17958 15780
/ 0
data_1_3_0_2 3 18278 15780
/ 0
data_2_3_0_2 3 18158 15780
/ 0
data_3_3_0_2 3 18318 15780
/ 0
data_4_3_0_2 3 18118 15780
/ 0
output_3_0_2 3 18598 15780
/ 0
data_1_3_0_3 3 17638 14870
/ 0
data_2_3_0_3 3 17518 14870
/ 0
data_3_3_0_3 3 17678 14870
/ 0
data_4_3_0_3 3 17478 14870
/ 0
output_3_0_3 3 17958 14870
_I0/chip/read_only_memory/ptype3west rom_mux44 0
selector_1_0_1 2 17398 14058
/ 0
vss 2 18038 13843
/ 0
vdd 2 18038 14337
/ 0
data_1_3_0_0 3 18278 13882
/ 0
data_2_3_0_0 3 18158 13882
/ 0
data_3_3_0_0 3 18318 13882
/ 0
data_4_3_0_0 3 18118 13882
/ 0
selector_1_0_0 3 17798 13882
/ 0
output_3_0_0 3 18598 13882
/ 0
data_1_3_0_1 3 17638 14792
/ 0
data_2_3_0_1 3 17518 14792
/ 0
data_3_3_0_1 3 17678 14792
/ 0
data_4_3_0_1 3 17478 14792
/ 0
output_3_0_1 3 17958 14792
/ 0
data_1_3_0_2 3 18278 14792
/ 0
data_2_3_0_2 3 18158 14792
/ 0
data_3_3_0_2 3 18318 14792
/ 0
data_4_3_0_2 3 18118 14792
/ 0
output_3_0_2 3 18598 14792
/ 0
data_1_3_0_3 3 17638 13882
/ 0
data_2_3_0_3 3 17518 13882
/ 0
data_3_3_0_3 3 17678 13882
/ 0
data_4_3_0_3 3 17478 13882
/ 0
output_3_0_3 3 17958 13882
_I0/chip/read_only_memory/ptype2northsouth rom_mux44 0
selector_1_0_1 2 21478 17022
/ 0
vss 2 22118 16807
/ 0
vdd 2 22118 17301
/ 0
data_1_3_0_0 3 22358 16846
/ 0
data_2_3_0_0 3 22238 16846
/ 0
data_3_3_0_0 3 22398 16846
/ 0
data_4_3_0_0 3 22198 16846
/ 0
selector_1_0_0 3 21878 16846
/ 0
output_3_0_0 3 22678 16846
/ 0
data_1_3_0_1 3 21718 17756
/ 0
data_2_3_0_1 3 21598 17756
/ 0
data_3_3_0_1 3 21758 17756
/ 0
data_4_3_0_1 3 21558 17756
/ 0
output_3_0_1 3 22038 17756
/ 0
data_1_3_0_2 3 22358 17756
/ 0
data_2_3_0_2 3 22238 17756
/ 0
data_3_3_0_2 3 22398 17756
/ 0
data_4_3_0_2 3 22198 17756
/ 0
output_3_0_2 3 22678 17756
/ 0
data_1_3_0_3 3 21718 16846
/ 0
data_2_3_0_3 3 21598 16846
/ 0
data_3_3_0_3 3 21758 16846
/ 0
data_4_3_0_3 3 21558 16846
/ 0
output_3_0_3 3 22038 16846
_I0/chip/read_only_memory/ptype2eastwest rom_mux44 0
selector_1_0_1 2 20118 17022
/ 0
vss 2 20758 16807
/ 0
vdd 2 20758 17301
/ 0
data_1_3_0_0 3 20998 16846
/ 0
data_2_3_0_0 3 20878 16846
/ 0
data_3_3_0_0 3 21038 16846
/ 0
data_4_3_0_0 3 20838 16846
/ 0
selector_1_0_0 3 20518 16846
/ 0
output_3_0_0 3 21318 16846
/ 0
data_1_3_0_1 3 20358 17756
/ 0
data_2_3_0_1 3 20238 17756
/ 0
data_3_3_0_1 3 20398 17756
/ 0
data_4_3_0_1 3 20198 17756
/ 0
output_3_0_1 3 20678 17756
/ 0
data_1_3_0_2 3 20998 17756
/ 0
data_2_3_0_2 3 20878 17756
/ 0
data_3_3_0_2 3 21038 17756
/ 0
data_4_3_0_2 3 20838 17756
/ 0
output_3_0_2 3 21318 17756
/ 0
data_1_3_0_3 3 20358 16846
/ 0
data_2_3_0_3 3 20238 16846
/ 0
data_3_3_0_3 3 20398 16846
/ 0
data_4_3_0_3 3 20198 16846
/ 0
output_3_0_3 3 20678 16846
_I0/chip/read_only_memory/subresult1 rom_mux44 0
selector_1_0_1 2 18838 18998
/ 0
vss 2 19478 18783
/ 0
vdd 2 19478 19277
/ 0
data_1_3_0_0 3 19718 18822
/ 0
data_2_3_0_0 3 19598 18822
/ 0
data_3_3_0_0 3 19758 18822
/ 0
data_4_3_0_0 3 19558 18822
/ 0
selector_1_0_0 3 19238 18822
/ 0
output_3_0_0 3 20038 18822
/ 0
data_1_3_0_1 3 19078 19732
/ 0
data_2_3_0_1 3 18958 19732
/ 0
data_3_3_0_1 3 19118 19732
/ 0
data_4_3_0_1 3 18918 19732
/ 0
output_3_0_1 3 19398 19732
/ 0
data_1_3_0_2 3 19718 19732
/ 0
data_2_3_0_2 3 19598 19732
/ 0
data_3_3_0_2 3 19758 19732
/ 0
data_4_3_0_2 3 19558 19732
/ 0
output_3_0_2 3 20038 19732
/ 0
data_1_3_0_3 3 19078 18822
/ 0
data_2_3_0_3 3 18958 18822
/ 0
data_3_3_0_3 3 19118 18822
/ 0
data_4_3_0_3 3 18918 18822
/ 0
output_3_0_3 3 19398 18822
_I0/chip/read_only_memory/ptype1 rom_mux44 0
selector_1_0_1 2 17398 17022
/ 0
vss 2 18038 16807
/ 0
vdd 2 18038 17301
/ 0
data_1_3_0_0 3 18278 16846
/ 0
data_2_3_0_0 3 18158 16846
/ 0
data_3_3_0_0 3 18318 16846
/ 0
data_4_3_0_0 3 18118 16846
/ 0
selector_1_0_0 3 17798 16846
/ 0
output_3_0_0 3 18598 16846
/ 0
data_1_3_0_1 3 17638 17756
/ 0
data_2_3_0_1 3 17518 17756
/ 0
data_3_3_0_1 3 17678 17756
/ 0
data_4_3_0_1 3 17478 17756
/ 0
output_3_0_1 3 17958 17756
/ 0
data_1_3_0_2 3 18278 17756
/ 0
data_2_3_0_2 3 18158 17756
/ 0
data_3_3_0_2 3 18318 17756
/ 0
data_4_3_0_2 3 18118 17756
/ 0
output_3_0_2 3 18598 17756
/ 0
data_1_3_0_3 3 17638 16846
/ 0
data_2_3_0_3 3 17518 16846
/ 0
data_3_3_0_3 3 17678 16846
/ 0
data_4_3_0_3 3 17478 16846
/ 0
output_3_0_3 3 17958 16846
_I0/chip/read_only_memory/ptype4north rom_mux44 0
selector_1_0_1 2 18758 12082
/ 0
vss 2 19398 11867
/ 0
vdd 2 19398 12361
/ 0
data_1_3_0_0 3 19638 11906
/ 0
data_2_3_0_0 3 19518 11906
/ 0
data_3_3_0_0 3 19678 11906
/ 0
data_4_3_0_0 3 19478 11906
/ 0
selector_1_0_0 3 19158 11906
/ 0
output_3_0_0 3 19958 11906
/ 0
data_1_3_0_1 3 18998 12816
/ 0
data_2_3_0_1 3 18878 12816
/ 0
data_3_3_0_1 3 19038 12816
/ 0
data_4_3_0_1 3 18838 12816
/ 0
output_3_0_1 3 19318 12816
/ 0
data_1_3_0_2 3 19638 12816
/ 0
data_2_3_0_2 3 19518 12816
/ 0
data_3_3_0_2 3 19678 12816
/ 0
data_4_3_0_2 3 19478 12816
/ 0
output_3_0_2 3 19958 12816
/ 0
data_1_3_0_3 3 18998 11906
/ 0
data_2_3_0_3 3 18878 11906
/ 0
data_3_3_0_3 3 19038 11906
/ 0
data_4_3_0_3 3 18838 11906
/ 0
output_3_0_3 3 19318 11906
_I0/chip/read_only_memory/ptype4east rom_mux44 0
selector_1_0_1 2 18758 13070
/ 0
vss 2 19398 12855
/ 0
vdd 2 19398 13349
/ 0
data_1_3_0_0 3 19638 12894
/ 0
data_2_3_0_0 3 19518 12894
/ 0
data_3_3_0_0 3 19678 12894
/ 0
data_4_3_0_0 3 19478 12894
/ 0
selector_1_0_0 3 19158 12894
/ 0
output_3_0_0 3 19958 12894
/ 0
data_1_3_0_1 3 18998 13804
/ 0
data_2_3_0_1 3 18878 13804
/ 0
data_3_3_0_1 3 19038 13804
/ 0
data_4_3_0_1 3 18838 13804
/ 0
output_3_0_1 3 19318 13804
/ 0
data_1_3_0_2 3 19638 13804
/ 0
data_2_3_0_2 3 19518 13804
/ 0
data_3_3_0_2 3 19678 13804
/ 0
data_4_3_0_2 3 19478 13804
/ 0
output_3_0_2 3 19958 13804
/ 0
data_1_3_0_3 3 18998 12894
/ 0
data_2_3_0_3 3 18878 12894
/ 0
data_3_3_0_3 3 19038 12894
/ 0
data_4_3_0_3 3 18838 12894
/ 0
output_3_0_3 3 19318 12894
_I0/chip/read_only_memory/ptype4 rom_mux44 0
selector_1_0_1 2 18758 16034
/ 0
vss 2 19398 15819
/ 0
vdd 2 19398 16313
/ 0
data_1_3_0_0 3 19638 15858
/ 0
data_2_3_0_0 3 19518 15858
/ 0
data_3_3_0_0 3 19678 15858
/ 0
data_4_3_0_0 3 19478 15858
/ 0
selector_1_0_0 3 19158 15858
/ 0
output_3_0_0 3 19958 15858
/ 0
data_1_3_0_1 3 18998 16768
/ 0
data_2_3_0_1 3 18878 16768
/ 0
data_3_3_0_1 3 19038 16768
/ 0
data_4_3_0_1 3 18838 16768
/ 0
output_3_0_1 3 19318 16768
/ 0
data_1_3_0_2 3 19638 16768
/ 0
data_2_3_0_2 3 19518 16768
/ 0
data_3_3_0_2 3 19678 16768
/ 0
data_4_3_0_2 3 19478 16768
/ 0
output_3_0_2 3 19958 16768
/ 0
data_1_3_0_3 3 18998 15858
/ 0
data_2_3_0_3 3 18878 15858
/ 0
data_3_3_0_3 3 19038 15858
/ 0
data_4_3_0_3 3 18838 15858
/ 0
output_3_0_3 3 19318 15858
_I0/chip/read_only_memory/ptype4west rom_mux44 0
selector_1_0_1 2 18758 15046
/ 0
vss 2 19398 14831
/ 0
vdd 2 19398 15325
/ 0
data_1_3_0_0 3 19638 14870
/ 0
data_2_3_0_0 3 19518 14870
/ 0
data_3_3_0_0 3 19678 14870
/ 0
data_4_3_0_0 3 19478 14870
/ 0
selector_1_0_0 3 19158 14870
/ 0
output_3_0_0 3 19958 14870
/ 0
data_1_3_0_1 3 18998 15780
/ 0
data_2_3_0_1 3 18878 15780
/ 0
data_3_3_0_1 3 19038 15780
/ 0
data_4_3_0_1 3 18838 15780
/ 0
output_3_0_1 3 19318 15780
/ 0
data_1_3_0_2 3 19638 15780
/ 0
data_2_3_0_2 3 19518 15780
/ 0
data_3_3_0_2 3 19678 15780
/ 0
data_4_3_0_2 3 19478 15780
/ 0
output_3_0_2 3 19958 15780
/ 0
data_1_3_0_3 3 18998 14870
/ 0
data_2_3_0_3 3 18878 14870
/ 0
data_3_3_0_3 3 19038 14870
/ 0
data_4_3_0_3 3 18838 14870
/ 0
output_3_0_3 3 19318 14870
_I0/chip/read_only_memory/ptype7west rom_mux44 0
selector_1_0_1 2 22838 15046
/ 0
vss 2 23478 14831
/ 0
vdd 2 23478 15325
/ 0
data_1_3_0_0 3 23718 14870
/ 0
data_2_3_0_0 3 23598 14870
/ 0
data_3_3_0_0 3 23758 14870
/ 0
data_4_3_0_0 3 23558 14870
/ 0
selector_1_0_0 3 23238 14870
/ 0
output_3_0_0 3 24038 14870
/ 0
data_1_3_0_1 3 23078 15780
/ 0
data_2_3_0_1 3 22958 15780
/ 0
data_3_3_0_1 3 23118 15780
/ 0
data_4_3_0_1 3 22918 15780
/ 0
output_3_0_1 3 23398 15780
/ 0
data_1_3_0_2 3 23718 15780
/ 0
data_2_3_0_2 3 23598 15780
/ 0
data_3_3_0_2 3 23758 15780
/ 0
data_4_3_0_2 3 23558 15780
/ 0
output_3_0_2 3 24038 15780
/ 0
data_1_3_0_3 3 23078 14870
/ 0
data_2_3_0_3 3 22958 14870
/ 0
data_3_3_0_3 3 23118 14870
/ 0
data_4_3_0_3 3 22918 14870
/ 0
output_3_0_3 3 23398 14870
_I0/chip/read_only_memory/ptype4south rom_mux44 0
selector_1_0_1 2 18758 14058
/ 0
vss 2 19398 13843
/ 0
vdd 2 19398 14337
/ 0
data_1_3_0_0 3 19638 13882
/ 0
data_2_3_0_0 3 19518 13882
/ 0
data_3_3_0_0 3 19678 13882
/ 0
data_4_3_0_0 3 19478 13882
/ 0
selector_1_0_0 3 19158 13882
/ 0
output_3_0_0 3 19958 13882
/ 0
data_1_3_0_1 3 18998 14792
/ 0
data_2_3_0_1 3 18878 14792
/ 0
data_3_3_0_1 3 19038 14792
/ 0
data_4_3_0_1 3 18838 14792
/ 0
output_3_0_1 3 19318 14792
/ 0
data_1_3_0_2 3 19638 14792
/ 0
data_2_3_0_2 3 19518 14792
/ 0
data_3_3_0_2 3 19678 14792
/ 0
data_4_3_0_2 3 19478 14792
/ 0
output_3_0_2 3 19958 14792
/ 0
data_1_3_0_3 3 18998 13882
/ 0
data_2_3_0_3 3 18878 13882
/ 0
data_3_3_0_3 3 19038 13882
/ 0
data_4_3_0_3 3 18838 13882
/ 0
output_3_0_3 3 19318 13882
_I0/chip/read_only_memory/ptype6 rom_mux44 0
selector_1_0_1 2 21478 16034
/ 0
vss 2 22118 15819
/ 0
vdd 2 22118 16313
/ 0
data_1_3_0_0 3 22358 15858
/ 0
data_2_3_0_0 3 22238 15858
/ 0
data_3_3_0_0 3 22398 15858
/ 0
data_4_3_0_0 3 22198 15858
/ 0
selector_1_0_0 3 21878 15858
/ 0
output_3_0_0 3 22678 15858
/ 0
data_1_3_0_1 3 21718 16768
/ 0
data_2_3_0_1 3 21598 16768
/ 0
data_3_3_0_1 3 21758 16768
/ 0
data_4_3_0_1 3 21558 16768
/ 0
output_3_0_1 3 22038 16768
/ 0
data_1_3_0_2 3 22358 16768
/ 0
data_2_3_0_2 3 22238 16768
/ 0
data_3_3_0_2 3 22398 16768
/ 0
data_4_3_0_2 3 22198 16768
/ 0
output_3_0_2 3 22678 16768
/ 0
data_1_3_0_3 3 21718 15858
/ 0
data_2_3_0_3 3 21598 15858
/ 0
data_3_3_0_3 3 21758 15858
/ 0
data_4_3_0_3 3 21558 15858
/ 0
output_3_0_3 3 22038 15858
_I0/chip/read_only_memory/ptype6south rom_mux44 0
selector_1_0_1 2 21478 14058
/ 0
vss 2 22118 13843
/ 0
vdd 2 22118 14337
/ 0
data_1_3_0_0 3 22358 13882
/ 0
data_2_3_0_0 3 22238 13882
/ 0
data_3_3_0_0 3 22398 13882
/ 0
data_4_3_0_0 3 22198 13882
/ 0
selector_1_0_0 3 21878 13882
/ 0
output_3_0_0 3 22678 13882
/ 0
data_1_3_0_1 3 21718 14792
/ 0
data_2_3_0_1 3 21598 14792
/ 0
data_3_3_0_1 3 21758 14792
/ 0
data_4_3_0_1 3 21558 14792
/ 0
output_3_0_1 3 22038 14792
/ 0
data_1_3_0_2 3 22358 14792
/ 0
data_2_3_0_2 3 22238 14792
/ 0
data_3_3_0_2 3 22398 14792
/ 0
data_4_3_0_2 3 22198 14792
/ 0
output_3_0_2 3 22678 14792
/ 0
data_1_3_0_3 3 21718 13882
/ 0
data_2_3_0_3 3 21598 13882
/ 0
data_3_3_0_3 3 21758 13882
/ 0
data_4_3_0_3 3 21558 13882
/ 0
output_3_0_3 3 22038 13882
_I0/chip/read_only_memory/ptype6east rom_mux44 0
selector_1_0_1 2 21478 13070
/ 0
vss 2 22118 12855
/ 0
vdd 2 22118 13349
/ 0
data_1_3_0_0 3 22358 12894
/ 0
data_2_3_0_0 3 22238 12894
/ 0
data_3_3_0_0 3 22398 12894
/ 0
data_4_3_0_0 3 22198 12894
/ 0
selector_1_0_0 3 21878 12894
/ 0
output_3_0_0 3 22678 12894
/ 0
data_1_3_0_1 3 21718 13804
/ 0
data_2_3_0_1 3 21598 13804
/ 0
data_3_3_0_1 3 21758 13804
/ 0
data_4_3_0_1 3 21558 13804
/ 0
output_3_0_1 3 22038 13804
/ 0
data_1_3_0_2 3 22358 13804
/ 0
data_2_3_0_2 3 22238 13804
/ 0
data_3_3_0_2 3 22398 13804
/ 0
data_4_3_0_2 3 22198 13804
/ 0
output_3_0_2 3 22678 13804
/ 0
data_1_3_0_3 3 21718 12894
/ 0
data_2_3_0_3 3 21598 12894
/ 0
data_3_3_0_3 3 21758 12894
/ 0
data_4_3_0_3 3 21558 12894
/ 0
output_3_0_3 3 22038 12894
_I0/chip/read_only_memory/ptype6west rom_mux44 0
selector_1_0_1 2 21478 15046
/ 0
vss 2 22118 14831
/ 0
vdd 2 22118 15325
/ 0
data_1_3_0_0 3 22358 14870
/ 0
data_2_3_0_0 3 22238 14870
/ 0
data_3_3_0_0 3 22398 14870
/ 0
data_4_3_0_0 3 22198 14870
/ 0
selector_1_0_0 3 21878 14870
/ 0
output_3_0_0 3 22678 14870
/ 0
data_1_3_0_1 3 21718 15780
/ 0
data_2_3_0_1 3 21598 15780
/ 0
data_3_3_0_1 3 21758 15780
/ 0
data_4_3_0_1 3 21558 15780
/ 0
output_3_0_1 3 22038 15780
/ 0
data_1_3_0_2 3 22358 15780
/ 0
data_2_3_0_2 3 22238 15780
/ 0
data_3_3_0_2 3 22398 15780
/ 0
data_4_3_0_2 3 22198 15780
/ 0
output_3_0_2 3 22678 15780
/ 0
data_1_3_0_3 3 21718 14870
/ 0
data_2_3_0_3 3 21598 14870
/ 0
data_3_3_0_3 3 21758 14870
/ 0
data_4_3_0_3 3 21558 14870
/ 0
output_3_0_3 3 22038 14870
_I0/chip/read_only_memory/ptype6north rom_mux44 0
selector_1_0_1 2 21478 12082
/ 0
vss 2 22118 11867
/ 0
vdd 2 22118 12361
/ 0
data_1_3_0_0 3 22358 11906
/ 0
data_2_3_0_0 3 22238 11906
/ 0
data_3_3_0_0 3 22398 11906
/ 0
data_4_3_0_0 3 22198 11906
/ 0
selector_1_0_0 3 21878 11906
/ 0
output_3_0_0 3 22678 11906
/ 0
data_1_3_0_1 3 21718 12816
/ 0
data_2_3_0_1 3 21598 12816
/ 0
data_3_3_0_1 3 21758 12816
/ 0
data_4_3_0_1 3 21558 12816
/ 0
output_3_0_1 3 22038 12816
/ 0
data_1_3_0_2 3 22358 12816
/ 0
data_2_3_0_2 3 22238 12816
/ 0
data_3_3_0_2 3 22398 12816
/ 0
data_4_3_0_2 3 22198 12816
/ 0
output_3_0_2 3 22678 12816
/ 0
data_1_3_0_3 3 21718 11906
/ 0
data_2_3_0_3 3 21598 11906
/ 0
data_3_3_0_3 3 21758 11906
/ 0
data_4_3_0_3 3 21558 11906
/ 0
output_3_0_3 3 22038 11906
_I0/chip/read_only_memory/result/bit4 rom_mux2 0
data_1 2 23718 19732
/ 0
selector 2 23558 19556
/ 0
output 2 23798 19596
/ 0
vss 2 23558 19771
/ 0
vdd 2 23558 19277
/ 0
data_2 3 23638 19732
_I0/chip/read_only_memory/ptype2/bit4 rom_mux2 0
data_1 2 17558 19732
/ 0
selector 2 17398 19556
/ 0
output 2 17638 19596
/ 0
vss 2 17398 19771
/ 0
vdd 2 17398 19277
/ 0
data_2 3 17478 19732
_I0/chip/read_only_memory/result/bit3 rom_mux2 0
data_1 2 23718 18822
/ 0
selector 2 23558 18998
/ 0
output 2 23798 18958
/ 0
vss 2 23558 18783
/ 0
vdd 2 23558 19277
/ 0
data_2 3 23638 18822
_I0/chip/read_only_memory/ptype2/bit3 rom_mux2 0
data_1 2 17558 18822
/ 0
selector 2 17398 18998
/ 0
output 2 17638 18958
/ 0
vss 2 17398 18783
/ 0
vdd 2 17398 19277
/ 0
data_2 3 17478 18822
_I0/chip/read_only_memory/result/bit2 rom_mux2 0
data_1 2 23998 19732
/ 0
selector 2 23838 19556
/ 0
output 2 24078 19596
/ 0
vss 2 23838 19771
/ 0
vdd 2 23838 19277
/ 0
data_2 3 23918 19732
_I0/chip/read_only_memory/ptype2/bit2 rom_mux2 0
data_1 2 17838 19732
/ 0
selector 2 17678 19556
/ 0
output 2 17918 19596
/ 0
vss 2 17678 19771
/ 0
vdd 2 17678 19277
/ 0
data_2 3 17758 19732
_I0/chip/read_only_memory/result/bit1 rom_mux2 0
data_1 2 23998 18822
/ 0
selector 2 23838 18998
/ 0
output 2 24078 18958
/ 0
vss 2 23838 18783
/ 0
vdd 2 23838 19277
/ 0
data_2 3 23918 18822
_I0/chip/read_only_memory/ptype2/bit1 rom_mux2 0
data_1 2 17838 18822
/ 0
selector 2 17678 18998
/ 0
output 2 17918 18958
/ 0
vss 2 17678 18783
/ 0
vdd 2 17678 19277
/ 0
data_2 3 17758 18822
_I0/chip/read_only_memory/result rom_mux24 0
selector 2 23558 18998
/ 0
output_3_0_0 2 24078 18958
/ 0
vss 2 23838 18783
/ 0
vdd 2 23838 19277
/ 0
output_3_0_1 2 24078 19484
/ 0
output_3_0_2 2 23558 19102
/ 0
output_3_0_3 2 23558 19452
/ 0
data_1_3_0_0 3 23998 18822
/ 0
data_2_3_0_0 3 23918 18822
/ 0
data_1_3_0_1 3 23998 19732
/ 0
data_2_3_0_1 3 23918 19732
/ 0
data_1_3_0_2 3 23718 18822
/ 0
data_2_3_0_2 3 23638 18822
/ 0
data_1_3_0_3 3 23718 19732
/ 0
data_2_3_0_3 3 23638 19732
_I0/chip/read_only_memory/ptype2 rom_mux24 0
selector 2 17398 18998
/ 0
output_3_0_0 2 17918 18958
/ 0
vss 2 17678 18783
/ 0
vdd 2 17678 19277
/ 0
output_3_0_1 2 17918 19484
/ 0
output_3_0_2 2 17398 19102
/ 0
output_3_0_3 2 17398 19452
/ 0
data_1_3_0_0 3 17838 18822
/ 0
data_2_3_0_0 3 17758 18822
/ 0
data_1_3_0_1 3 17838 19732
/ 0
data_2_3_0_1 3 17758 19732
/ 0
data_1_3_0_2 3 17558 18822
/ 0
data_2_3_0_2 3 17478 18822
/ 0
data_1_3_0_3 3 17558 19732
/ 0
data_2_3_0_3 3 17478 19732
_I0/chip/read_only_memory rom 0
data_3_0_0 2 24078 18958
/ 0
data_3_0_1 2 24078 19484
/ 0
data_3_0_2 2 24078 19102
/ 0
data_3_0_3 2 24078 19452
/ 0
addr_6_0_6 2 24078 19388
/ 0
addr_6_0_5 2 21478 19732
/ 0
addr_6_0_3 2 17398 16034
/ 0
addr_6_0_2 2 17398 18998
/ 0
addr_6_0_1 2 17398 12082
/ 0
addr_6_0_4 3 19238 19732
/ 0
addr_6_0_0 3 17798 11906
/ 0
vdd 3 18278 11906
/ 0
vss 3 17478 11906
/ 1
3 X_Logic0_port ~ 3 20404 14798 0 0 ~
/ 1
3 X_Logic1_port ~ 2 20764 14343 0 0 ~
/ 1
3 type2northsouth_3_port ~ 3 17564 19738 0 0 ~
/ 1
3 type2northsouth_0_port ~ 3 17844 18828 0 0 ~
/ 1
3 type2eastwest_3_port ~ 3 17484 19738 0 0 ~
/ 1
3 type2northsouth_1_port ~ 3 17844 19738 0 0 ~
/ 1
3 type2northsouth_2_port ~ 3 17564 18828 0 0 ~
/ 1
3 type2eastwest_0_port ~ 3 17764 18828 0 0 ~
/ 1
3 sub_data_1_3_port ~ 3 23724 19738 0 0 ~
/ 1
3 type2eastwest_1_port ~ 3 17764 19738 0 0 ~
/ 1
3 type2eastwest_2_port ~ 3 17484 18828 0 0 ~
/ 1
3 type7_0_port ~ 3 22404 18828 0 0 ~
/ 1
3 type7_1_port ~ 3 21764 19738 0 0 ~
/ 1
3 type7_2_port ~ 3 22404 19738 0 0 ~
/ 1
3 type7_3_port ~ 3 21764 18828 0 0 ~
/ 1
3 type6north_0_port ~ 3 22364 15864 0 0 ~
/ 1
3 type6north_1_port ~ 3 21724 16774 0 0 ~
/ 1
3 type6north_2_port ~ 3 22364 16774 0 0 ~
/ 1
3 type6north_3_port ~ 3 21724 15864 0 0 ~
/ 1
3 type5north_0_port ~ 3 21004 15864 0 0 ~
/ 1
3 type5north_1_port ~ 3 20364 16774 0 0 ~
/ 1
3 type5north_2_port ~ 3 21004 16774 0 0 ~
/ 1
3 type5north_3_port ~ 3 20364 15864 0 0 ~
/ 1
3 type4north_0_port ~ 3 19644 15864 0 0 ~
/ 1
3 type4north_1_port ~ 3 19004 16774 0 0 ~
/ 1
3 type4north_2_port ~ 3 19644 16774 0 0 ~
/ 1
3 type4north_3_port ~ 3 19004 15864 0 0 ~
/ 1
3 type3north_0_port ~ 3 18284 15864 0 0 ~
/ 1
3 type3north_1_port ~ 3 17644 16774 0 0 ~
/ 1
3 type3north_2_port ~ 3 18284 16774 0 0 ~
/ 1
3 type7south_1_port ~ 3 23124 16774 0 0 ~
/ 1
3 sub_data_1_2_port ~ 3 23724 18828 0 0 ~
/ 1
3 sub_data_1_1_port ~ 3 19404 19738 0 0 ~
/ 1
3 type3_0_port ~ 3 18604 15864 0 0 ~
/ 1
3 type3_1_port ~ 3 17964 16774 0 0 ~
/ 1
3 type3_2_port ~ 3 18604 16774 0 0 ~
/ 1
3 type3_3_port ~ 3 17964 15864 0 0 ~
/ 1
3 type5_0_port ~ 3 22364 18828 0 0 ~
/ 1
3 type5_1_port ~ 3 21724 19738 0 0 ~
/ 1
3 type5_2_port ~ 3 22364 19738 0 0 ~
/ 1
3 type5_3_port ~ 3 21724 18828 0 0 ~
/ 1
3 sub_data_1_0_port ~ 3 20044 18828 0 0 ~
/ 1
3 type6_0_port ~ 3 22244 18828 0 0 ~
/ 1
3 type6_1_port ~ 3 21604 19738 0 0 ~
/ 1
3 type6_2_port ~ 3 22244 19738 0 0 ~
/ 1
3 type6_3_port ~ 3 21604 18828 0 0 ~
/ 1
3 type6east_0_port ~ 3 22244 15864 0 0 ~
/ 1
3 type6east_1_port ~ 3 21604 16774 0 0 ~
/ 1
3 type6east_2_port ~ 3 22244 16774 0 0 ~
/ 1
3 type6east_3_port ~ 3 21604 15864 0 0 ~
/ 1
3 type4east_0_port ~ 3 19524 15864 0 0 ~
/ 1
3 type4east_1_port ~ 3 18884 16774 0 0 ~
/ 1
3 type4east_2_port ~ 3 19524 16774 0 0 ~
/ 1
3 type4east_3_port ~ 3 18884 15864 0 0 ~
/ 1
3 type4_0_port ~ 3 19564 18828 0 0 ~
/ 1
3 type4_1_port ~ 3 18924 19738 0 0 ~
/ 1
3 type4_2_port ~ 3 19564 19738 0 0 ~
/ 1
3 type4_3_port ~ 3 18924 18828 0 0 ~
/ 1
3 type7north_0_port ~ 3 23724 15864 0 0 ~
/ 1
3 type7north_1_port ~ 3 23084 16774 0 0 ~
/ 1
3 type7north_2_port ~ 3 23724 16774 0 0 ~
/ 1
3 type7north_3_port ~ 3 23084 15864 0 0 ~
/ 1
3 type5south_1_port ~ 3 20404 16774 0 0 ~
/ 1
3 type5south_2_port ~ 3 21044 16774 0 0 ~
/ 1
3 type3south_1_port ~ 3 17684 16774 0 0 ~
/ 1
3 type3south_2_port ~ 3 18324 16774 0 0 ~
/ 1
3 type1_0_port ~ 3 19724 18828 0 0 ~
/ 1
3 type1_1_port ~ 3 19084 19738 0 0 ~
/ 1
3 type1_2_port ~ 3 19724 19738 0 0 ~
/ 1
3 type1_3_port ~ 3 19084 18828 0 0 ~
/ 1
3 type2_2_port ~ 2 17404 19108 0 0 ~
/ 1
3 type5west_0_port ~ 3 20844 15864 0 0 ~
/ 1
3 type5west_1_port ~ 3 20204 16774 0 0 ~
/ 1
3 type5west_2_port ~ 3 20844 16774 0 0 ~
/ 1
3 type5west_3_port ~ 3 20204 15864 0 0 ~
/ 1
3 type3west_0_port ~ 3 18124 15864 0 0 ~
/ 1
3 type3west_1_port ~ 3 17484 16774 0 0 ~
/ 1
3 type3west_2_port ~ 3 18124 16774 0 0 ~
/ 1
3 type3west_3_port ~ 3 17484 15864 0 0 ~
/ 1
3 type7east_0_port ~ 3 23604 15864 0 0 ~
/ 1
3 type7east_1_port ~ 3 22964 16774 0 0 ~
/ 1
3 type7east_2_port ~ 3 23604 16774 0 0 ~
/ 1
3 type7east_3_port ~ 3 22964 15864 0 0 ~
/ 1
3 sub_data_2_3_port ~ 3 23644 19738 0 0 ~
/ 1
3 type6south_0_port ~ 3 22404 15864 0 0 ~
/ 1
3 type6south_1_port ~ 3 21764 16774 0 0 ~
/ 1
3 type6south_2_port ~ 3 22404 16774 0 0 ~
/ 1
3 type4south_0_port ~ 3 19684 15864 0 0 ~
/ 1
3 type4south_1_port ~ 3 19044 16774 0 0 ~
/ 1
3 type4south_2_port ~ 3 19684 16774 0 0 ~
/ 1
3 type2_3_port ~ 2 17404 19458 0 0 ~
/ 1
3 sub_data_2_2_port ~ 3 23644 18828 0 0 ~
/ 1
3 sub_data_2_1_port ~ 3 22044 19738 0 0 ~
/ 1
3 type2_0_port ~ 3 19604 18828 0 0 ~
/ 1
3 type7west_0_port ~ 3 23564 15864 0 0 ~
/ 1
3 type7west_1_port ~ 3 22924 16774 0 0 ~
/ 1
3 type7west_2_port ~ 3 23564 16774 0 0 ~
/ 1
3 type7west_3_port ~ 3 22924 15864 0 0 ~
/ 1
3 type6west_0_port ~ 3 22204 15864 0 0 ~
/ 1
3 type6west_1_port ~ 3 21564 16774 0 0 ~
/ 1
3 type6west_2_port ~ 3 22204 16774 0 0 ~
/ 1
3 type6west_3_port ~ 3 21564 15864 0 0 ~
/ 1
3 type4west_0_port ~ 3 19484 15864 0 0 ~
/ 1
3 type4west_1_port ~ 3 18844 16774 0 0 ~
/ 1
3 type4west_2_port ~ 3 19484 16774 0 0 ~
/ 1
3 type4west_3_port ~ 3 18844 15864 0 0 ~
/ 1
3 type5east_0_port ~ 3 20884 15864 0 0 ~
/ 1
3 type5east_1_port ~ 3 20244 16774 0 0 ~
/ 1
3 type5east_2_port ~ 3 20884 16774 0 0 ~
/ 1
3 type5east_3_port ~ 3 20244 15864 0 0 ~
/ 1
3 type3east_0_port ~ 3 18164 15864 0 0 ~
/ 1
3 type3east_1_port ~ 3 17524 16774 0 0 ~
/ 1
3 type3east_2_port ~ 3 18164 16774 0 0 ~
/ 1
3 type3east_3_port ~ 3 17524 15864 0 0 ~
/ 1
3 type2_1_port ~ 2 17924 19490 0 0 ~
/ 1
3 sub_data_2_0_port ~ 3 22684 18828 0 0 ~
/ 1
3 type3north_3_port ~ 3 17644 15864 0 0 ~
/ 1
3 type7south_0_port ~ 3 23764 15864 0 0 ~
/ 1
3 type7south_2_port ~ 3 23764 16774 0 0 ~
/ 1
3 type7south_3_port ~ 3 23124 15864 0 0 ~
/ 1
3 type5south_0_port ~ 3 21044 15864 0 0 ~
/ 1
3 type3south_0_port ~ 3 18324 15864 0 0 ~
/ 1
3 type5south_3_port ~ 3 20404 15864 0 0 ~
/ 1
3 type3south_3_port ~ 3 17684 15864 0 0 ~
/ 1
3 type6south_3_port ~ 3 21764 15864 0 0 ~
/ 1
3 type4south_3_port ~ 3 19044 15864 0 0 ~
_I0/chip/video_ram_fix ram_fix 0
vdd 2 18198 9476
/ 0
vss 2 18438 9891
/ 0
clear_shift_start 2 18198 9572
/ 0
check_start 2 18278 9852
/ 0
draw_score_draw 2 18718 9748
/ 0
draw_erase_start 2 18718 9572
/ 0
we 3 18558 9852
/ 1
3 n1 ~ 2 18204 9442 0 0 ~
/ 1
3 n4 ~ 2 18324 9650 0 0 ~
/ 1
3 n5 ~ 2 18204 9650 0 0 ~
/ 1
3 n6 ~ 2 18364 9682 0 0 ~
_I0/chip/keep_score/L1 score 0
output_7_0_7 2 16478 10592
/ 0
output_7_0_6 2 16478 10768
/ 0
output_7_0_5 2 16478 10066
/ 0
output_7_0_2 2 13518 10632
/ 0
output_7_0_0 2 16478 11580
/ 0
clk 2 13518 10990
/ 0
vss 2 15678 11867
/ 0
vdd 2 15678 11373
/ 0
output_7_0_4 3 14358 11828
/ 0
output_7_0_3 3 14398 11828
/ 0
output_7_0_1 3 13918 11828
/ 0
rst 3 15158 9930
/ 0
increase 3 14478 11828
/ 1
3 n26 ~ 2 15644 11100 0 0 ~
/ 1
3 next_score_0_port ~ 2 15524 11698 0 0 ~
/ 1
3 n19 ~ 2 14964 10670 0 0 ~
/ 1
3 n22 ~ 2 14444 11626 0 0 ~
/ 1
3 n29 ~ 2 13804 11626 0 0 ~
/ 1
3 n20 ~ 2 15044 10670 0 0 ~
/ 1
3 next_score_1_port ~ 2 13524 11132 0 0 ~
/ 1
3 next_score_2_port ~ 2 13524 10144 0 0 ~
/ 1
3 next_score_4_port ~ 2 14364 11132 0 0 ~
/ 1
3 n30 ~ 2 13844 11658 0 0 ~
/ 1
3 n18 ~ 2 15084 10638 0 0 ~
/ 1
3 n28 ~ 2 13684 10670 0 0 ~
/ 1
3 next_score_3_port ~ 2 14084 10710 0 0 ~
/ 1
3 n25 ~ 2 14684 11658 0 0 ~
/ 1
3 next_score_6_port ~ 2 14724 10710 0 0 ~
/ 1
3 n21 ~ 2 14924 10670 0 0 ~
/ 1
3 next_score_7_port ~ 2 15044 11698 0 0 ~
/ 1
3 next_score_5_port ~ 2 14444 10710 0 0 ~
/ 1
3 n24 ~ 2 15324 11060 0 0 ~
/ 1
3 n27 ~ 2 14524 10144 0 0 ~
/ 1
3 n23 ~ 2 14604 11658 0 0 ~
_I0/chip/keep_score/L2 log 0
log_in_7_0_7 2 14798 11906
/ 0
log_out_7_0_7 2 14798 12082
/ 0
log_out_7_0_5 2 14358 12186
/ 0
log_out_7_0_3 2 15718 11978
/ 0
log_out_7_0_2 2 15718 12042
/ 0
vss 2 15118 11867
/ 0
vdd 2 15118 12361
/ 0
log_in_7_0_1 2 15478 11906
/ 0
log_in_7_0_2 2 15718 12010
/ 0
log_in_7_0_4 2 14358 12082
/ 0
log_out_7_0_6 3 15078 12322
/ 0
log_out_7_0_4 3 14678 12322
/ 0
log_out_7_0_1 3 15198 12322
/ 0
log_out_7_0_0 3 15398 11906
/ 0
log_in_7_0_0 3 15158 11906
/ 0
log_in_7_0_3 3 14598 12322
/ 0
log_in_7_0_5 3 14998 12322
/ 0
log_in_7_0_6 3 14758 11906
/ 1
3 n17 ~ 2 15644 12120 0 0 ~
/ 1
3 n18 ~ 2 14524 12088 0 0 ~
/ 1
3 n19 ~ 2 14924 12088 0 0 ~
/ 1
3 n15 ~ 2 15244 12120 0 0 ~
/ 1
3 n13 ~ 2 14884 12088 0 0 ~
/ 1
3 n14 ~ 2 14484 12088 0 0 ~
/ 1
3 n16 ~ 2 15284 12088 0 0 ~
_I0/chip/keep_score log_score 0
output_7_0_7 2 14798 12322
/ 0
vdd 2 15678 11373
/ 0
vss 2 15678 11867
/ 0
increase 2 16478 11516
/ 0
clk 2 13518 10990
/ 0
output_7_0_0 3 15438 12322
/ 0
output_7_0_1 3 15198 12322
/ 0
output_7_0_2 3 15518 12322
/ 0
output_7_0_3 3 14558 12322
/ 0
output_7_0_4 3 14678 12322
/ 0
output_7_0_5 3 14638 12322
/ 0
output_7_0_6 3 15078 12322
/ 0
rst 3 15158 9930
/ 1
3 score_to_log_4_port ~ 3 14364 11834 0 0 ~
/ 1
3 score_to_log_3_port ~ 3 14404 11834 0 0 ~
/ 1
3 score_to_log_1_port ~ 3 13924 11834 0 0 ~
/ 1
3 score_to_log_0_port ~ 3 15164 11912 0 0 ~
/ 1
3 score_to_log_6_port ~ 3 14764 11912 0 0 ~
/ 1
3 score_to_log_7_port ~ 2 16484 10598 0 0 ~
/ 1
3 score_to_log_2_port ~ 2 13524 10638 0 0 ~
/ 1
3 score_to_log_5_port ~ 3 15004 12328 0 0 ~
_I0/chip/switch_debounce/count_reg_6_inst dfa11 0
R 2 358 5238
/ 0
D 2 558 4990
/ 0
CK 2 398 5094
/ 0
Q 2 1078 5198
/ 0
vdd 2 358 5445
/ 0
vss 2 358 4951
_I0/chip/switch_debounce/count_reg_5_inst dfa11 0
R 2 2958 5238
/ 0
D 2 3158 4990
/ 0
CK 2 2998 5094
/ 0
Q 2 3678 5198
/ 0
vdd 2 2958 5445
/ 0
vss 2 2958 4951
_I0/chip/switch_debounce/count_reg_0_inst dfa11 0
R 2 2958 6226
/ 0
D 2 3158 5978
/ 0
CK 2 2998 6082
/ 0
Q 2 3678 6186
/ 0
vdd 2 2958 6433
/ 0
vss 2 2958 5939
_I0/chip/switch_debounce/count_reg_3_inst dfa11 0
R 2 3838 6640
/ 0
D 2 4038 6888
/ 0
CK 2 3878 6784
/ 0
Q 2 4558 6680
/ 0
vdd 2 3838 6433
/ 0
vss 2 3838 6927
_I0/chip/switch_debounce/count_reg_4_inst dfa11 0
R 2 3838 7214
/ 0
D 2 4038 6966
/ 0
CK 2 3878 7070
/ 0
Q 2 4558 7174
/ 0
vdd 2 3838 7421
/ 0
vss 2 3838 6927
_I0/chip/switch_debounce/count_reg_1_inst dfa11 0
R 2 3838 7628
/ 0
D 2 4038 7876
/ 0
CK 2 3878 7772
/ 0
Q 2 4558 7668
/ 0
vdd 2 3838 7421
/ 0
vss 2 3838 7915
_I0/chip/switch_debounce/count_reg_2_inst dfa11 0
R 2 3838 6226
/ 0
D 2 4038 5978
/ 0
CK 2 3878 6082
/ 0
Q 2 4558 6186
/ 0
vdd 2 3838 6433
/ 0
vss 2 3838 5939
_I0/chip/video_ram/do1_reg dfa11 0
R 2 35798 10178
/ 0
D 2 35998 9930
/ 0
CK 2 35838 10034
/ 0
Q 2 36518 10138
/ 0
vdd 2 35798 10385
/ 0
vss 2 35798 9891
_I0/chip/video_ram/do2_reg dfa11 0
R 2 26118 10178
/ 0
D 2 26318 9930
/ 0
CK 2 26158 10034
/ 0
Q 2 26838 10138
/ 0
vdd 2 26118 10385
/ 0
vss 2 26118 9891
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 34118 19484
/ 0
D 2 34318 19732
/ 0
CK 2 34158 19628
/ 0
Q 2 34838 19524
/ 0
vdd 2 34118 19277
/ 0
vss 2 34118 19771
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 33358 19484
/ 0
D 2 33558 19732
/ 0
CK 2 33398 19628
/ 0
Q 2 34078 19524
/ 0
vdd 2 33358 19277
/ 0
vss 2 33358 19771
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 31998 18082
/ 0
D 2 32198 17834
/ 0
CK 2 32038 17938
/ 0
Q 2 32718 18042
/ 0
vdd 2 31998 18289
/ 0
vss 2 31998 17795
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 30638 18496
/ 0
D 2 30838 18744
/ 0
CK 2 30678 18640
/ 0
Q 2 31358 18536
/ 0
vdd 2 30638 18289
/ 0
vss 2 30638 18783
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 30638 18082
/ 0
D 2 30838 17834
/ 0
CK 2 30678 17938
/ 0
Q 2 31358 18042
/ 0
vdd 2 30638 18289
/ 0
vss 2 30638 17795
_I0/chip/vga_controller/field_translation/counter_state_reg_1_inst dfa11 0
R 2 33998 14544
/ 0
D 2 34198 14792
/ 0
CK 2 34038 14688
/ 0
Q 2 34718 14584
/ 0
vdd 2 33998 14337
/ 0
vss 2 33998 14831
_I0/chip/vga_controller/field_translation/counter_state_reg_2_inst dfa11 0
R 2 33238 14544
/ 0
D 2 33438 14792
/ 0
CK 2 33278 14688
/ 0
Q 2 33958 14584
/ 0
vdd 2 33238 14337
/ 0
vss 2 33238 14831
_I0/chip/vga_controller/field_translation/counter_state_reg_0_inst dfa11 0
R 2 32478 14544
/ 0
D 2 32678 14792
/ 0
CK 2 32518 14688
/ 0
Q 2 33198 14584
/ 0
vdd 2 32478 14337
/ 0
vss 2 32478 14831
_I0/chip/vga_controller/score_translation/counter_state_reg_0_inst dfa11 0
R 2 24398 13142
/ 0
D 2 24598 12894
/ 0
CK 2 24438 12998
/ 0
Q 2 25118 13102
/ 0
vdd 2 24398 13349
/ 0
vss 2 24398 12855
_I0/chip/vga_controller/score_translation/counter_state_reg_4_inst dfa11 0
R 2 24398 13556
/ 0
D 2 24598 13804
/ 0
CK 2 24438 13700
/ 0
Q 2 25118 13596
/ 0
vdd 2 24398 13349
/ 0
vss 2 24398 13843
_I0/chip/vga_controller/score_translation/counter_state_reg_2_inst dfa11 0
R 2 25158 13556
/ 0
D 2 25358 13804
/ 0
CK 2 25198 13700
/ 0
Q 2 25878 13596
/ 0
vdd 2 25158 13349
/ 0
vss 2 25158 13843
_I0/chip/vga_controller/score_translation/counter_state_reg_3_inst dfa11 0
R 2 26358 12154
/ 0
D 2 26558 11906
/ 0
CK 2 26398 12010
/ 0
Q 2 27078 12114
/ 0
vdd 2 26358 12361
/ 0
vss 2 26358 11867
_I0/chip/vga_controller/score_translation/counter_state_reg_1_inst dfa11 0
R 2 25158 13142
/ 0
D 2 25358 12894
/ 0
CK 2 25198 12998
/ 0
Q 2 25878 13102
/ 0
vdd 2 25158 13349
/ 0
vss 2 25158 12855
_I0/chip/vga_controller/read_and_output/v_sync_out_reg dfa11 0
R 2 35998 12154
/ 0
D 2 36198 11906
/ 0
CK 2 36038 12010
/ 0
Q 2 36718 12114
/ 0
vdd 2 35998 12361
/ 0
vss 2 35998 11867
_I0/chip/vga_controller/read_and_output/v_sync_buf_reg dfa11 0
R 2 36758 12154
/ 0
D 2 36958 11906
/ 0
CK 2 36798 12010
/ 0
Q 2 37478 12114
/ 0
vdd 2 36758 12361
/ 0
vss 2 36758 11867
_I0/chip/vga_controller/read_and_output/green_out_reg dfa11 0
R 2 35998 12568
/ 0
D 2 36198 12816
/ 0
CK 2 36038 12712
/ 0
Q 2 36718 12608
/ 0
vdd 2 35998 12361
/ 0
vss 2 35998 12855
_I0/chip/vga_controller/read_and_output/blue_out_reg dfa11 0
R 2 35238 12154
/ 0
D 2 35438 11906
/ 0
CK 2 35278 12010
/ 0
Q 2 35958 12114
/ 0
vdd 2 35238 12361
/ 0
vss 2 35238 11867
_I0/chip/vga_controller/read_and_output/h_sync_buf_reg dfa11 0
R 2 36758 12568
/ 0
D 2 36958 12816
/ 0
CK 2 36798 12712
/ 0
Q 2 37478 12608
/ 0
vdd 2 36758 12361
/ 0
vss 2 36758 12855
_I0/chip/vga_controller/read_and_output/h_sync_out_reg dfa11 0
R 2 37518 12568
/ 0
D 2 37718 12816
/ 0
CK 2 37558 12712
/ 0
Q 2 38238 12608
/ 0
vdd 2 37518 12361
/ 0
vss 2 37518 12855
_I0/chip/vga_controller/read_and_output/red_out_reg dfa11 0
R 2 35238 12568
/ 0
D 2 35438 12816
/ 0
CK 2 35278 12712
/ 0
Q 2 35958 12608
/ 0
vdd 2 35238 12361
/ 0
vss 2 35238 12855
_I0/chip/vga_controller/read_and_output/in_np_buf_reg dfa11 0
R 2 37518 12154
/ 0
D 2 37718 11906
/ 0
CK 2 37558 12010
/ 0
Q 2 38238 12114
/ 0
vdd 2 37518 12361
/ 0
vss 2 37518 11867
_I0/chip/vga_controller/read_and_output/in_score_buf_reg dfa11 0
R 2 34478 12568
/ 0
D 2 34678 12816
/ 0
CK 2 34518 12712
/ 0
Q 2 35198 12608
/ 0
vdd 2 34478 12361
/ 0
vss 2 34478 12855
_I0/chip/vga_controller/read_and_output/in_field_buf_reg dfa11 0
R 2 34478 12154
/ 0
D 2 34678 11906
/ 0
CK 2 34518 12010
/ 0
Q 2 35198 12114
/ 0
vdd 2 34478 12361
/ 0
vss 2 34478 11867
_I0/chip/vga_controller/triggers/new_line_state_reg dfa11 0
R 2 28398 12154
/ 0
D 2 28598 11906
/ 0
CK 2 28438 12010
/ 0
Q 2 29118 12114
/ 0
vdd 2 28398 12361
/ 0
vss 2 28398 11867
_I0/chip/vga_controller/triggers/new_frame_state_reg dfa11 0
R 2 29158 12154
/ 0
D 2 29358 11906
/ 0
CK 2 29198 12010
/ 0
Q 2 29878 12114
/ 0
vdd 2 29158 12361
/ 0
vss 2 29158 11867
_I0/chip/vga_controller/triggers/end_frame_state_reg dfa11 0
R 2 28998 12568
/ 0
D 2 29198 12816
/ 0
CK 2 29038 12712
/ 0
Q 2 29718 12608
/ 0
vdd 2 28998 12361
/ 0
vss 2 28998 12855
_I0/chip/vga_controller/np_check/end_np_line_state_reg dfa11 0
R 2 29998 14544
/ 0
D 2 30198 14792
/ 0
CK 2 30038 14688
/ 0
Q 2 30718 14584
/ 0
vdd 2 29998 14337
/ 0
vss 2 29998 14831
_I0/chip/vga_controller/np_check/in_np_state_reg dfa11 0
R 2 29998 14130
/ 0
D 2 30198 13882
/ 0
CK 2 30038 13986
/ 0
Q 2 30718 14090
/ 0
vdd 2 29998 14337
/ 0
vss 2 29998 13843
_I0/chip/vga_controller/score_check/in_score_state_reg dfa11 0
R 2 24358 15532
/ 0
D 2 24558 15780
/ 0
CK 2 24398 15676
/ 0
Q 2 25078 15572
/ 0
vdd 2 24358 15325
/ 0
vss 2 24358 15819
_I0/chip/vga_controller/score_check/end_score_line_state_reg dfa11 0
R 2 24358 15118
/ 0
D 2 24558 14870
/ 0
CK 2 24398 14974
/ 0
Q 2 25078 15078
/ 0
vdd 2 24358 15325
/ 0
vss 2 24358 14831
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 36678 18496
/ 0
D 2 36878 18744
/ 0
CK 2 36718 18640
/ 0
Q 2 37398 18536
/ 0
vdd 2 36678 18289
/ 0
vss 2 36678 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 36478 19484
/ 0
D 2 36678 19732
/ 0
CK 2 36518 19628
/ 0
Q 2 37198 19524
/ 0
vdd 2 36478 19277
/ 0
vss 2 36478 19771
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 35918 18496
/ 0
D 2 36118 18744
/ 0
CK 2 35958 18640
/ 0
Q 2 36638 18536
/ 0
vdd 2 35918 18289
/ 0
vss 2 35918 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 35158 18496
/ 0
D 2 35358 18744
/ 0
CK 2 35198 18640
/ 0
Q 2 35878 18536
/ 0
vdd 2 35158 18289
/ 0
vss 2 35158 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 36478 19070
/ 0
D 2 36678 18822
/ 0
CK 2 36518 18926
/ 0
Q 2 37198 19030
/ 0
vdd 2 36478 19277
/ 0
vss 2 36478 18783
_I0/chip/vga_controller/np_translation/counter_state_reg_0_inst dfa11 0
R 2 35278 14544
/ 0
D 2 35478 14792
/ 0
CK 2 35318 14688
/ 0
Q 2 35998 14584
/ 0
vdd 2 35278 14337
/ 0
vss 2 35278 14831
_I0/chip/vga_controller/np_translation/counter_state_reg_1_inst dfa11 0
R 2 35278 14130
/ 0
D 2 35478 13882
/ 0
CK 2 35318 13986
/ 0
Q 2 35998 14090
/ 0
vdd 2 35278 14337
/ 0
vss 2 35278 13843
_I0/chip/vga_controller/np_translation/counter_state_reg_2_inst dfa11 0
R 2 36038 14130
/ 0
D 2 36238 13882
/ 0
CK 2 36078 13986
/ 0
Q 2 36758 14090
/ 0
vdd 2 36038 14337
/ 0
vss 2 36038 13843
_I0/chip/switch_debounce debounce 0
clk 2 358 5094
/ 0
vss 2 2958 5939
/ 0
vdd 2 2958 6433
/ 0
rst 2 358 6322
/ 0
random_seed 2 358 7070
/ 0
output_5_0_5 3 2878 7876
/ 0
output_5_0_4 3 2878 4990
/ 0
output_5_0_3 3 1998 4990
/ 0
output_5_0_2 3 2918 4990
/ 0
output_5_0_1 3 2038 4990
/ 0
output_5_0_0 3 2958 4990
/ 0
inv_inputs_5_0_5 3 1718 7876
/ 0
inv_inputs_5_0_4 3 2038 7876
/ 0
inv_inputs_5_0_3 3 1758 7876
/ 0
inv_inputs_5_0_2 3 1678 7876
/ 0
inv_inputs_5_0_1 3 1518 7876
/ 0
inv_inputs_5_0_0 3 2278 7876
/ 1
3 n54 ~ 2 444 5698 0 0 ~
/ 1
3 n45 ~ 2 484 7706 0 0 ~
/ 1
3 n34 ~ 2 3684 7746 0 0 ~
/ 1
3 n56 ~ 2 3404 5698 0 0 ~
/ 1
3 n49 ~ 2 444 6686 0 0 ~
/ 1
3 n42 ~ 2 884 7674 0 0 ~
/ 1
3 n52 ~ 2 1844 7674 0 0 ~
/ 1
3 n58 ~ 2 3524 5730 0 0 ~
/ 1
3 new_out_5_port ~ 2 2204 7180 0 0 ~
/ 1
3 n53 ~ 2 1804 6686 0 0 ~
/ 1
3 n57 ~ 2 3444 5730 0 0 ~
/ 1
3 n60 ~ 2 4044 5730 0 0 ~
/ 1
3 n36 ~ 2 3404 6758 0 0 ~
/ 1
3 n64 ~ 2 3364 7674 0 0 ~
/ 1
3 n39 ~ 2 524 5730 0 0 ~
/ 1
3 n63 ~ 2 3444 7674 0 0 ~
/ 1
3 n59 ~ 2 3804 5172 0 0 ~
/ 1
3 n38 ~ 2 3084 5770 0 0 ~
/ 1
3 count_5_port ~ 2 3644 5730 0 0 ~
/ 1
3 n65 ~ 2 3804 5698 0 0 ~
/ 1
3 new_state_0_port ~ 2 524 7180 0 0 ~
/ 1
3 new_state_1_port ~ 2 924 7180 0 0 ~
/ 1
3 n51 ~ 2 2804 7180 0 0 ~
/ 1
3 n35 ~ 2 3684 7108 0 0 ~
/ 1
3 n43 ~ 2 884 7180 0 0 ~
/ 1
3 count_0_port ~ 2 2964 6718 0 0 ~
/ 1
3 state_0_port ~ 2 1204 6686 0 0 ~
/ 1
3 new_out_4_port ~ 2 2204 7674 0 0 ~
/ 1
3 count_1_port ~ 2 3404 7148 0 0 ~
/ 1
3 n44 ~ 2 804 7674 0 0 ~
/ 1
3 n37 ~ 2 3924 5132 0 0 ~
/ 1
3 new_out_2_port ~ 2 2044 7674 0 0 ~
/ 1
3 count_3_port ~ 2 3684 6718 0 0 ~
/ 1
3 count_2_port ~ 2 3564 7148 0 0 ~
/ 1
3 new_out_3_port ~ 2 1364 7180 0 0 ~
/ 1
3 n47 ~ 2 1324 7706 0 0 ~
/ 1
3 n40 ~ 2 3044 6718 0 0 ~
/ 1
3 new_out_1_port ~ 2 1604 7674 0 0 ~
/ 1
3 new_out_0_port ~ 2 2444 7180 0 0 ~
/ 1
3 count_4_port ~ 2 4084 5172 0 0 ~
/ 1
3 n62 ~ 2 3284 7180 0 0 ~
/ 1
3 n61 ~ 2 3444 6718 0 0 ~
/ 1
3 n46 ~ 2 1564 7706 0 0 ~
/ 1
3 n50 ~ 2 2924 7180 0 0 ~
/ 1
3 n55 ~ 2 3484 5698 0 0 ~
/ 1
3 state_1_port ~ 2 1484 6718 0 0 ~
/ 1
3 n48 ~ 2 3004 6718 0 0 ~
/ 1
3 count_6_port ~ 2 1084 5204 0 0 ~
/ 1
3 N15 ~ 2 2964 6232 0 0 ~
_I0/chip/clear_shift/defset cs_defset2 0
vdd 2 6478 1572
/ 0
en 2 6478 1844
/ 0
out1 2 6838 1812
/ 0
vss 2 6678 1987
/ 0
out2 2 6478 1668
/ 1
3 n1 ~ 2 6604 1746 0 0 ~
_I0/chip/clear_shift/counter_7_bit cs_7bc 0
value_6_0_6 2 9678 1110
/ 0
value_6_0_5 2 9678 186
/ 0
value_6_0_4 2 7198 1740
/ 0
value_6_0_2 2 9678 712
/ 0
rst 2 7198 394
/ 0
vss 2 7198 11
/ 0
vdd 2 7198 505
/ 0
value_6_0_3 3 7838 1948
/ 0
value_6_0_1 3 8558 1948
/ 0
value_6_0_0 3 8158 50
/ 0
clk 3 8278 50
/ 0
en 3 8278 1948
/ 1
3 n31 ~ 2 8404 1746 0 0 ~
/ 1
3 n28 ~ 2 7364 1778 0 0 ~
/ 1
3 n27 ~ 2 7884 1778 0 0 ~
/ 1
3 n32 ~ 2 8724 1220 0 0 ~
/ 1
3 n21 ~ 2 8044 264 0 0 ~
/ 1
3 n24 ~ 2 8364 1220 0 0 ~
/ 1
3 n25 ~ 2 8604 1252 0 0 ~
/ 1
3 n33 ~ 2 8804 758 0 0 ~
/ 1
3 n20 ~ 2 8804 1818 0 0 ~
/ 1
3 n18 ~ 2 7204 1252 0 0 ~
/ 1
3 n16 ~ 2 8124 1818 0 0 ~
/ 1
3 n29 ~ 2 9324 1778 0 0 ~
/ 1
3 n23 ~ 2 8524 1252 0 0 ~
/ 1
3 n30 ~ 2 8364 1778 0 0 ~
/ 1
3 n22 ~ 2 8484 830 0 0 ~
/ 1
3 n26 ~ 2 8124 1252 0 0 ~
/ 1
3 n17 ~ 2 9444 1818 0 0 ~
/ 1
3 n19 ~ 2 9124 1818 0 0 ~
_I0/chip/clear_shift/comb cs_compare_comb 0
tri_en 2 9678 2832
/ 0
defset_en 2 9198 2728
/ 0
state_next_3_0_3 2 9678 3118
/ 0
vss 2 9078 2975
/ 0
vdd 2 9078 3469
/ 0
cnt_ram_addr_6_0_1 2 7558 3644
/ 0
cnt_ram_addr_6_0_2 2 7558 3190
/ 0
cnt_ram_addr_6_0_5 2 7878 3924
/ 0
cnt_ram_addr_6_0_3 2 7758 3924
/ 0
state_next_3_0_2 2 9678 3262
/ 0
state_next_3_0_0 2 7558 3294
/ 0
cnt_ram_addr_6_0_0 2 7558 2800
/ 0
start_in 2 7558 2656
/ 0
state_3_0_2 2 9678 2624
/ 0
cnt_en 3 8078 3924
/ 0
shift_start 3 8558 3924
/ 0
score_out 3 9478 2026
/ 0
cnt_ram_addr_6_0_6 3 7838 3924
/ 0
cnt_ram_addr_6_0_4 3 7718 3924
/ 0
row_full 3 8638 3924
/ 0
state_next_3_0_1 3 8518 3924
/ 0
shift_ready 3 8878 3924
/ 0
row_full_next 3 8478 3924
/ 0
ram_data_in 3 8838 3924
/ 0
state_3_0_0 3 8638 2026
/ 0
state_3_0_1 3 8878 2026
/ 0
state_3_0_3 3 8158 3924
/ 0
ready_out 3 9358 3924
/ 1
3 n59 ~ 2 7844 2240 0 0 ~
/ 1
3 n89 ~ 2 8204 2766 0 0 ~
/ 1
3 n80 ~ 2 7844 2766 0 0 ~
/ 1
3 n85 ~ 2 8964 3722 0 0 ~
/ 1
3 n66 ~ 2 9284 2208 0 0 ~
/ 1
3 n77 ~ 2 7684 2240 0 0 ~
/ 1
3 n67 ~ 2 9564 2208 0 0 ~
/ 1
3 n76 ~ 2 8044 2734 0 0 ~
/ 1
3 n56 ~ 2 7724 3196 0 0 ~
/ 1
3 n53 ~ 2 9404 2766 0 0 ~
/ 1
3 n57 ~ 2 7764 3196 0 0 ~
/ 1
3 n61 ~ 2 7644 2240 0 0 ~
/ 1
3 n91 ~ 2 9644 3722 0 0 ~
/ 1
3 n94 ~ 2 8324 3196 0 0 ~
/ 1
3 n69 ~ 2 9004 2240 0 0 ~
/ 1
3 n82 ~ 2 8444 3754 0 0 ~
/ 1
3 n52 ~ 2 9444 3754 0 0 ~
/ 1
3 n74 ~ 2 8964 3196 0 0 ~
/ 1
3 n88 ~ 2 8244 2734 0 0 ~
/ 1
3 n95 ~ 2 9124 2208 0 0 ~
/ 1
3 n71 ~ 2 8044 3722 0 0 ~
/ 1
3 n65 ~ 2 9604 2240 0 0 ~
/ 1
3 n63 ~ 2 9044 3196 0 0 ~
/ 1
3 n75 ~ 2 8084 2240 0 0 ~
/ 1
3 n83 ~ 2 8684 3196 0 0 ~
/ 1
3 n78 ~ 2 7564 2240 0 0 ~
/ 1
3 n55 ~ 2 9364 2766 0 0 ~
/ 1
3 n58 ~ 2 7804 3196 0 0 ~
/ 1
3 n72 ~ 2 8924 3196 0 0 ~
/ 1
3 n51 ~ 2 7844 3228 0 0 ~
/ 1
3 n79 ~ 2 8284 2240 0 0 ~
/ 1
3 n90 ~ 2 8484 2208 0 0 ~
/ 1
3 n92 ~ 2 9324 3754 0 0 ~
/ 1
3 n73 ~ 2 7964 3196 0 0 ~
/ 1
3 n84 ~ 2 9444 3228 0 0 ~
/ 1
3 n86 ~ 2 8884 2734 0 0 ~
/ 1
3 n64 ~ 2 9564 3754 0 0 ~
/ 1
3 n87 ~ 2 9084 2208 0 0 ~
/ 1
3 n93 ~ 2 8844 2208 0 0 ~
/ 1
3 n60 ~ 2 7724 2208 0 0 ~
/ 1
3 n68 ~ 2 9524 2734 0 0 ~
/ 1
3 n70 ~ 2 8444 3196 0 0 ~
/ 1
3 n54 ~ 2 9324 2766 0 0 ~
/ 1
3 n62 ~ 2 8244 3228 0 0 ~
/ 1
3 n81 ~ 2 8204 3196 0 0 ~
_I0/chip/clear_shift/shift/comb cs_shift_comb 0
cnt_set 2 3158 2306
/ 0
cnt_en 2 3158 3294
/ 0
ram_data_out 2 3158 2656
/ 0
vss 2 3758 2975
/ 0
vdd 2 3758 2481
/ 0
state_next_2_0_1 2 3158 2832
/ 0
state_next_2_0_0 2 3158 3676
/ 0
start_in 2 3158 2688
/ 0
cnt_ram_addr_6_0_3 2 4718 3644
/ 0
cnt_ram_addr_6_0_2 2 4678 3924
/ 0
cnt_ram_addr_6_0_1 2 4718 3118
/ 0
cnt_ram_addr_6_0_0 2 4718 3054
/ 0
state_2_0_1 2 3158 3852
/ 0
ram_data_in 2 4718 2832
/ 0
cnt_ram_addr_6_0_4 2 4718 2656
/ 0
ready_out 2 4718 2864
/ 0
tri_en_substr 3 4158 3924
/ 0
ram_we 3 3958 3924
/ 0
tri_en 3 3718 2026
/ 0
state_2_0_0 3 3838 3924
/ 0
state_next_2_0_2 3 4518 3924
/ 0
state_2_0_2 3 3358 3924
/ 0
cnt_ram_addr_6_0_6 3 4398 2026
/ 0
cnt_ram_addr_6_0_5 3 4558 2026
/ 1
3 n54 ~ 2 4604 2208 0 0 ~
/ 1
3 n37 ~ 2 4444 3754 0 0 ~
/ 1
3 n27 ~ 2 4124 2734 0 0 ~
/ 1
3 n50 ~ 2 4524 2766 0 0 ~
/ 1
3 n58 ~ 2 3444 3196 0 0 ~
/ 1
3 n57 ~ 2 4524 2240 0 0 ~
/ 1
3 n51 ~ 2 4724 3196 0 0 ~
/ 1
3 n55 ~ 2 4004 2766 0 0 ~
/ 1
3 n46 ~ 2 3204 3754 0 0 ~
/ 1
3 n43 ~ 2 3404 2208 0 0 ~
/ 1
3 n49 ~ 2 4444 2766 0 0 ~
/ 1
3 n25 ~ 2 3604 3196 0 0 ~
/ 1
3 n52 ~ 2 4684 2766 0 0 ~
/ 1
3 n40 ~ 2 3724 3196 0 0 ~
/ 1
3 n39 ~ 2 3644 3228 0 0 ~
/ 1
3 n53 ~ 2 4204 2766 0 0 ~
/ 1
3 n44 ~ 2 4244 3196 0 0 ~
/ 1
3 n47 ~ 2 3244 3754 0 0 ~
/ 1
3 n41 ~ 2 4404 2766 0 0 ~
/ 1
3 n42 ~ 2 4564 2734 0 0 ~
/ 1
3 n35 ~ 2 3964 3196 0 0 ~
/ 1
3 n36 ~ 2 4084 3228 0 0 ~
/ 1
3 n56 ~ 2 4404 3196 0 0 ~
/ 1
3 n38 ~ 2 4324 2240 0 0 ~
/ 1
3 n26 ~ 2 3764 2734 0 0 ~
/ 1
3 n45 ~ 2 3164 3754 0 0 ~
/ 1
3 n48 ~ 2 3404 2766 0 0 ~
/ 1
3 n33 ~ 2 3564 2766 0 0 ~
/ 1
3 n34 ~ 2 4284 2766 0 0 ~
_I0/chip/clear_shift/shift/adder_7_bit cs_adder7 0
o_6_0_4 2 5478 1668
/ 0
o_6_0_3 2 5478 1844
/ 0
i_6_0_6 2 5798 1948
/ 0
vss 2 5798 1987
/ 0
vdd 2 5798 1493
/ 0
i_6_0_5 2 5478 1142
/ 0
i_6_0_4 2 5478 1772
/ 0
o_6_0_6 3 5878 1948
/ 0
o_6_0_5 3 5878 1038
/ 0
i_6_0_2 3 6038 1038
/ 0
o_6_0_2 3 6038 1078
/ 0
i_6_0_1 3 6038 1110
/ 0
o_6_0_1 3 6038 1142
/ 0
i_6_0_0 3 6038 1174
/ 0
o_6_0_0 3 6038 1214
/ 0
i_6_0_3 3 5518 1948
/ 1
3 n8 ~ 2 5564 1778 0 0 ~
/ 1
3 n7 ~ 2 5564 1252 0 0 ~
/ 1
3 n6 ~ 2 5644 1220 0 0 ~
/ 1
3 n5 ~ 2 5764 1252 0 0 ~
_I0/chip/clear_shift/shift/counter_7_bit cs_7bcws 0
value_6_0_5 2 3038 3612
/ 0
value_6_0_2 2 398 2592
/ 0
rst 2 398 3358
/ 0
clk 2 398 3612
/ 0
vss 2 398 3963
/ 0
vdd 2 398 3469
/ 0
data_6_0_0 2 3038 2130
/ 0
data_6_0_1 2 3038 1668
/ 0
data_6_0_3 2 3038 2656
/ 0
set 2 3038 1844
/ 0
value_6_0_6 3 1238 3924
/ 0
value_6_0_4 3 2558 1038
/ 0
value_6_0_3 3 1318 1038
/ 0
value_6_0_1 3 2838 1038
/ 0
value_6_0_0 3 1278 3924
/ 0
en 3 2878 1038
/ 0
data_6_0_2 3 1558 1038
/ 0
data_6_0_4 3 2558 3924
/ 0
data_6_0_5 3 2598 1038
/ 0
data_6_0_6 3 2118 3924
/ 1
3 n64 ~ 2 2204 3196 0 0 ~
/ 1
3 n49 ~ 2 2004 2766 0 0 ~
/ 1
3 n48 ~ 2 1844 2734 0 0 ~
/ 1
3 n66 ~ 2 2484 3722 0 0 ~
/ 1
3 n53 ~ 2 2084 1778 0 0 ~
/ 1
3 n57 ~ 2 1324 3196 0 0 ~
/ 1
3 n50 ~ 2 1564 3228 0 0 ~
/ 1
3 n62 ~ 2 2644 2766 0 0 ~
/ 1
3 n67 ~ 2 2604 2766 0 0 ~
/ 1
3 n34 ~ 2 3044 1252 0 0 ~
/ 1
3 n38 ~ 2 2404 1778 0 0 ~
/ 1
3 n59 ~ 2 2884 2766 0 0 ~
/ 1
3 n63 ~ 2 2324 3722 0 0 ~
/ 1
3 n70 ~ 2 1564 1778 0 0 ~
/ 1
3 n45 ~ 2 3004 2766 0 0 ~
/ 1
3 n61 ~ 2 2644 2208 0 0 ~
/ 1
3 n68 ~ 2 2404 2208 0 0 ~
/ 1
3 n54 ~ 2 2204 2766 0 0 ~
/ 1
3 n41 ~ 2 1644 2208 0 0 ~
/ 1
3 n65 ~ 2 2644 3228 0 0 ~
/ 1
3 n37 ~ 2 1604 1252 0 0 ~
/ 1
3 n31 ~ 2 2284 1220 0 0 ~
/ 1
3 n24 ~ 2 404 3228 0 0 ~
/ 1
3 n44 ~ 2 1324 2766 0 0 ~
/ 1
3 n26 ~ 2 2164 1746 0 0 ~
/ 1
3 n43 ~ 2 1844 2208 0 0 ~
/ 1
3 n32 ~ 2 1364 1778 0 0 ~
/ 1
3 n69 ~ 2 2364 3196 0 0 ~
/ 1
3 n51 ~ 2 1764 2208 0 0 ~
/ 1
3 n60 ~ 2 2444 3228 0 0 ~
/ 1
3 n42 ~ 2 1364 2766 0 0 ~
/ 1
3 n29 ~ 2 404 2734 0 0 ~
/ 1
3 n28 ~ 2 404 2240 0 0 ~
/ 1
3 n58 ~ 2 1524 3196 0 0 ~
/ 1
3 n55 ~ 2 2644 1746 0 0 ~
/ 1
3 n52 ~ 2 2044 1778 0 0 ~
/ 1
3 n56 ~ 2 1364 3196 0 0 ~
/ 1
3 n25 ~ 2 2684 2240 0 0 ~
/ 1
3 n30 ~ 2 404 3722 0 0 ~
/ 1
3 n46 ~ 2 2844 3722 0 0 ~
/ 1
3 n47 ~ 2 2804 3196 0 0 ~
/ 1
3 n40 ~ 2 1844 1746 0 0 ~
/ 1
3 n27 ~ 2 2444 2766 0 0 ~
/ 1
3 n39 ~ 2 3044 3196 0 0 ~
/ 1
3 n36 ~ 2 3004 3196 0 0 ~
/ 1
3 n33 ~ 2 1964 2766 0 0 ~
/ 1
3 n35 ~ 2 2364 2240 0 0 ~
_I0/chip/clear_shift/shift cs_shift 0
rst 2 358 3358
/ 0
clk 2 358 3612
/ 0
vdd 2 5878 2481
/ 0
ram_addr_out_7_0_0 2 6038 3820
/ 0
ram_addr_out_7_0_1 2 6038 2370
/ 0
ram_addr_out_7_0_3 2 6038 3644
/ 0
ram_addr_out_7_0_4 2 6038 3262
/ 0
ram_addr_out_7_0_6 2 6038 3294
/ 0
ram_data_out 3 3078 3924
/ 0
ready_out 3 4558 3924
/ 0
ram_we 3 3958 3924
/ 0
ram_data_in 3 4598 3924
/ 0
start_in 3 3198 544
/ 0
ram_addr_in_6_0_0 3 3078 544
/ 0
ram_addr_in_6_0_1 3 3038 544
/ 0
ram_addr_in_6_0_2 3 1558 544
/ 0
ram_addr_in_6_0_3 3 3158 544
/ 0
ram_addr_in_6_0_4 3 2558 3924
/ 0
ram_addr_in_6_0_5 3 2558 544
/ 0
ram_addr_in_6_0_6 3 2118 3924
/ 0
ram_addr_out_7_0_2 3 5518 3924
/ 0
ram_addr_out_7_0_5 3 4998 3924
/ 0
ram_addr_out_7_0_7 3 4918 3924
/ 0
vss 3 1718 3924
/ 1
3 n1 ~ 2 2604 790 0 0 ~
/ 1
3 cnt_set ~ 2 3164 2312 0 0 ~
/ 1
3 cnt_ram_addr_substr_3_port ~ 3 5804 3020 0 0 ~
/ 1
3 cnt_ram_addr_substr_4_port ~ 2 4964 3124 0 0 ~
/ 1
3 state_next_1_port ~ 2 3164 2838 0 0 ~
/ 1
3 cnt_ram_addr_substr_6_port ~ 3 5804 3930 0 0 ~
/ 1
3 tri_en ~ 2 6044 2136 0 0 ~
/ 1
3 cnt_en ~ 3 2884 1044 0 0 ~
/ 1
3 cnt_ram_addr_substr_1_port ~ 3 5324 3020 0 0 ~
/ 1
3 cnt_ram_addr_substr_5_port ~ 2 4964 3228 0 0 ~
/ 1
3 state_next_2_port ~ 2 4524 758 0 0 ~
/ 1
3 state_next_0_port ~ 2 3164 3682 0 0 ~
/ 1
3 cnt_ram_addr_substr_2_port ~ 3 5324 3930 0 0 ~
/ 1
3 cnt_ram_addr_substr_0_port ~ 2 4964 3826 0 0 ~
/ 1
3 state_0_port ~ 3 3844 3930 0 0 ~
/ 1
3 state_1_port ~ 2 4444 1252 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_4_port ~ 2 4964 2136 0 0 ~
/ 1
3 tri_en_substr ~ 3 4164 3930 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_5_port ~ 3 4564 2032 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_1_port ~ 3 5324 2032 0 0 ~
/ 1
3 state_2_port ~ 3 3364 3930 0 0 ~
/ 1
3 n2 ~ 2 2644 790 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_6_port ~ 3 4404 2032 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_3_port ~ 3 5524 1954 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_0_port ~ 2 4724 3060 0 0 ~
/ 1
3 X_Logic0_port ~ 2 3764 2981 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_2_port ~ 3 5324 2942 0 0 ~
_I0/chip/clear_shift/tristate_8_bit cs_tri8 0
e 2 7158 856
/ 0
o_7_0_0 2 7158 186
/ 0
vss 2 6998 11
/ 0
vdd 2 6998 505
/ 0
o_7_0_3 2 7158 330
/ 0
o_7_0_4 2 7158 712
/ 0
o_7_0_5 2 6078 330
/ 0
o_7_0_6 2 7158 680
/ 0
o_7_0_7 2 6078 680
/ 0
i_7_0_0 2 6078 154
/ 0
i_7_0_4 2 6078 856
/ 0
i_7_0_5 2 6078 752
/ 0
i_7_0_7 2 6078 226
/ 0
o_7_0_1 3 6638 960
/ 0
o_7_0_2 3 6638 50
/ 0
i_7_0_1 3 6438 960
/ 0
i_7_0_2 3 6438 50
/ 0
i_7_0_3 3 6918 960
/ 0
i_7_0_6 3 6918 50
/ 1
3 n7 ~ 2 6644 758 0 0 ~
/ 1
3 n6 ~ 2 6484 232 0 0 ~
/ 1
3 n5 ~ 2 6844 264 0 0 ~
/ 1
3 n2 ~ 2 6964 232 0 0 ~
/ 1
3 n3 ~ 2 6364 264 0 0 ~
/ 1
3 n1 ~ 2 6124 232 0 0 ~
/ 1
3 n8 ~ 2 6204 232 0 0 ~
/ 1
3 n4 ~ 2 6204 790 0 0 ~
_I0/chip/clear_shift/shift/tristate_8_bit_substr cs_tri8 0
e 2 6038 3118
/ 0
o_7_0_0 2 6038 3788
/ 0
vss 2 5878 3963
/ 0
vdd 2 5878 3469
/ 0
o_7_0_3 2 6038 3644
/ 0
o_7_0_4 2 6038 3262
/ 0
o_7_0_5 2 4958 3644
/ 0
o_7_0_6 2 6038 3294
/ 0
o_7_0_7 2 4958 3294
/ 0
i_7_0_0 2 4958 3820
/ 0
i_7_0_4 2 4958 3118
/ 0
i_7_0_5 2 4958 3222
/ 0
i_7_0_7 2 4958 3748
/ 0
o_7_0_1 3 5518 3014
/ 0
o_7_0_2 3 5518 3924
/ 0
i_7_0_1 3 5318 3014
/ 0
i_7_0_2 3 5318 3924
/ 0
i_7_0_3 3 5798 3014
/ 0
i_7_0_6 3 5798 3924
/ 1
3 n7 ~ 2 5524 3228 0 0 ~
/ 1
3 n6 ~ 2 5364 3754 0 0 ~
/ 1
3 n5 ~ 2 5724 3722 0 0 ~
/ 1
3 n2 ~ 2 5844 3754 0 0 ~
/ 1
3 n3 ~ 2 5244 3722 0 0 ~
/ 1
3 n1 ~ 2 5004 3754 0 0 ~
/ 1
3 n8 ~ 2 5084 3754 0 0 ~
/ 1
3 n4 ~ 2 5084 3196 0 0 ~
_I0/chip/clear_shift/shift/tristate_8_bit_normal cs_tri8 0
e 2 6038 2130
/ 0
o_7_0_0 2 6038 2800
/ 0
vss 2 5878 2975
/ 0
vdd 2 5878 2481
/ 0
o_7_0_3 2 6038 2656
/ 0
o_7_0_4 2 6038 2274
/ 0
o_7_0_5 2 4958 2656
/ 0
o_7_0_6 2 6038 2306
/ 0
o_7_0_7 2 4958 2306
/ 0
i_7_0_0 2 4958 2832
/ 0
i_7_0_4 2 4958 2130
/ 0
i_7_0_5 2 4958 2234
/ 0
i_7_0_7 2 4958 2760
/ 0
o_7_0_1 3 5518 2026
/ 0
o_7_0_2 3 5518 2936
/ 0
i_7_0_1 3 5318 2026
/ 0
i_7_0_2 3 5318 2936
/ 0
i_7_0_3 3 5798 2026
/ 0
i_7_0_6 3 5798 2936
/ 1
3 n7 ~ 2 5524 2240 0 0 ~
/ 1
3 n6 ~ 2 5364 2766 0 0 ~
/ 1
3 n5 ~ 2 5724 2734 0 0 ~
/ 1
3 n2 ~ 2 5844 2766 0 0 ~
/ 1
3 n3 ~ 2 5244 2734 0 0 ~
/ 1
3 n1 ~ 2 5004 2766 0 0 ~
/ 1
3 n8 ~ 2 5084 2766 0 0 ~
/ 1
3 n4 ~ 2 5084 2208 0 0 ~
_I0/chip/clear_shift cs_compare 0
rst 2 358 3358
/ 0
vdd 2 7198 505
/ 0
ready_out 2 9678 3820
/ 0
score_out 2 9678 3326
/ 0
clk 3 8278 50
/ 0
vss 3 6598 50
/ 0
ram_addr_out_7_0_7 3 4918 4418
/ 0
ram_addr_out_7_0_6 3 7158 50
/ 0
ram_addr_out_7_0_5 3 6398 50
/ 0
ram_addr_out_7_0_4 3 7078 50
/ 0
ram_addr_out_7_0_3 3 6758 50
/ 0
ram_addr_out_7_0_2 3 6638 50
/ 0
ram_addr_out_7_0_1 3 6718 50
/ 0
ram_addr_out_7_0_0 3 7118 50
/ 0
ram_we 3 5718 4418
/ 0
ram_data_in 3 8838 4418
/ 0
ram_data_out 3 3078 4418
/ 0
start_in 3 7518 4418
/ 1
3 cnt_ram_addr_5_port ~ 2 6084 758 0 0 ~
/ 1
3 cnt_ram_addr_2_port ~ 3 6444 56 0 0 ~
/ 1
3 state_next_0_port ~ 2 6324 2734 0 0 ~
/ 1
3 row_full ~ 3 8644 3930 0 0 ~
/ 1
3 state_0_port ~ 3 8644 2032 0 0 ~
/ 1
3 cnt_en ~ 3 8084 3930 0 0 ~
/ 1
3 state_next_1_port ~ 2 6324 4216 0 0 ~
/ 1
3 row_full_next ~ 3 8484 3930 0 0 ~
/ 1
3 state_3_port ~ 3 8164 3930 0 0 ~
/ 1
3 defset_en ~ 2 6484 1850 0 0 ~
/ 1
3 state_2_port ~ 2 9684 2630 0 0 ~
/ 1
3 state_next_2_port ~ 2 9684 3268 0 0 ~
/ 1
3 state_1_port ~ 3 8884 2032 0 0 ~
/ 1
3 shift_ready ~ 3 4564 3930 0 0 ~
/ 1
3 state_next_3_port ~ 2 6324 2240 0 0 ~
/ 1
3 tri_en ~ 2 7164 862 0 0 ~
/ 1
3 cnt_ram_addr_0_port ~ 2 6084 160 0 0 ~
/ 1
3 cnt_ram_addr_3_port ~ 3 6924 966 0 0 ~
/ 1
3 cnt_ram_addr_4_port ~ 2 6084 862 0 0 ~
/ 1
3 cnt_ram_addr_1_port ~ 3 6444 966 0 0 ~
/ 1
3 shift_start ~ 3 3204 550 0 0 ~
/ 1
3 X_Logic0_port ~ 2 6324 1993 0 0 ~
/ 1
3 cnt_ram_addr_6_port ~ 3 6924 56 0 0 ~
_I0/chip/U4 iv110 0
Y 2 23438 11094
/ 0
vss 2 23438 10879
/ 0
vdd 2 23438 11373
/ 0
A 2 23398 11094
_I0/chip/U21 iv110 0
Y 2 24078 11094
/ 0
vss 2 24078 10879
/ 0
vdd 2 24078 11373
/ 0
A 2 24038 11094
_I0/chip/U3 iv110 0
Y 2 24918 11094
/ 0
vss 2 24918 10879
/ 0
vdd 2 24918 11373
/ 0
A 2 24878 11094
_I0/chip/game_controller/U306 iv110 0
Y 2 918 12640
/ 0
vss 2 918 12855
/ 0
vdd 2 918 12361
/ 0
A 2 878 12640
_I0/chip/game_controller/U564 iv110 0
Y 2 1878 16592
/ 0
vss 2 1878 16807
/ 0
vdd 2 1878 16313
/ 0
A 2 1838 16592
_I0/chip/game_controller/U343 iv110 0
Y 2 2078 11652
/ 0
vss 2 2078 11867
/ 0
vdd 2 2078 11373
/ 0
A 2 2038 11652
_I0/chip/game_controller/U316 iv110 0
Y 2 1638 16592
/ 0
vss 2 1638 16807
/ 0
vdd 2 1638 16313
/ 0
A 2 1598 16592
_I0/chip/game_controller/U480 iv110 0
Y 2 2238 16592
/ 0
vss 2 2238 16807
/ 0
vdd 2 2238 16313
/ 0
A 2 2198 16592
_I0/chip/game_controller/U507 iv110 0
Y 2 2678 14058
/ 0
vss 2 2678 13843
/ 0
vdd 2 2678 14337
/ 0
A 2 2638 14058
_I0/chip/game_controller/U496 iv110 0
Y 2 2678 14616
/ 0
vss 2 2678 14831
/ 0
vdd 2 2678 14337
/ 0
A 2 2638 14616
_I0/chip/game_controller/U472 iv110 0
Y 2 2638 13070
/ 0
vss 2 2638 12855
/ 0
vdd 2 2638 13349
/ 0
A 2 2598 13070
_I0/chip/game_controller/U423 iv110 0
Y 2 3878 12082
/ 0
vss 2 3878 11867
/ 0
vdd 2 3878 12361
/ 0
A 2 3838 12082
_I0/chip/game_controller/U392 iv110 0
Y 2 4358 18998
/ 0
vss 2 4358 18783
/ 0
vdd 2 4358 19277
/ 0
A 2 4318 18998
_I0/chip/game_controller/U382 iv110 0
Y 2 4598 10106
/ 0
vss 2 4598 9891
/ 0
vdd 2 4598 10385
/ 0
A 2 4558 10106
_I0/chip/game_controller/U561 iv110 0
Y 2 5158 18010
/ 0
vss 2 5158 17795
/ 0
vdd 2 5158 18289
/ 0
A 2 5118 18010
_I0/chip/game_controller/U546 iv110 0
Y 2 5158 13070
/ 0
vss 2 5158 12855
/ 0
vdd 2 5158 13349
/ 0
A 2 5118 13070
_I0/chip/game_controller/U540 iv110 0
Y 2 5358 10664
/ 0
vss 2 5358 10879
/ 0
vdd 2 5358 10385
/ 0
A 2 5318 10664
_I0/chip/game_controller/U552 iv110 0
Y 2 5158 16592
/ 0
vss 2 5158 16807
/ 0
vdd 2 5158 16313
/ 0
A 2 5118 16592
_I0/chip/game_controller/U570 iv110 0
Y 2 5638 14616
/ 0
vss 2 5638 14831
/ 0
vdd 2 5638 14337
/ 0
A 2 5598 14616
_I0/chip/game_controller/U379 iv110 0
Y 2 5518 12640
/ 0
vss 2 5518 12855
/ 0
vdd 2 5518 12361
/ 0
A 2 5478 12640
_I0/chip/game_controller/U453 iv110 0
Y 2 6318 12640
/ 0
vss 2 6318 12855
/ 0
vdd 2 6318 12361
/ 0
A 2 6278 12640
_I0/chip/game_controller/U431 iv110 0
Y 2 5958 11094
/ 0
vss 2 5958 10879
/ 0
vdd 2 5958 11373
/ 0
A 2 5918 11094
_I0/chip/game_controller/U386 iv110 0
Y 2 6478 9118
/ 0
vss 2 6478 8903
/ 0
vdd 2 6478 9397
/ 0
A 2 6438 9118
_I0/chip/game_controller/U505 iv110 0
Y 2 5798 15604
/ 0
vss 2 5798 15819
/ 0
vdd 2 5798 15325
/ 0
A 2 5758 15604
_I0/chip/game_controller/U393 iv110 0
Y 2 6238 15604
/ 0
vss 2 6238 15819
/ 0
vdd 2 6238 15325
/ 0
A 2 6198 15604
_I0/chip/game_controller/U579 iv110 0
Y 2 6638 15604
/ 0
vss 2 6638 15819
/ 0
vdd 2 6638 15325
/ 0
A 2 6598 15604
_I0/chip/game_controller/U403 iv110 0
Y 2 7198 12082
/ 0
vss 2 7198 11867
/ 0
vdd 2 7198 12361
/ 0
A 2 7158 12082
_I0/chip/game_controller/U585 iv110 0
Y 2 7238 10664
/ 0
vss 2 7238 10879
/ 0
vdd 2 7238 10385
/ 0
A 2 7198 10664
_I0/chip/game_controller/U310 iv110 0
Y 2 8158 15604
/ 0
vss 2 8158 15819
/ 0
vdd 2 8158 15325
/ 0
A 2 8118 15604
_I0/chip/game_controller/U477 iv110 0
Y 2 7678 12640
/ 0
vss 2 7678 12855
/ 0
vdd 2 7678 12361
/ 0
A 2 7638 12640
_I0/chip/game_controller/U567 iv110 0
Y 2 7678 11652
/ 0
vss 2 7678 11867
/ 0
vdd 2 7678 11373
/ 0
A 2 7638 11652
_I0/chip/game_controller/U600 iv110 0
Y 2 8918 18998
/ 0
vss 2 8918 18783
/ 0
vdd 2 8918 19277
/ 0
A 2 8878 18998
_I0/chip/game_controller/U571 iv110 0
Y 2 8398 17022
/ 0
vss 2 8398 16807
/ 0
vdd 2 8398 17301
/ 0
A 2 8358 17022
_I0/chip/game_controller/U518 iv110 0
Y 2 8398 17580
/ 0
vss 2 8398 17795
/ 0
vdd 2 8398 17301
/ 0
A 2 8358 17580
_I0/chip/game_controller/U599 iv110 0
Y 2 8958 16034
/ 0
vss 2 8958 15819
/ 0
vdd 2 8958 16313
/ 0
A 2 8918 16034
_I0/chip/game_controller/U535 iv110 0
Y 2 7958 14058
/ 0
vss 2 7958 13843
/ 0
vdd 2 7958 14337
/ 0
A 2 7918 14058
_I0/chip/game_controller/U596 iv110 0
Y 2 8118 13070
/ 0
vss 2 8118 12855
/ 0
vdd 2 8118 13349
/ 0
A 2 8078 13070
_I0/chip/game_controller/U376 iv110 0
Y 2 8078 10664
/ 0
vss 2 8078 10879
/ 0
vdd 2 8078 10385
/ 0
A 2 8038 10664
_I0/chip/game_controller/U556 iv110 0
Y 2 9078 15046
/ 0
vss 2 9078 14831
/ 0
vdd 2 9078 15325
/ 0
A 2 9038 15046
_I0/chip/game_controller/U603 iv110 0
Y 2 9398 18010
/ 0
vss 2 9398 17795
/ 0
vdd 2 9398 18289
/ 0
A 2 9358 18010
_I0/chip/game_controller/U512 iv110 0
Y 2 9718 17022
/ 0
vss 2 9718 16807
/ 0
vdd 2 9718 17301
/ 0
A 2 9678 17022
_I0/chip/game_controller/U544 iv110 0
Y 2 9918 15046
/ 0
vss 2 9918 14831
/ 0
vdd 2 9918 15325
/ 0
A 2 9878 15046
_I0/chip/game_controller/U341 iv110 0
Y 2 9358 12640
/ 0
vss 2 9358 12855
/ 0
vdd 2 9358 12361
/ 0
A 2 9318 12640
_I0/chip/game_controller/U559 iv110 0
Y 2 9598 9118
/ 0
vss 2 9598 8903
/ 0
vdd 2 9598 9397
/ 0
A 2 9558 9118
_I0/chip/game_controller/U408 iv110 0
Y 2 9998 16034
/ 0
vss 2 9998 15819
/ 0
vdd 2 9998 16313
/ 0
A 2 9958 16034
_I0/chip/game_controller/U458 iv110 0
Y 2 10438 13628
/ 0
vss 2 10438 13843
/ 0
vdd 2 10438 13349
/ 0
A 2 10398 13628
_I0/chip/game_controller/U515 iv110 0
Y 2 10558 9118
/ 0
vss 2 10558 8903
/ 0
vdd 2 10558 9397
/ 0
A 2 10518 9118
_I0/chip/game_controller/U383 iv110 0
Y 2 11118 17580
/ 0
vss 2 11118 17795
/ 0
vdd 2 11118 17301
/ 0
A 2 11078 17580
_I0/chip/game_controller/U399 iv110 0
Y 2 11038 12640
/ 0
vss 2 11038 12855
/ 0
vdd 2 11038 12361
/ 0
A 2 10998 12640
_I0/chip/game_controller/U335 iv110 0
Y 2 10798 11652
/ 0
vss 2 10798 11867
/ 0
vdd 2 10798 11373
/ 0
A 2 10758 11652
_I0/chip/game_controller/U317 iv110 0
Y 2 10758 9676
/ 0
vss 2 10758 9891
/ 0
vdd 2 10758 9397
/ 0
A 2 10718 9676
_I0/chip/game_controller/U529 iv110 0
Y 2 11798 18010
/ 0
vss 2 11798 17795
/ 0
vdd 2 11798 18289
/ 0
A 2 11758 18010
_I0/chip/game_controller/U313 iv110 0
Y 2 11398 15604
/ 0
vss 2 11398 15819
/ 0
vdd 2 11398 15325
/ 0
A 2 11358 15604
_I0/chip/game_controller/U405 iv110 0
Y 2 11238 9676
/ 0
vss 2 11238 9891
/ 0
vdd 2 11238 9397
/ 0
A 2 11198 9676
_I0/chip/game_controller/U318 iv110 0
Y 2 12398 18568
/ 0
vss 2 12398 18783
/ 0
vdd 2 12398 18289
/ 0
A 2 12358 18568
_I0/chip/game_controller/U601 iv110 0
Y 2 12278 18010
/ 0
vss 2 12278 17795
/ 0
vdd 2 12278 18289
/ 0
A 2 12238 18010
_I0/chip/game_controller/U602 iv110 0
Y 2 11958 16034
/ 0
vss 2 11958 15819
/ 0
vdd 2 11958 16313
/ 0
A 2 11918 16034
_I0/chip/game_controller/U352 iv110 0
Y 2 12078 14616
/ 0
vss 2 12078 14831
/ 0
vdd 2 12078 14337
/ 0
A 2 12038 14616
_I0/chip/game_controller/move_pm/U108 iv110 0
Y 2 8038 17022
/ 0
vss 2 8038 16807
/ 0
vdd 2 8038 17301
/ 0
A 2 7998 17022
_I0/chip/game_controller/move_pm/U90 iv110 0
Y 2 8158 18568
/ 0
vss 2 8158 18783
/ 0
vdd 2 8158 18289
/ 0
A 2 8118 18568
_I0/chip/game_controller/move_pm/U98 iv110 0
Y 2 8158 18998
/ 0
vss 2 8158 18783
/ 0
vdd 2 8158 19277
/ 0
A 2 8118 18998
_I0/chip/game_controller/move_pm/U113 iv110 0
Y 2 8238 18998
/ 0
vss 2 8238 18783
/ 0
vdd 2 8238 19277
/ 0
A 2 8198 18998
_I0/chip/game_controller/move_pm/U103 iv110 0
Y 2 7478 17580
/ 0
vss 2 7478 17795
/ 0
vdd 2 7478 17301
/ 0
A 2 7438 17580
_I0/chip/game_controller/move_pm/U76 iv110 0
Y 2 7438 17022
/ 0
vss 2 7438 16807
/ 0
vdd 2 7438 17301
/ 0
A 2 7398 17022
_I0/chip/game_controller/move_pm/U133 iv110 0
Y 2 6958 17022
/ 0
vss 2 6958 16807
/ 0
vdd 2 6958 17301
/ 0
A 2 6918 17022
_I0/chip/game_controller/move_pm/U70 iv110 0
Y 2 6598 17022
/ 0
vss 2 6598 16807
/ 0
vdd 2 6598 17301
/ 0
A 2 6558 17022
_I0/chip/game_controller/move_pm/U89 iv110 0
Y 2 6878 18568
/ 0
vss 2 6878 18783
/ 0
vdd 2 6878 18289
/ 0
A 2 6838 18568
_I0/chip/game_controller/move_pm/U131 iv110 0
Y 2 7038 18998
/ 0
vss 2 7038 18783
/ 0
vdd 2 7038 19277
/ 0
A 2 6998 18998
_I0/chip/game_controller/move_pm/U134 iv110 0
Y 2 6558 18998
/ 0
vss 2 6558 18783
/ 0
vdd 2 6558 19277
/ 0
A 2 6518 18998
_I0/chip/game_controller/move_pm/U126 iv110 0
Y 2 5998 18010
/ 0
vss 2 5998 17795
/ 0
vdd 2 5998 18289
/ 0
A 2 5958 18010
_I0/chip/game_controller/move_pm/U129 iv110 0
Y 2 6118 18010
/ 0
vss 2 6118 17795
/ 0
vdd 2 6118 18289
/ 0
A 2 6078 18010
_I0/chip/game_controller/move_pm/U116 iv110 0
Y 2 5878 18010
/ 0
vss 2 5878 17795
/ 0
vdd 2 5878 18289
/ 0
A 2 5838 18010
_I0/chip/game_controller/move_pm/U136 iv110 0
Y 2 5838 18998
/ 0
vss 2 5838 18783
/ 0
vdd 2 5838 19277
/ 0
A 2 5798 18998
_I0/chip/game_controller/move_pm/U107 iv110 0
Y 2 5678 17580
/ 0
vss 2 5678 17795
/ 0
vdd 2 5678 17301
/ 0
A 2 5638 17580
_I0/chip/game_controller/calc_pm/U95 iv110 0
Y 2 1958 19556
/ 0
vss 2 1958 19771
/ 0
vdd 2 1958 19277
/ 0
A 2 1918 19556
_I0/chip/game_controller/calc_pm/U67 iv110 0
Y 2 1758 19556
/ 0
vss 2 1758 19771
/ 0
vdd 2 1758 19277
/ 0
A 2 1718 19556
_I0/chip/game_controller/calc_pm/U70 iv110 0
Y 2 1758 18010
/ 0
vss 2 1758 17795
/ 0
vdd 2 1758 18289
/ 0
A 2 1718 18010
_I0/chip/game_controller/calc_pm/U103 iv110 0
Y 2 3078 19556
/ 0
vss 2 3078 19771
/ 0
vdd 2 3078 19277
/ 0
A 2 3038 19556
_I0/chip/game_controller/calc_pm/U83 iv110 0
Y 2 2878 19556
/ 0
vss 2 2878 19771
/ 0
vdd 2 2878 19277
/ 0
A 2 2838 19556
_I0/chip/game_controller/calc_pm/U98 iv110 0
Y 2 3038 18568
/ 0
vss 2 3038 18783
/ 0
vdd 2 3038 18289
/ 0
A 2 2998 18568
_I0/chip/game_controller/calc_pm/U88 iv110 0
Y 2 3158 19556
/ 0
vss 2 3158 19771
/ 0
vdd 2 3158 19277
/ 0
A 2 3118 19556
_I0/chip/game_controller/calc_pm/U110 iv110 0
Y 2 3558 18010
/ 0
vss 2 3558 17795
/ 0
vdd 2 3558 18289
/ 0
A 2 3518 18010
_I0/chip/game_controller/calc_pm/U106 iv110 0
Y 2 3718 18998
/ 0
vss 2 3718 18783
/ 0
vdd 2 3718 19277
/ 0
A 2 3678 18998
_I0/chip/lookup_table/U141 iv110 0
Y 2 15918 2760
/ 0
vss 2 15918 2975
/ 0
vdd 2 15918 2481
/ 0
A 2 15878 2760
_I0/chip/lookup_table/U87 iv110 0
Y 2 15958 1772
/ 0
vss 2 15958 1987
/ 0
vdd 2 15958 1493
/ 0
A 2 15918 1772
_I0/chip/lookup_table/U147 iv110 0
Y 2 15638 2760
/ 0
vss 2 15638 2975
/ 0
vdd 2 15638 2481
/ 0
A 2 15598 2760
_I0/chip/lookup_table/U145 iv110 0
Y 2 15238 1214
/ 0
vss 2 15238 999
/ 0
vdd 2 15238 1493
/ 0
A 2 15198 1214
_I0/chip/lookup_table/U150 iv110 0
Y 2 15078 784
/ 0
vss 2 15078 999
/ 0
vdd 2 15078 505
/ 0
A 2 15038 784
_I0/chip/lookup_table/U143 iv110 0
Y 2 14478 784
/ 0
vss 2 14478 999
/ 0
vdd 2 14478 505
/ 0
A 2 14438 784
_I0/chip/lookup_table/U82 iv110 0
Y 2 11438 1214
/ 0
vss 2 11438 999
/ 0
vdd 2 11438 1493
/ 0
A 2 11398 1214
_I0/chip/lookup_table/lbl_adder_x/U30 iv110 0
Y 2 12318 1772
/ 0
vss 2 12318 1987
/ 0
vdd 2 12318 1493
/ 0
A 2 12278 1772
_I0/chip/lookup_table/lbl_adder_x/U25 iv110 0
Y 2 12518 1772
/ 0
vss 2 12518 1987
/ 0
vdd 2 12518 1493
/ 0
A 2 12478 1772
_I0/chip/lookup_table/lbl_adder_x/U24 iv110 0
Y 2 12758 1772
/ 0
vss 2 12758 1987
/ 0
vdd 2 12758 1493
/ 0
A 2 12718 1772
_I0/chip/lookup_table/lbl_adder_y/U48 iv110 0
Y 2 13918 2760
/ 0
vss 2 13918 2975
/ 0
vdd 2 13918 2481
/ 0
A 2 13878 2760
_I0/chip/lookup_table/lbl_adder_y/U44 iv110 0
Y 2 14878 1772
/ 0
vss 2 14878 1987
/ 0
vdd 2 14878 1493
/ 0
A 2 14838 1772
_I0/chip/lookup_table/lbl_adder_y/U26 iv110 0
Y 2 14918 2202
/ 0
vss 2 14918 1987
/ 0
vdd 2 14918 2481
/ 0
A 2 14878 2202
_I0/chip/lookup_table/lbl_adder_y/U33 iv110 0
Y 2 15238 1772
/ 0
vss 2 15238 1987
/ 0
vdd 2 15238 1493
/ 0
A 2 15198 1772
_I0/chip/lookup_table/lbl_adder_y/U30 iv110 0
Y 2 15478 2202
/ 0
vss 2 15478 1987
/ 0
vdd 2 15478 2481
/ 0
A 2 15438 2202
_I0/chip/draw_erase_piece/U91 iv110 0
Y 2 11158 4178
/ 0
vss 2 11158 3963
/ 0
vdd 2 11158 4457
/ 0
A 2 11118 4178
_I0/chip/draw_erase_piece/U92 iv110 0
Y 2 10958 4736
/ 0
vss 2 10958 4951
/ 0
vdd 2 10958 4457
/ 0
A 2 10918 4736
_I0/chip/draw_erase_piece/U89 iv110 0
Y 2 10958 6154
/ 0
vss 2 10958 5939
/ 0
vdd 2 10958 6433
/ 0
A 2 10918 6154
_I0/chip/draw_erase_piece/U55 iv110 0
Y 2 11438 4736
/ 0
vss 2 11438 4951
/ 0
vdd 2 11438 4457
/ 0
A 2 11398 4736
_I0/chip/draw_erase_piece/U93 iv110 0
Y 2 11478 5166
/ 0
vss 2 11478 4951
/ 0
vdd 2 11478 5445
/ 0
A 2 11438 5166
_I0/chip/draw_erase_piece/U88 iv110 0
Y 2 11718 6712
/ 0
vss 2 11718 6927
/ 0
vdd 2 11718 6433
/ 0
A 2 11678 6712
_I0/chip/draw_erase_piece/U99 iv110 0
Y 2 11918 4736
/ 0
vss 2 11918 4951
/ 0
vdd 2 11918 4457
/ 0
A 2 11878 4736
_I0/chip/draw_erase_piece/U78 iv110 0
Y 2 11918 6712
/ 0
vss 2 11918 6927
/ 0
vdd 2 11918 6433
/ 0
A 2 11878 6712
_I0/chip/draw_erase_piece/U76 iv110 0
Y 2 12438 5166
/ 0
vss 2 12438 4951
/ 0
vdd 2 12438 5445
/ 0
A 2 12398 5166
_I0/chip/draw_erase_piece/U85 iv110 0
Y 2 12478 6154
/ 0
vss 2 12478 5939
/ 0
vdd 2 12478 6433
/ 0
A 2 12438 6154
_I0/chip/draw_erase_piece/U84 iv110 0
Y 2 12758 5166
/ 0
vss 2 12758 4951
/ 0
vdd 2 12758 5445
/ 0
A 2 12718 5166
_I0/chip/draw_erase_piece/U101 iv110 0
Y 2 12678 5724
/ 0
vss 2 12678 5939
/ 0
vdd 2 12678 5445
/ 0
A 2 12638 5724
_I0/chip/draw_erase_piece/U82 iv110 0
Y 2 12798 6154
/ 0
vss 2 12798 5939
/ 0
vdd 2 12798 6433
/ 0
A 2 12758 6154
_I0/chip/draw_erase_piece/U90 iv110 0
Y 2 13078 4178
/ 0
vss 2 13078 3963
/ 0
vdd 2 13078 4457
/ 0
A 2 13038 4178
_I0/chip/draw_erase_piece/U103 iv110 0
Y 2 12998 5166
/ 0
vss 2 12998 4951
/ 0
vdd 2 12998 5445
/ 0
A 2 12958 5166
_I0/chip/draw_erase_piece/U59 iv110 0
Y 2 12878 6712
/ 0
vss 2 12878 6927
/ 0
vdd 2 12878 6433
/ 0
A 2 12838 6712
_I0/chip/draw_erase_piece/U95 iv110 0
Y 2 13398 4736
/ 0
vss 2 13398 4951
/ 0
vdd 2 13398 4457
/ 0
A 2 13358 4736
_I0/chip/draw_erase_piece/U96 iv110 0
Y 2 13398 4178
/ 0
vss 2 13398 3963
/ 0
vdd 2 13398 4457
/ 0
A 2 13358 4178
_I0/chip/draw_erase_piece/U94 iv110 0
Y 2 13198 5724
/ 0
vss 2 13198 5939
/ 0
vdd 2 13198 5445
/ 0
A 2 13158 5724
_I0/chip/draw_erase_piece/U100 iv110 0
Y 2 13598 5724
/ 0
vss 2 13598 5939
/ 0
vdd 2 13598 5445
/ 0
A 2 13558 5724
_I0/chip/draw_erase_piece/U66 iv110 0
Y 2 13518 5724
/ 0
vss 2 13518 5939
/ 0
vdd 2 13518 5445
/ 0
A 2 13478 5724
_I0/chip/clear_shift/tristate_8_bit/U13 iv110 0
Y 2 6198 784
/ 0
vss 2 6198 999
/ 0
vdd 2 6198 505
/ 0
A 2 6158 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U13 iv110 0
Y 2 5078 3190
/ 0
vss 2 5078 2975
/ 0
vdd 2 5078 3469
/ 0
A 2 5038 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U13 iv110 0
Y 2 5078 2202
/ 0
vss 2 5078 1987
/ 0
vdd 2 5078 2481
/ 0
A 2 5038 2202
_I0/chip/clear_shift/tristate_8_bit/U9 iv110 0
Y 2 6198 226
/ 0
vss 2 6198 11
/ 0
vdd 2 6198 505
/ 0
A 2 6158 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U9 iv110 0
Y 2 5078 3748
/ 0
vss 2 5078 3963
/ 0
vdd 2 5078 3469
/ 0
A 2 5038 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U9 iv110 0
Y 2 5078 2760
/ 0
vss 2 5078 2975
/ 0
vdd 2 5078 2481
/ 0
A 2 5038 2760
_I0/chip/clear_shift/tristate_8_bit/U14 iv110 0
Y 2 6118 784
/ 0
vss 2 6118 999
/ 0
vdd 2 6118 505
/ 0
A 2 6078 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U14 iv110 0
Y 2 4998 3190
/ 0
vss 2 4998 2975
/ 0
vdd 2 4998 3469
/ 0
A 2 4958 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U14 iv110 0
Y 2 4998 2202
/ 0
vss 2 4998 1987
/ 0
vdd 2 4998 2481
/ 0
A 2 4958 2202
_I0/chip/clear_shift/tristate_8_bit/U16 iv110 0
Y 2 6118 226
/ 0
vss 2 6118 11
/ 0
vdd 2 6118 505
/ 0
A 2 6078 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U16 iv110 0
Y 2 4998 3748
/ 0
vss 2 4998 3963
/ 0
vdd 2 4998 3469
/ 0
A 2 4958 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U16 iv110 0
Y 2 4998 2760
/ 0
vss 2 4998 2975
/ 0
vdd 2 4998 2481
/ 0
A 2 4958 2760
_I0/chip/clear_shift/tristate_8_bit/U10 iv110 0
Y 2 6478 784
/ 0
vss 2 6478 999
/ 0
vdd 2 6478 505
/ 0
A 2 6438 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U10 iv110 0
Y 2 5358 3190
/ 0
vss 2 5358 2975
/ 0
vdd 2 5358 3469
/ 0
A 2 5318 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U10 iv110 0
Y 2 5358 2202
/ 0
vss 2 5358 1987
/ 0
vdd 2 5358 2481
/ 0
A 2 5318 2202
_I0/chip/clear_shift/tristate_8_bit/U11 iv110 0
Y 2 6478 226
/ 0
vss 2 6478 11
/ 0
vdd 2 6478 505
/ 0
A 2 6438 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U11 iv110 0
Y 2 5358 3748
/ 0
vss 2 5358 3963
/ 0
vdd 2 5358 3469
/ 0
A 2 5318 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U11 iv110 0
Y 2 5358 2760
/ 0
vss 2 5358 2975
/ 0
vdd 2 5358 2481
/ 0
A 2 5318 2760
_I0/chip/clear_shift/tristate_8_bit/U12 iv110 0
Y 2 6958 784
/ 0
vss 2 6958 999
/ 0
vdd 2 6958 505
/ 0
A 2 6918 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U12 iv110 0
Y 2 5838 3190
/ 0
vss 2 5838 2975
/ 0
vdd 2 5838 3469
/ 0
A 2 5798 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U12 iv110 0
Y 2 5838 2202
/ 0
vss 2 5838 1987
/ 0
vdd 2 5838 2481
/ 0
A 2 5798 2202
_I0/chip/clear_shift/tristate_8_bit/U15 iv110 0
Y 2 6958 226
/ 0
vss 2 6958 11
/ 0
vdd 2 6958 505
/ 0
A 2 6918 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U15 iv110 0
Y 2 5838 3748
/ 0
vss 2 5838 3963
/ 0
vdd 2 5838 3469
/ 0
A 2 5798 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U15 iv110 0
Y 2 5838 2760
/ 0
vss 2 5838 2975
/ 0
vdd 2 5838 2481
/ 0
A 2 5798 2760
_I0/chip/clear_shift/shift/U3 iv110 0
Y 2 2758 784
/ 0
vss 2 2758 999
/ 0
vdd 2 2758 505
/ 0
A 2 2718 784
_I0/chip/clear_shift/shift/U4 iv110 0
Y 2 2638 784
/ 0
vss 2 2638 999
/ 0
vdd 2 2638 505
/ 0
A 2 2598 784
_I0/chip/clear_shift/shift/counter_7_bit/U77 iv110 0
Y 2 1558 1772
/ 0
vss 2 1558 1987
/ 0
vdd 2 1558 1493
/ 0
A 2 1518 1772
_I0/chip/clear_shift/shift/counter_7_bit/U47 iv110 0
Y 2 1718 3190
/ 0
vss 2 1718 2975
/ 0
vdd 2 1718 3469
/ 0
A 2 1678 3190
_I0/chip/clear_shift/shift/counter_7_bit/U74 iv110 0
Y 2 2798 3190
/ 0
vss 2 2798 2975
/ 0
vdd 2 2798 3469
/ 0
A 2 2758 3190
_I0/chip/clear_shift/shift/counter_7_bit/U79 iv110 0
Y 2 2198 2202
/ 0
vss 2 2198 1987
/ 0
vdd 2 2198 2481
/ 0
A 2 2158 2202
_I0/chip/clear_shift/shift/counter_7_bit/U69 iv110 0
Y 2 2638 2760
/ 0
vss 2 2638 2975
/ 0
vdd 2 2638 2481
/ 0
A 2 2598 2760
_I0/chip/clear_shift/shift/counter_7_bit/U35 iv110 0
Y 2 2278 1214
/ 0
vss 2 2278 999
/ 0
vdd 2 2278 1493
/ 0
A 2 2238 1214
_I0/chip/clear_shift/shift/adder_7_bit/U14 iv110 0
Y 2 5638 1772
/ 0
vss 2 5638 1987
/ 0
vdd 2 5638 1493
/ 0
A 2 5598 1772
_I0/chip/clear_shift/shift/adder_7_bit/U12 iv110 0
Y 2 5638 1214
/ 0
vss 2 5638 999
/ 0
vdd 2 5638 1493
/ 0
A 2 5598 1214
_I0/chip/clear_shift/shift/comb/U50 iv110 0
Y 2 3318 3190
/ 0
vss 2 3318 2975
/ 0
vdd 2 3318 3469
/ 0
A 2 3278 3190
_I0/chip/clear_shift/shift/comb/U65 iv110 0
Y 2 3518 3190
/ 0
vss 2 3518 2975
/ 0
vdd 2 3518 3469
/ 0
A 2 3478 3190
_I0/chip/clear_shift/shift/comb/U47 iv110 0
Y 2 3398 2202
/ 0
vss 2 3398 1987
/ 0
vdd 2 3398 2481
/ 0
A 2 3358 2202
_I0/chip/clear_shift/shift/comb/U71 iv110 0
Y 2 3718 3190
/ 0
vss 2 3718 2975
/ 0
vdd 2 3718 3469
/ 0
A 2 3678 3190
_I0/chip/clear_shift/shift/comb/U73 iv110 0
Y 2 3918 2202
/ 0
vss 2 3918 1987
/ 0
vdd 2 3918 2481
/ 0
A 2 3878 2202
_I0/chip/clear_shift/shift/comb/U74 iv110 0
Y 2 4198 3748
/ 0
vss 2 4198 3963
/ 0
vdd 2 4198 3469
/ 0
A 2 4158 3748
_I0/chip/clear_shift/shift/comb/U62 iv110 0
Y 2 4198 2760
/ 0
vss 2 4198 2975
/ 0
vdd 2 4198 2481
/ 0
A 2 4158 2760
_I0/chip/clear_shift/shift/comb/U63 iv110 0
Y 2 4398 3190
/ 0
vss 2 4398 2975
/ 0
vdd 2 4398 3469
/ 0
A 2 4358 3190
_I0/chip/clear_shift/shift/comb/U46 iv110 0
Y 2 4398 2760
/ 0
vss 2 4398 2975
/ 0
vdd 2 4398 2481
/ 0
A 2 4358 2760
_I0/chip/clear_shift/shift/comb/U40 iv110 0
Y 2 4478 3748
/ 0
vss 2 4478 3963
/ 0
vdd 2 4478 3469
/ 0
A 2 4438 3748
_I0/chip/clear_shift/shift/comb/U57 iv110 0
Y 2 4598 2202
/ 0
vss 2 4598 1987
/ 0
vdd 2 4598 2481
/ 0
A 2 4558 2202
_I0/chip/clear_shift/comb/U64 iv110 0
Y 2 7918 2202
/ 0
vss 2 7918 1987
/ 0
vdd 2 7918 2481
/ 0
A 2 7878 2202
_I0/chip/clear_shift/comb/U83 iv110 0
Y 2 7838 2760
/ 0
vss 2 7838 2975
/ 0
vdd 2 7838 2481
/ 0
A 2 7798 2760
_I0/chip/clear_shift/comb/U80 iv110 0
Y 2 7758 2760
/ 0
vss 2 7758 2975
/ 0
vdd 2 7758 2481
/ 0
A 2 7718 2760
_I0/chip/clear_shift/comb/U106 iv110 0
Y 2 8118 2760
/ 0
vss 2 8118 2975
/ 0
vdd 2 8118 2481
/ 0
A 2 8078 2760
_I0/chip/clear_shift/comb/U114 iv110 0
Y 2 8358 2202
/ 0
vss 2 8358 1987
/ 0
vdd 2 8358 2481
/ 0
A 2 8318 2202
_I0/chip/clear_shift/comb/U93 iv110 0
Y 2 8318 2760
/ 0
vss 2 8318 2975
/ 0
vdd 2 8318 2481
/ 0
A 2 8278 2760
_I0/chip/clear_shift/comb/U105 iv110 0
Y 2 8318 3190
/ 0
vss 2 8318 2975
/ 0
vdd 2 8318 3469
/ 0
A 2 8278 3190
_I0/chip/clear_shift/comb/U98 iv110 0
Y 2 8558 3748
/ 0
vss 2 8558 3963
/ 0
vdd 2 8558 3469
/ 0
A 2 8518 3748
_I0/chip/clear_shift/comb/U112 iv110 0
Y 2 8838 2202
/ 0
vss 2 8838 1987
/ 0
vdd 2 8838 2481
/ 0
A 2 8798 2202
_I0/chip/clear_shift/comb/U72 iv110 0
Y 2 8798 3190
/ 0
vss 2 8798 2975
/ 0
vdd 2 8798 3469
/ 0
A 2 8758 3190
_I0/chip/clear_shift/comb/U76 iv110 0
Y 2 9038 3190
/ 0
vss 2 9038 2975
/ 0
vdd 2 9038 3469
/ 0
A 2 8998 3190
_I0/chip/clear_shift/comb/U73 iv110 0
Y 2 9278 2202
/ 0
vss 2 9278 1987
/ 0
vdd 2 9278 2481
/ 0
A 2 9238 2202
_I0/chip/clear_shift/comb/U113 iv110 0
Y 2 9478 2760
/ 0
vss 2 9478 2975
/ 0
vdd 2 9478 2481
/ 0
A 2 9438 2760
_I0/chip/clear_shift/comb/U62 iv110 0
Y 2 9438 3748
/ 0
vss 2 9438 3963
/ 0
vdd 2 9438 3469
/ 0
A 2 9398 3748
_I0/chip/clear_shift/comb/U109 iv110 0
Y 2 9358 3748
/ 0
vss 2 9358 3963
/ 0
vdd 2 9358 3469
/ 0
A 2 9318 3748
_I0/chip/clear_shift/comb/U100 iv110 0
Y 2 9678 2202
/ 0
vss 2 9678 1987
/ 0
vdd 2 9678 2481
/ 0
A 2 9638 2202
_I0/chip/clear_shift/counter_7_bit/U32 iv110 0
Y 2 7918 1772
/ 0
vss 2 7918 1987
/ 0
vdd 2 7918 1493
/ 0
A 2 7878 1772
_I0/chip/clear_shift/counter_7_bit/U30 iv110 0
Y 2 8598 1772
/ 0
vss 2 8598 1987
/ 0
vdd 2 8598 1493
/ 0
A 2 8558 1772
_I0/chip/clear_shift/counter_7_bit/U41 iv110 0
Y 2 8718 1214
/ 0
vss 2 8718 999
/ 0
vdd 2 8718 1493
/ 0
A 2 8678 1214
_I0/chip/clear_shift/counter_7_bit/U42 iv110 0
Y 2 9678 1772
/ 0
vss 2 9678 1987
/ 0
vdd 2 9678 1493
/ 0
A 2 9638 1772
_I0/chip/switch_debounce/U71 iv110 0
Y 2 518 5724
/ 0
vss 2 518 5939
/ 0
vdd 2 518 5445
/ 0
A 2 478 5724
_I0/chip/switch_debounce/U67 iv110 0
Y 2 598 7142
/ 0
vss 2 598 6927
/ 0
vdd 2 598 7421
/ 0
A 2 558 7142
_I0/chip/switch_debounce/U54 iv110 0
Y 2 478 7700
/ 0
vss 2 478 7915
/ 0
vdd 2 478 7421
/ 0
A 2 438 7700
_I0/chip/switch_debounce/U66 iv110 0
Y 2 1318 7700
/ 0
vss 2 1318 7915
/ 0
vdd 2 1318 7421
/ 0
A 2 1278 7700
_I0/chip/switch_debounce/U76 iv110 0
Y 2 3678 5724
/ 0
vss 2 3678 5939
/ 0
vdd 2 3678 5445
/ 0
A 2 3638 5724
_I0/chip/switch_debounce/U81 iv110 0
Y 2 2398 7700
/ 0
vss 2 2398 7915
/ 0
vdd 2 2398 7421
/ 0
A 2 2358 7700
_I0/chip/switch_debounce/U88 iv110 0
Y 2 4118 5166
/ 0
vss 2 4118 4951
/ 0
vdd 2 4118 5445
/ 0
A 2 4078 5166
_I0/chip/switch_debounce/U90 iv110 0
Y 2 3718 6712
/ 0
vss 2 3718 6927
/ 0
vdd 2 3718 6433
/ 0
A 2 3678 6712
_I0/chip/switch_debounce/U91 iv110 0
Y 2 3438 7142
/ 0
vss 2 3438 6927
/ 0
vdd 2 3438 7421
/ 0
A 2 3398 7142
_I0/chip/keep_score/L2/U17 iv110 0
Y 2 14718 12082
/ 0
vss 2 14718 11867
/ 0
vdd 2 14718 12361
/ 0
A 2 14678 12082
_I0/chip/keep_score/L2/U25 iv110 0
Y 2 14638 12082
/ 0
vss 2 14638 11867
/ 0
vdd 2 14638 12361
/ 0
A 2 14598 12082
_I0/chip/keep_score/L2/U16 iv110 0
Y 2 15118 12082
/ 0
vss 2 15118 11867
/ 0
vdd 2 15118 12361
/ 0
A 2 15078 12082
_I0/chip/keep_score/L2/U28 iv110 0
Y 2 15038 12082
/ 0
vss 2 15038 11867
/ 0
vdd 2 15038 12361
/ 0
A 2 14998 12082
_I0/chip/keep_score/L2/U18 iv110 0
Y 2 15398 12082
/ 0
vss 2 15398 11867
/ 0
vdd 2 15398 12361
/ 0
A 2 15358 12082
_I0/chip/keep_score/L2/U20 iv110 0
Y 2 15318 12082
/ 0
vss 2 15318 11867
/ 0
vdd 2 15318 12361
/ 0
A 2 15278 12082
_I0/chip/keep_score/L2/U22 iv110 0
Y 2 15718 12082
/ 0
vss 2 15718 11867
/ 0
vdd 2 15718 12361
/ 0
A 2 15678 12082
_I0/chip/keep_score/L1/U32 iv110 0
Y 2 15158 10664
/ 0
vss 2 15158 10879
/ 0
vdd 2 15158 10385
/ 0
A 2 15118 10664
_I0/chip/keep_score/L1/U42 iv110 0
Y 2 15638 11094
/ 0
vss 2 15638 10879
/ 0
vdd 2 15638 11373
/ 0
A 2 15598 11094
_I0/chip/keep_score/L1/U34 iv110 0
Y 2 14758 11652
/ 0
vss 2 14758 11867
/ 0
vdd 2 14758 11373
/ 0
A 2 14718 11652
_I0/chip/keep_score/L1/U36 iv110 0
Y 2 14118 11652
/ 0
vss 2 14118 11867
/ 0
vdd 2 14118 11373
/ 0
A 2 14078 11652
_I0/chip/keep_score/L1/U47 iv110 0
Y 2 13958 11652
/ 0
vss 2 13958 11867
/ 0
vdd 2 13958 11373
/ 0
A 2 13918 11652
_I0/chip/video_ram_fix/U7 iv110 0
Y 2 18398 9676
/ 0
vss 2 18398 9891
/ 0
vdd 2 18398 9397
/ 0
A 2 18358 9676
_I0/chip/fall_timer/U63 iv110 0
Y 2 13558 18010
/ 0
vss 2 13558 17795
/ 0
vdd 2 13558 18289
/ 0
A 2 13518 18010
_I0/chip/fall_timer/U39 iv110 0
Y 2 13558 18568
/ 0
vss 2 13558 18783
/ 0
vdd 2 13558 18289
/ 0
A 2 13518 18568
_I0/chip/fall_timer/U64 iv110 0
Y 2 13638 18010
/ 0
vss 2 13638 17795
/ 0
vdd 2 13638 18289
/ 0
A 2 13598 18010
_I0/chip/fall_timer/U48 iv110 0
Y 2 15798 17022
/ 0
vss 2 15798 16807
/ 0
vdd 2 15798 17301
/ 0
A 2 15758 17022
_I0/chip/fall_timer/U57 iv110 0
Y 2 15998 16592
/ 0
vss 2 15998 16807
/ 0
vdd 2 15998 16313
/ 0
A 2 15958 16592
_I0/chip/fall_timer/U53 iv110 0
Y 2 15998 17022
/ 0
vss 2 15998 16807
/ 0
vdd 2 15998 17301
/ 0
A 2 15958 17022
_I0/chip/fall_timer/U46 iv110 0
Y 2 15478 18568
/ 0
vss 2 15478 18783
/ 0
vdd 2 15478 18289
/ 0
A 2 15438 18568
_I0/chip/fall_timer/U41 iv110 0
Y 2 16318 18010
/ 0
vss 2 16318 17795
/ 0
vdd 2 16318 18289
/ 0
A 2 16278 18010
_I0/chip/fall_timer/donecheck/U19 iv110 0
Y 2 14998 16034
/ 0
vss 2 14998 15819
/ 0
vdd 2 14998 16313
/ 0
A 2 14958 16034
_I0/chip/fall_timer/donecheck/U18 iv110 0
Y 2 15198 16034
/ 0
vss 2 15198 15819
/ 0
vdd 2 15198 16313
/ 0
A 2 15158 16034
_I0/chip/fall_timer/counter/U34 iv110 0
Y 2 13558 17580
/ 0
vss 2 13558 17795
/ 0
vdd 2 13558 17301
/ 0
A 2 13518 17580
_I0/chip/fall_timer/counter/U21 iv110 0
Y 2 13998 17022
/ 0
vss 2 13998 16807
/ 0
vdd 2 13998 17301
/ 0
A 2 13958 17022
_I0/chip/fall_timer/counter/U27 iv110 0
Y 2 14238 16592
/ 0
vss 2 14238 16807
/ 0
vdd 2 14238 16313
/ 0
A 2 14198 16592
_I0/chip/fall_timer/counter/U32 iv110 0
Y 2 13758 17580
/ 0
vss 2 13758 17795
/ 0
vdd 2 13758 17301
/ 0
A 2 13718 17580
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U12 iv110 0
Y 2 27758 9118
/ 0
vss 2 27758 8903
/ 0
vdd 2 27758 9397
/ 0
A 2 27718 9118
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U12 iv110 0
Y 2 31678 9118
/ 0
vss 2 31678 8903
/ 0
vdd 2 31678 9397
/ 0
A 2 31638 9118
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U12 iv110 0
Y 2 35598 9118
/ 0
vss 2 35598 8903
/ 0
vdd 2 35598 9397
/ 0
A 2 35558 9118
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U12 iv110 0
Y 2 23838 9118
/ 0
vss 2 23838 8903
/ 0
vdd 2 23838 9397
/ 0
A 2 23798 9118
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U12 iv110 0
Y 2 19918 9118
/ 0
vss 2 19918 8903
/ 0
vdd 2 19918 9397
/ 0
A 2 19878 9118
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U13 iv110 0
Y 2 28158 9118
/ 0
vss 2 28158 8903
/ 0
vdd 2 28158 9397
/ 0
A 2 28118 9118
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U13 iv110 0
Y 2 32078 9118
/ 0
vss 2 32078 8903
/ 0
vdd 2 32078 9397
/ 0
A 2 32038 9118
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U13 iv110 0
Y 2 35998 9118
/ 0
vss 2 35998 8903
/ 0
vdd 2 35998 9397
/ 0
A 2 35958 9118
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U13 iv110 0
Y 2 24238 9118
/ 0
vss 2 24238 8903
/ 0
vdd 2 24238 9397
/ 0
A 2 24198 9118
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U13 iv110 0
Y 2 20318 9118
/ 0
vss 2 20318 8903
/ 0
vdd 2 20318 9397
/ 0
A 2 20278 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U31 iv110 0
Y 2 29398 8130
/ 0
vss 2 29398 7915
/ 0
vdd 2 29398 8409
/ 0
A 2 29358 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U31 iv110 0
Y 2 33318 8130
/ 0
vss 2 33318 7915
/ 0
vdd 2 33318 8409
/ 0
A 2 33278 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U31 iv110 0
Y 2 37238 8130
/ 0
vss 2 37238 7915
/ 0
vdd 2 37238 8409
/ 0
A 2 37198 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U31 iv110 0
Y 2 25478 8130
/ 0
vss 2 25478 7915
/ 0
vdd 2 25478 8409
/ 0
A 2 25438 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U31 iv110 0
Y 2 21558 8130
/ 0
vss 2 21558 7915
/ 0
vdd 2 21558 8409
/ 0
A 2 21518 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U31 iv110 0
Y 2 29398 9118
/ 0
vss 2 29398 8903
/ 0
vdd 2 29398 9397
/ 0
A 2 29358 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U31 iv110 0
Y 2 33318 9118
/ 0
vss 2 33318 8903
/ 0
vdd 2 33318 9397
/ 0
A 2 33278 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U31 iv110 0
Y 2 37238 9118
/ 0
vss 2 37238 8903
/ 0
vdd 2 37238 9397
/ 0
A 2 37198 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U31 iv110 0
Y 2 25478 9118
/ 0
vss 2 25478 8903
/ 0
vdd 2 25478 9397
/ 0
A 2 25438 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U31 iv110 0
Y 2 21558 9118
/ 0
vss 2 21558 8903
/ 0
vdd 2 21558 9397
/ 0
A 2 21518 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U24 iv110 0
Y 2 29318 8130
/ 0
vss 2 29318 7915
/ 0
vdd 2 29318 8409
/ 0
A 2 29278 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U24 iv110 0
Y 2 33238 8130
/ 0
vss 2 33238 7915
/ 0
vdd 2 33238 8409
/ 0
A 2 33198 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U24 iv110 0
Y 2 37158 8130
/ 0
vss 2 37158 7915
/ 0
vdd 2 37158 8409
/ 0
A 2 37118 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U24 iv110 0
Y 2 25398 8130
/ 0
vss 2 25398 7915
/ 0
vdd 2 25398 8409
/ 0
A 2 25358 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U24 iv110 0
Y 2 21478 8130
/ 0
vss 2 21478 7915
/ 0
vdd 2 21478 8409
/ 0
A 2 21438 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U24 iv110 0
Y 2 29318 9118
/ 0
vss 2 29318 8903
/ 0
vdd 2 29318 9397
/ 0
A 2 29278 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U24 iv110 0
Y 2 33238 9118
/ 0
vss 2 33238 8903
/ 0
vdd 2 33238 9397
/ 0
A 2 33198 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U24 iv110 0
Y 2 37158 9118
/ 0
vss 2 37158 8903
/ 0
vdd 2 37158 9397
/ 0
A 2 37118 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U24 iv110 0
Y 2 25398 9118
/ 0
vss 2 25398 8903
/ 0
vdd 2 25398 9397
/ 0
A 2 25358 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U24 iv110 0
Y 2 21478 9118
/ 0
vss 2 21478 8903
/ 0
vdd 2 21478 9397
/ 0
A 2 21438 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U27 iv110 0
Y 2 30278 8130
/ 0
vss 2 30278 7915
/ 0
vdd 2 30278 8409
/ 0
A 2 30238 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U27 iv110 0
Y 2 34198 8130
/ 0
vss 2 34198 7915
/ 0
vdd 2 34198 8409
/ 0
A 2 34158 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U27 iv110 0
Y 2 38118 8130
/ 0
vss 2 38118 7915
/ 0
vdd 2 38118 8409
/ 0
A 2 38078 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U27 iv110 0
Y 2 26358 8130
/ 0
vss 2 26358 7915
/ 0
vdd 2 26358 8409
/ 0
A 2 26318 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U27 iv110 0
Y 2 22438 8130
/ 0
vss 2 22438 7915
/ 0
vdd 2 22438 8409
/ 0
A 2 22398 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U27 iv110 0
Y 2 30278 9118
/ 0
vss 2 30278 8903
/ 0
vdd 2 30278 9397
/ 0
A 2 30238 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U27 iv110 0
Y 2 34198 9118
/ 0
vss 2 34198 8903
/ 0
vdd 2 34198 9397
/ 0
A 2 34158 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U27 iv110 0
Y 2 38118 9118
/ 0
vss 2 38118 8903
/ 0
vdd 2 38118 9397
/ 0
A 2 38078 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U27 iv110 0
Y 2 26358 9118
/ 0
vss 2 26358 8903
/ 0
vdd 2 26358 9397
/ 0
A 2 26318 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U27 iv110 0
Y 2 22438 9118
/ 0
vss 2 22438 8903
/ 0
vdd 2 22438 9397
/ 0
A 2 22398 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U29 iv110 0
Y 2 30198 8130
/ 0
vss 2 30198 7915
/ 0
vdd 2 30198 8409
/ 0
A 2 30158 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U29 iv110 0
Y 2 34118 8130
/ 0
vss 2 34118 7915
/ 0
vdd 2 34118 8409
/ 0
A 2 34078 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U29 iv110 0
Y 2 38038 8130
/ 0
vss 2 38038 7915
/ 0
vdd 2 38038 8409
/ 0
A 2 37998 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U29 iv110 0
Y 2 26278 8130
/ 0
vss 2 26278 7915
/ 0
vdd 2 26278 8409
/ 0
A 2 26238 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U29 iv110 0
Y 2 22358 8130
/ 0
vss 2 22358 7915
/ 0
vdd 2 22358 8409
/ 0
A 2 22318 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U29 iv110 0
Y 2 30198 9118
/ 0
vss 2 30198 8903
/ 0
vdd 2 30198 9397
/ 0
A 2 30158 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U29 iv110 0
Y 2 34118 9118
/ 0
vss 2 34118 8903
/ 0
vdd 2 34118 9397
/ 0
A 2 34078 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U29 iv110 0
Y 2 38038 9118
/ 0
vss 2 38038 8903
/ 0
vdd 2 38038 9397
/ 0
A 2 37998 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U29 iv110 0
Y 2 26278 9118
/ 0
vss 2 26278 8903
/ 0
vdd 2 26278 9397
/ 0
A 2 26238 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U29 iv110 0
Y 2 22358 9118
/ 0
vss 2 22358 8903
/ 0
vdd 2 22358 9397
/ 0
A 2 22318 9118
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U40 iv110 0
Y 2 27678 8130
/ 0
vss 2 27678 7915
/ 0
vdd 2 27678 8409
/ 0
A 2 27638 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U40 iv110 0
Y 2 31598 8130
/ 0
vss 2 31598 7915
/ 0
vdd 2 31598 8409
/ 0
A 2 31558 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U40 iv110 0
Y 2 35518 8130
/ 0
vss 2 35518 7915
/ 0
vdd 2 35518 8409
/ 0
A 2 35478 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U40 iv110 0
Y 2 23758 8130
/ 0
vss 2 23758 7915
/ 0
vdd 2 23758 8409
/ 0
A 2 23718 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U40 iv110 0
Y 2 19838 8130
/ 0
vss 2 19838 7915
/ 0
vdd 2 19838 8409
/ 0
A 2 19798 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U32 iv110 0
Y 2 27598 8130
/ 0
vss 2 27598 7915
/ 0
vdd 2 27598 8409
/ 0
A 2 27558 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U32 iv110 0
Y 2 31518 8130
/ 0
vss 2 31518 7915
/ 0
vdd 2 31518 8409
/ 0
A 2 31478 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U32 iv110 0
Y 2 35438 8130
/ 0
vss 2 35438 7915
/ 0
vdd 2 35438 8409
/ 0
A 2 35398 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U32 iv110 0
Y 2 23678 8130
/ 0
vss 2 23678 7915
/ 0
vdd 2 23678 8409
/ 0
A 2 23638 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U32 iv110 0
Y 2 19758 8130
/ 0
vss 2 19758 7915
/ 0
vdd 2 19758 8409
/ 0
A 2 19718 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U38 iv110 0
Y 2 28038 8130
/ 0
vss 2 28038 7915
/ 0
vdd 2 28038 8409
/ 0
A 2 27998 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U38 iv110 0
Y 2 31958 8130
/ 0
vss 2 31958 7915
/ 0
vdd 2 31958 8409
/ 0
A 2 31918 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U38 iv110 0
Y 2 35878 8130
/ 0
vss 2 35878 7915
/ 0
vdd 2 35878 8409
/ 0
A 2 35838 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U38 iv110 0
Y 2 24118 8130
/ 0
vss 2 24118 7915
/ 0
vdd 2 24118 8409
/ 0
A 2 24078 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U38 iv110 0
Y 2 20198 8130
/ 0
vss 2 20198 7915
/ 0
vdd 2 20198 8409
/ 0
A 2 20158 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U39 iv110 0
Y 2 28318 8688
/ 0
vss 2 28318 8903
/ 0
vdd 2 28318 8409
/ 0
A 2 28278 8688
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U39 iv110 0
Y 2 32238 8688
/ 0
vss 2 32238 8903
/ 0
vdd 2 32238 8409
/ 0
A 2 32198 8688
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U39 iv110 0
Y 2 36158 8688
/ 0
vss 2 36158 8903
/ 0
vdd 2 36158 8409
/ 0
A 2 36118 8688
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U39 iv110 0
Y 2 24398 8688
/ 0
vss 2 24398 8903
/ 0
vdd 2 24398 8409
/ 0
A 2 24358 8688
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U39 iv110 0
Y 2 20478 8688
/ 0
vss 2 20478 8903
/ 0
vdd 2 20478 8409
/ 0
A 2 20438 8688
_I0/chip/video_ram/demux5_we/U21 iv110 0
Y 2 31118 10106
/ 0
vss 2 31118 9891
/ 0
vdd 2 31118 10385
/ 0
A 2 31078 10106
_I0/chip/video_ram/demux5_we/U13 iv110 0
Y 2 30758 10106
/ 0
vss 2 30758 9891
/ 0
vdd 2 30758 10385
/ 0
A 2 30718 10106
_I0/chip/video_ram/demux5_we/U16 iv110 0
Y 2 31358 10106
/ 0
vss 2 31358 9891
/ 0
vdd 2 31358 10385
/ 0
A 2 31318 10106
_I0/chip/video_ram/demux5_we/U18 iv110 0
Y 2 31758 10106
/ 0
vss 2 31758 9891
/ 0
vdd 2 31758 10385
/ 0
A 2 31718 10106
_I0/chip/output_score/U93 iv110 0
Y 2 14238 14058
/ 0
vss 2 14238 13843
/ 0
vdd 2 14238 14337
/ 0
A 2 14198 14058
_I0/chip/output_score/U79 iv110 0
Y 2 14998 15604
/ 0
vss 2 14998 15819
/ 0
vdd 2 14998 15325
/ 0
A 2 14958 15604
_I0/chip/output_score/U86 iv110 0
Y 2 15798 13070
/ 0
vss 2 15798 12855
/ 0
vdd 2 15798 13349
/ 0
A 2 15758 13070
_I0/chip/output_score/U75 iv110 0
Y 2 15758 13628
/ 0
vss 2 15758 13843
/ 0
vdd 2 15758 13349
/ 0
A 2 15718 13628
_I0/chip/output_score/U56 iv110 0
Y 2 15918 14058
/ 0
vss 2 15918 13843
/ 0
vdd 2 15918 14337
/ 0
A 2 15878 14058
_I0/chip/output_score/U69 iv110 0
Y 2 15878 14616
/ 0
vss 2 15878 14831
/ 0
vdd 2 15878 14337
/ 0
A 2 15838 14616
_I0/chip/output_score/U62 iv110 0
Y 2 15798 14616
/ 0
vss 2 15798 14831
/ 0
vdd 2 15798 14337
/ 0
A 2 15758 14616
_I0/chip/output_score/U71 iv110 0
Y 2 16198 13070
/ 0
vss 2 16198 12855
/ 0
vdd 2 16198 13349
/ 0
A 2 16158 13070
_I0/chip/output_score/U84 iv110 0
Y 2 16158 13628
/ 0
vss 2 16158 13843
/ 0
vdd 2 16158 13349
/ 0
A 2 16118 13628
_I0/chip/output_score/U73 iv110 0
Y 2 16478 15046
/ 0
vss 2 16478 14831
/ 0
vdd 2 16478 15325
/ 0
A 2 16438 15046
_I0/chip/next_piece_generator/U7 iv110 0
Y 2 7838 5166
/ 0
vss 2 7838 4951
/ 0
vdd 2 7838 5445
/ 0
A 2 7798 5166
_I0/chip/next_piece_generator/U8 iv110 0
Y 2 8078 6154
/ 0
vss 2 8078 5939
/ 0
vdd 2 8078 6433
/ 0
A 2 8038 6154
_I0/chip/check_piece_mask/U105 iv110 0
Y 2 14958 4178
/ 0
vss 2 14958 3963
/ 0
vdd 2 14958 4457
/ 0
A 2 14918 4178
_I0/chip/check_piece_mask/U107 iv110 0
Y 2 14958 5724
/ 0
vss 2 14958 5939
/ 0
vdd 2 14958 5445
/ 0
A 2 14918 5724
_I0/chip/check_piece_mask/U108 iv110 0
Y 2 14958 5166
/ 0
vss 2 14958 4951
/ 0
vdd 2 14958 5445
/ 0
A 2 14918 5166
_I0/chip/check_piece_mask/U116 iv110 0
Y 2 14758 6712
/ 0
vss 2 14758 6927
/ 0
vdd 2 14758 6433
/ 0
A 2 14718 6712
_I0/chip/check_piece_mask/U104 iv110 0
Y 2 15438 4736
/ 0
vss 2 15438 4951
/ 0
vdd 2 15438 4457
/ 0
A 2 15398 4736
_I0/chip/check_piece_mask/U71 iv110 0
Y 2 15318 6154
/ 0
vss 2 15318 5939
/ 0
vdd 2 15318 6433
/ 0
A 2 15278 6154
_I0/chip/check_piece_mask/U103 iv110 0
Y 2 15838 4178
/ 0
vss 2 15838 3963
/ 0
vdd 2 15838 4457
/ 0
A 2 15798 4178
_I0/chip/check_piece_mask/U109 iv110 0
Y 2 15678 5724
/ 0
vss 2 15678 5939
/ 0
vdd 2 15678 5445
/ 0
A 2 15638 5724
_I0/chip/check_piece_mask/U106 iv110 0
Y 2 16078 5724
/ 0
vss 2 16078 5939
/ 0
vdd 2 16078 5445
/ 0
A 2 16038 5724
_I0/chip/check_piece_mask/U110 iv110 0
Y 2 16078 6712
/ 0
vss 2 16078 6927
/ 0
vdd 2 16078 6433
/ 0
A 2 16038 6712
_I0/chip/check_piece_mask/U118 iv110 0
Y 2 16598 4736
/ 0
vss 2 16598 4951
/ 0
vdd 2 16598 4457
/ 0
A 2 16558 4736
_I0/chip/check_piece_mask/U117 iv110 0
Y 2 16518 4736
/ 0
vss 2 16518 4951
/ 0
vdd 2 16518 4457
/ 0
A 2 16478 4736
_I0/chip/check_piece_mask/U115 iv110 0
Y 2 16478 5724
/ 0
vss 2 16478 5939
/ 0
vdd 2 16478 5445
/ 0
A 2 16438 5724
_I0/chip/check_piece_mask/U112 iv110 0
Y 2 16518 6154
/ 0
vss 2 16518 5939
/ 0
vdd 2 16518 6433
/ 0
A 2 16478 6154
_I0/chip/check_piece_mask/U89 iv110 0
Y 2 17078 4178
/ 0
vss 2 17078 3963
/ 0
vdd 2 17078 4457
/ 0
A 2 17038 4178
_I0/chip/check_piece_mask/U94 iv110 0
Y 2 16878 6712
/ 0
vss 2 16878 6927
/ 0
vdd 2 16878 6433
/ 0
A 2 16838 6712
_I0/chip/check_piece_mask/U114 iv110 0
Y 2 17278 6712
/ 0
vss 2 17278 6927
/ 0
vdd 2 17278 6433
/ 0
A 2 17238 6712
_I0/chip/check_piece_mask/U85 iv110 0
Y 2 17718 4736
/ 0
vss 2 17718 4951
/ 0
vdd 2 17718 4457
/ 0
A 2 17678 4736
_I0/chip/check_piece_mask/U123 iv110 0
Y 2 18078 5724
/ 0
vss 2 18078 5939
/ 0
vdd 2 18078 5445
/ 0
A 2 18038 5724
_I0/chip/check_piece_mask/U74 iv110 0
Y 2 18038 6712
/ 0
vss 2 18038 6927
/ 0
vdd 2 18038 6433
/ 0
A 2 17998 6712
_I0/chip/check_piece_mask/U77 iv110 0
Y 2 17958 6712
/ 0
vss 2 17958 6927
/ 0
vdd 2 17958 6433
/ 0
A 2 17918 6712
_I0/chip/vga_controller/U1 iv110 0
Y 2 34958 17580
/ 0
vss 2 34958 17795
/ 0
vdd 2 34958 17301
/ 0
A 2 34918 17580
_I0/chip/vga_controller/U2 iv110 0
Y 2 35038 17580
/ 0
vss 2 35038 17795
/ 0
vdd 2 35038 17301
/ 0
A 2 34998 17580
_I0/chip/vga_controller/field_translation_reset/U56 iv110 0
Y 2 34558 18568
/ 0
vss 2 34558 18783
/ 0
vdd 2 34558 18289
/ 0
A 2 34518 18568
_I0/chip/vga_controller/field_translation_reset/U37 iv110 0
Y 2 34798 18998
/ 0
vss 2 34798 18783
/ 0
vdd 2 34798 19277
/ 0
A 2 34758 18998
_I0/chip/vga_controller/field_translation_reset/U62 iv110 0
Y 2 34238 18998
/ 0
vss 2 34238 18783
/ 0
vdd 2 34238 19277
/ 0
A 2 34198 18998
_I0/chip/vga_controller/field_translation_reset/U59 iv110 0
Y 2 34318 18010
/ 0
vss 2 34318 17795
/ 0
vdd 2 34318 18289
/ 0
A 2 34278 18010
_I0/chip/vga_controller/field_translation_reset/U10 iv110 0
Y 2 33878 18998
/ 0
vss 2 33878 18783
/ 0
vdd 2 33878 19277
/ 0
A 2 33838 18998
_I0/chip/vga_controller/field_translation_reset/U46 iv110 0
Y 2 34038 18010
/ 0
vss 2 34038 17795
/ 0
vdd 2 34038 18289
/ 0
A 2 33998 18010
_I0/chip/vga_controller/field_translation_reset/U50 iv110 0
Y 2 34238 18568
/ 0
vss 2 34238 18783
/ 0
vdd 2 34238 18289
/ 0
A 2 34198 18568
_I0/chip/vga_controller/field_translation_reset/U55 iv110 0
Y 2 34158 18010
/ 0
vss 2 34158 17795
/ 0
vdd 2 34158 18289
/ 0
A 2 34118 18010
_I0/chip/vga_controller/field_translation_reset/U52 iv110 0
Y 2 33158 18568
/ 0
vss 2 33158 18783
/ 0
vdd 2 33158 18289
/ 0
A 2 33118 18568
_I0/chip/vga_controller/field_translation_reset/U8 iv110 0
Y 2 32998 18010
/ 0
vss 2 32998 17795
/ 0
vdd 2 32998 18289
/ 0
A 2 32958 18010
_I0/chip/vga_controller/field_translation_reset/U6 iv110 0
Y 2 31918 18010
/ 0
vss 2 31918 17795
/ 0
vdd 2 31918 18289
/ 0
A 2 31878 18010
_I0/chip/vga_controller/field_translation_reset/U12 iv110 0
Y 2 31958 18568
/ 0
vss 2 31958 18783
/ 0
vdd 2 31958 18289
/ 0
A 2 31918 18568
_I0/chip/vga_controller/field_translation_reset/U4 iv110 0
Y 2 31438 18568
/ 0
vss 2 31438 18783
/ 0
vdd 2 31438 18289
/ 0
A 2 31398 18568
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U16 iv110 0
Y 2 31798 19556
/ 0
vss 2 31798 19771
/ 0
vdd 2 31798 19277
/ 0
A 2 31758 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U21 iv110 0
Y 2 32438 19556
/ 0
vss 2 32438 19771
/ 0
vdd 2 32438 19277
/ 0
A 2 32398 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U22 iv110 0
Y 2 32998 18998
/ 0
vss 2 32998 18783
/ 0
vdd 2 32998 19277
/ 0
A 2 32958 18998
_I0/chip/vga_controller/field_translation/U30 iv110 0
Y 2 31678 14616
/ 0
vss 2 31678 14831
/ 0
vdd 2 31678 14337
/ 0
A 2 31638 14616
_I0/chip/vga_controller/field_translation/U27 iv110 0
Y 2 31518 14058
/ 0
vss 2 31518 13843
/ 0
vdd 2 31518 14337
/ 0
A 2 31478 14058
_I0/chip/vga_controller/field_translation/U24 iv110 0
Y 2 33638 14058
/ 0
vss 2 33638 13843
/ 0
vdd 2 33638 14337
/ 0
A 2 33598 14058
_I0/chip/vga_controller/field_translation/U4 iv110 0
Y 2 34398 14058
/ 0
vss 2 34398 13843
/ 0
vdd 2 34398 14337
/ 0
A 2 34358 14058
_I0/chip/vga_controller/field_translation/U6 iv110 0
Y 2 31678 14058
/ 0
vss 2 31678 13843
/ 0
vdd 2 31678 14337
/ 0
A 2 31638 14058
_I0/chip/vga_controller/field_translation/U8 iv110 0
Y 2 33358 14058
/ 0
vss 2 33358 13843
/ 0
vdd 2 33358 14337
/ 0
A 2 33318 14058
_I0/chip/vga_controller/field_translation/mem_addr_counter/U52 iv110 0
Y 2 33918 15046
/ 0
vss 2 33918 14831
/ 0
vdd 2 33918 15325
/ 0
A 2 33878 15046
_I0/chip/vga_controller/np_translation/mem_addr_counter/U52 iv110 0
Y 2 37958 15046
/ 0
vss 2 37958 14831
/ 0
vdd 2 37958 15325
/ 0
A 2 37918 15046
_I0/chip/vga_controller/field_translation/mem_addr_counter/U87 iv110 0
Y 2 34398 15604
/ 0
vss 2 34398 15819
/ 0
vdd 2 34398 15325
/ 0
A 2 34358 15604
_I0/chip/vga_controller/np_translation/mem_addr_counter/U87 iv110 0
Y 2 38438 15604
/ 0
vss 2 38438 15819
/ 0
vdd 2 38438 15325
/ 0
A 2 38398 15604
_I0/chip/vga_controller/field_translation/mem_addr_counter/U92 iv110 0
Y 2 34638 16034
/ 0
vss 2 34638 15819
/ 0
vdd 2 34638 16313
/ 0
A 2 34598 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U92 iv110 0
Y 2 38678 16034
/ 0
vss 2 38678 15819
/ 0
vdd 2 38678 16313
/ 0
A 2 38638 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U91 iv110 0
Y 2 34158 16034
/ 0
vss 2 34158 15819
/ 0
vdd 2 34158 16313
/ 0
A 2 34118 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U91 iv110 0
Y 2 38198 16034
/ 0
vss 2 38198 15819
/ 0
vdd 2 38198 16313
/ 0
A 2 38158 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U77 iv110 0
Y 2 33278 15046
/ 0
vss 2 33278 14831
/ 0
vdd 2 33278 15325
/ 0
A 2 33238 15046
_I0/chip/vga_controller/np_translation/mem_addr_counter/U77 iv110 0
Y 2 37318 15046
/ 0
vss 2 37318 14831
/ 0
vdd 2 37318 15325
/ 0
A 2 37278 15046
_I0/chip/vga_controller/field_translation/mem_addr_counter/U68 iv110 0
Y 2 33158 16034
/ 0
vss 2 33158 15819
/ 0
vdd 2 33158 16313
/ 0
A 2 33118 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U68 iv110 0
Y 2 37198 16034
/ 0
vss 2 37198 15819
/ 0
vdd 2 37198 16313
/ 0
A 2 37158 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U39 iv110 0
Y 2 32678 16592
/ 0
vss 2 32678 16807
/ 0
vdd 2 32678 16313
/ 0
A 2 32638 16592
_I0/chip/vga_controller/np_translation/mem_addr_counter/U39 iv110 0
Y 2 36718 16592
/ 0
vss 2 36718 16807
/ 0
vdd 2 36718 16313
/ 0
A 2 36678 16592
_I0/chip/vga_controller/field_translation/mem_addr_counter/U60 iv110 0
Y 2 32838 17022
/ 0
vss 2 32838 16807
/ 0
vdd 2 32838 17301
/ 0
A 2 32798 17022
_I0/chip/vga_controller/np_translation/mem_addr_counter/U60 iv110 0
Y 2 36878 17022
/ 0
vss 2 36878 16807
/ 0
vdd 2 36878 17301
/ 0
A 2 36838 17022
_I0/chip/vga_controller/field_translation/mem_addr_counter/U96 iv110 0
Y 2 32358 17022
/ 0
vss 2 32358 16807
/ 0
vdd 2 32358 17301
/ 0
A 2 32318 17022
_I0/chip/vga_controller/np_translation/mem_addr_counter/U96 iv110 0
Y 2 36398 17022
/ 0
vss 2 36398 16807
/ 0
vdd 2 36398 17301
/ 0
A 2 36358 17022
_I0/chip/vga_controller/counter/pos_y_counter/U63 iv110 0
Y 2 27318 17580
/ 0
vss 2 27318 17795
/ 0
vdd 2 27318 17301
/ 0
A 2 27278 17580
_I0/chip/vga_controller/counter/pos_y_counter/U43 iv110 0
Y 2 27238 19556
/ 0
vss 2 27238 19771
/ 0
vdd 2 27238 19277
/ 0
A 2 27198 19556
_I0/chip/vga_controller/counter/pos_y_counter/U48 iv110 0
Y 2 25998 17022
/ 0
vss 2 25998 16807
/ 0
vdd 2 25998 17301
/ 0
A 2 25958 17022
_I0/chip/vga_controller/counter/pos_y_counter/U65 iv110 0
Y 2 25918 18998
/ 0
vss 2 25918 18783
/ 0
vdd 2 25918 19277
/ 0
A 2 25878 18998
_I0/chip/vga_controller/counter/pos_y_counter/U61 iv110 0
Y 2 26238 19556
/ 0
vss 2 26238 19771
/ 0
vdd 2 26238 19277
/ 0
A 2 26198 19556
_I0/chip/vga_controller/counter/pos_y_counter/U36 iv110 0
Y 2 24318 18010
/ 0
vss 2 24318 17795
/ 0
vdd 2 24318 18289
/ 0
A 2 24278 18010
_I0/chip/vga_controller/counter/pos_y_counter/U50 iv110 0
Y 2 24558 18998
/ 0
vss 2 24558 18783
/ 0
vdd 2 24558 19277
/ 0
A 2 24518 18998
_I0/chip/vga_controller/counter/resets/U27 iv110 0
Y 2 28078 16592
/ 0
vss 2 28078 16807
/ 0
vdd 2 28078 16313
/ 0
A 2 28038 16592
_I0/chip/vga_controller/counter/resets/U37 iv110 0
Y 2 29038 16592
/ 0
vss 2 29038 16807
/ 0
vdd 2 29038 16313
/ 0
A 2 28998 16592
_I0/chip/vga_controller/counter/resets/U22 iv110 0
Y 2 29358 16592
/ 0
vss 2 29358 16807
/ 0
vdd 2 29358 16313
/ 0
A 2 29318 16592
_I0/chip/vga_controller/counter/resets/U30 iv110 0
Y 2 29438 16592
/ 0
vss 2 29438 16807
/ 0
vdd 2 29438 16313
/ 0
A 2 29398 16592
_I0/chip/vga_controller/counter/pos_x_counter/U30 iv110 0
Y 2 27918 18010
/ 0
vss 2 27918 17795
/ 0
vdd 2 27918 18289
/ 0
A 2 27878 18010
_I0/chip/vga_controller/counter/pos_x_counter/U47 iv110 0
Y 2 27558 18998
/ 0
vss 2 27558 18783
/ 0
vdd 2 27558 19277
/ 0
A 2 27518 18998
_I0/chip/vga_controller/counter/pos_x_counter/U51 iv110 0
Y 2 27678 19556
/ 0
vss 2 27678 19771
/ 0
vdd 2 27678 19277
/ 0
A 2 27638 19556
_I0/chip/vga_controller/counter/pos_x_counter/U52 iv110 0
Y 2 28398 18568
/ 0
vss 2 28398 18783
/ 0
vdd 2 28398 18289
/ 0
A 2 28358 18568
_I0/chip/vga_controller/counter/pos_x_counter/U37 iv110 0
Y 2 29358 18010
/ 0
vss 2 29358 17795
/ 0
vdd 2 29358 18289
/ 0
A 2 29318 18010
_I0/chip/vga_controller/counter/pos_x_counter/U39 iv110 0
Y 2 29918 19556
/ 0
vss 2 29918 19771
/ 0
vdd 2 29918 19277
/ 0
A 2 29878 19556
_I0/chip/vga_controller/field_check/U38 iv110 0
Y 2 29158 15604
/ 0
vss 2 29158 15819
/ 0
vdd 2 29158 15325
/ 0
A 2 29118 15604
_I0/chip/vga_controller/field_check/U35 iv110 0
Y 2 29078 15604
/ 0
vss 2 29078 15819
/ 0
vdd 2 29078 15325
/ 0
A 2 29038 15604
_I0/chip/vga_controller/field_check/U26 iv110 0
Y 2 29238 15046
/ 0
vss 2 29238 14831
/ 0
vdd 2 29238 15325
/ 0
A 2 29198 15046
_I0/chip/vga_controller/field_check/U23 iv110 0
Y 2 30238 15046
/ 0
vss 2 30238 14831
/ 0
vdd 2 30238 15325
/ 0
A 2 30198 15046
_I0/chip/vga_controller/field_check/U20 iv110 0
Y 2 30678 15046
/ 0
vss 2 30678 14831
/ 0
vdd 2 30678 15325
/ 0
A 2 30638 15046
_I0/chip/vga_controller/score_translation/U4 iv110 0
Y 2 26238 13628
/ 0
vss 2 26238 13843
/ 0
vdd 2 26238 13349
/ 0
A 2 26198 13628
_I0/chip/vga_controller/score_translation/U8 iv110 0
Y 2 26278 13070
/ 0
vss 2 26278 12855
/ 0
vdd 2 26278 13349
/ 0
A 2 26238 13070
_I0/chip/vga_controller/score_translation/U12 iv110 0
Y 2 26398 13628
/ 0
vss 2 26398 13843
/ 0
vdd 2 26398 13349
/ 0
A 2 26358 13628
_I0/chip/vga_controller/score_translation/U58 iv110 0
Y 2 27398 12640
/ 0
vss 2 27398 12855
/ 0
vdd 2 27398 12361
/ 0
A 2 27358 12640
_I0/chip/vga_controller/score_translation/U54 iv110 0
Y 2 27518 12082
/ 0
vss 2 27518 11867
/ 0
vdd 2 27518 12361
/ 0
A 2 27478 12082
_I0/chip/vga_controller/score_translation/U10 iv110 0
Y 2 27918 12640
/ 0
vss 2 27918 12855
/ 0
vdd 2 27918 12361
/ 0
A 2 27878 12640
_I0/chip/vga_controller/score_translation/U6 iv110 0
Y 2 27318 13628
/ 0
vss 2 27318 13843
/ 0
vdd 2 27318 13349
/ 0
A 2 27278 13628
_I0/chip/vga_controller/score_translation/U49 iv110 0
Y 2 27318 13070
/ 0
vss 2 27318 12855
/ 0
vdd 2 27318 13349
/ 0
A 2 27278 13070
_I0/chip/vga_controller/score_translation/U55 iv110 0
Y 2 28038 12082
/ 0
vss 2 28038 11867
/ 0
vdd 2 28038 12361
/ 0
A 2 27998 12082
_I0/chip/vga_controller/score_translation/U51 iv110 0
Y 2 27518 13628
/ 0
vss 2 27518 13843
/ 0
vdd 2 27518 13349
/ 0
A 2 27478 13628
_I0/chip/vga_controller/score_translation/U45 iv110 0
Y 2 27438 13070
/ 0
vss 2 27438 12855
/ 0
vdd 2 27438 13349
/ 0
A 2 27398 13070
_I0/chip/vga_controller/score_translation/U39 iv110 0
Y 2 27718 13628
/ 0
vss 2 27718 13843
/ 0
vdd 2 27718 13349
/ 0
A 2 27678 13628
_I0/chip/vga_controller/score_translation/mem_addr_counter/U18 iv110 0
Y 2 26318 12082
/ 0
vss 2 26318 11867
/ 0
vdd 2 26318 12361
/ 0
A 2 26278 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U11 iv110 0
Y 2 26118 12082
/ 0
vss 2 26118 11867
/ 0
vdd 2 26118 12361
/ 0
A 2 26078 12082
_I0/chip/vga_controller/read_and_output/U7 iv110 0
Y 2 38438 12640
/ 0
vss 2 38438 12855
/ 0
vdd 2 38438 12361
/ 0
A 2 38398 12640
_I0/chip/vga_controller/triggers/U24 iv110 0
Y 2 28558 12640
/ 0
vss 2 28558 12855
/ 0
vdd 2 28558 12361
/ 0
A 2 28518 12640
_I0/chip/vga_controller/triggers/U39 iv110 0
Y 2 30118 12082
/ 0
vss 2 30118 11867
/ 0
vdd 2 30118 12361
/ 0
A 2 30078 12082
_I0/chip/vga_controller/triggers/U38 iv110 0
Y 2 30558 12082
/ 0
vss 2 30558 11867
/ 0
vdd 2 30558 12361
/ 0
A 2 30518 12082
_I0/chip/vga_controller/triggers/U48 iv110 0
Y 2 30518 12640
/ 0
vss 2 30518 12855
/ 0
vdd 2 30518 12361
/ 0
A 2 30478 12640
_I0/chip/vga_controller/triggers/U47 iv110 0
Y 2 30918 12082
/ 0
vss 2 30918 11867
/ 0
vdd 2 30918 12361
/ 0
A 2 30878 12082
_I0/chip/vga_controller/triggers/U46 iv110 0
Y 2 30878 12640
/ 0
vss 2 30878 12855
/ 0
vdd 2 30878 12361
/ 0
A 2 30838 12640
_I0/chip/vga_controller/triggers/U45 iv110 0
Y 2 31278 12082
/ 0
vss 2 31278 11867
/ 0
vdd 2 31278 12361
/ 0
A 2 31238 12082
_I0/chip/vga_controller/triggers/U32 iv110 0
Y 2 31238 12640
/ 0
vss 2 31238 12855
/ 0
vdd 2 31238 12361
/ 0
A 2 31198 12640
_I0/chip/vga_controller/np_check/U29 iv110 0
Y 2 30958 14058
/ 0
vss 2 30958 13843
/ 0
vdd 2 30958 14337
/ 0
A 2 30918 14058
_I0/chip/vga_controller/np_check/U25 iv110 0
Y 2 29198 14058
/ 0
vss 2 29198 13843
/ 0
vdd 2 29198 14337
/ 0
A 2 29158 14058
_I0/chip/vga_controller/np_check/U32 iv110 0
Y 2 29558 14058
/ 0
vss 2 29558 13843
/ 0
vdd 2 29558 14337
/ 0
A 2 29518 14058
_I0/chip/vga_controller/np_check/U41 iv110 0
Y 2 29038 14616
/ 0
vss 2 29038 14831
/ 0
vdd 2 29038 14337
/ 0
A 2 28998 14616
_I0/chip/vga_controller/np_check/U39 iv110 0
Y 2 29118 14616
/ 0
vss 2 29118 14831
/ 0
vdd 2 29118 14337
/ 0
A 2 29078 14616
_I0/chip/vga_controller/np_check/U21 iv110 0
Y 2 28958 14616
/ 0
vss 2 28958 14831
/ 0
vdd 2 28958 14337
/ 0
A 2 28918 14616
_I0/chip/vga_controller/np_check/U24 iv110 0
Y 2 28958 14058
/ 0
vss 2 28958 13843
/ 0
vdd 2 28958 14337
/ 0
A 2 28918 14058
_I0/chip/vga_controller/score_check/U34 iv110 0
Y 2 26278 15046
/ 0
vss 2 26278 14831
/ 0
vdd 2 26278 15325
/ 0
A 2 26238 15046
_I0/chip/vga_controller/score_check/U36 iv110 0
Y 2 26358 15604
/ 0
vss 2 26358 15819
/ 0
vdd 2 26358 15325
/ 0
A 2 26318 15604
_I0/chip/vga_controller/score_check/U24 iv110 0
Y 2 25998 15604
/ 0
vss 2 25998 15819
/ 0
vdd 2 25998 15325
/ 0
A 2 25958 15604
_I0/chip/vga_controller/score_check/U31 iv110 0
Y 2 25318 15604
/ 0
vss 2 25318 15819
/ 0
vdd 2 25318 15325
/ 0
A 2 25278 15604
_I0/chip/vga_controller/score_check/U18 iv110 0
Y 2 25518 15604
/ 0
vss 2 25518 15819
/ 0
vdd 2 25518 15325
/ 0
A 2 25478 15604
_I0/chip/vga_controller/sync/U13 iv110 0
Y 2 28438 15046
/ 0
vss 2 28438 14831
/ 0
vdd 2 28438 15325
/ 0
A 2 28398 15046
_I0/chip/vga_controller/np_translation_reset/U8 iv110 0
Y 2 38758 18568
/ 0
vss 2 38758 18783
/ 0
vdd 2 38758 18289
/ 0
A 2 38718 18568
_I0/chip/vga_controller/np_translation_reset/U59 iv110 0
Y 2 38038 18010
/ 0
vss 2 38038 17795
/ 0
vdd 2 38038 18289
/ 0
A 2 37998 18010
_I0/chip/vga_controller/np_translation_reset/U56 iv110 0
Y 2 38518 18010
/ 0
vss 2 38518 17795
/ 0
vdd 2 38518 18289
/ 0
A 2 38478 18010
_I0/chip/vga_controller/np_translation_reset/U50 iv110 0
Y 2 38398 18998
/ 0
vss 2 38398 18783
/ 0
vdd 2 38398 19277
/ 0
A 2 38358 18998
_I0/chip/vga_controller/np_translation_reset/U46 iv110 0
Y 2 38518 18998
/ 0
vss 2 38518 18783
/ 0
vdd 2 38518 19277
/ 0
A 2 38478 18998
_I0/chip/vga_controller/np_translation_reset/U55 iv110 0
Y 2 38638 18998
/ 0
vss 2 38638 18783
/ 0
vdd 2 38638 19277
/ 0
A 2 38598 18998
_I0/chip/vga_controller/np_translation_reset/U52 iv110 0
Y 2 38758 18998
/ 0
vss 2 38758 18783
/ 0
vdd 2 38758 19277
/ 0
A 2 38718 18998
_I0/chip/vga_controller/np_translation_reset/U62 iv110 0
Y 2 37798 18568
/ 0
vss 2 37798 18783
/ 0
vdd 2 37798 18289
/ 0
A 2 37758 18568
_I0/chip/vga_controller/np_translation_reset/U37 iv110 0
Y 2 37038 18010
/ 0
vss 2 37038 17795
/ 0
vdd 2 37038 18289
/ 0
A 2 36998 18010
_I0/chip/vga_controller/np_translation_reset/U4 iv110 0
Y 2 36598 18010
/ 0
vss 2 36598 17795
/ 0
vdd 2 36598 18289
/ 0
A 2 36558 18010
_I0/chip/vga_controller/np_translation_reset/U6 iv110 0
Y 2 37798 18998
/ 0
vss 2 37798 18783
/ 0
vdd 2 37798 19277
/ 0
A 2 37758 18998
_I0/chip/vga_controller/np_translation_reset/U10 iv110 0
Y 2 37638 18998
/ 0
vss 2 37638 18783
/ 0
vdd 2 37638 19277
/ 0
A 2 37598 18998
_I0/chip/vga_controller/np_translation_reset/U12 iv110 0
Y 2 35198 18010
/ 0
vss 2 35198 17795
/ 0
vdd 2 35198 18289
/ 0
A 2 35158 18010
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U14 iv110 0
Y 2 36318 18998
/ 0
vss 2 36318 18783
/ 0
vdd 2 36318 19277
/ 0
A 2 36278 18998
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U9 iv110 0
Y 2 36438 19556
/ 0
vss 2 36438 19771
/ 0
vdd 2 36438 19277
/ 0
A 2 36398 19556
_I0/chip/vga_controller/np_translation/U27 iv110 0
Y 2 38558 14616
/ 0
vss 2 38558 14831
/ 0
vdd 2 38558 14337
/ 0
A 2 38518 14616
_I0/chip/vga_controller/np_translation/U4 iv110 0
Y 2 38758 14058
/ 0
vss 2 38758 13843
/ 0
vdd 2 38758 14337
/ 0
A 2 38718 14058
_I0/chip/vga_controller/np_translation/U6 iv110 0
Y 2 37158 14058
/ 0
vss 2 37158 13843
/ 0
vdd 2 37158 14337
/ 0
A 2 37118 14058
_I0/chip/vga_controller/np_translation/U30 iv110 0
Y 2 38318 14616
/ 0
vss 2 38318 14831
/ 0
vdd 2 38318 14337
/ 0
A 2 38278 14616
_I0/chip/vga_controller/np_translation/U8 iv110 0
Y 2 38358 14058
/ 0
vss 2 38358 13843
/ 0
vdd 2 38358 14337
/ 0
A 2 38318 14058
_I0/chip/vga_controller/np_translation/U24 iv110 0
Y 2 37398 14616
/ 0
vss 2 37398 14831
/ 0
vdd 2 37398 14337
/ 0
A 2 37358 14616
_I0/chip/vga_controller/mem_addr_demux/U70 iv110 0
Y 2 32758 12640
/ 0
vss 2 32758 12855
/ 0
vdd 2 32758 12361
/ 0
A 2 32718 12640
_I0/chip/U22 no210 0
B 2 25838 11094
/ 0
A 2 25798 11126
/ 0
vss 2 25798 10879
/ 0
vdd 2 25798 11373
/ 0
Y 2 25878 11126
_I0/chip/game_controller/U471 no210 0
B 2 518 13628
/ 0
A 2 478 13596
/ 0
vss 2 478 13843
/ 0
vdd 2 478 13349
/ 0
Y 2 558 13596
_I0/chip/game_controller/U344 no210 0
B 2 2318 11652
/ 0
A 2 2278 11620
/ 0
vss 2 2278 11867
/ 0
vdd 2 2278 11373
/ 0
Y 2 2358 11620
_I0/chip/game_controller/U495 no210 0
B 2 3638 13628
/ 0
A 2 3598 13596
/ 0
vss 2 3598 13843
/ 0
vdd 2 3598 13349
/ 0
Y 2 3678 13596
_I0/chip/game_controller/U539 no210 0
B 2 4078 10664
/ 0
A 2 4038 10632
/ 0
vss 2 4038 10879
/ 0
vdd 2 4038 10385
/ 0
Y 2 4118 10632
_I0/chip/game_controller/U573 no210 0
B 2 4358 19556
/ 0
A 2 4318 19524
/ 0
vss 2 4318 19771
/ 0
vdd 2 4318 19277
/ 0
Y 2 4398 19524
_I0/chip/game_controller/U590 no210 0
B 2 4638 17022
/ 0
A 2 4598 17054
/ 0
vss 2 4598 16807
/ 0
vdd 2 4598 17301
/ 0
Y 2 4678 17054
_I0/chip/game_controller/U506 no210 0
B 2 4278 15604
/ 0
A 2 4238 15572
/ 0
vss 2 4238 15819
/ 0
vdd 2 4238 15325
/ 0
Y 2 4318 15572
_I0/chip/game_controller/U413 no210 0
B 2 4718 16592
/ 0
A 2 4678 16560
/ 0
vss 2 4678 16807
/ 0
vdd 2 4678 16313
/ 0
Y 2 4758 16560
_I0/chip/game_controller/U372 no210 0
B 2 4998 15046
/ 0
A 2 4958 15078
/ 0
vss 2 4958 14831
/ 0
vdd 2 4958 15325
/ 0
Y 2 5038 15078
_I0/chip/game_controller/U549 no210 0
B 2 5318 14616
/ 0
A 2 5278 14584
/ 0
vss 2 5278 14831
/ 0
vdd 2 5278 14337
/ 0
Y 2 5358 14584
_I0/chip/game_controller/U414 no210 0
B 2 5158 14058
/ 0
A 2 5118 14090
/ 0
vss 2 5118 13843
/ 0
vdd 2 5118 14337
/ 0
Y 2 5198 14090
_I0/chip/game_controller/U356 no210 0
B 2 5718 13070
/ 0
A 2 5678 13102
/ 0
vss 2 5678 12855
/ 0
vdd 2 5678 13349
/ 0
Y 2 5758 13102
_I0/chip/game_controller/U432 no210 0
B 2 5478 12082
/ 0
A 2 5438 12114
/ 0
vss 2 5438 11867
/ 0
vdd 2 5438 12361
/ 0
Y 2 5518 12114
_I0/chip/game_controller/U428 no210 0
B 2 5958 12082
/ 0
A 2 5918 12114
/ 0
vss 2 5918 11867
/ 0
vdd 2 5918 12361
/ 0
Y 2 5998 12114
_I0/chip/game_controller/U366 no210 0
B 2 6798 14616
/ 0
A 2 6758 14584
/ 0
vss 2 6758 14831
/ 0
vdd 2 6758 14337
/ 0
Y 2 6838 14584
_I0/chip/game_controller/U550 no210 0
B 2 6358 14058
/ 0
A 2 6318 14090
/ 0
vss 2 6318 13843
/ 0
vdd 2 6318 14337
/ 0
Y 2 6398 14090
_I0/chip/game_controller/U409 no210 0
B 2 6198 15046
/ 0
A 2 6158 15078
/ 0
vss 2 6158 14831
/ 0
vdd 2 6158 15325
/ 0
Y 2 6238 15078
_I0/chip/game_controller/U581 no210 0
B 2 5998 14058
/ 0
A 2 5958 14090
/ 0
vss 2 5958 13843
/ 0
vdd 2 5958 14337
/ 0
Y 2 6038 14090
_I0/chip/game_controller/U333 no210 0
B 2 6038 13070
/ 0
A 2 5998 13102
/ 0
vss 2 5998 12855
/ 0
vdd 2 5998 13349
/ 0
Y 2 6078 13102
_I0/chip/game_controller/U493 no210 0
B 2 6398 10106
/ 0
A 2 6358 10138
/ 0
vss 2 6358 9891
/ 0
vdd 2 6358 10385
/ 0
Y 2 6438 10138
_I0/chip/game_controller/U334 no210 0
B 2 6398 10664
/ 0
A 2 6358 10632
/ 0
vss 2 6358 10879
/ 0
vdd 2 6358 10385
/ 0
Y 2 6438 10632
_I0/chip/game_controller/U412 no210 0
B 2 6438 9676
/ 0
A 2 6398 9644
/ 0
vss 2 6398 9891
/ 0
vdd 2 6398 9397
/ 0
Y 2 6478 9644
_I0/chip/game_controller/U586 no210 0
B 2 7198 12640
/ 0
A 2 7158 12608
/ 0
vss 2 7158 12855
/ 0
vdd 2 7158 12361
/ 0
Y 2 7238 12608
_I0/chip/game_controller/U593 no210 0
B 2 7398 13070
/ 0
A 2 7358 13102
/ 0
vss 2 7358 12855
/ 0
vdd 2 7358 13349
/ 0
Y 2 7438 13102
_I0/chip/game_controller/U325 no210 0
B 2 7118 13070
/ 0
A 2 7078 13102
/ 0
vss 2 7078 12855
/ 0
vdd 2 7078 13349
/ 0
Y 2 7158 13102
_I0/chip/game_controller/U411 no210 0
B 2 7038 9676
/ 0
A 2 6998 9644
/ 0
vss 2 6998 9891
/ 0
vdd 2 6998 9397
/ 0
Y 2 7078 9644
_I0/chip/game_controller/U401 no210 0
B 2 8438 15604
/ 0
A 2 8398 15572
/ 0
vss 2 8398 15819
/ 0
vdd 2 8398 15325
/ 0
Y 2 8478 15572
_I0/chip/game_controller/U503 no210 0
B 2 7078 15604
/ 0
A 2 7038 15572
/ 0
vss 2 7038 15819
/ 0
vdd 2 7038 15325
/ 0
Y 2 7118 15572
_I0/chip/game_controller/U504 no210 0
B 2 7518 15604
/ 0
A 2 7478 15572
/ 0
vss 2 7478 15819
/ 0
vdd 2 7478 15325
/ 0
Y 2 7558 15572
_I0/chip/game_controller/U361 no210 0
B 2 7798 10106
/ 0
A 2 7758 10138
/ 0
vss 2 7758 9891
/ 0
vdd 2 7758 10385
/ 0
Y 2 7838 10138
_I0/chip/game_controller/U365 no210 0
B 2 7518 8130
/ 0
A 2 7478 8162
/ 0
vss 2 7478 7915
/ 0
vdd 2 7478 8409
/ 0
Y 2 7558 8162
_I0/chip/game_controller/U588 no210 0
B 2 8878 19556
/ 0
A 2 8838 19524
/ 0
vss 2 8838 19771
/ 0
vdd 2 8838 19277
/ 0
Y 2 8918 19524
_I0/chip/game_controller/U553 no210 0
B 2 8358 18998
/ 0
A 2 8318 19030
/ 0
vss 2 8318 18783
/ 0
vdd 2 8318 19277
/ 0
Y 2 8398 19030
_I0/chip/game_controller/U370 no210 0
B 2 8038 8688
/ 0
A 2 7998 8656
/ 0
vss 2 7998 8903
/ 0
vdd 2 7998 8409
/ 0
Y 2 8078 8656
_I0/chip/game_controller/U407 no210 0
B 2 8318 9118
/ 0
A 2 8278 9150
/ 0
vss 2 8278 8903
/ 0
vdd 2 8278 9397
/ 0
Y 2 8358 9150
_I0/chip/game_controller/U406 no210 0
B 2 8318 9676
/ 0
A 2 8278 9644
/ 0
vss 2 8278 9891
/ 0
vdd 2 8278 9397
/ 0
Y 2 8358 9644
_I0/chip/game_controller/U542 no210 0
B 2 8718 18568
/ 0
A 2 8678 18536
/ 0
vss 2 8678 18783
/ 0
vdd 2 8678 18289
/ 0
Y 2 8758 18536
_I0/chip/game_controller/U578 no210 0
B 2 8838 17022
/ 0
A 2 8798 17054
/ 0
vss 2 8798 16807
/ 0
vdd 2 8798 17301
/ 0
Y 2 8878 17054
_I0/chip/game_controller/U475 no210 0
B 2 9078 15604
/ 0
A 2 9038 15572
/ 0
vss 2 9038 15819
/ 0
vdd 2 9038 15325
/ 0
Y 2 9118 15572
_I0/chip/game_controller/U543 no210 0
B 2 9918 15604
/ 0
A 2 9878 15572
/ 0
vss 2 9878 15819
/ 0
vdd 2 9878 15325
/ 0
Y 2 9958 15572
_I0/chip/game_controller/U329 no210 0
B 2 9358 13070
/ 0
A 2 9318 13102
/ 0
vss 2 9318 12855
/ 0
vdd 2 9318 13349
/ 0
Y 2 9398 13102
_I0/chip/game_controller/U322 no210 0
B 2 9998 16592
/ 0
A 2 9958 16560
/ 0
vss 2 9958 16807
/ 0
vdd 2 9958 16313
/ 0
Y 2 10038 16560
_I0/chip/game_controller/U446 no210 0
B 2 10118 12082
/ 0
A 2 10078 12114
/ 0
vss 2 10078 11867
/ 0
vdd 2 10078 12361
/ 0
Y 2 10158 12114
_I0/chip/game_controller/U519 no210 0
B 2 10678 19556
/ 0
A 2 10638 19524
/ 0
vss 2 10638 19771
/ 0
vdd 2 10638 19277
/ 0
Y 2 10718 19524
_I0/chip/game_controller/U369 no210 0
B 2 10878 16034
/ 0
A 2 10838 16066
/ 0
vss 2 10838 15819
/ 0
vdd 2 10838 16313
/ 0
Y 2 10918 16066
_I0/chip/game_controller/U447 no210 0
B 2 10638 15604
/ 0
A 2 10598 15572
/ 0
vss 2 10598 15819
/ 0
vdd 2 10598 15325
/ 0
Y 2 10678 15572
_I0/chip/game_controller/U327 no210 0
B 2 10638 12082
/ 0
A 2 10598 12114
/ 0
vss 2 10598 11867
/ 0
vdd 2 10598 12361
/ 0
Y 2 10678 12114
_I0/chip/game_controller/U324 no210 0
B 2 10638 12640
/ 0
A 2 10598 12608
/ 0
vss 2 10598 12855
/ 0
vdd 2 10598 12361
/ 0
Y 2 10678 12608
_I0/chip/game_controller/U368 no210 0
B 2 10958 11094
/ 0
A 2 10918 11126
/ 0
vss 2 10918 10879
/ 0
vdd 2 10918 11373
/ 0
Y 2 10998 11126
_I0/chip/game_controller/U339 no210 0
B 2 10878 8688
/ 0
A 2 10838 8656
/ 0
vss 2 10838 8903
/ 0
vdd 2 10838 8409
/ 0
Y 2 10918 8656
_I0/chip/game_controller/U326 no210 0
B 2 11798 18568
/ 0
A 2 11758 18536
/ 0
vss 2 11758 18783
/ 0
vdd 2 11758 18289
/ 0
Y 2 11838 18536
_I0/chip/game_controller/U323 no210 0
B 2 11318 19556
/ 0
A 2 11278 19524
/ 0
vss 2 11278 19771
/ 0
vdd 2 11278 19277
/ 0
Y 2 11358 19524
_I0/chip/game_controller/U353 no210 0
B 2 11638 15604
/ 0
A 2 11598 15572
/ 0
vss 2 11598 15819
/ 0
vdd 2 11598 15325
/ 0
Y 2 11678 15572
_I0/chip/game_controller/U351 no210 0
B 2 11678 10664
/ 0
A 2 11638 10632
/ 0
vss 2 11638 10879
/ 0
vdd 2 11638 10385
/ 0
Y 2 11718 10632
_I0/chip/game_controller/U394 no210 0
B 2 11758 11094
/ 0
A 2 11718 11126
/ 0
vss 2 11718 10879
/ 0
vdd 2 11718 11373
/ 0
Y 2 11798 11126
_I0/chip/game_controller/U354 no210 0
B 2 12078 18568
/ 0
A 2 12038 18536
/ 0
vss 2 12038 18783
/ 0
vdd 2 12038 18289
/ 0
Y 2 12118 18536
_I0/chip/game_controller/U395 no210 0
B 2 11998 12082
/ 0
A 2 11958 12114
/ 0
vss 2 11958 11867
/ 0
vdd 2 11958 12361
/ 0
Y 2 12038 12114
_I0/chip/game_controller/move_pm/U95 no210 0
B 2 7318 17580
/ 0
A 2 7278 17548
/ 0
vss 2 7278 17795
/ 0
vdd 2 7278 17301
/ 0
Y 2 7358 17548
_I0/chip/game_controller/move_pm/U77 no210 0
B 2 7318 17022
/ 0
A 2 7278 17054
/ 0
vss 2 7278 16807
/ 0
vdd 2 7278 17301
/ 0
Y 2 7358 17054
_I0/chip/game_controller/move_pm/U84 no210 0
B 2 6838 19556
/ 0
A 2 6798 19524
/ 0
vss 2 6798 19771
/ 0
vdd 2 6798 19277
/ 0
Y 2 6878 19524
_I0/chip/game_controller/move_pm/U102 no210 0
B 2 6198 18998
/ 0
A 2 6158 19030
/ 0
vss 2 6158 18783
/ 0
vdd 2 6158 19277
/ 0
Y 2 6238 19030
_I0/chip/game_controller/move_pm/U69 no210 0
B 2 5998 17022
/ 0
A 2 5958 17054
/ 0
vss 2 5958 16807
/ 0
vdd 2 5958 17301
/ 0
Y 2 6038 17054
_I0/chip/game_controller/move_pm/U85 no210 0
B 2 5998 19556
/ 0
A 2 5958 19524
/ 0
vss 2 5958 19771
/ 0
vdd 2 5958 19277
/ 0
Y 2 6038 19524
_I0/chip/game_controller/move_pm/U87 no210 0
B 2 6118 19556
/ 0
A 2 6078 19524
/ 0
vss 2 6078 19771
/ 0
vdd 2 6078 19277
/ 0
Y 2 6158 19524
_I0/chip/game_controller/move_pm/U88 no210 0
B 2 5918 18568
/ 0
A 2 5878 18536
/ 0
vss 2 5878 18783
/ 0
vdd 2 5878 18289
/ 0
Y 2 5958 18536
_I0/chip/game_controller/move_pm/U135 no210 0
B 2 5758 19556
/ 0
A 2 5718 19524
/ 0
vss 2 5718 19771
/ 0
vdd 2 5718 19277
/ 0
Y 2 5798 19524
_I0/chip/game_controller/move_pm/U72 no210 0
B 2 5518 17580
/ 0
A 2 5478 17548
/ 0
vss 2 5478 17795
/ 0
vdd 2 5478 17301
/ 0
Y 2 5558 17548
_I0/chip/game_controller/move_pm/U71 no210 0
B 2 5518 17022
/ 0
A 2 5478 17054
/ 0
vss 2 5478 16807
/ 0
vdd 2 5478 17301
/ 0
Y 2 5558 17054
_I0/chip/game_controller/move_pm/U74 no210 0
B 2 5518 19556
/ 0
A 2 5478 19524
/ 0
vss 2 5478 19771
/ 0
vdd 2 5478 19277
/ 0
Y 2 5558 19524
_I0/chip/game_controller/move_pm/U73 no210 0
B 2 5518 18998
/ 0
A 2 5478 19030
/ 0
vss 2 5478 18783
/ 0
vdd 2 5478 19277
/ 0
Y 2 5558 19030
_I0/chip/game_controller/move_pm/U123 no210 0
B 2 5638 19556
/ 0
A 2 5598 19524
/ 0
vss 2 5598 19771
/ 0
vdd 2 5598 19277
/ 0
Y 2 5678 19524
_I0/chip/game_controller/move_pm/U122 no210 0
B 2 5678 18998
/ 0
A 2 5638 19030
/ 0
vss 2 5638 18783
/ 0
vdd 2 5638 19277
/ 0
Y 2 5718 19030
_I0/chip/game_controller/calc_pm/U63 no210 0
B 2 1598 18010
/ 0
A 2 1558 18042
/ 0
vss 2 1558 17795
/ 0
vdd 2 1558 18289
/ 0
Y 2 1638 18042
_I0/chip/game_controller/calc_pm/U72 no210 0
B 2 1478 18010
/ 0
A 2 1438 18042
/ 0
vss 2 1438 17795
/ 0
vdd 2 1438 18289
/ 0
Y 2 1518 18042
_I0/chip/game_controller/calc_pm/U79 no210 0
B 2 2038 18010
/ 0
A 2 1998 18042
/ 0
vss 2 1998 17795
/ 0
vdd 2 1998 18289
/ 0
Y 2 2078 18042
_I0/chip/game_controller/calc_pm/U108 no210 0
B 2 2598 18010
/ 0
A 2 2558 18042
/ 0
vss 2 2558 17795
/ 0
vdd 2 2558 18289
/ 0
Y 2 2638 18042
_I0/chip/game_controller/calc_pm/U87 no210 0
B 2 3558 18998
/ 0
A 2 3518 19030
/ 0
vss 2 3518 18783
/ 0
vdd 2 3518 19277
/ 0
Y 2 3598 19030
_I0/chip/game_controller/calc_pm/U105 no210 0
B 2 3718 19556
/ 0
A 2 3678 19524
/ 0
vss 2 3678 19771
/ 0
vdd 2 3678 19277
/ 0
Y 2 3758 19524
_I0/chip/lookup_table/U89 no210 0
B 2 15758 1772
/ 0
A 2 15718 1740
/ 0
vss 2 15718 1987
/ 0
vdd 2 15718 1493
/ 0
Y 2 15798 1740
_I0/chip/lookup_table/U93 no210 0
B 2 15918 784
/ 0
A 2 15878 752
/ 0
vss 2 15878 999
/ 0
vdd 2 15878 505
/ 0
Y 2 15958 752
_I0/chip/lookup_table/U94 no210 0
B 2 15678 226
/ 0
A 2 15638 258
/ 0
vss 2 15638 11
/ 0
vdd 2 15638 505
/ 0
Y 2 15718 258
_I0/chip/lookup_table/U90 no210 0
B 2 15118 1214
/ 0
A 2 15078 1246
/ 0
vss 2 15078 999
/ 0
vdd 2 15078 1493
/ 0
Y 2 15158 1246
_I0/chip/lookup_table/U80 no210 0
B 2 15078 226
/ 0
A 2 15038 258
/ 0
vss 2 15038 11
/ 0
vdd 2 15038 505
/ 0
Y 2 15118 258
_I0/chip/lookup_table/U88 no210 0
B 2 14318 1214
/ 0
A 2 14278 1246
/ 0
vss 2 14278 999
/ 0
vdd 2 14278 1493
/ 0
Y 2 14358 1246
_I0/chip/lookup_table/U92 no210 0
B 2 13758 2202
/ 0
A 2 13718 2234
/ 0
vss 2 13718 1987
/ 0
vdd 2 13718 2481
/ 0
Y 2 13798 2234
_I0/chip/lookup_table/U91 no210 0
B 2 13358 1772
/ 0
A 2 13318 1740
/ 0
vss 2 13318 1987
/ 0
vdd 2 13318 1493
/ 0
Y 2 13398 1740
_I0/chip/lookup_table/U149 no210 0
B 2 13678 1772
/ 0
A 2 13638 1740
/ 0
vss 2 13638 1987
/ 0
vdd 2 13638 1493
/ 0
Y 2 13718 1740
_I0/chip/lookup_table/lbl_adder_y/U45 no210 0
B 2 14758 1772
/ 0
A 2 14718 1740
/ 0
vss 2 14718 1987
/ 0
vdd 2 14718 1493
/ 0
Y 2 14798 1740
_I0/chip/draw_erase_piece/U77 no210 0
B 2 11598 6712
/ 0
A 2 11558 6680
/ 0
vss 2 11558 6927
/ 0
vdd 2 11558 6433
/ 0
Y 2 11638 6680
_I0/chip/draw_erase_piece/U56 no210 0
B 2 12718 4178
/ 0
A 2 12678 4210
/ 0
vss 2 12678 3963
/ 0
vdd 2 12678 4457
/ 0
Y 2 12758 4210
_I0/chip/draw_erase_piece/U80 no210 0
B 2 12558 6712
/ 0
A 2 12518 6680
/ 0
vss 2 12518 6927
/ 0
vdd 2 12518 6433
/ 0
Y 2 12598 6680
_I0/chip/draw_erase_piece/U81 no210 0
B 2 12878 5724
/ 0
A 2 12838 5692
/ 0
vss 2 12838 5939
/ 0
vdd 2 12838 5445
/ 0
Y 2 12918 5692
_I0/chip/clear_shift/shift/counter_7_bit/U59 no210 0
B 2 2998 2202
/ 0
A 2 2958 2234
/ 0
vss 2 2958 1987
/ 0
vdd 2 2958 2481
/ 0
Y 2 3038 2234
_I0/chip/clear_shift/shift/counter_7_bit/U58 no210 0
B 2 1518 3190
/ 0
A 2 1478 3222
/ 0
vss 2 1478 2975
/ 0
vdd 2 1478 3469
/ 0
Y 2 1558 3222
_I0/chip/clear_shift/shift/counter_7_bit/U73 no210 0
B 2 2438 3748
/ 0
A 2 2398 3716
/ 0
vss 2 2398 3963
/ 0
vdd 2 2398 3469
/ 0
Y 2 2478 3716
_I0/chip/clear_shift/shift/counter_7_bit/U68 no210 0
B 2 2598 3190
/ 0
A 2 2558 3222
/ 0
vss 2 2558 2975
/ 0
vdd 2 2558 3469
/ 0
Y 2 2638 3222
_I0/chip/clear_shift/shift/counter_7_bit/U70 no210 0
B 2 2398 2202
/ 0
A 2 2358 2234
/ 0
vss 2 2358 1987
/ 0
vdd 2 2358 2481
/ 0
Y 2 2438 2234
_I0/chip/clear_shift/shift/counter_7_bit/U71 no210 0
B 2 2438 1214
/ 0
A 2 2398 1246
/ 0
vss 2 2398 999
/ 0
vdd 2 2398 1493
/ 0
Y 2 2478 1246
_I0/chip/clear_shift/shift/counter_7_bit/U46 no210 0
B 2 2798 3748
/ 0
A 2 2758 3716
/ 0
vss 2 2758 3963
/ 0
vdd 2 2758 3469
/ 0
Y 2 2838 3716
_I0/chip/clear_shift/shift/counter_7_bit/U72 no210 0
B 2 2798 1772
/ 0
A 2 2758 1740
/ 0
vss 2 2758 1987
/ 0
vdd 2 2758 1493
/ 0
Y 2 2838 1740
_I0/chip/clear_shift/shift/counter_7_bit/U45 no210 0
B 2 1798 1772
/ 0
A 2 1758 1740
/ 0
vss 2 1758 1987
/ 0
vdd 2 1758 1493
/ 0
Y 2 1838 1740
_I0/chip/clear_shift/shift/counter_7_bit/U66 no210 0
B 2 2998 3748
/ 0
A 2 2958 3716
/ 0
vss 2 2958 3963
/ 0
vdd 2 2958 3469
/ 0
Y 2 3038 3716
_I0/chip/clear_shift/shift/adder_7_bit/U13 no210 0
B 2 5518 1214
/ 0
A 2 5478 1246
/ 0
vss 2 5478 999
/ 0
vdd 2 5478 1493
/ 0
Y 2 5558 1246
_I0/chip/clear_shift/shift/adder_7_bit/U8 no210 0
B 2 5718 1214
/ 0
A 2 5678 1246
/ 0
vss 2 5678 999
/ 0
vdd 2 5678 1493
/ 0
Y 2 5758 1246
_I0/chip/clear_shift/shift/comb/U42 no210 0
B 2 3598 3190
/ 0
A 2 3558 3222
/ 0
vss 2 3558 2975
/ 0
vdd 2 3558 3469
/ 0
Y 2 3638 3222
_I0/chip/clear_shift/shift/comb/U69 no210 0
B 2 3798 3190
/ 0
A 2 3758 3222
/ 0
vss 2 3758 2975
/ 0
vdd 2 3758 3469
/ 0
Y 2 3838 3222
_I0/chip/clear_shift/shift/comb/U44 no210 0
B 2 4278 2202
/ 0
A 2 4238 2234
/ 0
vss 2 4238 1987
/ 0
vdd 2 4238 2481
/ 0
Y 2 4318 2234
_I0/chip/clear_shift/shift/comb/U72 no210 0
B 2 4278 2760
/ 0
A 2 4238 2728
/ 0
vss 2 4238 2975
/ 0
vdd 2 4238 2481
/ 0
Y 2 4318 2728
_I0/chip/clear_shift/shift/comb/U61 no210 0
B 2 4478 2202
/ 0
A 2 4438 2234
/ 0
vss 2 4438 1987
/ 0
vdd 2 4438 2481
/ 0
Y 2 4518 2234
_I0/chip/clear_shift/shift/comb/U56 no210 0
B 2 4678 2202
/ 0
A 2 4638 2234
/ 0
vss 2 4638 1987
/ 0
vdd 2 4638 2481
/ 0
Y 2 4718 2234
_I0/chip/clear_shift/shift/comb/U53 no210 0
B 2 4678 2760
/ 0
A 2 4638 2728
/ 0
vss 2 4638 2975
/ 0
vdd 2 4638 2481
/ 0
Y 2 4718 2728
_I0/chip/clear_shift/comb/U66 no210 0
B 2 7598 3748
/ 0
A 2 7558 3716
/ 0
vss 2 7558 3963
/ 0
vdd 2 7558 3469
/ 0
Y 2 7638 3716
_I0/chip/clear_shift/comb/U67 no210 0
B 2 7878 3748
/ 0
A 2 7838 3716
/ 0
vss 2 7838 3963
/ 0
vdd 2 7838 3469
/ 0
Y 2 7918 3716
_I0/chip/clear_shift/comb/U68 no210 0
B 2 7758 3748
/ 0
A 2 7718 3716
/ 0
vss 2 7718 3963
/ 0
vdd 2 7718 3469
/ 0
Y 2 7798 3716
_I0/chip/clear_shift/comb/U82 no210 0
B 2 7998 2760
/ 0
A 2 7958 2728
/ 0
vss 2 7958 2975
/ 0
vdd 2 7958 2481
/ 0
Y 2 8038 2728
_I0/chip/clear_shift/comb/U75 no210 0
B 2 7998 3748
/ 0
A 2 7958 3716
/ 0
vss 2 7958 3963
/ 0
vdd 2 7958 3469
/ 0
Y 2 8038 3716
_I0/chip/clear_shift/comb/U92 no210 0
B 2 8198 2760
/ 0
A 2 8158 2728
/ 0
vss 2 8158 2975
/ 0
vdd 2 8158 2481
/ 0
Y 2 8238 2728
_I0/chip/clear_shift/comb/U102 no210 0
B 2 8198 3190
/ 0
A 2 8158 3222
/ 0
vss 2 8158 2975
/ 0
vdd 2 8158 3469
/ 0
Y 2 8238 3222
_I0/chip/clear_shift/comb/U108 no210 0
B 2 8558 2760
/ 0
A 2 8518 2728
/ 0
vss 2 8518 2975
/ 0
vdd 2 8518 2481
/ 0
Y 2 8598 2728
_I0/chip/clear_shift/comb/U89 no210 0
B 2 8918 3748
/ 0
A 2 8878 3716
/ 0
vss 2 8878 3963
/ 0
vdd 2 8878 3469
/ 0
Y 2 8958 3716
_I0/chip/clear_shift/comb/U71 no210 0
B 2 9558 2760
/ 0
A 2 9518 2728
/ 0
vss 2 9518 2975
/ 0
vdd 2 9518 2481
/ 0
Y 2 9598 2728
_I0/chip/clear_shift/comb/U70 no210 0
B 2 9558 2202
/ 0
A 2 9518 2234
/ 0
vss 2 9518 1987
/ 0
vdd 2 9518 2481
/ 0
Y 2 9598 2234
_I0/chip/clear_shift/counter_7_bit/U37 no210 0
B 2 8358 1772
/ 0
A 2 8318 1740
/ 0
vss 2 8318 1987
/ 0
vdd 2 8318 1493
/ 0
Y 2 8398 1740
_I0/chip/clear_shift/counter_7_bit/U28 no210 0
B 2 8558 1214
/ 0
A 2 8518 1246
/ 0
vss 2 8518 999
/ 0
vdd 2 8518 1493
/ 0
Y 2 8598 1246
_I0/chip/clear_shift/counter_7_bit/U39 no210 0
B 2 8078 1214
/ 0
A 2 8038 1246
/ 0
vss 2 8038 999
/ 0
vdd 2 8038 1493
/ 0
Y 2 8118 1246
_I0/chip/switch_debounce/U72 no210 0
B 2 398 5724
/ 0
A 2 358 5692
/ 0
vss 2 358 5939
/ 0
vdd 2 358 5445
/ 0
Y 2 438 5692
_I0/chip/switch_debounce/U57 no210 0
B 2 398 6712
/ 0
A 2 358 6680
/ 0
vss 2 358 6927
/ 0
vdd 2 358 6433
/ 0
Y 2 438 6680
_I0/chip/switch_debounce/U56 no210 0
B 2 478 7142
/ 0
A 2 438 7174
/ 0
vss 2 438 6927
/ 0
vdd 2 438 7421
/ 0
Y 2 518 7174
_I0/chip/switch_debounce/U53 no210 0
B 2 838 7700
/ 0
A 2 798 7668
/ 0
vss 2 798 7915
/ 0
vdd 2 798 7421
/ 0
Y 2 878 7668
_I0/chip/switch_debounce/U92 no210 0
B 2 1238 6712
/ 0
A 2 1198 6680
/ 0
vss 2 1198 6927
/ 0
vdd 2 1198 6433
/ 0
Y 2 1278 6680
_I0/chip/switch_debounce/U61 no210 0
B 2 1318 7142
/ 0
A 2 1278 7174
/ 0
vss 2 1278 6927
/ 0
vdd 2 1278 7421
/ 0
Y 2 1358 7174
_I0/chip/switch_debounce/U63 no210 0
B 2 1558 7700
/ 0
A 2 1518 7668
/ 0
vss 2 1518 7915
/ 0
vdd 2 1518 7421
/ 0
Y 2 1598 7668
_I0/chip/switch_debounce/U59 no210 0
B 2 2158 7142
/ 0
A 2 2118 7174
/ 0
vss 2 2118 6927
/ 0
vdd 2 2118 7421
/ 0
Y 2 2198 7174
_I0/chip/switch_debounce/U60 no210 0
B 2 2158 7700
/ 0
A 2 2118 7668
/ 0
vss 2 2118 7915
/ 0
vdd 2 2118 7421
/ 0
Y 2 2198 7668
_I0/chip/switch_debounce/U64 no210 0
B 2 2398 7142
/ 0
A 2 2358 7174
/ 0
vss 2 2358 6927
/ 0
vdd 2 2358 7421
/ 0
Y 2 2438 7174
_I0/chip/switch_debounce/U62 no210 0
B 2 1998 7700
/ 0
A 2 1958 7668
/ 0
vss 2 1958 7915
/ 0
vdd 2 1958 7421
/ 0
Y 2 2038 7668
_I0/chip/switch_debounce/U68 no210 0
B 2 1998 7142
/ 0
A 2 1958 7174
/ 0
vss 2 1958 6927
/ 0
vdd 2 1958 7421
/ 0
Y 2 2038 7174
_I0/chip/switch_debounce/U73 no210 0
B 2 3438 5724
/ 0
A 2 3398 5692
/ 0
vss 2 3398 5939
/ 0
vdd 2 3398 5445
/ 0
Y 2 3478 5692
_I0/chip/switch_debounce/U80 no210 0
B 2 3198 7700
/ 0
A 2 3158 7668
/ 0
vss 2 3158 7915
/ 0
vdd 2 3158 7421
/ 0
Y 2 3238 7668
_I0/chip/switch_debounce/U83 no210 0
B 2 3398 7700
/ 0
A 2 3358 7668
/ 0
vss 2 3358 7915
/ 0
vdd 2 3358 7421
/ 0
Y 2 3438 7668
_I0/chip/keep_score/L2/U26 no210 0
B 2 14398 12082
/ 0
A 2 14358 12114
/ 0
vss 2 14358 11867
/ 0
vdd 2 14358 12361
/ 0
Y 2 14438 12114
_I0/chip/keep_score/L2/U29 no210 0
B 2 14798 12082
/ 0
A 2 14758 12114
/ 0
vss 2 14758 11867
/ 0
vdd 2 14758 12361
/ 0
Y 2 14838 12114
_I0/chip/keep_score/L2/U19 no210 0
B 2 15198 12082
/ 0
A 2 15158 12114
/ 0
vss 2 15158 11867
/ 0
vdd 2 15158 12361
/ 0
Y 2 15238 12114
_I0/chip/keep_score/L2/U21 no210 0
B 2 15478 12082
/ 0
A 2 15438 12114
/ 0
vss 2 15438 11867
/ 0
vdd 2 15438 12361
/ 0
Y 2 15518 12114
_I0/chip/keep_score/L2/U23 no210 0
B 2 15598 12082
/ 0
A 2 15558 12114
/ 0
vss 2 15558 11867
/ 0
vdd 2 15558 12361
/ 0
Y 2 15638 12114
_I0/chip/keep_score/L1/U29 no210 0
B 2 15038 10664
/ 0
A 2 14998 10632
/ 0
vss 2 14998 10879
/ 0
vdd 2 14998 10385
/ 0
Y 2 15078 10632
_I0/chip/keep_score/L1/U40 no210 0
B 2 15518 11094
/ 0
A 2 15478 11126
/ 0
vss 2 15478 10879
/ 0
vdd 2 15478 11373
/ 0
Y 2 15558 11126
_I0/chip/keep_score/L1/U44 no210 0
B 2 13838 11652
/ 0
A 2 13798 11620
/ 0
vss 2 13798 11867
/ 0
vdd 2 13798 11373
/ 0
Y 2 13878 11620
_I0/chip/video_ram_fix/U8 no210 0
B 2 18678 9676
/ 0
A 2 18638 9644
/ 0
vss 2 18638 9891
/ 0
vdd 2 18638 9397
/ 0
Y 2 18718 9644
_I0/chip/fall_timer/U54 no210 0
B 2 14158 18010
/ 0
A 2 14118 18042
/ 0
vss 2 14118 17795
/ 0
vdd 2 14118 18289
/ 0
Y 2 14198 18042
_I0/chip/fall_timer/U51 no210 0
B 2 13678 18568
/ 0
A 2 13638 18536
/ 0
vss 2 13638 18783
/ 0
vdd 2 13638 18289
/ 0
Y 2 13718 18536
_I0/chip/fall_timer/U49 no210 0
B 2 15798 16592
/ 0
A 2 15758 16560
/ 0
vss 2 15758 16807
/ 0
vdd 2 15758 16313
/ 0
Y 2 15838 16560
_I0/chip/fall_timer/donecheck/U12 no210 0
B 2 15078 16034
/ 0
A 2 15038 16066
/ 0
vss 2 15038 15819
/ 0
vdd 2 15038 16313
/ 0
Y 2 15118 16066
_I0/chip/fall_timer/donecheck/U15 no210 0
B 2 15718 16034
/ 0
A 2 15678 16066
/ 0
vss 2 15678 15819
/ 0
vdd 2 15678 16313
/ 0
Y 2 15758 16066
_I0/chip/fall_timer/donecheck/U17 no210 0
B 2 15838 16034
/ 0
A 2 15798 16066
/ 0
vss 2 15798 15819
/ 0
vdd 2 15798 16313
/ 0
Y 2 15878 16066
_I0/chip/fall_timer/counter/U22 no210 0
B 2 13638 17580
/ 0
A 2 13598 17548
/ 0
vss 2 13598 17795
/ 0
vdd 2 13598 17301
/ 0
Y 2 13678 17548
_I0/chip/fall_timer/counter/U26 no210 0
B 2 14118 16592
/ 0
A 2 14078 16560
/ 0
vss 2 14078 16807
/ 0
vdd 2 14078 16313
/ 0
Y 2 14158 16560
_I0/chip/fall_timer/counter/U30 no210 0
B 2 13958 17580
/ 0
A 2 13918 17548
/ 0
vss 2 13918 17795
/ 0
vdd 2 13918 17301
/ 0
Y 2 13998 17548
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U30 no210 0
B 2 29198 8130
/ 0
A 2 29158 8162
/ 0
vss 2 29158 7915
/ 0
vdd 2 29158 8409
/ 0
Y 2 29238 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U30 no210 0
B 2 33118 8130
/ 0
A 2 33078 8162
/ 0
vss 2 33078 7915
/ 0
vdd 2 33078 8409
/ 0
Y 2 33158 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U30 no210 0
B 2 37038 8130
/ 0
A 2 36998 8162
/ 0
vss 2 36998 7915
/ 0
vdd 2 36998 8409
/ 0
Y 2 37078 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U30 no210 0
B 2 25278 8130
/ 0
A 2 25238 8162
/ 0
vss 2 25238 7915
/ 0
vdd 2 25238 8409
/ 0
Y 2 25318 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U30 no210 0
B 2 21358 8130
/ 0
A 2 21318 8162
/ 0
vss 2 21318 7915
/ 0
vdd 2 21318 8409
/ 0
Y 2 21398 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U30 no210 0
B 2 29198 9118
/ 0
A 2 29158 9150
/ 0
vss 2 29158 8903
/ 0
vdd 2 29158 9397
/ 0
Y 2 29238 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U30 no210 0
B 2 33118 9118
/ 0
A 2 33078 9150
/ 0
vss 2 33078 8903
/ 0
vdd 2 33078 9397
/ 0
Y 2 33158 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U30 no210 0
B 2 37038 9118
/ 0
A 2 36998 9150
/ 0
vss 2 36998 8903
/ 0
vdd 2 36998 9397
/ 0
Y 2 37078 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U30 no210 0
B 2 25278 9118
/ 0
A 2 25238 9150
/ 0
vss 2 25238 8903
/ 0
vdd 2 25238 9397
/ 0
Y 2 25318 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U30 no210 0
B 2 21358 9118
/ 0
A 2 21318 9150
/ 0
vss 2 21318 8903
/ 0
vdd 2 21318 9397
/ 0
Y 2 21398 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U17 no210 0
B 2 29078 8130
/ 0
A 2 29038 8162
/ 0
vss 2 29038 7915
/ 0
vdd 2 29038 8409
/ 0
Y 2 29118 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U17 no210 0
B 2 32998 8130
/ 0
A 2 32958 8162
/ 0
vss 2 32958 7915
/ 0
vdd 2 32958 8409
/ 0
Y 2 33038 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U17 no210 0
B 2 36918 8130
/ 0
A 2 36878 8162
/ 0
vss 2 36878 7915
/ 0
vdd 2 36878 8409
/ 0
Y 2 36958 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U17 no210 0
B 2 25158 8130
/ 0
A 2 25118 8162
/ 0
vss 2 25118 7915
/ 0
vdd 2 25118 8409
/ 0
Y 2 25198 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U17 no210 0
B 2 21238 8130
/ 0
A 2 21198 8162
/ 0
vss 2 21198 7915
/ 0
vdd 2 21198 8409
/ 0
Y 2 21278 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U17 no210 0
B 2 29078 9118
/ 0
A 2 29038 9150
/ 0
vss 2 29038 8903
/ 0
vdd 2 29038 9397
/ 0
Y 2 29118 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U17 no210 0
B 2 32998 9118
/ 0
A 2 32958 9150
/ 0
vss 2 32958 8903
/ 0
vdd 2 32958 9397
/ 0
Y 2 33038 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U17 no210 0
B 2 36918 9118
/ 0
A 2 36878 9150
/ 0
vss 2 36878 8903
/ 0
vdd 2 36878 9397
/ 0
Y 2 36958 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U17 no210 0
B 2 25158 9118
/ 0
A 2 25118 9150
/ 0
vss 2 25118 8903
/ 0
vdd 2 25118 9397
/ 0
Y 2 25198 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U17 no210 0
B 2 21238 9118
/ 0
A 2 21198 9150
/ 0
vss 2 21198 8903
/ 0
vdd 2 21198 9397
/ 0
Y 2 21278 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U18 no210 0
B 2 29598 8130
/ 0
A 2 29558 8162
/ 0
vss 2 29558 7915
/ 0
vdd 2 29558 8409
/ 0
Y 2 29638 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U18 no210 0
B 2 33518 8130
/ 0
A 2 33478 8162
/ 0
vss 2 33478 7915
/ 0
vdd 2 33478 8409
/ 0
Y 2 33558 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U18 no210 0
B 2 37438 8130
/ 0
A 2 37398 8162
/ 0
vss 2 37398 7915
/ 0
vdd 2 37398 8409
/ 0
Y 2 37478 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U18 no210 0
B 2 25678 8130
/ 0
A 2 25638 8162
/ 0
vss 2 25638 7915
/ 0
vdd 2 25638 8409
/ 0
Y 2 25718 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U18 no210 0
B 2 21758 8130
/ 0
A 2 21718 8162
/ 0
vss 2 21718 7915
/ 0
vdd 2 21718 8409
/ 0
Y 2 21798 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U18 no210 0
B 2 29598 9118
/ 0
A 2 29558 9150
/ 0
vss 2 29558 8903
/ 0
vdd 2 29558 9397
/ 0
Y 2 29638 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U18 no210 0
B 2 33518 9118
/ 0
A 2 33478 9150
/ 0
vss 2 33478 8903
/ 0
vdd 2 33478 9397
/ 0
Y 2 33558 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U18 no210 0
B 2 37438 9118
/ 0
A 2 37398 9150
/ 0
vss 2 37398 8903
/ 0
vdd 2 37398 9397
/ 0
Y 2 37478 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U18 no210 0
B 2 25678 9118
/ 0
A 2 25638 9150
/ 0
vss 2 25638 8903
/ 0
vdd 2 25638 9397
/ 0
Y 2 25718 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U18 no210 0
B 2 21758 9118
/ 0
A 2 21718 9150
/ 0
vss 2 21718 8903
/ 0
vdd 2 21718 9397
/ 0
Y 2 21798 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U19 no210 0
B 2 29478 8130
/ 0
A 2 29438 8162
/ 0
vss 2 29438 7915
/ 0
vdd 2 29438 8409
/ 0
Y 2 29518 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U19 no210 0
B 2 33398 8130
/ 0
A 2 33358 8162
/ 0
vss 2 33358 7915
/ 0
vdd 2 33358 8409
/ 0
Y 2 33438 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U19 no210 0
B 2 37318 8130
/ 0
A 2 37278 8162
/ 0
vss 2 37278 7915
/ 0
vdd 2 37278 8409
/ 0
Y 2 37358 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U19 no210 0
B 2 25558 8130
/ 0
A 2 25518 8162
/ 0
vss 2 25518 7915
/ 0
vdd 2 25518 8409
/ 0
Y 2 25598 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U19 no210 0
B 2 21638 8130
/ 0
A 2 21598 8162
/ 0
vss 2 21598 7915
/ 0
vdd 2 21598 8409
/ 0
Y 2 21678 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U19 no210 0
B 2 29478 9118
/ 0
A 2 29438 9150
/ 0
vss 2 29438 8903
/ 0
vdd 2 29438 9397
/ 0
Y 2 29518 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U19 no210 0
B 2 33398 9118
/ 0
A 2 33358 9150
/ 0
vss 2 33358 8903
/ 0
vdd 2 33358 9397
/ 0
Y 2 33438 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U19 no210 0
B 2 37318 9118
/ 0
A 2 37278 9150
/ 0
vss 2 37278 8903
/ 0
vdd 2 37278 9397
/ 0
Y 2 37358 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U19 no210 0
B 2 25558 9118
/ 0
A 2 25518 9150
/ 0
vss 2 25518 8903
/ 0
vdd 2 25518 9397
/ 0
Y 2 25598 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U19 no210 0
B 2 21638 9118
/ 0
A 2 21598 9150
/ 0
vss 2 21598 8903
/ 0
vdd 2 21598 9397
/ 0
Y 2 21678 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U28 no210 0
B 2 30078 8130
/ 0
A 2 30038 8162
/ 0
vss 2 30038 7915
/ 0
vdd 2 30038 8409
/ 0
Y 2 30118 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U28 no210 0
B 2 33998 8130
/ 0
A 2 33958 8162
/ 0
vss 2 33958 7915
/ 0
vdd 2 33958 8409
/ 0
Y 2 34038 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U28 no210 0
B 2 37918 8130
/ 0
A 2 37878 8162
/ 0
vss 2 37878 7915
/ 0
vdd 2 37878 8409
/ 0
Y 2 37958 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U28 no210 0
B 2 26158 8130
/ 0
A 2 26118 8162
/ 0
vss 2 26118 7915
/ 0
vdd 2 26118 8409
/ 0
Y 2 26198 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U28 no210 0
B 2 22238 8130
/ 0
A 2 22198 8162
/ 0
vss 2 22198 7915
/ 0
vdd 2 22198 8409
/ 0
Y 2 22278 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U28 no210 0
B 2 30078 9118
/ 0
A 2 30038 9150
/ 0
vss 2 30038 8903
/ 0
vdd 2 30038 9397
/ 0
Y 2 30118 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U28 no210 0
B 2 33998 9118
/ 0
A 2 33958 9150
/ 0
vss 2 33958 8903
/ 0
vdd 2 33958 9397
/ 0
Y 2 34038 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U28 no210 0
B 2 37918 9118
/ 0
A 2 37878 9150
/ 0
vss 2 37878 8903
/ 0
vdd 2 37878 9397
/ 0
Y 2 37958 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U28 no210 0
B 2 26158 9118
/ 0
A 2 26118 9150
/ 0
vss 2 26118 8903
/ 0
vdd 2 26118 9397
/ 0
Y 2 26198 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U28 no210 0
B 2 22238 9118
/ 0
A 2 22198 9150
/ 0
vss 2 22198 8903
/ 0
vdd 2 22198 9397
/ 0
Y 2 22278 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U21 no210 0
B 2 30478 8130
/ 0
A 2 30438 8162
/ 0
vss 2 30438 7915
/ 0
vdd 2 30438 8409
/ 0
Y 2 30518 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U21 no210 0
B 2 34398 8130
/ 0
A 2 34358 8162
/ 0
vss 2 34358 7915
/ 0
vdd 2 34358 8409
/ 0
Y 2 34438 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U21 no210 0
B 2 38318 8130
/ 0
A 2 38278 8162
/ 0
vss 2 38278 7915
/ 0
vdd 2 38278 8409
/ 0
Y 2 38358 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U21 no210 0
B 2 26558 8130
/ 0
A 2 26518 8162
/ 0
vss 2 26518 7915
/ 0
vdd 2 26518 8409
/ 0
Y 2 26598 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U21 no210 0
B 2 22638 8130
/ 0
A 2 22598 8162
/ 0
vss 2 22598 7915
/ 0
vdd 2 22598 8409
/ 0
Y 2 22678 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U21 no210 0
B 2 30478 9118
/ 0
A 2 30438 9150
/ 0
vss 2 30438 8903
/ 0
vdd 2 30438 9397
/ 0
Y 2 30518 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U21 no210 0
B 2 34398 9118
/ 0
A 2 34358 9150
/ 0
vss 2 34358 8903
/ 0
vdd 2 34358 9397
/ 0
Y 2 34438 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U21 no210 0
B 2 38318 9118
/ 0
A 2 38278 9150
/ 0
vss 2 38278 8903
/ 0
vdd 2 38278 9397
/ 0
Y 2 38358 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U21 no210 0
B 2 26558 9118
/ 0
A 2 26518 9150
/ 0
vss 2 26518 8903
/ 0
vdd 2 26518 9397
/ 0
Y 2 26598 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U21 no210 0
B 2 22638 9118
/ 0
A 2 22598 9150
/ 0
vss 2 22598 8903
/ 0
vdd 2 22598 9397
/ 0
Y 2 22678 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U20 no210 0
B 2 30358 8130
/ 0
A 2 30318 8162
/ 0
vss 2 30318 7915
/ 0
vdd 2 30318 8409
/ 0
Y 2 30398 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U20 no210 0
B 2 34278 8130
/ 0
A 2 34238 8162
/ 0
vss 2 34238 7915
/ 0
vdd 2 34238 8409
/ 0
Y 2 34318 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U20 no210 0
B 2 38198 8130
/ 0
A 2 38158 8162
/ 0
vss 2 38158 7915
/ 0
vdd 2 38158 8409
/ 0
Y 2 38238 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U20 no210 0
B 2 26438 8130
/ 0
A 2 26398 8162
/ 0
vss 2 26398 7915
/ 0
vdd 2 26398 8409
/ 0
Y 2 26478 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U20 no210 0
B 2 22518 8130
/ 0
A 2 22478 8162
/ 0
vss 2 22478 7915
/ 0
vdd 2 22478 8409
/ 0
Y 2 22558 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U20 no210 0
B 2 30358 9118
/ 0
A 2 30318 9150
/ 0
vss 2 30318 8903
/ 0
vdd 2 30318 9397
/ 0
Y 2 30398 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U20 no210 0
B 2 34278 9118
/ 0
A 2 34238 9150
/ 0
vss 2 34238 8903
/ 0
vdd 2 34238 9397
/ 0
Y 2 34318 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U20 no210 0
B 2 38198 9118
/ 0
A 2 38158 9150
/ 0
vss 2 38158 8903
/ 0
vdd 2 38158 9397
/ 0
Y 2 38238 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U20 no210 0
B 2 26438 9118
/ 0
A 2 26398 9150
/ 0
vss 2 26398 8903
/ 0
vdd 2 26398 9397
/ 0
Y 2 26478 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U20 no210 0
B 2 22518 9118
/ 0
A 2 22478 9150
/ 0
vss 2 22478 8903
/ 0
vdd 2 22478 9397
/ 0
Y 2 22558 9150
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_3 no210 0
B 2 28998 6712
/ 0
A 2 28958 6680
/ 0
vss 2 28958 6927
/ 0
vdd 2 28958 6433
/ 0
Y 2 29038 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_3 no210 0
B 2 32918 6712
/ 0
A 2 32878 6680
/ 0
vss 2 32878 6927
/ 0
vdd 2 32878 6433
/ 0
Y 2 32958 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_3 no210 0
B 2 36838 6712
/ 0
A 2 36798 6680
/ 0
vss 2 36798 6927
/ 0
vdd 2 36798 6433
/ 0
Y 2 36878 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_3 no210 0
B 2 25078 6712
/ 0
A 2 25038 6680
/ 0
vss 2 25038 6927
/ 0
vdd 2 25038 6433
/ 0
Y 2 25118 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_3 no210 0
B 2 21158 6712
/ 0
A 2 21118 6680
/ 0
vss 2 21118 6927
/ 0
vdd 2 21118 6433
/ 0
Y 2 21198 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_3 no210 0
B 2 28998 4736
/ 0
A 2 28958 4704
/ 0
vss 2 28958 4951
/ 0
vdd 2 28958 4457
/ 0
Y 2 29038 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_3 no210 0
B 2 32918 4736
/ 0
A 2 32878 4704
/ 0
vss 2 32878 4951
/ 0
vdd 2 32878 4457
/ 0
Y 2 32958 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_3 no210 0
B 2 36838 4736
/ 0
A 2 36798 4704
/ 0
vss 2 36798 4951
/ 0
vdd 2 36798 4457
/ 0
Y 2 36878 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_3 no210 0
B 2 25078 4736
/ 0
A 2 25038 4704
/ 0
vss 2 25038 4951
/ 0
vdd 2 25038 4457
/ 0
Y 2 25118 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_3 no210 0
B 2 21158 4736
/ 0
A 2 21118 4704
/ 0
vss 2 21118 4951
/ 0
vdd 2 21118 4457
/ 0
Y 2 21198 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_3 no210 0
B 2 28998 784
/ 0
A 2 28958 752
/ 0
vss 2 28958 999
/ 0
vdd 2 28958 505
/ 0
Y 2 29038 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_3 no210 0
B 2 32918 784
/ 0
A 2 32878 752
/ 0
vss 2 32878 999
/ 0
vdd 2 32878 505
/ 0
Y 2 32958 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_3 no210 0
B 2 36838 784
/ 0
A 2 36798 752
/ 0
vss 2 36798 999
/ 0
vdd 2 36798 505
/ 0
Y 2 36878 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_3 no210 0
B 2 25078 784
/ 0
A 2 25038 752
/ 0
vss 2 25038 999
/ 0
vdd 2 25038 505
/ 0
Y 2 25118 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_3 no210 0
B 2 21158 784
/ 0
A 2 21118 752
/ 0
vss 2 21118 999
/ 0
vdd 2 21118 505
/ 0
Y 2 21198 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_3 no210 0
B 2 28998 2760
/ 0
A 2 28958 2728
/ 0
vss 2 28958 2975
/ 0
vdd 2 28958 2481
/ 0
Y 2 29038 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_3 no210 0
B 2 32918 2760
/ 0
A 2 32878 2728
/ 0
vss 2 32878 2975
/ 0
vdd 2 32878 2481
/ 0
Y 2 32958 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_3 no210 0
B 2 36838 2760
/ 0
A 2 36798 2728
/ 0
vss 2 36798 2975
/ 0
vdd 2 36798 2481
/ 0
Y 2 36878 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_3 no210 0
B 2 25078 2760
/ 0
A 2 25038 2728
/ 0
vss 2 25038 2975
/ 0
vdd 2 25038 2481
/ 0
Y 2 25118 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_3 no210 0
B 2 21158 2760
/ 0
A 2 21118 2728
/ 0
vss 2 21118 2975
/ 0
vdd 2 21118 2481
/ 0
Y 2 21198 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_3 no210 0
B 2 27038 6712
/ 0
A 2 26998 6680
/ 0
vss 2 26998 6927
/ 0
vdd 2 26998 6433
/ 0
Y 2 27078 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_3 no210 0
B 2 30958 6712
/ 0
A 2 30918 6680
/ 0
vss 2 30918 6927
/ 0
vdd 2 30918 6433
/ 0
Y 2 30998 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_3 no210 0
B 2 34878 6712
/ 0
A 2 34838 6680
/ 0
vss 2 34838 6927
/ 0
vdd 2 34838 6433
/ 0
Y 2 34918 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_3 no210 0
B 2 23118 6712
/ 0
A 2 23078 6680
/ 0
vss 2 23078 6927
/ 0
vdd 2 23078 6433
/ 0
Y 2 23158 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_3 no210 0
B 2 19198 6712
/ 0
A 2 19158 6680
/ 0
vss 2 19158 6927
/ 0
vdd 2 19158 6433
/ 0
Y 2 19238 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_3 no210 0
B 2 27038 4736
/ 0
A 2 26998 4704
/ 0
vss 2 26998 4951
/ 0
vdd 2 26998 4457
/ 0
Y 2 27078 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_3 no210 0
B 2 30958 4736
/ 0
A 2 30918 4704
/ 0
vss 2 30918 4951
/ 0
vdd 2 30918 4457
/ 0
Y 2 30998 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_3 no210 0
B 2 34878 4736
/ 0
A 2 34838 4704
/ 0
vss 2 34838 4951
/ 0
vdd 2 34838 4457
/ 0
Y 2 34918 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_3 no210 0
B 2 23118 4736
/ 0
A 2 23078 4704
/ 0
vss 2 23078 4951
/ 0
vdd 2 23078 4457
/ 0
Y 2 23158 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_3 no210 0
B 2 19198 4736
/ 0
A 2 19158 4704
/ 0
vss 2 19158 4951
/ 0
vdd 2 19158 4457
/ 0
Y 2 19238 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_3 no210 0
B 2 27038 784
/ 0
A 2 26998 752
/ 0
vss 2 26998 999
/ 0
vdd 2 26998 505
/ 0
Y 2 27078 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_3 no210 0
B 2 30958 784
/ 0
A 2 30918 752
/ 0
vss 2 30918 999
/ 0
vdd 2 30918 505
/ 0
Y 2 30998 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_3 no210 0
B 2 34878 784
/ 0
A 2 34838 752
/ 0
vss 2 34838 999
/ 0
vdd 2 34838 505
/ 0
Y 2 34918 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_3 no210 0
B 2 23118 784
/ 0
A 2 23078 752
/ 0
vss 2 23078 999
/ 0
vdd 2 23078 505
/ 0
Y 2 23158 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_3 no210 0
B 2 19198 784
/ 0
A 2 19158 752
/ 0
vss 2 19158 999
/ 0
vdd 2 19158 505
/ 0
Y 2 19238 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_3 no210 0
B 2 27038 2760
/ 0
A 2 26998 2728
/ 0
vss 2 26998 2975
/ 0
vdd 2 26998 2481
/ 0
Y 2 27078 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_3 no210 0
B 2 30958 2760
/ 0
A 2 30918 2728
/ 0
vss 2 30918 2975
/ 0
vdd 2 30918 2481
/ 0
Y 2 30998 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_3 no210 0
B 2 34878 2760
/ 0
A 2 34838 2728
/ 0
vss 2 34838 2975
/ 0
vdd 2 34838 2481
/ 0
Y 2 34918 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_3 no210 0
B 2 23118 2760
/ 0
A 2 23078 2728
/ 0
vss 2 23078 2975
/ 0
vdd 2 23078 2481
/ 0
Y 2 23158 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_3 no210 0
B 2 19198 2760
/ 0
A 2 19158 2728
/ 0
vss 2 19158 2975
/ 0
vdd 2 19158 2481
/ 0
Y 2 19238 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_4 no210 0
B 2 28998 6154
/ 0
A 2 28958 6186
/ 0
vss 2 28958 5939
/ 0
vdd 2 28958 6433
/ 0
Y 2 29038 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_4 no210 0
B 2 32918 6154
/ 0
A 2 32878 6186
/ 0
vss 2 32878 5939
/ 0
vdd 2 32878 6433
/ 0
Y 2 32958 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_4 no210 0
B 2 36838 6154
/ 0
A 2 36798 6186
/ 0
vss 2 36798 5939
/ 0
vdd 2 36798 6433
/ 0
Y 2 36878 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_4 no210 0
B 2 25078 6154
/ 0
A 2 25038 6186
/ 0
vss 2 25038 5939
/ 0
vdd 2 25038 6433
/ 0
Y 2 25118 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_4 no210 0
B 2 21158 6154
/ 0
A 2 21118 6186
/ 0
vss 2 21118 5939
/ 0
vdd 2 21118 6433
/ 0
Y 2 21198 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_4 no210 0
B 2 28998 4178
/ 0
A 2 28958 4210
/ 0
vss 2 28958 3963
/ 0
vdd 2 28958 4457
/ 0
Y 2 29038 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_4 no210 0
B 2 32918 4178
/ 0
A 2 32878 4210
/ 0
vss 2 32878 3963
/ 0
vdd 2 32878 4457
/ 0
Y 2 32958 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_4 no210 0
B 2 36838 4178
/ 0
A 2 36798 4210
/ 0
vss 2 36798 3963
/ 0
vdd 2 36798 4457
/ 0
Y 2 36878 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_4 no210 0
B 2 25078 4178
/ 0
A 2 25038 4210
/ 0
vss 2 25038 3963
/ 0
vdd 2 25038 4457
/ 0
Y 2 25118 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_4 no210 0
B 2 21158 4178
/ 0
A 2 21118 4210
/ 0
vss 2 21118 3963
/ 0
vdd 2 21118 4457
/ 0
Y 2 21198 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_4 no210 0
B 2 28998 226
/ 0
A 2 28958 258
/ 0
vss 2 28958 11
/ 0
vdd 2 28958 505
/ 0
Y 2 29038 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_4 no210 0
B 2 32918 226
/ 0
A 2 32878 258
/ 0
vss 2 32878 11
/ 0
vdd 2 32878 505
/ 0
Y 2 32958 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_4 no210 0
B 2 36838 226
/ 0
A 2 36798 258
/ 0
vss 2 36798 11
/ 0
vdd 2 36798 505
/ 0
Y 2 36878 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_4 no210 0
B 2 25078 226
/ 0
A 2 25038 258
/ 0
vss 2 25038 11
/ 0
vdd 2 25038 505
/ 0
Y 2 25118 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_4 no210 0
B 2 21158 226
/ 0
A 2 21118 258
/ 0
vss 2 21118 11
/ 0
vdd 2 21118 505
/ 0
Y 2 21198 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_4 no210 0
B 2 28998 2202
/ 0
A 2 28958 2234
/ 0
vss 2 28958 1987
/ 0
vdd 2 28958 2481
/ 0
Y 2 29038 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_4 no210 0
B 2 32918 2202
/ 0
A 2 32878 2234
/ 0
vss 2 32878 1987
/ 0
vdd 2 32878 2481
/ 0
Y 2 32958 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_4 no210 0
B 2 36838 2202
/ 0
A 2 36798 2234
/ 0
vss 2 36798 1987
/ 0
vdd 2 36798 2481
/ 0
Y 2 36878 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_4 no210 0
B 2 25078 2202
/ 0
A 2 25038 2234
/ 0
vss 2 25038 1987
/ 0
vdd 2 25038 2481
/ 0
Y 2 25118 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_4 no210 0
B 2 21158 2202
/ 0
A 2 21118 2234
/ 0
vss 2 21118 1987
/ 0
vdd 2 21118 2481
/ 0
Y 2 21198 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_4 no210 0
B 2 27038 6154
/ 0
A 2 26998 6186
/ 0
vss 2 26998 5939
/ 0
vdd 2 26998 6433
/ 0
Y 2 27078 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_4 no210 0
B 2 30958 6154
/ 0
A 2 30918 6186
/ 0
vss 2 30918 5939
/ 0
vdd 2 30918 6433
/ 0
Y 2 30998 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_4 no210 0
B 2 34878 6154
/ 0
A 2 34838 6186
/ 0
vss 2 34838 5939
/ 0
vdd 2 34838 6433
/ 0
Y 2 34918 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_4 no210 0
B 2 23118 6154
/ 0
A 2 23078 6186
/ 0
vss 2 23078 5939
/ 0
vdd 2 23078 6433
/ 0
Y 2 23158 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_4 no210 0
B 2 19198 6154
/ 0
A 2 19158 6186
/ 0
vss 2 19158 5939
/ 0
vdd 2 19158 6433
/ 0
Y 2 19238 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_4 no210 0
B 2 27038 4178
/ 0
A 2 26998 4210
/ 0
vss 2 26998 3963
/ 0
vdd 2 26998 4457
/ 0
Y 2 27078 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_4 no210 0
B 2 30958 4178
/ 0
A 2 30918 4210
/ 0
vss 2 30918 3963
/ 0
vdd 2 30918 4457
/ 0
Y 2 30998 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_4 no210 0
B 2 34878 4178
/ 0
A 2 34838 4210
/ 0
vss 2 34838 3963
/ 0
vdd 2 34838 4457
/ 0
Y 2 34918 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_4 no210 0
B 2 23118 4178
/ 0
A 2 23078 4210
/ 0
vss 2 23078 3963
/ 0
vdd 2 23078 4457
/ 0
Y 2 23158 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_4 no210 0
B 2 19198 4178
/ 0
A 2 19158 4210
/ 0
vss 2 19158 3963
/ 0
vdd 2 19158 4457
/ 0
Y 2 19238 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_4 no210 0
B 2 27038 226
/ 0
A 2 26998 258
/ 0
vss 2 26998 11
/ 0
vdd 2 26998 505
/ 0
Y 2 27078 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_4 no210 0
B 2 30958 226
/ 0
A 2 30918 258
/ 0
vss 2 30918 11
/ 0
vdd 2 30918 505
/ 0
Y 2 30998 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_4 no210 0
B 2 34878 226
/ 0
A 2 34838 258
/ 0
vss 2 34838 11
/ 0
vdd 2 34838 505
/ 0
Y 2 34918 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_4 no210 0
B 2 23118 226
/ 0
A 2 23078 258
/ 0
vss 2 23078 11
/ 0
vdd 2 23078 505
/ 0
Y 2 23158 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_4 no210 0
B 2 19198 226
/ 0
A 2 19158 258
/ 0
vss 2 19158 11
/ 0
vdd 2 19158 505
/ 0
Y 2 19238 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_4 no210 0
B 2 27038 2202
/ 0
A 2 26998 2234
/ 0
vss 2 26998 1987
/ 0
vdd 2 26998 2481
/ 0
Y 2 27078 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_4 no210 0
B 2 30958 2202
/ 0
A 2 30918 2234
/ 0
vss 2 30918 1987
/ 0
vdd 2 30918 2481
/ 0
Y 2 30998 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_4 no210 0
B 2 34878 2202
/ 0
A 2 34838 2234
/ 0
vss 2 34838 1987
/ 0
vdd 2 34838 2481
/ 0
Y 2 34918 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_4 no210 0
B 2 23118 2202
/ 0
A 2 23078 2234
/ 0
vss 2 23078 1987
/ 0
vdd 2 23078 2481
/ 0
Y 2 23158 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_4 no210 0
B 2 19198 2202
/ 0
A 2 19158 2234
/ 0
vss 2 19158 1987
/ 0
vdd 2 19158 2481
/ 0
Y 2 19238 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_5 no210 0
B 2 28998 7700
/ 0
A 2 28958 7668
/ 0
vss 2 28958 7915
/ 0
vdd 2 28958 7421
/ 0
Y 2 29038 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_5 no210 0
B 2 32918 7700
/ 0
A 2 32878 7668
/ 0
vss 2 32878 7915
/ 0
vdd 2 32878 7421
/ 0
Y 2 32958 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_5 no210 0
B 2 36838 7700
/ 0
A 2 36798 7668
/ 0
vss 2 36798 7915
/ 0
vdd 2 36798 7421
/ 0
Y 2 36878 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_5 no210 0
B 2 25078 7700
/ 0
A 2 25038 7668
/ 0
vss 2 25038 7915
/ 0
vdd 2 25038 7421
/ 0
Y 2 25118 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_5 no210 0
B 2 21158 7700
/ 0
A 2 21118 7668
/ 0
vss 2 21118 7915
/ 0
vdd 2 21118 7421
/ 0
Y 2 21198 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_5 no210 0
B 2 28998 5724
/ 0
A 2 28958 5692
/ 0
vss 2 28958 5939
/ 0
vdd 2 28958 5445
/ 0
Y 2 29038 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_5 no210 0
B 2 32918 5724
/ 0
A 2 32878 5692
/ 0
vss 2 32878 5939
/ 0
vdd 2 32878 5445
/ 0
Y 2 32958 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_5 no210 0
B 2 36838 5724
/ 0
A 2 36798 5692
/ 0
vss 2 36798 5939
/ 0
vdd 2 36798 5445
/ 0
Y 2 36878 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_5 no210 0
B 2 25078 5724
/ 0
A 2 25038 5692
/ 0
vss 2 25038 5939
/ 0
vdd 2 25038 5445
/ 0
Y 2 25118 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_5 no210 0
B 2 21158 5724
/ 0
A 2 21118 5692
/ 0
vss 2 21118 5939
/ 0
vdd 2 21118 5445
/ 0
Y 2 21198 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_5 no210 0
B 2 28998 1772
/ 0
A 2 28958 1740
/ 0
vss 2 28958 1987
/ 0
vdd 2 28958 1493
/ 0
Y 2 29038 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_5 no210 0
B 2 32918 1772
/ 0
A 2 32878 1740
/ 0
vss 2 32878 1987
/ 0
vdd 2 32878 1493
/ 0
Y 2 32958 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_5 no210 0
B 2 36838 1772
/ 0
A 2 36798 1740
/ 0
vss 2 36798 1987
/ 0
vdd 2 36798 1493
/ 0
Y 2 36878 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_5 no210 0
B 2 25078 1772
/ 0
A 2 25038 1740
/ 0
vss 2 25038 1987
/ 0
vdd 2 25038 1493
/ 0
Y 2 25118 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_5 no210 0
B 2 21158 1772
/ 0
A 2 21118 1740
/ 0
vss 2 21118 1987
/ 0
vdd 2 21118 1493
/ 0
Y 2 21198 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_5 no210 0
B 2 28998 3748
/ 0
A 2 28958 3716
/ 0
vss 2 28958 3963
/ 0
vdd 2 28958 3469
/ 0
Y 2 29038 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_5 no210 0
B 2 32918 3748
/ 0
A 2 32878 3716
/ 0
vss 2 32878 3963
/ 0
vdd 2 32878 3469
/ 0
Y 2 32958 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_5 no210 0
B 2 36838 3748
/ 0
A 2 36798 3716
/ 0
vss 2 36798 3963
/ 0
vdd 2 36798 3469
/ 0
Y 2 36878 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_5 no210 0
B 2 25078 3748
/ 0
A 2 25038 3716
/ 0
vss 2 25038 3963
/ 0
vdd 2 25038 3469
/ 0
Y 2 25118 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_5 no210 0
B 2 21158 3748
/ 0
A 2 21118 3716
/ 0
vss 2 21118 3963
/ 0
vdd 2 21118 3469
/ 0
Y 2 21198 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_5 no210 0
B 2 27038 7700
/ 0
A 2 26998 7668
/ 0
vss 2 26998 7915
/ 0
vdd 2 26998 7421
/ 0
Y 2 27078 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_5 no210 0
B 2 30958 7700
/ 0
A 2 30918 7668
/ 0
vss 2 30918 7915
/ 0
vdd 2 30918 7421
/ 0
Y 2 30998 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_5 no210 0
B 2 34878 7700
/ 0
A 2 34838 7668
/ 0
vss 2 34838 7915
/ 0
vdd 2 34838 7421
/ 0
Y 2 34918 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_5 no210 0
B 2 23118 7700
/ 0
A 2 23078 7668
/ 0
vss 2 23078 7915
/ 0
vdd 2 23078 7421
/ 0
Y 2 23158 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_5 no210 0
B 2 19198 7700
/ 0
A 2 19158 7668
/ 0
vss 2 19158 7915
/ 0
vdd 2 19158 7421
/ 0
Y 2 19238 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_5 no210 0
B 2 27038 5724
/ 0
A 2 26998 5692
/ 0
vss 2 26998 5939
/ 0
vdd 2 26998 5445
/ 0
Y 2 27078 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_5 no210 0
B 2 30958 5724
/ 0
A 2 30918 5692
/ 0
vss 2 30918 5939
/ 0
vdd 2 30918 5445
/ 0
Y 2 30998 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_5 no210 0
B 2 34878 5724
/ 0
A 2 34838 5692
/ 0
vss 2 34838 5939
/ 0
vdd 2 34838 5445
/ 0
Y 2 34918 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_5 no210 0
B 2 23118 5724
/ 0
A 2 23078 5692
/ 0
vss 2 23078 5939
/ 0
vdd 2 23078 5445
/ 0
Y 2 23158 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_5 no210 0
B 2 19198 5724
/ 0
A 2 19158 5692
/ 0
vss 2 19158 5939
/ 0
vdd 2 19158 5445
/ 0
Y 2 19238 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_5 no210 0
B 2 27038 1772
/ 0
A 2 26998 1740
/ 0
vss 2 26998 1987
/ 0
vdd 2 26998 1493
/ 0
Y 2 27078 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_5 no210 0
B 2 30958 1772
/ 0
A 2 30918 1740
/ 0
vss 2 30918 1987
/ 0
vdd 2 30918 1493
/ 0
Y 2 30998 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_5 no210 0
B 2 34878 1772
/ 0
A 2 34838 1740
/ 0
vss 2 34838 1987
/ 0
vdd 2 34838 1493
/ 0
Y 2 34918 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_5 no210 0
B 2 23118 1772
/ 0
A 2 23078 1740
/ 0
vss 2 23078 1987
/ 0
vdd 2 23078 1493
/ 0
Y 2 23158 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_5 no210 0
B 2 19198 1772
/ 0
A 2 19158 1740
/ 0
vss 2 19158 1987
/ 0
vdd 2 19158 1493
/ 0
Y 2 19238 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_5 no210 0
B 2 27038 3748
/ 0
A 2 26998 3716
/ 0
vss 2 26998 3963
/ 0
vdd 2 26998 3469
/ 0
Y 2 27078 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_5 no210 0
B 2 30958 3748
/ 0
A 2 30918 3716
/ 0
vss 2 30918 3963
/ 0
vdd 2 30918 3469
/ 0
Y 2 30998 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_5 no210 0
B 2 34878 3748
/ 0
A 2 34838 3716
/ 0
vss 2 34838 3963
/ 0
vdd 2 34838 3469
/ 0
Y 2 34918 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_5 no210 0
B 2 23118 3748
/ 0
A 2 23078 3716
/ 0
vss 2 23078 3963
/ 0
vdd 2 23078 3469
/ 0
Y 2 23158 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_5 no210 0
B 2 19198 3748
/ 0
A 2 19158 3716
/ 0
vss 2 19158 3963
/ 0
vdd 2 19158 3469
/ 0
Y 2 19238 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_2 no210 0
B 2 28998 7142
/ 0
A 2 28958 7174
/ 0
vss 2 28958 6927
/ 0
vdd 2 28958 7421
/ 0
Y 2 29038 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_2 no210 0
B 2 32918 7142
/ 0
A 2 32878 7174
/ 0
vss 2 32878 6927
/ 0
vdd 2 32878 7421
/ 0
Y 2 32958 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_2 no210 0
B 2 36838 7142
/ 0
A 2 36798 7174
/ 0
vss 2 36798 6927
/ 0
vdd 2 36798 7421
/ 0
Y 2 36878 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_2 no210 0
B 2 25078 7142
/ 0
A 2 25038 7174
/ 0
vss 2 25038 6927
/ 0
vdd 2 25038 7421
/ 0
Y 2 25118 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_2 no210 0
B 2 21158 7142
/ 0
A 2 21118 7174
/ 0
vss 2 21118 6927
/ 0
vdd 2 21118 7421
/ 0
Y 2 21198 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_2 no210 0
B 2 28998 5166
/ 0
A 2 28958 5198
/ 0
vss 2 28958 4951
/ 0
vdd 2 28958 5445
/ 0
Y 2 29038 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_2 no210 0
B 2 32918 5166
/ 0
A 2 32878 5198
/ 0
vss 2 32878 4951
/ 0
vdd 2 32878 5445
/ 0
Y 2 32958 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_2 no210 0
B 2 36838 5166
/ 0
A 2 36798 5198
/ 0
vss 2 36798 4951
/ 0
vdd 2 36798 5445
/ 0
Y 2 36878 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_2 no210 0
B 2 25078 5166
/ 0
A 2 25038 5198
/ 0
vss 2 25038 4951
/ 0
vdd 2 25038 5445
/ 0
Y 2 25118 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_2 no210 0
B 2 21158 5166
/ 0
A 2 21118 5198
/ 0
vss 2 21118 4951
/ 0
vdd 2 21118 5445
/ 0
Y 2 21198 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_2 no210 0
B 2 28998 1214
/ 0
A 2 28958 1246
/ 0
vss 2 28958 999
/ 0
vdd 2 28958 1493
/ 0
Y 2 29038 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_2 no210 0
B 2 32918 1214
/ 0
A 2 32878 1246
/ 0
vss 2 32878 999
/ 0
vdd 2 32878 1493
/ 0
Y 2 32958 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_2 no210 0
B 2 36838 1214
/ 0
A 2 36798 1246
/ 0
vss 2 36798 999
/ 0
vdd 2 36798 1493
/ 0
Y 2 36878 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_2 no210 0
B 2 25078 1214
/ 0
A 2 25038 1246
/ 0
vss 2 25038 999
/ 0
vdd 2 25038 1493
/ 0
Y 2 25118 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_2 no210 0
B 2 21158 1214
/ 0
A 2 21118 1246
/ 0
vss 2 21118 999
/ 0
vdd 2 21118 1493
/ 0
Y 2 21198 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_2 no210 0
B 2 28998 3190
/ 0
A 2 28958 3222
/ 0
vss 2 28958 2975
/ 0
vdd 2 28958 3469
/ 0
Y 2 29038 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_2 no210 0
B 2 32918 3190
/ 0
A 2 32878 3222
/ 0
vss 2 32878 2975
/ 0
vdd 2 32878 3469
/ 0
Y 2 32958 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_2 no210 0
B 2 36838 3190
/ 0
A 2 36798 3222
/ 0
vss 2 36798 2975
/ 0
vdd 2 36798 3469
/ 0
Y 2 36878 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_2 no210 0
B 2 25078 3190
/ 0
A 2 25038 3222
/ 0
vss 2 25038 2975
/ 0
vdd 2 25038 3469
/ 0
Y 2 25118 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_2 no210 0
B 2 21158 3190
/ 0
A 2 21118 3222
/ 0
vss 2 21118 2975
/ 0
vdd 2 21118 3469
/ 0
Y 2 21198 3222
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_2 no210 0
B 2 27038 7142
/ 0
A 2 26998 7174
/ 0
vss 2 26998 6927
/ 0
vdd 2 26998 7421
/ 0
Y 2 27078 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_2 no210 0
B 2 30958 7142
/ 0
A 2 30918 7174
/ 0
vss 2 30918 6927
/ 0
vdd 2 30918 7421
/ 0
Y 2 30998 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_2 no210 0
B 2 34878 7142
/ 0
A 2 34838 7174
/ 0
vss 2 34838 6927
/ 0
vdd 2 34838 7421
/ 0
Y 2 34918 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_2 no210 0
B 2 23118 7142
/ 0
A 2 23078 7174
/ 0
vss 2 23078 6927
/ 0
vdd 2 23078 7421
/ 0
Y 2 23158 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_2 no210 0
B 2 19198 7142
/ 0
A 2 19158 7174
/ 0
vss 2 19158 6927
/ 0
vdd 2 19158 7421
/ 0
Y 2 19238 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_2 no210 0
B 2 27038 5166
/ 0
A 2 26998 5198
/ 0
vss 2 26998 4951
/ 0
vdd 2 26998 5445
/ 0
Y 2 27078 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_2 no210 0
B 2 30958 5166
/ 0
A 2 30918 5198
/ 0
vss 2 30918 4951
/ 0
vdd 2 30918 5445
/ 0
Y 2 30998 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_2 no210 0
B 2 34878 5166
/ 0
A 2 34838 5198
/ 0
vss 2 34838 4951
/ 0
vdd 2 34838 5445
/ 0
Y 2 34918 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_2 no210 0
B 2 23118 5166
/ 0
A 2 23078 5198
/ 0
vss 2 23078 4951
/ 0
vdd 2 23078 5445
/ 0
Y 2 23158 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_2 no210 0
B 2 19198 5166
/ 0
A 2 19158 5198
/ 0
vss 2 19158 4951
/ 0
vdd 2 19158 5445
/ 0
Y 2 19238 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_2 no210 0
B 2 27038 1214
/ 0
A 2 26998 1246
/ 0
vss 2 26998 999
/ 0
vdd 2 26998 1493
/ 0
Y 2 27078 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_2 no210 0
B 2 30958 1214
/ 0
A 2 30918 1246
/ 0
vss 2 30918 999
/ 0
vdd 2 30918 1493
/ 0
Y 2 30998 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_2 no210 0
B 2 34878 1214
/ 0
A 2 34838 1246
/ 0
vss 2 34838 999
/ 0
vdd 2 34838 1493
/ 0
Y 2 34918 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_2 no210 0
B 2 23118 1214
/ 0
A 2 23078 1246
/ 0
vss 2 23078 999
/ 0
vdd 2 23078 1493
/ 0
Y 2 23158 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_2 no210 0
B 2 19198 1214
/ 0
A 2 19158 1246
/ 0
vss 2 19158 999
/ 0
vdd 2 19158 1493
/ 0
Y 2 19238 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_2 no210 0
B 2 27038 3190
/ 0
A 2 26998 3222
/ 0
vss 2 26998 2975
/ 0
vdd 2 26998 3469
/ 0
Y 2 27078 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_2 no210 0
B 2 30958 3190
/ 0
A 2 30918 3222
/ 0
vss 2 30918 2975
/ 0
vdd 2 30918 3469
/ 0
Y 2 30998 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_2 no210 0
B 2 34878 3190
/ 0
A 2 34838 3222
/ 0
vss 2 34838 2975
/ 0
vdd 2 34838 3469
/ 0
Y 2 34918 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_2 no210 0
B 2 23118 3190
/ 0
A 2 23078 3222
/ 0
vss 2 23078 2975
/ 0
vdd 2 23078 3469
/ 0
Y 2 23158 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_2 no210 0
B 2 19198 3190
/ 0
A 2 19158 3222
/ 0
vss 2 19158 2975
/ 0
vdd 2 19158 3469
/ 0
Y 2 19238 3222
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U34 no210 0
B 2 27558 8688
/ 0
A 2 27518 8656
/ 0
vss 2 27518 8903
/ 0
vdd 2 27518 8409
/ 0
Y 2 27598 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U34 no210 0
B 2 31478 8688
/ 0
A 2 31438 8656
/ 0
vss 2 31438 8903
/ 0
vdd 2 31438 8409
/ 0
Y 2 31518 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U34 no210 0
B 2 35398 8688
/ 0
A 2 35358 8656
/ 0
vss 2 35358 8903
/ 0
vdd 2 35358 8409
/ 0
Y 2 35438 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U34 no210 0
B 2 23638 8688
/ 0
A 2 23598 8656
/ 0
vss 2 23598 8903
/ 0
vdd 2 23598 8409
/ 0
Y 2 23678 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U34 no210 0
B 2 19718 8688
/ 0
A 2 19678 8656
/ 0
vss 2 19678 8903
/ 0
vdd 2 19678 8409
/ 0
Y 2 19758 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U28 no210 0
B 2 27838 8688
/ 0
A 2 27798 8656
/ 0
vss 2 27798 8903
/ 0
vdd 2 27798 8409
/ 0
Y 2 27878 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U28 no210 0
B 2 31758 8688
/ 0
A 2 31718 8656
/ 0
vss 2 31718 8903
/ 0
vdd 2 31718 8409
/ 0
Y 2 31798 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U28 no210 0
B 2 35678 8688
/ 0
A 2 35638 8656
/ 0
vss 2 35638 8903
/ 0
vdd 2 35638 8409
/ 0
Y 2 35718 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U28 no210 0
B 2 23918 8688
/ 0
A 2 23878 8656
/ 0
vss 2 23878 8903
/ 0
vdd 2 23878 8409
/ 0
Y 2 23958 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U28 no210 0
B 2 19998 8688
/ 0
A 2 19958 8656
/ 0
vss 2 19958 8903
/ 0
vdd 2 19958 8409
/ 0
Y 2 20038 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U24 no210 0
B 2 28158 8688
/ 0
A 2 28118 8656
/ 0
vss 2 28118 8903
/ 0
vdd 2 28118 8409
/ 0
Y 2 28198 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U24 no210 0
B 2 32078 8688
/ 0
A 2 32038 8656
/ 0
vss 2 32038 8903
/ 0
vdd 2 32038 8409
/ 0
Y 2 32118 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U24 no210 0
B 2 35998 8688
/ 0
A 2 35958 8656
/ 0
vss 2 35958 8903
/ 0
vdd 2 35958 8409
/ 0
Y 2 36038 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U24 no210 0
B 2 24238 8688
/ 0
A 2 24198 8656
/ 0
vss 2 24198 8903
/ 0
vdd 2 24198 8409
/ 0
Y 2 24278 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U24 no210 0
B 2 20318 8688
/ 0
A 2 20278 8656
/ 0
vss 2 20278 8903
/ 0
vdd 2 20278 8409
/ 0
Y 2 20358 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U36 no210 0
B 2 28278 8130
/ 0
A 2 28238 8162
/ 0
vss 2 28238 7915
/ 0
vdd 2 28238 8409
/ 0
Y 2 28318 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U36 no210 0
B 2 32198 8130
/ 0
A 2 32158 8162
/ 0
vss 2 32158 7915
/ 0
vdd 2 32158 8409
/ 0
Y 2 32238 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U36 no210 0
B 2 36118 8130
/ 0
A 2 36078 8162
/ 0
vss 2 36078 7915
/ 0
vdd 2 36078 8409
/ 0
Y 2 36158 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U36 no210 0
B 2 24358 8130
/ 0
A 2 24318 8162
/ 0
vss 2 24318 7915
/ 0
vdd 2 24318 8409
/ 0
Y 2 24398 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U36 no210 0
B 2 20438 8130
/ 0
A 2 20398 8162
/ 0
vss 2 20398 7915
/ 0
vdd 2 20398 8409
/ 0
Y 2 20478 8162
_I0/chip/video_ram/demux5_we/U12 no210 0
B 2 30998 10106
/ 0
A 2 30958 10138
/ 0
vss 2 30958 9891
/ 0
vdd 2 30958 10385
/ 0
Y 2 31038 10138
_I0/chip/output_score/U92 no210 0
B 2 14398 13070
/ 0
A 2 14358 13102
/ 0
vss 2 14358 12855
/ 0
vdd 2 14358 13349
/ 0
Y 2 14438 13102
_I0/chip/output_score/U72 no210 0
B 2 14798 14616
/ 0
A 2 14758 14584
/ 0
vss 2 14758 14831
/ 0
vdd 2 14758 14337
/ 0
Y 2 14838 14584
_I0/chip/output_score/U66 no210 0
B 2 15678 13070
/ 0
A 2 15638 13102
/ 0
vss 2 15638 12855
/ 0
vdd 2 15638 13349
/ 0
Y 2 15718 13102
_I0/chip/output_score/U65 no210 0
B 2 15638 13628
/ 0
A 2 15598 13596
/ 0
vss 2 15598 13843
/ 0
vdd 2 15598 13349
/ 0
Y 2 15678 13596
_I0/chip/output_score/U85 no210 0
B 2 15838 15604
/ 0
A 2 15798 15572
/ 0
vss 2 15798 15819
/ 0
vdd 2 15798 15325
/ 0
Y 2 15878 15572
_I0/chip/output_score/U89 no210 0
B 2 16358 14058
/ 0
A 2 16318 14090
/ 0
vss 2 16318 13843
/ 0
vdd 2 16318 14337
/ 0
Y 2 16398 14090
_I0/chip/output_score/U67 no210 0
B 2 16078 14616
/ 0
A 2 16038 14584
/ 0
vss 2 16038 14831
/ 0
vdd 2 16038 14337
/ 0
Y 2 16118 14584
_I0/chip/output_score/U55 no210 0
B 2 16238 15604
/ 0
A 2 16198 15572
/ 0
vss 2 16198 15819
/ 0
vdd 2 16198 15325
/ 0
Y 2 16278 15572
_I0/chip/output_score/U83 no210 0
B 2 16118 15604
/ 0
A 2 16078 15572
/ 0
vss 2 16078 15819
/ 0
vdd 2 16078 15325
/ 0
Y 2 16158 15572
_I0/chip/output_score/U87 no210 0
B 2 15998 15604
/ 0
A 2 15958 15572
/ 0
vss 2 15958 15819
/ 0
vdd 2 15958 15325
/ 0
Y 2 16038 15572
_I0/chip/next_piece_generator/U9 no210 0
B 2 7838 5724
/ 0
A 2 7798 5692
/ 0
vss 2 7798 5939
/ 0
vdd 2 7798 5445
/ 0
Y 2 7878 5692
_I0/chip/check_piece_mask/U93 no210 0
B 2 15558 4736
/ 0
A 2 15518 4704
/ 0
vss 2 15518 4951
/ 0
vdd 2 15518 4457
/ 0
Y 2 15598 4704
_I0/chip/check_piece_mask/U100 no210 0
B 2 15558 5724
/ 0
A 2 15518 5692
/ 0
vss 2 15518 5939
/ 0
vdd 2 15518 5445
/ 0
Y 2 15598 5692
_I0/chip/check_piece_mask/U102 no210 0
B 2 16478 5166
/ 0
A 2 16438 5198
/ 0
vss 2 16438 4951
/ 0
vdd 2 16438 5445
/ 0
Y 2 16518 5198
_I0/chip/check_piece_mask/U120 no210 0
B 2 16358 6712
/ 0
A 2 16318 6680
/ 0
vss 2 16318 6927
/ 0
vdd 2 16318 6433
/ 0
Y 2 16398 6680
_I0/chip/check_piece_mask/U99 no210 0
B 2 16758 5724
/ 0
A 2 16718 5692
/ 0
vss 2 16718 5939
/ 0
vdd 2 16718 5445
/ 0
Y 2 16798 5692
_I0/chip/check_piece_mask/U124 no210 0
B 2 17158 5724
/ 0
A 2 17118 5692
/ 0
vss 2 17118 5939
/ 0
vdd 2 17118 5445
/ 0
Y 2 17198 5692
_I0/chip/check_piece_mask/U72 no210 0
B 2 17158 6712
/ 0
A 2 17118 6680
/ 0
vss 2 17118 6927
/ 0
vdd 2 17118 6433
/ 0
Y 2 17198 6680
_I0/chip/check_piece_mask/U70 no210 0
B 2 17598 4736
/ 0
A 2 17558 4704
/ 0
vss 2 17558 4951
/ 0
vdd 2 17558 4457
/ 0
Y 2 17638 4704
_I0/chip/check_piece_mask/U80 no210 0
B 2 17958 5724
/ 0
A 2 17918 5692
/ 0
vss 2 17918 5939
/ 0
vdd 2 17918 5445
/ 0
Y 2 17998 5692
_I0/chip/check_piece_mask/U75 no210 0
B 2 17958 5166
/ 0
A 2 17918 5198
/ 0
vss 2 17918 4951
/ 0
vdd 2 17918 5445
/ 0
Y 2 17998 5198
_I0/chip/vga_controller/field_translation_reset/U61 no210 0
B 2 34318 18998
/ 0
A 2 34278 19030
/ 0
vss 2 34278 18783
/ 0
vdd 2 34278 19277
/ 0
Y 2 34358 19030
_I0/chip/vga_controller/field_translation_reset/U40 no210 0
B 2 34598 18998
/ 0
A 2 34558 19030
/ 0
vss 2 34558 18783
/ 0
vdd 2 34558 19277
/ 0
Y 2 34638 19030
_I0/chip/vga_controller/field_translation_reset/U47 no210 0
B 2 33718 18010
/ 0
A 2 33678 18042
/ 0
vss 2 33678 17795
/ 0
vdd 2 33678 18289
/ 0
Y 2 33758 18042
_I0/chip/vga_controller/field_translation_reset/U7 no210 0
B 2 33278 18568
/ 0
A 2 33238 18536
/ 0
vss 2 33238 18783
/ 0
vdd 2 33238 18289
/ 0
Y 2 33318 18536
_I0/chip/vga_controller/field_translation_reset/U44 no210 0
B 2 33278 18010
/ 0
A 2 33238 18042
/ 0
vss 2 33238 17795
/ 0
vdd 2 33238 18289
/ 0
Y 2 33318 18042
_I0/chip/vga_controller/field_translation_reset/U51 no210 0
B 2 33678 18568
/ 0
A 2 33638 18536
/ 0
vss 2 33638 18783
/ 0
vdd 2 33638 18289
/ 0
Y 2 33718 18536
_I0/chip/vga_controller/field_translation_reset/U9 no210 0
B 2 33398 18998
/ 0
A 2 33358 19030
/ 0
vss 2 33358 18783
/ 0
vdd 2 33358 19277
/ 0
Y 2 33438 19030
_I0/chip/vga_controller/field_translation_reset/U5 no210 0
B 2 32118 18568
/ 0
A 2 32078 18536
/ 0
vss 2 32078 18783
/ 0
vdd 2 32078 18289
/ 0
Y 2 32158 18536
_I0/chip/vga_controller/field_translation_reset/U11 no210 0
B 2 31718 18010
/ 0
A 2 31678 18042
/ 0
vss 2 31678 17795
/ 0
vdd 2 31678 18289
/ 0
Y 2 31758 18042
_I0/chip/vga_controller/field_translation_reset/U3 no210 0
B 2 31438 18010
/ 0
A 2 31398 18042
/ 0
vss 2 31398 17795
/ 0
vdd 2 31398 18289
/ 0
Y 2 31478 18042
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U19 no210 0
B 2 32318 19556
/ 0
A 2 32278 19524
/ 0
vss 2 32278 19771
/ 0
vdd 2 32278 19277
/ 0
Y 2 32358 19524
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U23 no210 0
B 2 33238 18998
/ 0
A 2 33198 19030
/ 0
vss 2 33198 18783
/ 0
vdd 2 33198 19277
/ 0
Y 2 33278 19030
_I0/chip/vga_controller/field_translation/U25 no210 0
B 2 31318 14058
/ 0
A 2 31278 14090
/ 0
vss 2 31278 13843
/ 0
vdd 2 31278 14337
/ 0
Y 2 31358 14090
_I0/chip/vga_controller/field_translation/U29 no210 0
B 2 33918 14058
/ 0
A 2 33878 14090
/ 0
vss 2 33878 13843
/ 0
vdd 2 33878 14337
/ 0
Y 2 33958 14090
_I0/chip/vga_controller/field_translation/U32 no210 0
B 2 34158 14058
/ 0
A 2 34118 14090
/ 0
vss 2 34118 13843
/ 0
vdd 2 34118 14337
/ 0
Y 2 34198 14090
_I0/chip/vga_controller/field_translation/mem_addr_counter/U82 no210 0
B 2 34078 15046
/ 0
A 2 34038 15078
/ 0
vss 2 34038 14831
/ 0
vdd 2 34038 15325
/ 0
Y 2 34118 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U82 no210 0
B 2 38118 15046
/ 0
A 2 38078 15078
/ 0
vss 2 38078 14831
/ 0
vdd 2 38078 15325
/ 0
Y 2 38158 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U88 no210 0
B 2 34438 15046
/ 0
A 2 34398 15078
/ 0
vss 2 34398 14831
/ 0
vdd 2 34398 15325
/ 0
Y 2 34478 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U88 no210 0
B 2 38478 15046
/ 0
A 2 38438 15078
/ 0
vss 2 38438 14831
/ 0
vdd 2 38438 15325
/ 0
Y 2 38518 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U86 no210 0
B 2 34238 15046
/ 0
A 2 34198 15078
/ 0
vss 2 34198 14831
/ 0
vdd 2 34198 15325
/ 0
Y 2 34278 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U86 no210 0
B 2 38278 15046
/ 0
A 2 38238 15078
/ 0
vss 2 38238 14831
/ 0
vdd 2 38238 15325
/ 0
Y 2 38318 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U85 no210 0
B 2 34598 15046
/ 0
A 2 34558 15078
/ 0
vss 2 34558 14831
/ 0
vdd 2 34558 15325
/ 0
Y 2 34638 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U85 no210 0
B 2 38638 15046
/ 0
A 2 38598 15078
/ 0
vss 2 38598 14831
/ 0
vdd 2 38598 15325
/ 0
Y 2 38678 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U94 no210 0
B 2 34678 17022
/ 0
A 2 34638 17054
/ 0
vss 2 34638 16807
/ 0
vdd 2 34638 17301
/ 0
Y 2 34718 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U94 no210 0
B 2 38718 17022
/ 0
A 2 38678 17054
/ 0
vss 2 38678 16807
/ 0
vdd 2 38678 17301
/ 0
Y 2 38758 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U93 no210 0
B 2 34398 17580
/ 0
A 2 34358 17548
/ 0
vss 2 34358 17795
/ 0
vdd 2 34358 17301
/ 0
Y 2 34438 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U93 no210 0
B 2 38438 17580
/ 0
A 2 38398 17548
/ 0
vss 2 38398 17795
/ 0
vdd 2 38398 17301
/ 0
Y 2 38478 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U53 no210 0
B 2 34438 16034
/ 0
A 2 34398 16066
/ 0
vss 2 34398 15819
/ 0
vdd 2 34398 16313
/ 0
Y 2 34478 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U53 no210 0
B 2 38478 16034
/ 0
A 2 38438 16066
/ 0
vss 2 38438 15819
/ 0
vdd 2 38438 16313
/ 0
Y 2 38518 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U54 no210 0
B 2 34518 17022
/ 0
A 2 34478 17054
/ 0
vss 2 34478 16807
/ 0
vdd 2 34478 17301
/ 0
Y 2 34558 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U54 no210 0
B 2 38558 17022
/ 0
A 2 38518 17054
/ 0
vss 2 38518 16807
/ 0
vdd 2 38518 17301
/ 0
Y 2 38598 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U51 no210 0
B 2 32998 15046
/ 0
A 2 32958 15078
/ 0
vss 2 32958 14831
/ 0
vdd 2 32958 15325
/ 0
Y 2 33038 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U51 no210 0
B 2 37038 15046
/ 0
A 2 36998 15078
/ 0
vss 2 36998 14831
/ 0
vdd 2 36998 15325
/ 0
Y 2 37078 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U55 no210 0
B 2 33038 16034
/ 0
A 2 32998 16066
/ 0
vss 2 32998 15819
/ 0
vdd 2 32998 16313
/ 0
Y 2 33078 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U55 no210 0
B 2 37078 16034
/ 0
A 2 37038 16066
/ 0
vss 2 37038 15819
/ 0
vdd 2 37038 16313
/ 0
Y 2 37118 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U40 no210 0
B 2 32118 15604
/ 0
A 2 32078 15572
/ 0
vss 2 32078 15819
/ 0
vdd 2 32078 15325
/ 0
Y 2 32158 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U40 no210 0
B 2 36158 15604
/ 0
A 2 36118 15572
/ 0
vss 2 36118 15819
/ 0
vdd 2 36118 15325
/ 0
Y 2 36198 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U65 no210 0
B 2 32558 16592
/ 0
A 2 32518 16560
/ 0
vss 2 32518 16807
/ 0
vdd 2 32518 16313
/ 0
Y 2 32598 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U65 no210 0
B 2 36598 16592
/ 0
A 2 36558 16560
/ 0
vss 2 36558 16807
/ 0
vdd 2 36558 16313
/ 0
Y 2 36638 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U69 no210 0
B 2 32398 17580
/ 0
A 2 32358 17548
/ 0
vss 2 32358 17795
/ 0
vdd 2 32358 17301
/ 0
Y 2 32438 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U69 no210 0
B 2 36438 17580
/ 0
A 2 36398 17548
/ 0
vss 2 36398 17795
/ 0
vdd 2 36398 17301
/ 0
Y 2 36478 17548
_I0/chip/vga_controller/counter/pos_y_counter/U47 no210 0
B 2 26958 17022
/ 0
A 2 26918 17054
/ 0
vss 2 26918 16807
/ 0
vdd 2 26918 17301
/ 0
Y 2 26998 17054
_I0/chip/vga_controller/counter/pos_y_counter/U41 no210 0
B 2 27238 17022
/ 0
A 2 27198 17054
/ 0
vss 2 27198 16807
/ 0
vdd 2 27198 17301
/ 0
Y 2 27278 17054
_I0/chip/vga_controller/counter/pos_y_counter/U57 no210 0
B 2 25518 18998
/ 0
A 2 25478 19030
/ 0
vss 2 25478 18783
/ 0
vdd 2 25478 19277
/ 0
Y 2 25558 19030
_I0/chip/vga_controller/counter/pos_y_counter/U53 no210 0
B 2 25718 18998
/ 0
A 2 25678 19030
/ 0
vss 2 25678 18783
/ 0
vdd 2 25678 19277
/ 0
Y 2 25758 19030
_I0/chip/vga_controller/counter/pos_y_counter/U37 no210 0
B 2 24798 18568
/ 0
A 2 24758 18536
/ 0
vss 2 24758 18783
/ 0
vdd 2 24758 18289
/ 0
Y 2 24838 18536
_I0/chip/vga_controller/counter/resets/U32 no210 0
B 2 28438 16592
/ 0
A 2 28398 16560
/ 0
vss 2 28398 16807
/ 0
vdd 2 28398 16313
/ 0
Y 2 28478 16560
_I0/chip/vga_controller/counter/resets/U35 no210 0
B 2 28558 16592
/ 0
A 2 28518 16560
/ 0
vss 2 28518 16807
/ 0
vdd 2 28518 16313
/ 0
Y 2 28598 16560
_I0/chip/vga_controller/counter/resets/U24 no210 0
B 2 28678 16592
/ 0
A 2 28638 16560
/ 0
vss 2 28638 16807
/ 0
vdd 2 28638 16313
/ 0
Y 2 28718 16560
_I0/chip/vga_controller/counter/resets/U36 no210 0
B 2 28918 16592
/ 0
A 2 28878 16560
/ 0
vss 2 28878 16807
/ 0
vdd 2 28878 16313
/ 0
Y 2 28958 16560
_I0/chip/vga_controller/counter/resets/U20 no210 0
B 2 29118 16592
/ 0
A 2 29078 16560
/ 0
vss 2 29078 16807
/ 0
vdd 2 29078 16313
/ 0
Y 2 29158 16560
_I0/chip/vga_controller/counter/resets/U21 no210 0
B 2 29238 16592
/ 0
A 2 29198 16560
/ 0
vss 2 29198 16807
/ 0
vdd 2 29198 16313
/ 0
Y 2 29278 16560
_I0/chip/vga_controller/counter/resets/U29 no210 0
B 2 29838 16592
/ 0
A 2 29798 16560
/ 0
vss 2 29798 16807
/ 0
vdd 2 29798 16313
/ 0
Y 2 29878 16560
_I0/chip/vga_controller/counter/pos_x_counter/U45 no210 0
B 2 27798 18010
/ 0
A 2 27758 18042
/ 0
vss 2 27758 17795
/ 0
vdd 2 27758 18289
/ 0
Y 2 27838 18042
_I0/chip/vga_controller/counter/pos_x_counter/U31 no210 0
B 2 27678 18010
/ 0
A 2 27638 18042
/ 0
vss 2 27638 17795
/ 0
vdd 2 27638 18289
/ 0
Y 2 27718 18042
_I0/chip/vga_controller/counter/pos_x_counter/U49 no210 0
B 2 28478 19556
/ 0
A 2 28438 19524
/ 0
vss 2 28438 19771
/ 0
vdd 2 28438 19277
/ 0
Y 2 28518 19524
_I0/chip/vga_controller/counter/pos_x_counter/U35 no210 0
B 2 29198 18010
/ 0
A 2 29158 18042
/ 0
vss 2 29158 17795
/ 0
vdd 2 29158 18289
/ 0
Y 2 29238 18042
_I0/chip/vga_controller/field_check/U37 no210 0
B 2 28758 15046
/ 0
A 2 28718 15078
/ 0
vss 2 28718 14831
/ 0
vdd 2 28718 15325
/ 0
Y 2 28798 15078
_I0/chip/vga_controller/field_check/U25 no210 0
B 2 29398 15604
/ 0
A 2 29358 15572
/ 0
vss 2 29358 15819
/ 0
vdd 2 29358 15325
/ 0
Y 2 29438 15572
_I0/chip/vga_controller/field_check/U34 no210 0
B 2 29878 15604
/ 0
A 2 29838 15572
/ 0
vss 2 29838 15819
/ 0
vdd 2 29838 15325
/ 0
Y 2 29918 15572
_I0/chip/vga_controller/field_check/U24 no210 0
B 2 30558 15046
/ 0
A 2 30518 15078
/ 0
vss 2 30518 14831
/ 0
vdd 2 30518 15325
/ 0
Y 2 30598 15078
_I0/chip/vga_controller/score_translation/U3 no210 0
B 2 26078 13628
/ 0
A 2 26038 13596
/ 0
vss 2 26038 13843
/ 0
vdd 2 26038 13349
/ 0
Y 2 26118 13596
_I0/chip/vga_controller/score_translation/U7 no210 0
B 2 26078 13070
/ 0
A 2 26038 13102
/ 0
vss 2 26038 12855
/ 0
vdd 2 26038 13349
/ 0
Y 2 26118 13102
_I0/chip/vga_controller/score_translation/U5 no210 0
B 2 26438 12640
/ 0
A 2 26398 12608
/ 0
vss 2 26398 12855
/ 0
vdd 2 26398 12361
/ 0
Y 2 26478 12608
_I0/chip/vga_controller/score_translation/U11 no210 0
B 2 26798 12640
/ 0
A 2 26758 12608
/ 0
vss 2 26758 12855
/ 0
vdd 2 26758 12361
/ 0
Y 2 26838 12608
_I0/chip/vga_controller/score_translation/U9 no210 0
B 2 26558 12640
/ 0
A 2 26518 12608
/ 0
vss 2 26518 12855
/ 0
vdd 2 26518 12361
/ 0
Y 2 26598 12608
_I0/chip/vga_controller/score_translation/U35 no210 0
B 2 27198 12640
/ 0
A 2 27158 12608
/ 0
vss 2 27158 12855
/ 0
vdd 2 27158 12361
/ 0
Y 2 27238 12608
_I0/chip/vga_controller/score_translation/U43 no210 0
B 2 28078 13070
/ 0
A 2 28038 13102
/ 0
vss 2 28038 12855
/ 0
vdd 2 28038 13349
/ 0
Y 2 28118 13102
_I0/chip/vga_controller/score_translation/U50 no210 0
B 2 27998 13628
/ 0
A 2 27958 13596
/ 0
vss 2 27958 13843
/ 0
vdd 2 27958 13349
/ 0
Y 2 28038 13596
_I0/chip/vga_controller/score_translation/U40 no210 0
B 2 27558 13070
/ 0
A 2 27518 13102
/ 0
vss 2 27518 12855
/ 0
vdd 2 27518 13349
/ 0
Y 2 27598 13102
_I0/chip/vga_controller/score_translation/U46 no210 0
B 2 27838 13628
/ 0
A 2 27798 13596
/ 0
vss 2 27798 13843
/ 0
vdd 2 27798 13349
/ 0
Y 2 27878 13596
_I0/chip/vga_controller/score_translation/mem_addr_counter/U16 no210 0
B 2 26118 12640
/ 0
A 2 26078 12608
/ 0
vss 2 26078 12855
/ 0
vdd 2 26078 12361
/ 0
Y 2 26158 12608
_I0/chip/vga_controller/score_translation/mem_addr_counter/U12 no210 0
B 2 26198 12082
/ 0
A 2 26158 12114
/ 0
vss 2 26158 11867
/ 0
vdd 2 26158 12361
/ 0
Y 2 26238 12114
_I0/chip/vga_controller/read_and_output/U6 no210 0
B 2 38318 12640
/ 0
A 2 38278 12608
/ 0
vss 2 38278 12855
/ 0
vdd 2 38278 12361
/ 0
Y 2 38358 12608
_I0/chip/vga_controller/triggers/U23 no210 0
B 2 28438 12640
/ 0
A 2 28398 12608
/ 0
vss 2 28398 12855
/ 0
vdd 2 28398 12361
/ 0
Y 2 28478 12608
_I0/chip/vga_controller/triggers/U25 no210 0
B 2 28798 12640
/ 0
A 2 28758 12608
/ 0
vss 2 28758 12855
/ 0
vdd 2 28758 12361
/ 0
Y 2 28838 12608
_I0/chip/vga_controller/triggers/U33 no210 0
B 2 31118 12640
/ 0
A 2 31078 12608
/ 0
vss 2 31078 12855
/ 0
vdd 2 31078 12361
/ 0
Y 2 31158 12608
_I0/chip/vga_controller/triggers/U37 no210 0
B 2 31358 12082
/ 0
A 2 31318 12114
/ 0
vss 2 31318 11867
/ 0
vdd 2 31318 12361
/ 0
Y 2 31398 12114
_I0/chip/vga_controller/np_check/U27 no210 0
B 2 30958 14616
/ 0
A 2 30918 14584
/ 0
vss 2 30918 14831
/ 0
vdd 2 30918 14337
/ 0
Y 2 30998 14584
_I0/chip/vga_controller/np_check/U34 no210 0
B 2 29638 14058
/ 0
A 2 29598 14090
/ 0
vss 2 29598 13843
/ 0
vdd 2 29598 14337
/ 0
Y 2 29678 14090
_I0/chip/vga_controller/np_check/U36 no210 0
B 2 29918 14058
/ 0
A 2 29878 14090
/ 0
vss 2 29878 13843
/ 0
vdd 2 29878 14337
/ 0
Y 2 29958 14090
_I0/chip/vga_controller/np_check/U26 no210 0
B 2 29198 14616
/ 0
A 2 29158 14584
/ 0
vss 2 29158 14831
/ 0
vdd 2 29158 14337
/ 0
Y 2 29238 14584
_I0/chip/vga_controller/np_check/U38 no210 0
B 2 28838 14616
/ 0
A 2 28798 14584
/ 0
vss 2 28798 14831
/ 0
vdd 2 28798 14337
/ 0
Y 2 28878 14584
_I0/chip/vga_controller/score_check/U21 no210 0
B 2 26238 15604
/ 0
A 2 26198 15572
/ 0
vss 2 26198 15819
/ 0
vdd 2 26198 15325
/ 0
Y 2 26278 15572
_I0/chip/vga_controller/score_check/U27 no210 0
B 2 25598 15046
/ 0
A 2 25558 15078
/ 0
vss 2 25558 14831
/ 0
vdd 2 25558 15325
/ 0
Y 2 25638 15078
_I0/chip/vga_controller/score_check/U25 no210 0
B 2 25398 15604
/ 0
A 2 25358 15572
/ 0
vss 2 25358 15819
/ 0
vdd 2 25358 15325
/ 0
Y 2 25438 15572
_I0/chip/vga_controller/sync/U20 no210 0
B 2 27878 15604
/ 0
A 2 27838 15572
/ 0
vss 2 27838 15819
/ 0
vdd 2 27838 15325
/ 0
Y 2 27918 15572
_I0/chip/vga_controller/sync/U21 no210 0
B 2 28398 15604
/ 0
A 2 28358 15572
/ 0
vss 2 28358 15819
/ 0
vdd 2 28358 15325
/ 0
Y 2 28438 15572
_I0/chip/vga_controller/np_translation_reset/U44 no210 0
B 2 38318 18010
/ 0
A 2 38278 18042
/ 0
vss 2 38278 17795
/ 0
vdd 2 38278 18289
/ 0
Y 2 38358 18042
_I0/chip/vga_controller/np_translation_reset/U51 no210 0
B 2 38198 19556
/ 0
A 2 38158 19524
/ 0
vss 2 38158 19771
/ 0
vdd 2 38158 19277
/ 0
Y 2 38238 19524
_I0/chip/vga_controller/np_translation_reset/U47 no210 0
B 2 37318 18010
/ 0
A 2 37278 18042
/ 0
vss 2 37278 17795
/ 0
vdd 2 37278 18289
/ 0
Y 2 37358 18042
_I0/chip/vga_controller/np_translation_reset/U40 no210 0
B 2 37598 18568
/ 0
A 2 37558 18536
/ 0
vss 2 37558 18783
/ 0
vdd 2 37558 18289
/ 0
Y 2 37638 18536
_I0/chip/vga_controller/np_translation_reset/U61 no210 0
B 2 36838 18010
/ 0
A 2 36798 18042
/ 0
vss 2 36798 17795
/ 0
vdd 2 36798 18289
/ 0
Y 2 36878 18042
_I0/chip/vga_controller/np_translation_reset/U5 no210 0
B 2 36238 18010
/ 0
A 2 36198 18042
/ 0
vss 2 36198 17795
/ 0
vdd 2 36198 18289
/ 0
Y 2 36278 18042
_I0/chip/vga_controller/np_translation_reset/U7 no210 0
B 2 36398 18010
/ 0
A 2 36358 18042
/ 0
vss 2 36358 17795
/ 0
vdd 2 36358 18289
/ 0
Y 2 36438 18042
_I0/chip/vga_controller/np_translation_reset/U9 no210 0
B 2 37438 18998
/ 0
A 2 37398 19030
/ 0
vss 2 37398 18783
/ 0
vdd 2 37398 19277
/ 0
Y 2 37478 19030
_I0/chip/vga_controller/np_translation_reset/U3 no210 0
B 2 35518 18010
/ 0
A 2 35478 18042
/ 0
vss 2 35478 17795
/ 0
vdd 2 35478 18289
/ 0
Y 2 35558 18042
_I0/chip/vga_controller/np_translation_reset/U11 no210 0
B 2 35358 18010
/ 0
A 2 35318 18042
/ 0
vss 2 35318 17795
/ 0
vdd 2 35318 18289
/ 0
Y 2 35398 18042
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U10 no210 0
B 2 36398 18998
/ 0
A 2 36358 19030
/ 0
vss 2 36358 18783
/ 0
vdd 2 36358 19277
/ 0
Y 2 36438 19030
_I0/chip/vga_controller/np_translation/U25 no210 0
B 2 38718 14616
/ 0
A 2 38678 14584
/ 0
vss 2 38678 14831
/ 0
vdd 2 38678 14337
/ 0
Y 2 38758 14584
_I0/chip/vga_controller/np_translation/U32 no210 0
B 2 37758 14058
/ 0
A 2 37718 14090
/ 0
vss 2 37718 13843
/ 0
vdd 2 37718 14337
/ 0
Y 2 37798 14090
_I0/chip/vga_controller/np_translation/U29 no210 0
B 2 37758 14616
/ 0
A 2 37718 14584
/ 0
vss 2 37718 14831
/ 0
vdd 2 37718 14337
/ 0
Y 2 37798 14584
_I0/chip/vga_controller/mem_addr_demux/U69 no210 0
B 2 32638 12640
/ 0
A 2 32598 12608
/ 0
vss 2 32598 12855
/ 0
vdd 2 32598 12361
/ 0
Y 2 32678 12608
_I0/chip/vga_controller/mem_addr_demux/U67 no210 0
B 2 32638 12082
/ 0
A 2 32598 12114
/ 0
vss 2 32598 11867
/ 0
vdd 2 32598 12361
/ 0
Y 2 32678 12114
_I0/chip/draw_erase_piece/addr_tri_2_inst tinv10 0
E 2 10998 4704
/ 0
A 2 11118 4704
/ 0
Y 2 11158 4776
/ 0
vdd 2 10998 4457
/ 0
vss 2 10998 4951
_I0/chip/draw_erase_piece/addr_tri_4_inst tinv10 0
E 2 10918 4210
/ 0
A 2 11038 4210
/ 0
Y 2 11078 4138
/ 0
vdd 2 10918 4457
/ 0
vss 2 10918 3963
_I0/chip/draw_erase_piece/addr_tri_0_inst tinv10 0
E 2 10918 5198
/ 0
A 2 11038 5198
/ 0
Y 2 11078 5126
/ 0
vdd 2 10918 5445
/ 0
vss 2 10918 4951
_I0/chip/draw_erase_piece/mask_select_tri_0_inst tinv10 0
E 2 11238 4210
/ 0
A 2 11358 4210
/ 0
Y 2 11398 4138
/ 0
vdd 2 11238 4457
/ 0
vss 2 11238 3963
_I0/chip/draw_erase_piece/addr_tri_3_inst tinv10 0
E 2 11238 5198
/ 0
A 2 11358 5198
/ 0
Y 2 11398 5126
/ 0
vdd 2 11238 5445
/ 0
vss 2 11238 4951
_I0/chip/draw_erase_piece/mask_select_tri_1_inst tinv10 0
E 2 11758 5692
/ 0
A 2 11878 5692
/ 0
Y 2 11918 5764
/ 0
vdd 2 11758 5445
/ 0
vss 2 11758 5939
_I0/chip/draw_erase_piece/data_tri tinv10 0
E 2 12518 5198
/ 0
A 2 12638 5198
/ 0
Y 2 12678 5126
/ 0
vdd 2 12518 5445
/ 0
vss 2 12518 4951
_I0/chip/draw_erase_piece/addr_tri_1_inst tinv10 0
E 2 12838 4210
/ 0
A 2 12958 4210
/ 0
Y 2 12998 4138
/ 0
vdd 2 12838 4457
/ 0
vss 2 12838 3963
_I0/chip/draw_erase_piece/addr_tri_7_inst tinv10 0
E 2 13158 4704
/ 0
A 2 13278 4704
/ 0
Y 2 13318 4776
/ 0
vdd 2 13158 4457
/ 0
vss 2 13158 4951
_I0/chip/draw_erase_piece/addr_tri_6_inst tinv10 0
E 2 13158 4210
/ 0
A 2 13278 4210
/ 0
Y 2 13318 4138
/ 0
vdd 2 13158 4457
/ 0
vss 2 13158 3963
_I0/chip/draw_erase_piece/addr_tri_5_inst tinv10 0
E 2 13158 5198
/ 0
A 2 13278 5198
/ 0
Y 2 13318 5126
/ 0
vdd 2 13158 5445
/ 0
vss 2 13158 4951
_I0/chip/draw_erase_piece/write_tri tinv10 0
E 2 13478 4210
/ 0
A 2 13598 4210
/ 0
Y 2 13638 4138
/ 0
vdd 2 13478 4457
/ 0
vss 2 13478 3963
_I0/chip/clear_shift/tristate_8_bit/o_tri_7_inst tinv10 0
E 2 6238 752
/ 0
A 2 6358 752
/ 0
Y 2 6398 824
/ 0
vdd 2 6238 505
/ 0
vss 2 6238 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_7_inst tinv10 0
E 2 5118 3222
/ 0
A 2 5238 3222
/ 0
Y 2 5278 3150
/ 0
vdd 2 5118 3469
/ 0
vss 2 5118 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_7_inst tinv10 0
E 2 5118 2234
/ 0
A 2 5238 2234
/ 0
Y 2 5278 2162
/ 0
vdd 2 5118 2481
/ 0
vss 2 5118 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_5_inst tinv10 0
E 2 6238 258
/ 0
A 2 6358 258
/ 0
Y 2 6398 186
/ 0
vdd 2 6238 505
/ 0
vss 2 6238 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_5_inst tinv10 0
E 2 5118 3716
/ 0
A 2 5238 3716
/ 0
Y 2 5278 3788
/ 0
vdd 2 5118 3469
/ 0
vss 2 5118 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_5_inst tinv10 0
E 2 5118 2728
/ 0
A 2 5238 2728
/ 0
Y 2 5278 2800
/ 0
vdd 2 5118 2481
/ 0
vss 2 5118 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_1_inst tinv10 0
E 2 6518 752
/ 0
A 2 6638 752
/ 0
Y 2 6678 824
/ 0
vdd 2 6518 505
/ 0
vss 2 6518 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_1_inst tinv10 0
E 2 5398 3222
/ 0
A 2 5518 3222
/ 0
Y 2 5558 3150
/ 0
vdd 2 5398 3469
/ 0
vss 2 5398 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_1_inst tinv10 0
E 2 5398 2234
/ 0
A 2 5518 2234
/ 0
Y 2 5558 2162
/ 0
vdd 2 5398 2481
/ 0
vss 2 5398 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_2_inst tinv10 0
E 2 6518 258
/ 0
A 2 6638 258
/ 0
Y 2 6678 186
/ 0
vdd 2 6518 505
/ 0
vss 2 6518 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_2_inst tinv10 0
E 2 5398 3716
/ 0
A 2 5518 3716
/ 0
Y 2 5558 3788
/ 0
vdd 2 5398 3469
/ 0
vss 2 5398 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_2_inst tinv10 0
E 2 5398 2728
/ 0
A 2 5518 2728
/ 0
Y 2 5558 2800
/ 0
vdd 2 5398 2481
/ 0
vss 2 5398 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_6_inst tinv10 0
E 2 6718 752
/ 0
A 2 6838 752
/ 0
Y 2 6878 824
/ 0
vdd 2 6718 505
/ 0
vss 2 6718 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_6_inst tinv10 0
E 2 5598 3222
/ 0
A 2 5718 3222
/ 0
Y 2 5758 3150
/ 0
vdd 2 5598 3469
/ 0
vss 2 5598 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_6_inst tinv10 0
E 2 5598 2234
/ 0
A 2 5718 2234
/ 0
Y 2 5758 2162
/ 0
vdd 2 5598 2481
/ 0
vss 2 5598 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_3_inst tinv10 0
E 2 6718 258
/ 0
A 2 6838 258
/ 0
Y 2 6878 186
/ 0
vdd 2 6718 505
/ 0
vss 2 6718 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_3_inst tinv10 0
E 2 5598 3716
/ 0
A 2 5718 3716
/ 0
Y 2 5758 3788
/ 0
vdd 2 5598 3469
/ 0
vss 2 5598 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_3_inst tinv10 0
E 2 5598 2728
/ 0
A 2 5718 2728
/ 0
Y 2 5758 2800
/ 0
vdd 2 5598 2481
/ 0
vss 2 5598 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_4_inst tinv10 0
E 2 6998 752
/ 0
A 2 7118 752
/ 0
Y 2 7158 824
/ 0
vdd 2 6998 505
/ 0
vss 2 6998 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_4_inst tinv10 0
E 2 5878 3222
/ 0
A 2 5998 3222
/ 0
Y 2 6038 3150
/ 0
vdd 2 5878 3469
/ 0
vss 2 5878 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_4_inst tinv10 0
E 2 5878 2234
/ 0
A 2 5998 2234
/ 0
Y 2 6038 2162
/ 0
vdd 2 5878 2481
/ 0
vss 2 5878 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_0_inst tinv10 0
E 2 6998 258
/ 0
A 2 7118 258
/ 0
Y 2 7158 186
/ 0
vdd 2 6998 505
/ 0
vss 2 6998 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_0_inst tinv10 0
E 2 5878 3716
/ 0
A 2 5998 3716
/ 0
Y 2 6038 3788
/ 0
vdd 2 5878 3469
/ 0
vss 2 5878 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_0_inst tinv10 0
E 2 5878 2728
/ 0
A 2 5998 2728
/ 0
Y 2 6038 2800
/ 0
vdd 2 5878 2481
/ 0
vss 2 5878 2975
_I0/chip/clear_shift/shift/comb/ram_we_tri tinv10 0
E 2 3758 3716
/ 0
A 2 3878 3716
/ 0
Y 2 3918 3788
/ 0
vdd 2 3758 3469
/ 0
vss 2 3758 3963
_I0/chip/clear_shift/shift/comb/ram_data_out_tri tinv10 0
E 2 3758 2728
/ 0
A 2 3878 2728
/ 0
Y 2 3918 2800
/ 0
vdd 2 3758 2481
/ 0
vss 2 3758 2975
_I0/chip/clear_shift/defset/out2_tri tinv10 0
E 2 6478 1740
/ 0
A 2 6598 1740
/ 0
Y 2 6638 1812
/ 0
vdd 2 6478 1493
/ 0
vss 2 6478 1987
_I0/chip/clear_shift/defset/out1_tri tinv10 0
E 2 6678 1740
/ 0
A 2 6798 1740
/ 0
Y 2 6838 1812
/ 0
vdd 2 6678 1493
/ 0
vss 2 6678 1987
_I0/chip/video_ram_fix/we_tri tinv10 0
E 2 18438 9644
/ 0
A 2 18558 9644
/ 0
Y 2 18598 9716
/ 0
vdd 2 18438 9397
/ 0
vss 2 18438 9891
_I0/chip/output_score/ds_addr_tri_3_inst tinv10 0
E 2 13838 13596
/ 0
A 2 13958 13596
/ 0
Y 2 13998 13668
/ 0
vdd 2 13838 13349
/ 0
vss 2 13838 13843
_I0/chip/output_score/ds_addr_tri_1_inst tinv10 0
E 2 13638 13596
/ 0
A 2 13758 13596
/ 0
Y 2 13798 13668
/ 0
vdd 2 13638 13349
/ 0
vss 2 13638 13843
_I0/chip/output_score/ds_addr_tri_5_inst tinv10 0
E 2 14038 15572
/ 0
A 2 14158 15572
/ 0
Y 2 14198 15644
/ 0
vdd 2 14038 15325
/ 0
vss 2 14038 15819
_I0/chip/output_score/ds_addr_tri_0_inst tinv10 0
E 2 14038 15078
/ 0
A 2 14158 15078
/ 0
Y 2 14198 15006
/ 0
vdd 2 14038 15325
/ 0
vss 2 14038 14831
_I0/chip/output_score/ds_addr_tri_7_inst tinv10 0
E 2 14558 14584
/ 0
A 2 14678 14584
/ 0
Y 2 14718 14656
/ 0
vdd 2 14558 14337
/ 0
vss 2 14558 14831
_I0/chip/output_score/ds_addr_tri_2_inst tinv10 0
E 2 14838 15078
/ 0
A 2 14958 15078
/ 0
Y 2 14998 15006
/ 0
vdd 2 14838 15325
/ 0
vss 2 14838 14831
_I0/chip/output_score/ds_addr_tri_6_inst tinv10 0
E 2 15078 13596
/ 0
A 2 15198 13596
/ 0
Y 2 15238 13668
/ 0
vdd 2 15078 13349
/ 0
vss 2 15078 13843
_I0/chip/output_score/ds_addr_tri_4_inst tinv10 0
E 2 15278 15572
/ 0
A 2 15398 15572
/ 0
Y 2 15438 15644
/ 0
vdd 2 15278 15325
/ 0
vss 2 15278 15819
_I0/chip/output_score/ds_data_out_tri tinv10 0
E 2 15078 15572
/ 0
A 2 15198 15572
/ 0
Y 2 15238 15644
/ 0
vdd 2 15078 15325
/ 0
vss 2 15078 15819
_I0/chip/output_score/ds_write_tri tinv10 0
E 2 15958 13102
/ 0
A 2 16078 13102
/ 0
Y 2 16118 13030
/ 0
vdd 2 15958 13349
/ 0
vss 2 15958 12855
_I0/chip/check_piece_mask/addr_tri_2_inst tinv10 0
E 2 14718 4210
/ 0
A 2 14838 4210
/ 0
Y 2 14878 4138
/ 0
vdd 2 14718 4457
/ 0
vss 2 14718 3963
_I0/chip/check_piece_mask/addr_tri_5_inst tinv10 0
E 2 14718 5692
/ 0
A 2 14838 5692
/ 0
Y 2 14878 5764
/ 0
vdd 2 14718 5445
/ 0
vss 2 14718 5939
_I0/chip/check_piece_mask/addr_tri_4_inst tinv10 0
E 2 14718 5198
/ 0
A 2 14838 5198
/ 0
Y 2 14878 5126
/ 0
vdd 2 14718 5445
/ 0
vss 2 14718 4951
_I0/chip/check_piece_mask/addr_tri_7_inst tinv10 0
E 2 14718 6186
/ 0
A 2 14838 6186
/ 0
Y 2 14878 6114
/ 0
vdd 2 14718 6433
/ 0
vss 2 14718 5939
_I0/chip/check_piece_mask/addr_tri_1_inst tinv10 0
E 2 15318 4210
/ 0
A 2 15438 4210
/ 0
Y 2 15478 4138
/ 0
vdd 2 15318 4457
/ 0
vss 2 15318 3963
_I0/chip/check_piece_mask/addr_tri_0_inst tinv10 0
E 2 15118 4210
/ 0
A 2 15238 4210
/ 0
Y 2 15278 4138
/ 0
vdd 2 15118 4457
/ 0
vss 2 15118 3963
_I0/chip/check_piece_mask/addr_tri_6_inst tinv10 0
E 2 15518 5198
/ 0
A 2 15638 5198
/ 0
Y 2 15678 5126
/ 0
vdd 2 15518 5445
/ 0
vss 2 15518 4951
_I0/chip/check_piece_mask/mask_select_tri_1_inst tinv10 0
E 2 16118 4704
/ 0
A 2 16238 4704
/ 0
Y 2 16278 4776
/ 0
vdd 2 16118 4457
/ 0
vss 2 16118 4951
_I0/chip/check_piece_mask/mask_select_tri_0_inst tinv10 0
E 2 15918 4704
/ 0
A 2 16038 4704
/ 0
Y 2 16078 4776
/ 0
vdd 2 15918 4457
/ 0
vss 2 15918 4951
_I0/chip/check_piece_mask/write_tri tinv10 0
E 2 16118 5198
/ 0
A 2 16238 5198
/ 0
Y 2 16278 5126
/ 0
vdd 2 16118 5445
/ 0
vss 2 16118 4951
_I0/chip/check_piece_mask/addr_tri_3_inst tinv10 0
E 2 15918 5198
/ 0
A 2 16038 5198
/ 0
Y 2 16078 5126
/ 0
vdd 2 15918 5445
/ 0
vss 2 15918 4951
_I0/chip/draw_erase_piece de_piece 0
clk 2 10918 5556
/ 0
vss 2 12918 6927
/ 0
vdd 2 12918 6433
/ 0
data 2 13758 5302
/ 0
mask_select_1_0_1 2 10918 5588
/ 0
addr_7_0_0 2 10918 5270
/ 0
addr_7_0_2 2 10918 4632
/ 0
addr_7_0_3 2 10918 5302
/ 0
addr_7_0_4 2 10918 4282
/ 0
addr_7_0_5 2 13758 5094
/ 0
addr_7_0_7 2 13758 4808
/ 0
write 2 13758 4138
/ 0
start 2 13758 6050
/ 0
draw_erase 2 13758 5062
/ 0
mask_7_0_0 2 10918 6154
/ 0
mask_7_0_3 2 10918 4704
/ 0
mask_7_0_4 2 10918 5062
/ 0
mask_7_0_5 2 13758 5828
/ 0
mask_7_0_6 2 13758 4632
/ 0
lut_start 3 12518 6888
/ 0
rst 3 12078 6888
/ 0
mask_select_1_0_0 3 11438 4002
/ 0
addr_7_0_1 3 12958 4002
/ 0
addr_7_0_6 3 13318 4002
/ 0
ready 3 12798 4002
/ 0
lut_ready 3 12798 6888
/ 0
mask_7_0_1 3 13038 4002
/ 0
mask_7_0_2 3 11118 4002
/ 0
mask_7_0_7 3 13358 4002
/ 1
3 n63 ~ 2 12444 4742 0 0 ~
/ 1
3 n37 ~ 2 12964 4216 0 0 ~
/ 1
3 n42 ~ 2 12644 5204 0 0 ~
/ 1
3 state_0_port ~ 2 12924 4710 0 0 ~
/ 1
3 n29 ~ 2 12404 5172 0 0 ~
/ 1
3 n65 ~ 2 12404 4742 0 0 ~
/ 1
3 n73 ~ 2 11284 4742 0 0 ~
/ 1
3 n62 ~ 2 12564 6160 0 0 ~
/ 1
3 n58 ~ 2 12204 4742 0 0 ~
/ 1
3 n55 ~ 2 12204 6718 0 0 ~
/ 1
3 n36 ~ 2 11124 4710 0 0 ~
/ 1
3 n66 ~ 2 11724 6160 0 0 ~
/ 1
3 n56 ~ 2 12244 6718 0 0 ~
/ 1
3 n33 ~ 2 13284 5204 0 0 ~
/ 1
3 n31 ~ 2 13284 4710 0 0 ~
/ 1
3 n32 ~ 2 13284 4216 0 0 ~
/ 1
3 n47 ~ 2 11164 5172 0 0 ~
/ 1
3 n70 ~ 2 12124 6192 0 0 ~
/ 1
3 n51 ~ 2 13564 4996 0 0 ~
/ 1
3 n35 ~ 2 10964 4742 0 0 ~
/ 1
3 n60 ~ 2 12284 4742 0 0 ~
/ 1
3 n69 ~ 2 12364 6718 0 0 ~
/ 1
3 n38 ~ 2 11044 5204 0 0 ~
/ 1
3 n61 ~ 2 12244 5730 0 0 ~
/ 1
3 n57 ~ 2 12324 5730 0 0 ~
/ 1
3 n39 ~ 2 11884 5698 0 0 ~
/ 1
3 new_cur_block_1_port ~ 2 10924 5698 0 0 ~
/ 1
3 n68 ~ 2 12324 6718 0 0 ~
/ 1
3 n34 ~ 2 11044 4216 0 0 ~
/ 1
3 n71 ~ 2 13004 5172 0 0 ~
/ 1
3 n67 ~ 2 11644 5984 0 0 ~
/ 1
3 cur_block_0_port ~ 2 12364 6160 0 0 ~
/ 1
3 n53 ~ 2 12884 5172 0 0 ~
/ 1
3 cur_block_1_port ~ 2 11564 6160 0 0 ~
/ 1
3 n59 ~ 2 12244 4742 0 0 ~
/ 1
3 n48 ~ 2 12764 4216 0 0 ~
/ 1
3 n52 ~ 2 12804 6160 0 0 ~
/ 1
3 n50 ~ 2 12724 6160 0 0 ~
/ 1
3 n30 ~ 2 13124 4710 0 0 ~
/ 1
3 new_cur_block_0_port ~ 2 11564 5204 0 0 ~
/ 1
3 n40 ~ 2 11324 4742 0 0 ~
/ 1
3 n72 ~ 2 12604 5730 0 0 ~
/ 1
3 n64 ~ 2 12364 4742 0 0 ~
/ 1
3 n46 ~ 2 11124 5172 0 0 ~
/ 1
3 n49 ~ 2 12644 4742 0 0 ~
/ 1
3 new_state_0_port ~ 2 12324 4710 0 0 ~
/ 1
3 new_state_2_port ~ 2 11204 5172 0 0 ~
/ 1
3 state_1_port ~ 2 12524 4742 0 0 ~
/ 1
3 n54 ~ 2 13084 4742 0 0 ~
/ 1
3 n45 ~ 2 12684 4742 0 0 ~
/ 1
3 new_state_1_port ~ 2 11564 4216 0 0 ~
/ 1
3 state_2_port ~ 2 11884 4742 0 0 ~
/ 1
3 n41 ~ 2 12364 5730 0 0 ~
/ 1
3 n43 ~ 2 12524 5204 0 0 ~
_I0/chip/lookup_table/lbl_adder_y adder_y 0
vss 2 14718 2975
/ 0
vdd 2 14718 2481
/ 0
y_out_4_0_3 2 15518 2370
/ 0
y_3_0_3 2 15518 2306
/ 0
y_out_4_0_2 2 15518 2688
/ 0
y_3_0_0 2 13878 2234
/ 0
rom_data_3_0_3 2 13878 2760
/ 0
y_3_0_1 2 13878 1604
/ 0
next_piece 2 14518 1532
/ 0
y_out_4_0_4 3 14758 2936
/ 0
y_3_0_2 3 14598 2936
/ 0
rom_data_3_0_2 3 13998 2936
/ 0
y_out_4_0_1 3 15358 1532
/ 0
y_out_4_0_0 3 14238 1532
/ 1
3 n36 ~ 2 14284 2240 0 0 ~
/ 1
3 n39 ~ 2 14044 2766 0 0 ~
/ 1
3 n40 ~ 2 14364 1778 0 0 ~
/ 1
3 n33 ~ 2 14964 1778 0 0 ~
/ 1
3 n29 ~ 2 14844 1778 0 0 ~
/ 1
3 n26 ~ 2 14964 2766 0 0 ~
/ 1
3 n23 ~ 2 15124 2806 0 0 ~
/ 1
3 n24 ~ 2 14404 2208 0 0 ~
/ 1
3 n25 ~ 2 15484 2208 0 0 ~
/ 1
3 n32 ~ 2 14804 2240 0 0 ~
/ 1
3 n35 ~ 2 14324 2208 0 0 ~
/ 1
3 n20 ~ 2 15004 2766 0 0 ~
/ 1
3 n34 ~ 2 14724 1746 0 0 ~
/ 1
3 n27 ~ 2 14884 2766 0 0 ~
/ 1
3 n38 ~ 2 14884 1778 0 0 ~
/ 1
3 n22 ~ 2 14804 2734 0 0 ~
/ 1
3 n31 ~ 2 14284 1778 0 0 ~
/ 1
3 n21 ~ 2 15004 2208 0 0 ~
/ 1
3 n28 ~ 2 15164 1778 0 0 ~
/ 1
3 n37 ~ 2 14204 2208 0 0 ~
/ 1
3 n41 ~ 2 13924 2766 0 0 ~
/ 1
3 n30 ~ 2 15004 1778 0 0 ~
_I0/chip/lookup_table/lbl_adder_x adder_x 0
vss 2 12358 1987
/ 0
vdd 2 12358 1493
/ 0
x_2_0_2 2 12038 2306
/ 0
rom_data_3_0_3 2 13118 2306
/ 0
rom_data_3_0_0 2 13118 2592
/ 0
x_2_0_0 2 13118 2130
/ 0
rom_data_3_0_1 2 12038 2234
/ 0
x_2_0_1 2 12038 1844
/ 0
x_out_3_0_1 2 12038 1668
/ 0
x_out_3_0_3 3 12438 1532
/ 0
x_out_3_0_2 3 12678 2936
/ 0
rom_data_3_0_2 3 12718 1532
/ 0
next_piece 3 12478 1532
/ 0
x_out_3_0_0 3 12958 2936
/ 1
3 n23 ~ 2 12404 1778 0 0 ~
/ 1
3 n22 ~ 2 12364 1778 0 0 ~
/ 1
3 n27 ~ 2 12604 2240 0 0 ~
/ 1
3 n28 ~ 2 12684 2240 0 0 ~
/ 1
3 n30 ~ 2 13004 2240 0 0 ~
/ 1
3 n29 ~ 2 12124 1778 0 0 ~
/ 1
3 n24 ~ 2 12724 2240 0 0 ~
/ 1
3 n32 ~ 2 12164 2806 0 0 ~
/ 1
3 n25 ~ 2 12604 2766 0 0 ~
/ 1
3 n31 ~ 2 12164 2168 0 0 ~
/ 1
3 n26 ~ 2 12364 2208 0 0 ~
/ 1
3 n33 ~ 2 13084 1778 0 0 ~
_I0/chip/lookup_table piece_lut 0
mask_7_0_7 2 11198 2592
/ 0
mask_7_0_6 2 11198 1142
/ 0
mask_7_0_4 2 17718 2864
/ 0
mask_7_0_1 2 11198 2370
/ 0
rom_addr_6_0_6 2 11198 1382
/ 0
rom_addr_6_0_1 2 17718 1286
/ 0
rom_addr_6_0_0 2 17718 1844
/ 0
x_2_0_2 2 11198 2338
/ 0
x_2_0_1 2 11198 1844
/ 0
rom_data_3_0_1 2 11198 1876
/ 0
vss 2 12358 1987
/ 0
vdd 2 12358 1493
/ 0
rst 2 11198 1604
/ 0
clk 2 11198 1350
/ 0
check_start 2 15678 50
/ 0
mask_select_1_0_0 2 17718 2130
/ 0
mask_7_0_5 3 17358 3924
/ 0
mask_7_0_3 3 13318 3924
/ 0
mask_7_0_2 3 15718 3924
/ 0
mask_7_0_0 3 14798 3924
/ 0
ready 3 13998 50
/ 0
rom_addr_6_0_5 3 17438 50
/ 0
rom_addr_6_0_4 3 16518 3924
/ 0
rom_addr_6_0_3 3 13798 50
/ 0
rom_addr_6_0_2 3 12078 50
/ 0
x_2_0_0 3 13038 3924
/ 0
rom_data_3_0_3 3 13878 3924
/ 0
rom_data_3_0_2 3 14278 3924
/ 0
rom_data_3_0_0 3 12998 3924
/ 0
next_piece 3 13198 3924
/ 0
y_3_0_3 3 15278 3924
/ 0
y_3_0_2 3 14598 3924
/ 0
y_3_0_1 3 14638 50
/ 0
y_3_0_0 3 13958 3924
/ 0
overflow 3 15358 50
/ 0
draw_start 3 15638 50
/ 0
piece_type_2_0_2 3 13758 50
/ 0
piece_type_2_0_1 3 15838 50
/ 0
piece_type_2_0_0 3 16118 3924
/ 0
rot_1_0_1 3 14038 50
/ 0
rot_1_0_0 3 13478 50
/ 0
mask_select_1_0_1 3 16038 50
/ 1
3 n85 ~ 2 12124 790 0 0 ~
/ 1
3 n105 ~ 2 15804 3754 0 0 ~
/ 1
3 n87 ~ 2 16324 1220 0 0 ~
/ 1
3 new_rom_addr_1_port ~ 2 16484 1220 0 0 ~
/ 1
3 n99 ~ 2 16764 3754 0 0 ~
/ 1
3 n107 ~ 2 11364 2766 0 0 ~
/ 1
3 n86 ~ 2 16124 1220 0 0 ~
/ 1
3 n82 ~ 2 14124 790 0 0 ~
/ 1
3 n103 ~ 2 13404 2766 0 0 ~
/ 1
3 new_rom_addr_6_port ~ 2 11684 1220 0 0 ~
/ 1
3 n88 ~ 2 16964 2208 0 0 ~
/ 1
3 new_mask_7_port ~ 2 11604 3196 0 0 ~
/ 1
3 new_mask_5_port ~ 2 16564 3228 0 0 ~
/ 1
3 n79 ~ 2 17644 232 0 0 ~
/ 1
3 n83 ~ 2 13844 790 0 0 ~
/ 1
3 n68 ~ 2 15764 790 0 0 ~
/ 1
3 n76 ~ 2 11564 1778 0 0 ~
/ 1
3 new_rom_addr_2_port ~ 2 12044 264 0 0 ~
/ 1
3 n91 ~ 2 15604 2766 0 0 ~
/ 1
3 new_mask_0_port ~ 2 13044 3196 0 0 ~
/ 1
3 new_rom_addr_3_port ~ 2 12964 758 0 0 ~
/ 1
3 n74 ~ 2 13364 1778 0 0 ~
/ 1
3 new_mask_1_port ~ 2 11204 2240 0 0 ~
/ 1
3 x_out_2_port ~ 3 12684 2942 0 0 ~
/ 1
3 new_rom_addr_5_port ~ 2 17684 232 0 0 ~
/ 1
3 n66 ~ 2 15444 1220 0 0 ~
/ 1
3 n72 ~ 2 15164 1252 0 0 ~
/ 1
3 n100 ~ 2 17564 2766 0 0 ~
/ 1
3 new_mask_6_port ~ 2 11204 758 0 0 ~
/ 1
3 y_out_2_port ~ 2 14804 3196 0 0 ~
/ 1
3 n97 ~ 2 11884 1220 0 0 ~
/ 1
3 next_state_1_port ~ 2 11204 264 0 0 ~
/ 1
3 new_rom_addr_0_port ~ 2 16604 1746 0 0 ~
/ 1
3 n71 ~ 2 15964 758 0 0 ~
/ 1
3 n59 ~ 2 14164 1220 0 0 ~
/ 1
3 n80 ~ 2 16124 2766 0 0 ~
/ 1
3 next_state_0_port ~ 2 15564 1252 0 0 ~
/ 1
3 n78 ~ 2 15924 232 0 0 ~
/ 1
3 n89 ~ 2 16324 2766 0 0 ~
/ 1
3 y_out_4_port ~ 2 13724 2240 0 0 ~
/ 1
3 n93 ~ 2 11804 1778 0 0 ~
/ 1
3 n92 ~ 2 11524 3196 0 0 ~
/ 1
3 new_mask_2_port ~ 2 15724 2240 0 0 ~
/ 1
3 n60 ~ 2 15124 264 0 0 ~
/ 1
3 n58 ~ 2 15044 264 0 0 ~
/ 1
3 n96 ~ 2 13204 1778 0 0 ~
/ 1
3 n108 ~ 2 12964 3196 0 0 ~
/ 1
3 x_out_3_port ~ 3 12444 1538 0 0 ~
/ 1
3 new_mask_4_port ~ 2 17564 1778 0 0 ~
/ 1
3 n70 ~ 2 15804 1746 0 0 ~
/ 1
3 n106 ~ 2 13164 3196 0 0 ~
/ 1
3 n69 ~ 2 14364 1252 0 0 ~
/ 1
3 n101 ~ 2 16484 2766 0 0 ~
/ 1
3 n109 ~ 2 13004 3196 0 0 ~
/ 1
3 x_out_0_port ~ 3 12964 2942 0 0 ~
/ 1
3 n102 ~ 2 15484 3196 0 0 ~
/ 1
3 n73 ~ 2 13404 1746 0 0 ~
/ 1
3 n98 ~ 2 14884 3196 0 0 ~
/ 1
3 next_state_2_port ~ 2 14244 1252 0 0 ~
/ 1
3 n62 ~ 2 14444 232 0 0 ~
/ 1
3 n57 ~ 2 14804 1220 0 0 ~
/ 1
3 new_rom_addr_4_port ~ 2 17724 2766 0 0 ~
/ 1
3 n84 ~ 2 12164 790 0 0 ~
/ 1
3 new_mask_3_port ~ 2 12964 1252 0 0 ~
/ 1
3 x_out_1_port ~ 2 12044 1674 0 0 ~
/ 1
3 n90 ~ 2 15044 1252 0 0 ~
/ 1
3 n75 ~ 2 13844 1778 0 0 ~
/ 1
3 n104 ~ 2 13604 3196 0 0 ~
/ 1
3 state_0_port ~ 2 15724 790 0 0 ~
/ 1
3 y_out_0_port ~ 3 14244 1538 0 0 ~
/ 1
3 y_out_3_port ~ 2 13124 1778 0 0 ~
/ 1
3 n63 ~ 2 11404 1220 0 0 ~
/ 1
3 n61 ~ 2 14884 1044 0 0 ~
/ 1
3 y_out_1_port ~ 3 15364 1538 0 0 ~
/ 1
3 n81 ~ 2 15844 1220 0 0 ~
/ 1
3 n67 ~ 2 15484 1220 0 0 ~
/ 1
3 n65 ~ 2 13724 1746 0 0 ~
/ 1
3 state_1_port ~ 2 14444 790 0 0 ~
/ 1
3 state_2_port ~ 2 15204 1220 0 0 ~
/ 1
3 n95 ~ 2 14844 3196 0 0 ~
/ 1
3 n64 ~ 2 15444 758 0 0 ~
/ 1
3 n94 ~ 2 13364 2766 0 0 ~
/ 1
3 n77 ~ 2 15804 1220 0 0 ~
_I0/chip/game_controller/cur_y_reg_0_inst dfn10 0
vss 2 358 18783
/ 0
vdd 2 358 18289
/ 0
Q 2 998 18536
/ 0
CK 2 358 18536
/ 0
D 2 518 18744
_I0/chip/game_controller/cur_y_reg_1_inst dfn10 0
vss 2 358 17795
/ 0
vdd 2 358 17301
/ 0
Q 2 998 17548
/ 0
CK 2 358 17548
/ 0
D 2 518 17756
_I0/chip/game_controller/cur_timer_1_reset_reg dfn10 0
vss 2 358 10879
/ 0
vdd 2 358 11373
/ 0
Q 2 998 11126
/ 0
CK 2 358 11126
/ 0
D 2 518 10918
_I0/chip/game_controller/cur_y_reg_2_inst dfn10 0
vss 2 998 11867
/ 0
vdd 2 998 11373
/ 0
Q 2 1638 11620
/ 0
CK 2 998 11620
/ 0
D 2 1158 11828
_I0/chip/game_controller/cur_future_piece_reg_0_inst dfn10 0
vss 2 998 9891
/ 0
vdd 2 998 9397
/ 0
Q 2 1638 9644
/ 0
CK 2 998 9644
/ 0
D 2 1158 9852
_I0/chip/game_controller/cur_y_reg_3_inst dfn10 0
vss 2 1238 15819
/ 0
vdd 2 1238 16313
/ 0
Q 2 1878 16066
/ 0
CK 2 1238 16066
/ 0
D 2 1398 15858
_I0/chip/game_controller/cur_rot_reg_1_inst dfn10 0
vss 2 1798 14831
/ 0
vdd 2 1798 15325
/ 0
Q 2 2438 15078
/ 0
CK 2 1798 15078
/ 0
D 2 1958 14870
_I0/chip/game_controller/cur_future_piece_reg_2_inst dfn10 0
vss 2 1438 13843
/ 0
vdd 2 1438 13349
/ 0
Q 2 2078 13596
/ 0
CK 2 1438 13596
/ 0
D 2 1598 13804
_I0/chip/game_controller/cur_x_reg_2_inst dfn10 0
vss 2 2598 15819
/ 0
vdd 2 2598 15325
/ 0
Q 2 3238 15572
/ 0
CK 2 2598 15572
/ 0
D 2 2758 15780
_I0/chip/game_controller/cur_rot_reg_0_inst dfn10 0
vss 2 2278 10879
/ 0
vdd 2 2278 10385
/ 0
Q 2 2918 10632
/ 0
CK 2 2278 10632
/ 0
D 2 2438 10840
_I0/chip/game_controller/cur_piece_reg_0_inst dfn10 0
vss 2 2918 11867
/ 0
vdd 2 2918 11373
/ 0
Q 2 3558 11620
/ 0
CK 2 2918 11620
/ 0
D 2 3078 11828
_I0/chip/game_controller/cur_future_piece_reg_1_inst dfn10 0
vss 2 3558 15819
/ 0
vdd 2 3558 15325
/ 0
Q 2 4198 15572
/ 0
CK 2 3558 15572
/ 0
D 2 3718 15780
_I0/chip/game_controller/cur_piece_reg_1_inst dfn10 0
vss 2 5198 8903
/ 0
vdd 2 5198 9397
/ 0
Q 2 5838 9150
/ 0
CK 2 5198 9150
/ 0
D 2 5358 8942
_I0/chip/game_controller/cur_timer_1_time_reg dfn10 0
vss 2 7998 14831
/ 0
vdd 2 7998 15325
/ 0
Q 2 8638 15078
/ 0
CK 2 7998 15078
/ 0
D 2 8158 14870
_I0/chip/game_controller/cur_piece_reg_2_inst dfn10 0
vss 2 8038 11867
/ 0
vdd 2 8038 11373
/ 0
Q 2 8678 11620
/ 0
CK 2 8038 11620
/ 0
D 2 8198 11828
_I0/chip/game_controller/cur_timer_1_start_reg dfn10 0
vss 2 9358 19771
/ 0
vdd 2 9358 19277
/ 0
Q 2 9998 19524
/ 0
CK 2 9358 19524
/ 0
D 2 9518 19732
_I0/chip/game_controller/cur_x_reg_1_inst dfn10 0
vss 2 8678 9891
/ 0
vdd 2 8678 9397
/ 0
Q 2 9318 9644
/ 0
CK 2 8678 9644
/ 0
D 2 8838 9852
_I0/chip/game_controller/cur_x_reg_0_inst dfn10 0
vss 2 9958 11867
/ 0
vdd 2 9958 11373
/ 0
Q 2 10598 11620
/ 0
CK 2 9958 11620
/ 0
D 2 10118 11828
_I0/chip/check_piece_mask/pixel_reg_1_inst dfn10 0
vss 2 14718 4951
/ 0
vdd 2 14718 4457
/ 0
Q 2 15358 4704
/ 0
CK 2 14718 4704
/ 0
D 2 14878 4912
_I0/chip/check_piece_mask/empty_s_reg dfn10 0
vss 2 14798 6927
/ 0
vdd 2 14798 6433
/ 0
Q 2 15438 6680
/ 0
CK 2 14798 6680
/ 0
D 2 14958 6888
_I0/chip/check_piece_mask/pixel_reg_0_inst dfn10 0
vss 2 17238 5939
/ 0
vdd 2 17238 5445
/ 0
Q 2 17878 5692
/ 0
CK 2 17238 5692
/ 0
D 2 17398 5900
_I0/chip/game_controller/U438 na210 0
Y 2 438 17022
/ 0
B 2 398 17022
/ 0
A 2 358 17022
/ 0
vdd 2 358 17301
/ 0
vss 2 358 16807
_I0/chip/game_controller/U426 na210 0
Y 2 638 15046
/ 0
B 2 598 15046
/ 0
A 2 558 15046
/ 0
vdd 2 558 15325
/ 0
vss 2 558 14831
_I0/chip/game_controller/U436 na210 0
Y 2 1158 14058
/ 0
B 2 1118 14058
/ 0
A 2 1078 14058
/ 0
vdd 2 1078 14337
/ 0
vss 2 1078 13843
_I0/chip/game_controller/U416 na210 0
Y 2 718 14058
/ 0
B 2 678 14058
/ 0
A 2 638 14058
/ 0
vdd 2 638 14337
/ 0
vss 2 638 13843
_I0/chip/game_controller/U491 na210 0
Y 2 678 12082
/ 0
B 2 638 12082
/ 0
A 2 598 12082
/ 0
vdd 2 598 12361
/ 0
vss 2 598 11867
_I0/chip/game_controller/U442 na210 0
Y 2 678 12640
/ 0
B 2 638 12640
/ 0
A 2 598 12640
/ 0
vdd 2 598 12361
/ 0
vss 2 598 12855
_I0/chip/game_controller/U441 na210 0
Y 2 438 11652
/ 0
B 2 398 11652
/ 0
A 2 358 11652
/ 0
vdd 2 358 11373
/ 0
vss 2 358 11867
_I0/chip/game_controller/U435 na210 0
Y 2 1078 18998
/ 0
B 2 1038 18998
/ 0
A 2 998 18998
/ 0
vdd 2 998 19277
/ 0
vss 2 998 18783
_I0/chip/game_controller/U437 na210 0
Y 2 1078 19556
/ 0
B 2 1038 19556
/ 0
A 2 998 19556
/ 0
vdd 2 998 19277
/ 0
vss 2 998 19771
_I0/chip/game_controller/U415 na210 0
Y 2 638 16034
/ 0
B 2 598 16034
/ 0
A 2 558 16034
/ 0
vdd 2 558 16313
/ 0
vss 2 558 15819
_I0/chip/game_controller/U417 na210 0
Y 2 638 16592
/ 0
B 2 598 16592
/ 0
A 2 558 16592
/ 0
vdd 2 558 16313
/ 0
vss 2 558 16807
_I0/chip/game_controller/U440 na210 0
Y 2 918 16034
/ 0
B 2 878 16034
/ 0
A 2 838 16034
/ 0
vdd 2 838 16313
/ 0
vss 2 838 15819
_I0/chip/game_controller/U483 na210 0
Y 2 1278 15046
/ 0
B 2 1238 15046
/ 0
A 2 1198 15046
/ 0
vdd 2 1198 15325
/ 0
vss 2 1198 14831
_I0/chip/game_controller/U444 na210 0
Y 2 718 13070
/ 0
B 2 678 13070
/ 0
A 2 638 13070
/ 0
vdd 2 638 13349
/ 0
vss 2 638 12855
_I0/chip/game_controller/U462 na210 0
Y 2 1478 8688
/ 0
B 2 1438 8688
/ 0
A 2 1398 8688
/ 0
vdd 2 1398 8409
/ 0
vss 2 1398 8903
_I0/chip/game_controller/U521 na210 0
Y 2 1078 9118
/ 0
B 2 1038 9118
/ 0
A 2 998 9118
/ 0
vdd 2 998 9397
/ 0
vss 2 998 8903
_I0/chip/game_controller/U315 na210 0
Y 2 3958 16034
/ 0
B 2 3918 16034
/ 0
A 2 3878 16034
/ 0
vdd 2 3878 16313
/ 0
vss 2 3878 15819
_I0/chip/game_controller/U427 na210 0
Y 2 2678 9676
/ 0
B 2 2638 9676
/ 0
A 2 2598 9676
/ 0
vdd 2 2598 9397
/ 0
vss 2 2598 9891
_I0/chip/game_controller/U362 na210 0
Y 2 2118 10664
/ 0
B 2 2078 10664
/ 0
A 2 2038 10664
/ 0
vdd 2 2038 10385
/ 0
vss 2 2038 10879
_I0/chip/game_controller/U499 na210 0
Y 2 2278 16034
/ 0
B 2 2238 16034
/ 0
A 2 2198 16034
/ 0
vdd 2 2198 16313
/ 0
vss 2 2198 15819
_I0/chip/game_controller/U439 na210 0
Y 2 2038 14058
/ 0
B 2 1998 14058
/ 0
A 2 1958 14058
/ 0
vdd 2 1958 14337
/ 0
vss 2 1958 13843
_I0/chip/game_controller/U487 na210 0
Y 2 2078 14616
/ 0
B 2 2038 14616
/ 0
A 2 1998 14616
/ 0
vdd 2 1998 14337
/ 0
vss 2 1998 14831
_I0/chip/game_controller/U402 na210 0
Y 2 2678 13628
/ 0
B 2 2638 13628
/ 0
A 2 2598 13628
/ 0
vdd 2 2598 13349
/ 0
vss 2 2598 13843
_I0/chip/game_controller/U455 na210 0
Y 2 2278 13070
/ 0
B 2 2238 13070
/ 0
A 2 2198 13070
/ 0
vdd 2 2198 13349
/ 0
vss 2 2198 12855
_I0/chip/game_controller/U384 na210 0
Y 2 2278 13628
/ 0
B 2 2238 13628
/ 0
A 2 2198 13628
/ 0
vdd 2 2198 13349
/ 0
vss 2 2198 13843
_I0/chip/game_controller/U498 na210 0
Y 2 1958 9118
/ 0
B 2 1918 9118
/ 0
A 2 1878 9118
/ 0
vdd 2 1878 9397
/ 0
vss 2 1878 8903
_I0/chip/game_controller/U522 na210 0
Y 2 2838 9118
/ 0
B 2 2798 9118
/ 0
A 2 2758 9118
/ 0
vdd 2 2758 9397
/ 0
vss 2 2758 8903
_I0/chip/game_controller/U569 na210 0
Y 2 4358 16592
/ 0
B 2 4318 16592
/ 0
A 2 4278 16592
/ 0
vdd 2 4278 16313
/ 0
vss 2 4278 16807
_I0/chip/game_controller/U500 na210 0
Y 2 3038 16034
/ 0
B 2 2998 16034
/ 0
A 2 2958 16034
/ 0
vdd 2 2958 16313
/ 0
vss 2 2958 15819
_I0/chip/game_controller/U364 na210 0
Y 2 3598 16592
/ 0
B 2 3558 16592
/ 0
A 2 3518 16592
/ 0
vdd 2 3518 16313
/ 0
vss 2 3518 16807
_I0/chip/game_controller/U389 na210 0
Y 2 3398 14058
/ 0
B 2 3358 14058
/ 0
A 2 3318 14058
/ 0
vdd 2 3318 14337
/ 0
vss 2 3318 13843
_I0/chip/game_controller/U450 na210 0
Y 2 3238 12082
/ 0
B 2 3198 12082
/ 0
A 2 3158 12082
/ 0
vdd 2 3158 12361
/ 0
vss 2 3158 11867
_I0/chip/game_controller/U385 na210 0
Y 2 3238 12640
/ 0
B 2 3198 12640
/ 0
A 2 3158 12640
/ 0
vdd 2 3158 12361
/ 0
vss 2 3158 12855
_I0/chip/game_controller/U470 na210 0
Y 2 3398 12082
/ 0
B 2 3358 12082
/ 0
A 2 3318 12082
/ 0
vdd 2 3318 12361
/ 0
vss 2 3318 11867
_I0/chip/game_controller/U424 na210 0
Y 2 2998 11094
/ 0
B 2 2958 11094
/ 0
A 2 2918 11094
/ 0
vdd 2 2918 11373
/ 0
vss 2 2918 10879
_I0/chip/game_controller/U387 na210 0
Y 2 3558 9118
/ 0
B 2 3518 9118
/ 0
A 2 3478 9118
/ 0
vdd 2 3478 9397
/ 0
vss 2 3478 8903
_I0/chip/game_controller/U484 na210 0
Y 2 2478 9118
/ 0
B 2 2438 9118
/ 0
A 2 2398 9118
/ 0
vdd 2 2398 9397
/ 0
vss 2 2398 8903
_I0/chip/game_controller/U492 na210 0
Y 2 3238 9118
/ 0
B 2 3198 9118
/ 0
A 2 3158 9118
/ 0
vdd 2 3158 9397
/ 0
vss 2 3158 8903
_I0/chip/game_controller/U547 na210 0
Y 2 4078 17022
/ 0
B 2 4038 17022
/ 0
A 2 3998 17022
/ 0
vdd 2 3998 17301
/ 0
vss 2 3998 16807
_I0/chip/game_controller/U466 na210 0
Y 2 3638 15046
/ 0
B 2 3598 15046
/ 0
A 2 3558 15046
/ 0
vdd 2 3558 15325
/ 0
vss 2 3558 14831
_I0/chip/game_controller/U568 na210 0
Y 2 3918 12640
/ 0
B 2 3878 12640
/ 0
A 2 3838 12640
/ 0
vdd 2 3838 12361
/ 0
vss 2 3838 12855
_I0/chip/game_controller/U307 na210 0
Y 2 3678 13070
/ 0
B 2 3638 13070
/ 0
A 2 3598 13070
/ 0
vdd 2 3598 13349
/ 0
vss 2 3598 12855
_I0/chip/game_controller/U422 na210 0
Y 2 3718 10106
/ 0
B 2 3678 10106
/ 0
A 2 3638 10106
/ 0
vdd 2 3638 10385
/ 0
vss 2 3638 9891
_I0/chip/game_controller/U448 na210 0
Y 2 4158 9118
/ 0
B 2 4118 9118
/ 0
A 2 4078 9118
/ 0
vdd 2 4078 9397
/ 0
vss 2 4078 8903
_I0/chip/game_controller/U572 na210 0
Y 2 4998 17022
/ 0
B 2 4958 17022
/ 0
A 2 4918 17022
/ 0
vdd 2 4918 17301
/ 0
vss 2 4918 16807
_I0/chip/game_controller/U551 na210 0
Y 2 5198 17580
/ 0
B 2 5158 17580
/ 0
A 2 5118 17580
/ 0
vdd 2 5118 17301
/ 0
vss 2 5118 17795
_I0/chip/game_controller/U451 na210 0
Y 2 4318 15046
/ 0
B 2 4278 15046
/ 0
A 2 4238 15046
/ 0
vdd 2 4238 15325
/ 0
vss 2 4238 14831
_I0/chip/game_controller/U363 na210 0
Y 2 4598 15046
/ 0
B 2 4558 15046
/ 0
A 2 4518 15046
/ 0
vdd 2 4518 15325
/ 0
vss 2 4518 14831
_I0/chip/game_controller/U473 na210 0
Y 2 4558 13070
/ 0
B 2 4518 13070
/ 0
A 2 4478 13070
/ 0
vdd 2 4478 13349
/ 0
vss 2 4478 12855
_I0/chip/game_controller/U434 na210 0
Y 2 4558 13628
/ 0
B 2 4518 13628
/ 0
A 2 4478 13628
/ 0
vdd 2 4478 13349
/ 0
vss 2 4478 13843
_I0/chip/game_controller/U419 na210 0
Y 2 4638 10664
/ 0
B 2 4598 10664
/ 0
A 2 4558 10664
/ 0
vdd 2 4558 10385
/ 0
vss 2 4558 10879
_I0/chip/game_controller/U463 na210 0
Y 2 4798 11094
/ 0
B 2 4758 11094
/ 0
A 2 4718 11094
/ 0
vdd 2 4718 11373
/ 0
vss 2 4718 10879
_I0/chip/game_controller/U520 na210 0
Y 2 4598 9118
/ 0
B 2 4558 9118
/ 0
A 2 4518 9118
/ 0
vdd 2 4518 9397
/ 0
vss 2 4518 8903
_I0/chip/game_controller/U481 na210 0
Y 2 4918 18998
/ 0
B 2 4878 18998
/ 0
A 2 4838 18998
/ 0
vdd 2 4838 19277
/ 0
vss 2 4838 18783
_I0/chip/game_controller/U358 na210 0
Y 2 4918 19556
/ 0
B 2 4878 19556
/ 0
A 2 4838 19556
/ 0
vdd 2 4838 19277
/ 0
vss 2 4838 19771
_I0/chip/game_controller/U563 na210 0
Y 2 4558 16034
/ 0
B 2 4518 16034
/ 0
A 2 4478 16034
/ 0
vdd 2 4478 16313
/ 0
vss 2 4478 15819
_I0/chip/game_controller/U587 na210 0
Y 2 5478 13070
/ 0
B 2 5438 13070
/ 0
A 2 5398 13070
/ 0
vdd 2 5398 13349
/ 0
vss 2 5398 12855
_I0/chip/game_controller/U592 na210 0
Y 2 5038 12640
/ 0
B 2 4998 12640
/ 0
A 2 4958 12640
/ 0
vdd 2 4958 12361
/ 0
vss 2 4958 12855
_I0/chip/game_controller/U591 na210 0
Y 2 4598 12082
/ 0
B 2 4558 12082
/ 0
A 2 4518 12082
/ 0
vdd 2 4518 12361
/ 0
vss 2 4518 11867
_I0/chip/game_controller/U461 na210 0
Y 2 5278 10106
/ 0
B 2 5238 10106
/ 0
A 2 5198 10106
/ 0
vdd 2 5198 10385
/ 0
vss 2 5198 9891
_I0/chip/game_controller/U494 na210 0
Y 2 5278 10664
/ 0
B 2 5238 10664
/ 0
A 2 5198 10664
/ 0
vdd 2 5198 10385
/ 0
vss 2 5198 10879
_I0/chip/game_controller/U583 na210 0
Y 2 4918 9118
/ 0
B 2 4878 9118
/ 0
A 2 4838 9118
/ 0
vdd 2 4838 9397
/ 0
vss 2 4838 8903
_I0/chip/game_controller/U554 na210 0
Y 2 4918 16034
/ 0
B 2 4878 16034
/ 0
A 2 4838 16034
/ 0
vdd 2 4838 16313
/ 0
vss 2 4838 15819
_I0/chip/game_controller/U380 na210 0
Y 2 5958 14616
/ 0
B 2 5918 14616
/ 0
A 2 5878 14616
/ 0
vdd 2 5878 14337
/ 0
vss 2 5878 14831
_I0/chip/game_controller/U465 na210 0
Y 2 5998 11652
/ 0
B 2 5958 11652
/ 0
A 2 5918 11652
/ 0
vdd 2 5918 11373
/ 0
vss 2 5918 11867
_I0/chip/game_controller/U489 na210 0
Y 2 6158 10106
/ 0
B 2 6118 10106
/ 0
A 2 6078 10106
/ 0
vdd 2 6078 10385
/ 0
vss 2 6078 9891
_I0/chip/game_controller/U485 na210 0
Y 2 6158 10664
/ 0
B 2 6118 10664
/ 0
A 2 6078 10664
/ 0
vdd 2 6078 10385
/ 0
vss 2 6078 10879
_I0/chip/game_controller/U524 na210 0
Y 2 7078 15046
/ 0
B 2 7038 15046
/ 0
A 2 6998 15046
/ 0
vdd 2 6998 15325
/ 0
vss 2 6998 14831
_I0/chip/game_controller/U378 na210 0
Y 2 5678 14058
/ 0
B 2 5638 14058
/ 0
A 2 5598 14058
/ 0
vdd 2 5598 14337
/ 0
vss 2 5598 13843
_I0/chip/game_controller/U576 na210 0
Y 2 6838 13628
/ 0
B 2 6798 13628
/ 0
A 2 6758 13628
/ 0
vdd 2 6758 13349
/ 0
vss 2 6758 13843
_I0/chip/game_controller/U517 na210 0
Y 2 6318 12082
/ 0
B 2 6278 12082
/ 0
A 2 6238 12082
/ 0
vdd 2 6238 12361
/ 0
vss 2 6238 11867
_I0/chip/game_controller/U314 na210 0
Y 2 6838 12082
/ 0
B 2 6798 12082
/ 0
A 2 6758 12082
/ 0
vdd 2 6758 12361
/ 0
vss 2 6758 11867
_I0/chip/game_controller/U469 na210 0
Y 2 6318 11094
/ 0
B 2 6278 11094
/ 0
A 2 6238 11094
/ 0
vdd 2 6238 11373
/ 0
vss 2 6238 10879
_I0/chip/game_controller/U312 na210 0
Y 2 6798 13070
/ 0
B 2 6758 13070
/ 0
A 2 6718 13070
/ 0
vdd 2 6718 13349
/ 0
vss 2 6718 12855
_I0/chip/game_controller/U595 na210 0
Y 2 6878 14058
/ 0
B 2 6838 14058
/ 0
A 2 6798 14058
/ 0
vdd 2 6798 14337
/ 0
vss 2 6798 13843
_I0/chip/game_controller/U574 na210 0
Y 2 7318 9118
/ 0
B 2 7278 9118
/ 0
A 2 7238 9118
/ 0
vdd 2 7238 9397
/ 0
vss 2 7238 8903
_I0/chip/game_controller/U584 na210 0
Y 2 7318 9676
/ 0
B 2 7278 9676
/ 0
A 2 7238 9676
/ 0
vdd 2 7238 9397
/ 0
vss 2 7238 9891
_I0/chip/game_controller/U454 na210 0
Y 2 7878 13070
/ 0
B 2 7838 13070
/ 0
A 2 7798 13070
/ 0
vdd 2 7798 13349
/ 0
vss 2 7798 12855
_I0/chip/game_controller/U456 na210 0
Y 2 7838 13628
/ 0
B 2 7798 13628
/ 0
A 2 7758 13628
/ 0
vdd 2 7758 13349
/ 0
vss 2 7758 13843
_I0/chip/game_controller/U410 na210 0
Y 2 7798 9676
/ 0
B 2 7758 9676
/ 0
A 2 7718 9676
/ 0
vdd 2 7718 9397
/ 0
vss 2 7718 9891
_I0/chip/game_controller/U309 na210 0
Y 2 8598 16034
/ 0
B 2 8558 16034
/ 0
A 2 8518 16034
/ 0
vdd 2 8518 16313
/ 0
vss 2 8518 15819
_I0/chip/game_controller/U534 na210 0
Y 2 7998 14616
/ 0
B 2 7958 14616
/ 0
A 2 7918 14616
/ 0
vdd 2 7918 14337
/ 0
vss 2 7918 14831
_I0/chip/game_controller/U513 na210 0
Y 2 8478 14058
/ 0
B 2 8438 14058
/ 0
A 2 8398 14058
/ 0
vdd 2 8398 14337
/ 0
vss 2 8398 13843
_I0/chip/game_controller/U532 na210 0
Y 2 8758 18010
/ 0
B 2 8718 18010
/ 0
A 2 8678 18010
/ 0
vdd 2 8678 18289
/ 0
vss 2 8678 17795
_I0/chip/game_controller/U589 na210 0
Y 2 9398 18998
/ 0
B 2 9358 18998
/ 0
A 2 9318 18998
/ 0
vdd 2 9318 19277
/ 0
vss 2 9318 18783
_I0/chip/game_controller/U531 na210 0
Y 2 9318 17022
/ 0
B 2 9278 17022
/ 0
A 2 9238 17022
/ 0
vdd 2 9238 17301
/ 0
vss 2 9238 16807
_I0/chip/game_controller/U457 na210 0
Y 2 8918 12082
/ 0
B 2 8878 12082
/ 0
A 2 8838 12082
/ 0
vdd 2 8838 12361
/ 0
vss 2 8838 11867
_I0/chip/game_controller/U425 na210 0
Y 2 9238 10664
/ 0
B 2 9198 10664
/ 0
A 2 9158 10664
/ 0
vdd 2 9158 10385
/ 0
vss 2 9158 10879
_I0/chip/game_controller/U430 na210 0
Y 2 8798 11094
/ 0
B 2 8758 11094
/ 0
A 2 8718 11094
/ 0
vdd 2 8718 11373
/ 0
vss 2 8718 10879
_I0/chip/game_controller/U308 na210 0
Y 2 9078 9118
/ 0
B 2 9038 9118
/ 0
A 2 8998 9118
/ 0
vdd 2 8998 9397
/ 0
vss 2 8998 8903
_I0/chip/game_controller/U533 na210 0
Y 2 9438 18568
/ 0
B 2 9398 18568
/ 0
A 2 9358 18568
/ 0
vdd 2 9358 18289
/ 0
vss 2 9358 18783
_I0/chip/game_controller/U398 na210 0
Y 2 9558 15046
/ 0
B 2 9518 15046
/ 0
A 2 9478 15046
/ 0
vdd 2 9478 15325
/ 0
vss 2 9478 14831
_I0/chip/game_controller/U488 na210 0
Y 2 9998 8130
/ 0
B 2 9958 8130
/ 0
A 2 9918 8130
/ 0
vdd 2 9918 8409
/ 0
vss 2 9918 7915
_I0/chip/game_controller/U467 na210 0
Y 2 9878 9676
/ 0
B 2 9838 9676
/ 0
A 2 9798 9676
/ 0
vdd 2 9798 9397
/ 0
vss 2 9798 9891
_I0/chip/game_controller/U509 na210 0
Y 2 10518 18010
/ 0
B 2 10478 18010
/ 0
A 2 10438 18010
/ 0
vdd 2 10438 18289
/ 0
vss 2 10438 17795
_I0/chip/game_controller/U508 na210 0
Y 2 10518 18568
/ 0
B 2 10478 18568
/ 0
A 2 10438 18568
/ 0
vdd 2 10438 18289
/ 0
vss 2 10438 18783
_I0/chip/game_controller/U555 na210 0
Y 2 10278 14616
/ 0
B 2 10238 14616
/ 0
A 2 10198 14616
/ 0
vdd 2 10198 14337
/ 0
vss 2 10198 14831
_I0/chip/game_controller/U510 na210 0
Y 2 10278 15046
/ 0
B 2 10238 15046
/ 0
A 2 10198 15046
/ 0
vdd 2 10198 15325
/ 0
vss 2 10198 14831
_I0/chip/game_controller/U526 na210 0
Y 2 10558 9676
/ 0
B 2 10518 9676
/ 0
A 2 10478 9676
/ 0
vdd 2 10478 9397
/ 0
vss 2 10478 9891
_I0/chip/game_controller/U514 na210 0
Y 2 10318 9676
/ 0
B 2 10278 9676
/ 0
A 2 10238 9676
/ 0
vdd 2 10238 9397
/ 0
vss 2 10238 9891
_I0/chip/game_controller/U350 na210 0
Y 2 10998 18568
/ 0
B 2 10958 18568
/ 0
A 2 10918 18568
/ 0
vdd 2 10918 18289
/ 0
vss 2 10918 18783
_I0/chip/game_controller/U311 na210 0
Y 2 10718 18998
/ 0
B 2 10678 18998
/ 0
A 2 10638 18998
/ 0
vdd 2 10638 19277
/ 0
vss 2 10638 18783
_I0/chip/game_controller/U528 na210 0
Y 2 11358 18998
/ 0
B 2 11318 18998
/ 0
A 2 11278 18998
/ 0
vdd 2 11278 19277
/ 0
vss 2 11278 18783
_I0/chip/game_controller/U558 na210 0
Y 2 11678 15046
/ 0
B 2 11638 15046
/ 0
A 2 11598 15046
/ 0
vdd 2 11598 15325
/ 0
vss 2 11598 14831
_I0/chip/game_controller/U319 na210 0
Y 2 11798 12640
/ 0
B 2 11758 12640
/ 0
A 2 11718 12640
/ 0
vdd 2 11718 12361
/ 0
vss 2 11718 12855
_I0/chip/game_controller/U397 na210 0
Y 2 11518 12082
/ 0
B 2 11478 12082
/ 0
A 2 11438 12082
/ 0
vdd 2 11438 12361
/ 0
vss 2 11438 11867
_I0/chip/game_controller/U527 na210 0
Y 2 11518 12640
/ 0
B 2 11478 12640
/ 0
A 2 11438 12640
/ 0
vdd 2 11438 12361
/ 0
vss 2 11438 12855
_I0/chip/game_controller/U388 na210 0
Y 2 11878 9118
/ 0
B 2 11838 9118
/ 0
A 2 11798 9118
/ 0
vdd 2 11798 9397
/ 0
vss 2 11798 8903
_I0/chip/game_controller/U474 na210 0
Y 2 11678 9676
/ 0
B 2 11638 9676
/ 0
A 2 11598 9676
/ 0
vdd 2 11598 9397
/ 0
vss 2 11598 9891
_I0/chip/game_controller/U530 na210 0
Y 2 11998 16592
/ 0
B 2 11958 16592
/ 0
A 2 11918 16592
/ 0
vdd 2 11918 16313
/ 0
vss 2 11918 16807
_I0/chip/game_controller/U429 na210 0
Y 2 12438 14058
/ 0
B 2 12398 14058
/ 0
A 2 12358 14058
/ 0
vdd 2 12358 14337
/ 0
vss 2 12358 13843
_I0/chip/game_controller/U420 na210 0
Y 2 12038 12640
/ 0
B 2 11998 12640
/ 0
A 2 11958 12640
/ 0
vdd 2 11958 12361
/ 0
vss 2 11958 12855
_I0/chip/game_controller/U404 na210 0
Y 2 12158 11094
/ 0
B 2 12118 11094
/ 0
A 2 12078 11094
/ 0
vdd 2 12078 11373
/ 0
vss 2 12078 10879
_I0/chip/game_controller/move_pm/U104 na210 0
Y 2 8078 17580
/ 0
B 2 8038 17580
/ 0
A 2 7998 17580
/ 0
vdd 2 7998 17301
/ 0
vss 2 7998 17795
_I0/chip/game_controller/move_pm/U80 na210 0
Y 2 8078 18568
/ 0
B 2 8038 18568
/ 0
A 2 7998 18568
/ 0
vdd 2 7998 18289
/ 0
vss 2 7998 18783
_I0/chip/game_controller/move_pm/U112 na210 0
Y 2 8078 18010
/ 0
B 2 8038 18010
/ 0
A 2 7998 18010
/ 0
vdd 2 7998 18289
/ 0
vss 2 7998 17795
_I0/chip/game_controller/move_pm/U91 na210 0
Y 2 8078 18998
/ 0
B 2 8038 18998
/ 0
A 2 7998 18998
/ 0
vdd 2 7998 19277
/ 0
vss 2 7998 18783
_I0/chip/game_controller/move_pm/U97 na210 0
Y 2 8198 19556
/ 0
B 2 8158 19556
/ 0
A 2 8118 19556
/ 0
vdd 2 8118 19277
/ 0
vss 2 8118 19771
_I0/chip/game_controller/move_pm/U109 na210 0
Y 2 6998 18568
/ 0
B 2 6958 18568
/ 0
A 2 6918 18568
/ 0
vdd 2 6918 18289
/ 0
vss 2 6918 18783
_I0/chip/game_controller/move_pm/U117 na210 0
Y 2 6998 18010
/ 0
B 2 6958 18010
/ 0
A 2 6918 18010
/ 0
vdd 2 6918 18289
/ 0
vss 2 6918 17795
_I0/chip/game_controller/move_pm/U81 na210 0
Y 2 6998 19556
/ 0
B 2 6958 19556
/ 0
A 2 6918 19556
/ 0
vdd 2 6918 19277
/ 0
vss 2 6918 19771
_I0/chip/game_controller/move_pm/U115 na210 0
Y 2 6798 18568
/ 0
B 2 6758 18568
/ 0
A 2 6718 18568
/ 0
vdd 2 6718 18289
/ 0
vss 2 6718 18783
_I0/chip/game_controller/move_pm/U120 na210 0
Y 2 6798 18010
/ 0
B 2 6758 18010
/ 0
A 2 6718 18010
/ 0
vdd 2 6718 18289
/ 0
vss 2 6718 17795
_I0/chip/game_controller/move_pm/U96 na210 0
Y 2 6638 19556
/ 0
B 2 6598 19556
/ 0
A 2 6558 19556
/ 0
vdd 2 6558 19277
/ 0
vss 2 6558 19771
_I0/chip/game_controller/move_pm/U75 na210 0
Y 2 6718 18998
/ 0
B 2 6678 18998
/ 0
A 2 6638 18998
/ 0
vdd 2 6638 19277
/ 0
vss 2 6638 18783
_I0/chip/game_controller/move_pm/U78 na210 0
Y 2 6758 19556
/ 0
B 2 6718 19556
/ 0
A 2 6678 19556
/ 0
vdd 2 6678 19277
/ 0
vss 2 6678 19771
_I0/chip/game_controller/move_pm/U99 na210 0
Y 2 6278 17022
/ 0
B 2 6238 17022
/ 0
A 2 6198 17022
/ 0
vdd 2 6198 17301
/ 0
vss 2 6198 16807
_I0/chip/game_controller/move_pm/U100 na210 0
Y 2 6438 18568
/ 0
B 2 6398 18568
/ 0
A 2 6358 18568
/ 0
vdd 2 6358 18289
/ 0
vss 2 6358 18783
_I0/chip/game_controller/move_pm/U125 na210 0
Y 2 6038 17580
/ 0
B 2 5998 17580
/ 0
A 2 5958 17580
/ 0
vdd 2 5958 17301
/ 0
vss 2 5958 17795
_I0/chip/game_controller/move_pm/U92 na210 0
Y 2 6118 18568
/ 0
B 2 6078 18568
/ 0
A 2 6038 18568
/ 0
vdd 2 6038 18289
/ 0
vss 2 6038 18783
_I0/chip/game_controller/move_pm/U110 na210 0
Y 2 5798 17022
/ 0
B 2 5758 17022
/ 0
A 2 5718 17022
/ 0
vdd 2 5718 17301
/ 0
vss 2 5718 16807
_I0/chip/game_controller/move_pm/U111 na210 0
Y 2 5798 18568
/ 0
B 2 5758 18568
/ 0
A 2 5718 18568
/ 0
vdd 2 5718 18289
/ 0
vss 2 5718 18783
_I0/chip/game_controller/move_pm/U119 na210 0
Y 2 5758 18010
/ 0
B 2 5718 18010
/ 0
A 2 5678 18010
/ 0
vdd 2 5678 18289
/ 0
vss 2 5678 17795
_I0/chip/game_controller/calc_pm/U69 na210 0
Y 2 1878 19556
/ 0
B 2 1838 19556
/ 0
A 2 1798 19556
/ 0
vdd 2 1798 19277
/ 0
vss 2 1798 19771
_I0/chip/game_controller/calc_pm/U65 na210 0
Y 2 2198 18998
/ 0
B 2 2158 18998
/ 0
A 2 2118 18998
/ 0
vdd 2 2118 19277
/ 0
vss 2 2118 18783
_I0/chip/game_controller/calc_pm/U101 na210 0
Y 2 2198 19556
/ 0
B 2 2158 19556
/ 0
A 2 2118 19556
/ 0
vdd 2 2118 19277
/ 0
vss 2 2118 19771
_I0/chip/game_controller/calc_pm/U102 na210 0
Y 2 2078 18998
/ 0
B 2 2038 18998
/ 0
A 2 1998 18998
/ 0
vdd 2 1998 19277
/ 0
vss 2 1998 18783
_I0/chip/game_controller/calc_pm/U90 na210 0
Y 2 2078 19556
/ 0
B 2 2038 19556
/ 0
A 2 1998 19556
/ 0
vdd 2 1998 19277
/ 0
vss 2 1998 19771
_I0/chip/game_controller/calc_pm/U68 na210 0
Y 2 2318 18010
/ 0
B 2 2278 18010
/ 0
A 2 2238 18010
/ 0
vdd 2 2238 18289
/ 0
vss 2 2238 17795
_I0/chip/game_controller/calc_pm/U66 na210 0
Y 2 2198 18010
/ 0
B 2 2158 18010
/ 0
A 2 2118 18010
/ 0
vdd 2 2118 18289
/ 0
vss 2 2118 17795
_I0/chip/game_controller/calc_pm/U91 na210 0
Y 2 2478 18998
/ 0
B 2 2438 18998
/ 0
A 2 2398 18998
/ 0
vdd 2 2398 19277
/ 0
vss 2 2398 18783
_I0/chip/game_controller/calc_pm/U100 na210 0
Y 2 2358 18998
/ 0
B 2 2318 18998
/ 0
A 2 2278 18998
/ 0
vdd 2 2278 19277
/ 0
vss 2 2278 18783
_I0/chip/game_controller/calc_pm/U96 na210 0
Y 2 2638 18998
/ 0
B 2 2598 18998
/ 0
A 2 2558 18998
/ 0
vdd 2 2558 19277
/ 0
vss 2 2558 18783
_I0/chip/game_controller/calc_pm/U92 na210 0
Y 2 2758 18010
/ 0
B 2 2718 18010
/ 0
A 2 2678 18010
/ 0
vdd 2 2678 18289
/ 0
vss 2 2678 17795
_I0/chip/game_controller/calc_pm/U97 na210 0
Y 2 2998 19556
/ 0
B 2 2958 19556
/ 0
A 2 2918 19556
/ 0
vdd 2 2918 19277
/ 0
vss 2 2918 19771
_I0/chip/game_controller/calc_pm/U76 na210 0
Y 2 3038 18010
/ 0
B 2 2998 18010
/ 0
A 2 2958 18010
/ 0
vdd 2 2958 18289
/ 0
vss 2 2958 17795
_I0/chip/game_controller/calc_pm/U99 na210 0
Y 2 2918 18010
/ 0
B 2 2878 18010
/ 0
A 2 2838 18010
/ 0
vdd 2 2838 18289
/ 0
vss 2 2838 17795
_I0/chip/game_controller/calc_pm/U94 na210 0
Y 2 3278 19556
/ 0
B 2 3238 19556
/ 0
A 2 3198 19556
/ 0
vdd 2 3198 19277
/ 0
vss 2 3198 19771
_I0/chip/game_controller/calc_pm/U74 na210 0
Y 2 3318 18010
/ 0
B 2 3278 18010
/ 0
A 2 3238 18010
/ 0
vdd 2 3238 18289
/ 0
vss 2 3238 17795
_I0/chip/game_controller/calc_pm/U77 na210 0
Y 2 3198 18010
/ 0
B 2 3158 18010
/ 0
A 2 3118 18010
/ 0
vdd 2 3118 18289
/ 0
vss 2 3118 17795
_I0/chip/game_controller/calc_pm/U85 na210 0
Y 2 3478 18998
/ 0
B 2 3438 18998
/ 0
A 2 3398 18998
/ 0
vdd 2 3398 19277
/ 0
vss 2 3398 18783
_I0/chip/game_controller/calc_pm/U75 na210 0
Y 2 3478 18010
/ 0
B 2 3438 18010
/ 0
A 2 3398 18010
/ 0
vdd 2 3398 18289
/ 0
vss 2 3398 17795
_I0/chip/lookup_table/U128 na210 0
Y 2 17558 2760
/ 0
B 2 17518 2760
/ 0
A 2 17478 2760
/ 0
vdd 2 17478 2481
/ 0
vss 2 17478 2975
_I0/chip/lookup_table/U101 na210 0
Y 2 17718 2760
/ 0
B 2 17678 2760
/ 0
A 2 17638 2760
/ 0
vdd 2 17638 2481
/ 0
vss 2 17638 2975
_I0/chip/lookup_table/U114 na210 0
Y 2 16318 2760
/ 0
B 2 16278 2760
/ 0
A 2 16238 2760
/ 0
vdd 2 16238 2481
/ 0
vss 2 16238 2975
_I0/chip/lookup_table/U127 na210 0
Y 2 16478 2760
/ 0
B 2 16438 2760
/ 0
A 2 16398 2760
/ 0
vdd 2 16398 2481
/ 0
vss 2 16398 2975
_I0/chip/lookup_table/U126 na210 0
Y 2 17558 1772
/ 0
B 2 17518 1772
/ 0
A 2 17478 1772
/ 0
vdd 2 17478 1493
/ 0
vss 2 17478 1987
_I0/chip/lookup_table/U98 na210 0
Y 2 17678 226
/ 0
B 2 17638 226
/ 0
A 2 17598 226
/ 0
vdd 2 17598 505
/ 0
vss 2 17598 11
_I0/chip/lookup_table/U99 na210 0
Y 2 17678 784
/ 0
B 2 17638 784
/ 0
A 2 17598 784
/ 0
vdd 2 17598 505
/ 0
vss 2 17598 999
_I0/chip/lookup_table/U123 na210 0
Y 2 16638 3748
/ 0
B 2 16598 3748
/ 0
A 2 16558 3748
/ 0
vdd 2 16558 3469
/ 0
vss 2 16558 3963
_I0/chip/lookup_table/U124 na210 0
Y 2 16758 3748
/ 0
B 2 16718 3748
/ 0
A 2 16678 3748
/ 0
vdd 2 16678 3469
/ 0
vss 2 16678 3963
_I0/chip/lookup_table/U113 na210 0
Y 2 17438 2202
/ 0
B 2 17398 2202
/ 0
A 2 17358 2202
/ 0
vdd 2 17358 2481
/ 0
vss 2 17358 1987
_I0/chip/lookup_table/U103 na210 0
Y 2 16118 2760
/ 0
B 2 16078 2760
/ 0
A 2 16038 2760
/ 0
vdd 2 16038 2481
/ 0
vss 2 16038 2975
_I0/chip/lookup_table/U116 na210 0
Y 2 16958 2202
/ 0
B 2 16918 2202
/ 0
A 2 16878 2202
/ 0
vdd 2 16878 2481
/ 0
vss 2 16878 1987
_I0/chip/lookup_table/U112 na210 0
Y 2 16118 1214
/ 0
B 2 16078 1214
/ 0
A 2 16038 1214
/ 0
vdd 2 16038 1493
/ 0
vss 2 16038 999
_I0/chip/lookup_table/U111 na210 0
Y 2 16318 1214
/ 0
B 2 16278 1214
/ 0
A 2 16238 1214
/ 0
vdd 2 16238 1493
/ 0
vss 2 16238 999
_I0/chip/lookup_table/U110 na210 0
Y 2 16478 1214
/ 0
B 2 16438 1214
/ 0
A 2 16398 1214
/ 0
vdd 2 16398 1493
/ 0
vss 2 16398 999
_I0/chip/lookup_table/U133 na210 0
Y 2 15798 3748
/ 0
B 2 15758 3748
/ 0
A 2 15718 3748
/ 0
vdd 2 15718 3469
/ 0
vss 2 15718 3963
_I0/chip/lookup_table/U132 na210 0
Y 2 15918 3748
/ 0
B 2 15878 3748
/ 0
A 2 15838 3748
/ 0
vdd 2 15838 3469
/ 0
vss 2 15838 3963
_I0/chip/lookup_table/U102 na210 0
Y 2 15838 1214
/ 0
B 2 15798 1214
/ 0
A 2 15758 1214
/ 0
vdd 2 15758 1493
/ 0
vss 2 15758 999
_I0/chip/lookup_table/U100 na210 0
Y 2 15918 226
/ 0
B 2 15878 226
/ 0
A 2 15838 226
/ 0
vdd 2 15838 505
/ 0
vss 2 15838 11
_I0/chip/lookup_table/U85 na210 0
Y 2 15758 784
/ 0
B 2 15718 784
/ 0
A 2 15678 784
/ 0
vdd 2 15678 505
/ 0
vss 2 15678 999
_I0/chip/lookup_table/U125 na210 0
Y 2 14878 3190
/ 0
B 2 14838 3190
/ 0
A 2 14798 3190
/ 0
vdd 2 14798 3469
/ 0
vss 2 14798 2975
_I0/chip/lookup_table/U131 na210 0
Y 2 15478 3190
/ 0
B 2 15438 3190
/ 0
A 2 15398 3190
/ 0
vdd 2 15398 3469
/ 0
vss 2 15398 2975
_I0/chip/lookup_table/U146 na210 0
Y 2 14998 3190
/ 0
B 2 14958 3190
/ 0
A 2 14918 3190
/ 0
vdd 2 14918 3469
/ 0
vss 2 14918 2975
_I0/chip/lookup_table/U148 na210 0
Y 2 15758 2760
/ 0
B 2 15718 2760
/ 0
A 2 15678 2760
/ 0
vdd 2 15678 2481
/ 0
vss 2 15678 2975
_I0/chip/lookup_table/U115 na210 0
Y 2 15678 2202
/ 0
B 2 15638 2202
/ 0
A 2 15598 2202
/ 0
vdd 2 15598 2481
/ 0
vss 2 15598 1987
_I0/chip/lookup_table/U139 na210 0
Y 2 15198 3190
/ 0
B 2 15158 3190
/ 0
A 2 15118 3190
/ 0
vdd 2 15118 3469
/ 0
vss 2 15118 2975
_I0/chip/lookup_table/U140 na210 0
Y 2 13958 1214
/ 0
B 2 13918 1214
/ 0
A 2 13878 1214
/ 0
vdd 2 13878 1493
/ 0
vss 2 13878 999
_I0/chip/lookup_table/U106 na210 0
Y 2 14118 784
/ 0
B 2 14078 784
/ 0
A 2 14038 784
/ 0
vdd 2 14038 505
/ 0
vss 2 14038 999
_I0/chip/lookup_table/U81 na210 0
Y 2 14518 226
/ 0
B 2 14478 226
/ 0
A 2 14438 226
/ 0
vdd 2 14438 505
/ 0
vss 2 14438 11
_I0/chip/lookup_table/U138 na210 0
Y 2 13038 3190
/ 0
B 2 12998 3190
/ 0
A 2 12958 3190
/ 0
vdd 2 12958 3469
/ 0
vss 2 12958 2975
_I0/chip/lookup_table/U119 na210 0
Y 2 13398 3190
/ 0
B 2 13358 3190
/ 0
A 2 13318 3190
/ 0
vdd 2 13318 3469
/ 0
vss 2 13318 2975
_I0/chip/lookup_table/U137 na210 0
Y 2 13158 3190
/ 0
B 2 13118 3190
/ 0
A 2 13078 3190
/ 0
vdd 2 13078 3469
/ 0
vss 2 13078 2975
_I0/chip/lookup_table/U134 na210 0
Y 2 13598 3190
/ 0
B 2 13558 3190
/ 0
A 2 13518 3190
/ 0
vdd 2 13518 3469
/ 0
vss 2 13518 2975
_I0/chip/lookup_table/U130 na210 0
Y 2 13398 2760
/ 0
B 2 13358 2760
/ 0
A 2 13318 2760
/ 0
vdd 2 13318 2481
/ 0
vss 2 13318 2975
_I0/chip/lookup_table/U129 na210 0
Y 2 13798 2760
/ 0
B 2 13758 2760
/ 0
A 2 13718 2760
/ 0
vdd 2 13718 2481
/ 0
vss 2 13718 2975
_I0/chip/lookup_table/U122 na210 0
Y 2 13198 1772
/ 0
B 2 13158 1772
/ 0
A 2 13118 1772
/ 0
vdd 2 13118 1493
/ 0
vss 2 13118 1987
_I0/chip/lookup_table/U109 na210 0
Y 2 13558 1772
/ 0
B 2 13518 1772
/ 0
A 2 13478 1772
/ 0
vdd 2 13478 1493
/ 0
vss 2 13478 1987
_I0/chip/lookup_table/U97 na210 0
Y 2 13838 1772
/ 0
B 2 13798 1772
/ 0
A 2 13758 1772
/ 0
vdd 2 13758 1493
/ 0
vss 2 13758 1987
_I0/chip/lookup_table/U105 na210 0
Y 2 13878 226
/ 0
B 2 13838 226
/ 0
A 2 13798 226
/ 0
vdd 2 13798 505
/ 0
vss 2 13798 11
_I0/chip/lookup_table/U104 na210 0
Y 2 13878 784
/ 0
B 2 13838 784
/ 0
A 2 13798 784
/ 0
vdd 2 13798 505
/ 0
vss 2 13798 999
_I0/chip/lookup_table/U117 na210 0
Y 2 11598 3190
/ 0
B 2 11558 3190
/ 0
A 2 11518 3190
/ 0
vdd 2 11518 3469
/ 0
vss 2 11518 2975
_I0/chip/lookup_table/U108 na210 0
Y 2 12118 784
/ 0
B 2 12078 784
/ 0
A 2 12038 784
/ 0
vdd 2 12038 505
/ 0
vss 2 12038 999
_I0/chip/lookup_table/U107 na210 0
Y 2 12238 784
/ 0
B 2 12198 784
/ 0
A 2 12158 784
/ 0
vdd 2 12158 505
/ 0
vss 2 12158 999
_I0/chip/lookup_table/U136 na210 0
Y 2 11358 2760
/ 0
B 2 11318 2760
/ 0
A 2 11278 2760
/ 0
vdd 2 11278 2481
/ 0
vss 2 11278 2975
_I0/chip/lookup_table/U135 na210 0
Y 2 11638 2760
/ 0
B 2 11598 2760
/ 0
A 2 11558 2760
/ 0
vdd 2 11558 2481
/ 0
vss 2 11558 2975
_I0/chip/lookup_table/U95 na210 0
Y 2 11678 1214
/ 0
B 2 11638 1214
/ 0
A 2 11598 1214
/ 0
vdd 2 11598 1493
/ 0
vss 2 11598 999
_I0/chip/lookup_table/U96 na210 0
Y 2 11558 1772
/ 0
B 2 11518 1772
/ 0
A 2 11478 1772
/ 0
vdd 2 11478 1493
/ 0
vss 2 11478 1987
_I0/chip/lookup_table/U121 na210 0
Y 2 11878 1214
/ 0
B 2 11838 1214
/ 0
A 2 11798 1214
/ 0
vdd 2 11798 1493
/ 0
vss 2 11798 999
_I0/chip/lookup_table/U118 na210 0
Y 2 11798 1772
/ 0
B 2 11758 1772
/ 0
A 2 11718 1772
/ 0
vdd 2 11718 1493
/ 0
vss 2 11718 1987
_I0/chip/lookup_table/U120 na210 0
Y 2 11278 1772
/ 0
B 2 11238 1772
/ 0
A 2 11198 1772
/ 0
vdd 2 11198 1493
/ 0
vss 2 11198 1987
_I0/chip/lookup_table/lbl_adder_x/U29 na210 0
Y 2 12118 1772
/ 0
B 2 12078 1772
/ 0
A 2 12038 1772
/ 0
vdd 2 12038 1493
/ 0
vss 2 12038 1987
_I0/chip/lookup_table/lbl_adder_x/U21 na210 0
Y 2 12398 2202
/ 0
B 2 12358 2202
/ 0
A 2 12318 2202
/ 0
vdd 2 12318 2481
/ 0
vss 2 12318 1987
_I0/chip/lookup_table/lbl_adder_x/U19 na210 0
Y 2 12438 1772
/ 0
B 2 12398 1772
/ 0
A 2 12358 1772
/ 0
vdd 2 12358 1493
/ 0
vss 2 12358 1987
_I0/chip/lookup_table/lbl_adder_x/U20 na210 0
Y 2 12678 1772
/ 0
B 2 12638 1772
/ 0
A 2 12598 1772
/ 0
vdd 2 12598 1493
/ 0
vss 2 12598 1987
_I0/chip/lookup_table/lbl_adder_x/U33 na210 0
Y 2 13078 1772
/ 0
B 2 13038 1772
/ 0
A 2 12998 1772
/ 0
vdd 2 12998 1493
/ 0
vss 2 12998 1987
_I0/chip/lookup_table/lbl_adder_x/U27 na210 0
Y 2 12958 1772
/ 0
B 2 12918 1772
/ 0
A 2 12878 1772
/ 0
vdd 2 12878 1493
/ 0
vss 2 12878 1987
_I0/chip/lookup_table/lbl_adder_y/U41 na210 0
Y 2 14038 2760
/ 0
B 2 13998 2760
/ 0
A 2 13958 2760
/ 0
vdd 2 13958 2481
/ 0
vss 2 13958 2975
_I0/chip/lookup_table/lbl_adder_y/U35 na210 0
Y 2 14398 2202
/ 0
B 2 14358 2202
/ 0
A 2 14318 2202
/ 0
vdd 2 14318 2481
/ 0
vss 2 14318 1987
_I0/chip/lookup_table/lbl_adder_y/U37 na210 0
Y 2 14678 1772
/ 0
B 2 14638 1772
/ 0
A 2 14598 1772
/ 0
vdd 2 14598 1493
/ 0
vss 2 14598 1987
_I0/chip/lookup_table/lbl_adder_y/U25 na210 0
Y 2 14518 2202
/ 0
B 2 14478 2202
/ 0
A 2 14438 2202
/ 0
vdd 2 14438 2481
/ 0
vss 2 14438 1987
_I0/chip/lookup_table/lbl_adder_y/U43 na210 0
Y 2 14358 1772
/ 0
B 2 14318 1772
/ 0
A 2 14278 1772
/ 0
vdd 2 14278 1493
/ 0
vss 2 14278 1987
_I0/chip/lookup_table/lbl_adder_y/U42 na210 0
Y 2 14238 1772
/ 0
B 2 14198 1772
/ 0
A 2 14158 1772
/ 0
vdd 2 14158 1493
/ 0
vss 2 14158 1987
_I0/chip/lookup_table/lbl_adder_y/U28 na210 0
Y 2 14958 2760
/ 0
B 2 14918 2760
/ 0
A 2 14878 2760
/ 0
vdd 2 14878 2481
/ 0
vss 2 14878 2975
_I0/chip/lookup_table/lbl_adder_y/U29 na210 0
Y 2 15158 1772
/ 0
B 2 15118 1772
/ 0
A 2 15078 1772
/ 0
vdd 2 15078 1493
/ 0
vss 2 15078 1987
_I0/chip/lookup_table/lbl_adder_y/U32 na210 0
Y 2 15038 1772
/ 0
B 2 14998 1772
/ 0
A 2 14958 1772
/ 0
vdd 2 14958 1493
/ 0
vss 2 14958 1987
_I0/chip/lookup_table/lbl_adder_y/U27 na210 0
Y 2 15478 2760
/ 0
B 2 15438 2760
/ 0
A 2 15398 2760
/ 0
vdd 2 15398 2481
/ 0
vss 2 15398 2975
_I0/chip/draw_erase_piece/U54 na210 0
Y 2 11198 5166
/ 0
B 2 11158 5166
/ 0
A 2 11118 5166
/ 0
vdd 2 11118 5445
/ 0
vss 2 11118 4951
_I0/chip/draw_erase_piece/U86 na210 0
Y 2 11318 4736
/ 0
B 2 11278 4736
/ 0
A 2 11238 4736
/ 0
vdd 2 11238 4457
/ 0
vss 2 11238 4951
_I0/chip/draw_erase_piece/U87 na210 0
Y 2 11638 4736
/ 0
B 2 11598 4736
/ 0
A 2 11558 4736
/ 0
vdd 2 11558 4457
/ 0
vss 2 11558 4951
_I0/chip/draw_erase_piece/U83 na210 0
Y 2 12478 4178
/ 0
B 2 12438 4178
/ 0
A 2 12398 4178
/ 0
vdd 2 12398 4457
/ 0
vss 2 12398 3963
_I0/chip/draw_erase_piece/U70 na210 0
Y 2 12438 4736
/ 0
B 2 12398 4736
/ 0
A 2 12358 4736
/ 0
vdd 2 12358 4457
/ 0
vss 2 12358 4951
_I0/chip/draw_erase_piece/U75 na210 0
Y 2 12398 5724
/ 0
B 2 12358 5724
/ 0
A 2 12318 5724
/ 0
vdd 2 12318 5445
/ 0
vss 2 12318 5939
_I0/chip/draw_erase_piece/U65 na210 0
Y 2 12278 5724
/ 0
B 2 12238 5724
/ 0
A 2 12198 5724
/ 0
vdd 2 12198 5445
/ 0
vss 2 12198 5939
_I0/chip/draw_erase_piece/U74 na210 0
Y 2 12398 6712
/ 0
B 2 12358 6712
/ 0
A 2 12318 6712
/ 0
vdd 2 12318 6433
/ 0
vss 2 12318 6927
_I0/chip/draw_erase_piece/U72 na210 0
Y 2 12398 6154
/ 0
B 2 12358 6154
/ 0
A 2 12318 6154
/ 0
vdd 2 12318 6433
/ 0
vss 2 12318 5939
_I0/chip/draw_erase_piece/U61 na210 0
Y 2 12278 6712
/ 0
B 2 12238 6712
/ 0
A 2 12198 6712
/ 0
vdd 2 12198 6433
/ 0
vss 2 12198 6927
_I0/chip/draw_erase_piece/U62 na210 0
Y 2 12278 6154
/ 0
B 2 12238 6154
/ 0
A 2 12198 6154
/ 0
vdd 2 12198 6433
/ 0
vss 2 12198 5939
_I0/chip/draw_erase_piece/U71 na210 0
Y 2 12718 4736
/ 0
B 2 12678 4736
/ 0
A 2 12638 4736
/ 0
vdd 2 12638 4457
/ 0
vss 2 12638 4951
_I0/chip/draw_erase_piece/U69 na210 0
Y 2 12598 4736
/ 0
B 2 12558 4736
/ 0
A 2 12518 4736
/ 0
vdd 2 12518 4457
/ 0
vss 2 12518 4951
_I0/chip/draw_erase_piece/U102 na210 0
Y 2 12598 5724
/ 0
B 2 12558 5724
/ 0
A 2 12518 5724
/ 0
vdd 2 12518 5445
/ 0
vss 2 12518 5939
_I0/chip/draw_erase_piece/U63 na210 0
Y 2 12718 6712
/ 0
B 2 12678 6712
/ 0
A 2 12638 6712
/ 0
vdd 2 12638 6433
/ 0
vss 2 12638 6927
_I0/chip/draw_erase_piece/U60 na210 0
Y 2 12718 6154
/ 0
B 2 12678 6154
/ 0
A 2 12638 6154
/ 0
vdd 2 12638 6433
/ 0
vss 2 12638 5939
_I0/chip/draw_erase_piece/U67 na210 0
Y 2 12598 6154
/ 0
B 2 12558 6154
/ 0
A 2 12518 6154
/ 0
vdd 2 12518 6433
/ 0
vss 2 12518 5939
_I0/chip/draw_erase_piece/U58 na210 0
Y 2 12918 5166
/ 0
B 2 12878 5166
/ 0
A 2 12838 5166
/ 0
vdd 2 12838 5445
/ 0
vss 2 12838 4951
_I0/chip/draw_erase_piece/U68 na210 0
Y 2 12918 6154
/ 0
B 2 12878 6154
/ 0
A 2 12838 6154
/ 0
vdd 2 12838 6433
/ 0
vss 2 12838 5939
_I0/chip/clear_shift/shift/counter_7_bit/U55 na210 0
Y 2 2118 1214
/ 0
B 2 2078 1214
/ 0
A 2 2038 1214
/ 0
vdd 2 2038 1493
/ 0
vss 2 2038 999
_I0/chip/clear_shift/shift/counter_7_bit/U56 na210 0
Y 2 1358 3190
/ 0
B 2 1318 3190
/ 0
A 2 1278 3190
/ 0
vdd 2 1278 3469
/ 0
vss 2 1278 2975
_I0/chip/clear_shift/shift/counter_7_bit/U49 na210 0
Y 2 2438 2760
/ 0
B 2 2398 2760
/ 0
A 2 2358 2760
/ 0
vdd 2 2358 2481
/ 0
vss 2 2358 2975
_I0/chip/clear_shift/shift/counter_7_bit/U50 na210 0
Y 2 1998 2760
/ 0
B 2 1958 2760
/ 0
A 2 1918 2760
/ 0
vdd 2 1918 2481
/ 0
vss 2 1918 2975
_I0/chip/clear_shift/shift/counter_7_bit/U42 na210 0
Y 2 1358 2760
/ 0
B 2 1318 2760
/ 0
A 2 1278 2760
/ 0
vdd 2 1278 2481
/ 0
vss 2 1278 2975
_I0/chip/clear_shift/shift/counter_7_bit/U52 na210 0
Y 2 1838 2202
/ 0
B 2 1798 2202
/ 0
A 2 1758 2202
/ 0
vdd 2 1758 2481
/ 0
vss 2 1758 1987
_I0/chip/clear_shift/shift/counter_7_bit/U57 na210 0
Y 2 1518 2760
/ 0
B 2 1478 2760
/ 0
A 2 1438 2760
/ 0
vdd 2 1438 2481
/ 0
vss 2 1438 2975
_I0/chip/clear_shift/shift/counter_7_bit/U48 na210 0
Y 2 1638 2202
/ 0
B 2 1598 2202
/ 0
A 2 1558 2202
/ 0
vdd 2 1558 2481
/ 0
vss 2 1558 1987
_I0/chip/clear_shift/shift/counter_7_bit/U65 na210 0
Y 2 2198 3190
/ 0
B 2 2158 3190
/ 0
A 2 2118 3190
/ 0
vdd 2 2118 3469
/ 0
vss 2 2118 2975
_I0/chip/clear_shift/shift/counter_7_bit/U54 na210 0
Y 2 2198 2760
/ 0
B 2 2158 2760
/ 0
A 2 2118 2760
/ 0
vdd 2 2118 2481
/ 0
vss 2 2118 2975
_I0/chip/clear_shift/shift/counter_7_bit/U64 na210 0
Y 2 1998 3190
/ 0
B 2 1958 3190
/ 0
A 2 1918 3190
/ 0
vdd 2 1918 3469
/ 0
vss 2 1918 2975
_I0/chip/clear_shift/shift/counter_7_bit/U38 na210 0
Y 2 2398 1772
/ 0
B 2 2358 1772
/ 0
A 2 2318 1772
/ 0
vdd 2 2318 1493
/ 0
vss 2 2318 1987
_I0/chip/clear_shift/shift/counter_7_bit/U37 na210 0
Y 2 2038 2202
/ 0
B 2 1998 2202
/ 0
A 2 1958 2202
/ 0
vdd 2 1958 2481
/ 0
vss 2 1958 1987
_I0/chip/clear_shift/shift/counter_7_bit/U63 na210 0
Y 2 2878 2760
/ 0
B 2 2838 2760
/ 0
A 2 2798 2760
/ 0
vdd 2 2798 2481
/ 0
vss 2 2798 2975
_I0/chip/clear_shift/shift/counter_7_bit/U34 na210 0
Y 2 2838 2202
/ 0
B 2 2798 2202
/ 0
A 2 2758 2202
/ 0
vdd 2 2758 2481
/ 0
vss 2 2758 1987
_I0/chip/clear_shift/shift/counter_7_bit/U62 na210 0
Y 2 2678 1214
/ 0
B 2 2638 1214
/ 0
A 2 2598 1214
/ 0
vdd 2 2598 1493
/ 0
vss 2 2598 999
_I0/chip/clear_shift/shift/counter_7_bit/U33 na210 0
Y 2 1398 1772
/ 0
B 2 1358 1772
/ 0
A 2 1318 1772
/ 0
vdd 2 1318 1493
/ 0
vss 2 1318 1987
_I0/chip/clear_shift/shift/counter_7_bit/U40 na210 0
Y 2 3038 3190
/ 0
B 2 2998 3190
/ 0
A 2 2958 3190
/ 0
vdd 2 2958 3469
/ 0
vss 2 2958 2975
_I0/chip/clear_shift/shift/counter_7_bit/U60 na210 0
Y 2 2638 3748
/ 0
B 2 2598 3748
/ 0
A 2 2558 3748
/ 0
vdd 2 2558 3469
/ 0
vss 2 2558 3963
_I0/chip/clear_shift/shift/counter_7_bit/U43 na210 0
Y 2 3038 2760
/ 0
B 2 2998 2760
/ 0
A 2 2958 2760
/ 0
vdd 2 2958 2481
/ 0
vss 2 2958 2975
_I0/chip/clear_shift/shift/counter_7_bit/U44 na210 0
Y 2 3038 1772
/ 0
B 2 2998 1772
/ 0
A 2 2958 1772
/ 0
vdd 2 2958 1493
/ 0
vss 2 2958 1987
_I0/chip/clear_shift/shift/adder_7_bit/U11 na210 0
Y 2 5558 1772
/ 0
B 2 5518 1772
/ 0
A 2 5478 1772
/ 0
vdd 2 5478 1493
/ 0
vss 2 5478 1987
_I0/chip/clear_shift/shift/adder_7_bit/U10 na210 0
Y 2 5758 1772
/ 0
B 2 5718 1772
/ 0
A 2 5678 1772
/ 0
vdd 2 5678 1493
/ 0
vss 2 5678 1987
_I0/chip/clear_shift/shift/comb/U67 na210 0
Y 2 3238 3190
/ 0
B 2 3198 3190
/ 0
A 2 3158 3190
/ 0
vdd 2 3158 3469
/ 0
vss 2 3158 2975
_I0/chip/clear_shift/shift/comb/U68 na210 0
Y 2 3438 3190
/ 0
B 2 3398 3190
/ 0
A 2 3358 3190
/ 0
vdd 2 3358 3469
/ 0
vss 2 3358 2975
_I0/chip/clear_shift/shift/comb/U49 na210 0
Y 2 3438 2760
/ 0
B 2 3398 2760
/ 0
A 2 3358 2760
/ 0
vdd 2 3358 2481
/ 0
vss 2 3358 2975
_I0/chip/clear_shift/shift/comb/U39 na210 0
Y 2 3958 3190
/ 0
B 2 3918 3190
/ 0
A 2 3878 3190
/ 0
vdd 2 3878 3469
/ 0
vss 2 3878 2975
_I0/chip/clear_shift/shift/comb/U64 na210 0
Y 2 3838 2202
/ 0
B 2 3798 2202
/ 0
A 2 3758 2202
/ 0
vdd 2 3758 2481
/ 0
vss 2 3758 1987
_I0/chip/clear_shift/shift/comb/U51 na210 0
Y 2 4318 3190
/ 0
B 2 4278 3190
/ 0
A 2 4238 3190
/ 0
vdd 2 4238 3469
/ 0
vss 2 4238 2975
_I0/chip/clear_shift/shift/comb/U55 na210 0
Y 2 4718 3190
/ 0
B 2 4678 3190
/ 0
A 2 4638 3190
/ 0
vdd 2 4638 3469
/ 0
vss 2 4638 2975
_I0/chip/clear_shift/shift/comb/U54 na210 0
Y 2 4718 3748
/ 0
B 2 4678 3748
/ 0
A 2 4638 3748
/ 0
vdd 2 4638 3469
/ 0
vss 2 4638 3963
_I0/chip/clear_shift/comb/U81 na210 0
Y 2 7638 3190
/ 0
B 2 7598 3190
/ 0
A 2 7558 3190
/ 0
vdd 2 7558 3469
/ 0
vss 2 7558 2975
_I0/chip/clear_shift/comb/U110 na210 0
Y 2 8238 3748
/ 0
B 2 8198 3748
/ 0
A 2 8158 3748
/ 0
vdd 2 8158 3469
/ 0
vss 2 8158 3963
_I0/chip/clear_shift/comb/U104 na210 0
Y 2 8478 2760
/ 0
B 2 8438 2760
/ 0
A 2 8398 2760
/ 0
vdd 2 8398 2481
/ 0
vss 2 8398 2975
_I0/chip/clear_shift/comb/U86 na210 0
Y 2 8478 3748
/ 0
B 2 8438 3748
/ 0
A 2 8398 3748
/ 0
vdd 2 8398 3469
/ 0
vss 2 8398 3963
_I0/chip/clear_shift/comb/U85 na210 0
Y 2 8718 3748
/ 0
B 2 8678 3748
/ 0
A 2 8638 3748
/ 0
vdd 2 8638 3469
/ 0
vss 2 8638 3963
_I0/chip/clear_shift/comb/U87 na210 0
Y 2 8718 3190
/ 0
B 2 8678 3190
/ 0
A 2 8638 3190
/ 0
vdd 2 8638 3469
/ 0
vss 2 8638 2975
_I0/chip/clear_shift/comb/U84 na210 0
Y 2 8958 3190
/ 0
B 2 8918 3190
/ 0
A 2 8878 3190
/ 0
vdd 2 8878 3469
/ 0
vss 2 8878 2975
_I0/chip/clear_shift/comb/U61 na210 0
Y 2 9398 2760
/ 0
B 2 9358 2760
/ 0
A 2 9318 2760
/ 0
vdd 2 9318 2481
/ 0
vss 2 9318 2975
_I0/chip/clear_shift/counter_7_bit/U34 na210 0
Y 2 7798 1772
/ 0
B 2 7758 1772
/ 0
A 2 7718 1772
/ 0
vdd 2 7718 1493
/ 0
vss 2 7718 1987
_I0/chip/clear_shift/counter_7_bit/U29 na210 0
Y 2 8358 1214
/ 0
B 2 8318 1214
/ 0
A 2 8278 1214
/ 0
vdd 2 8278 1493
/ 0
vss 2 8278 999
_I0/chip/switch_debounce/U65 na210 0
Y 2 1558 6712
/ 0
B 2 1518 6712
/ 0
A 2 1478 6712
/ 0
vdd 2 1478 6433
/ 0
vss 2 1478 6927
_I0/chip/switch_debounce/U75 na210 0
Y 2 3598 5724
/ 0
B 2 3558 5724
/ 0
A 2 3518 5724
/ 0
vdd 2 3518 5445
/ 0
vss 2 3518 5939
_I0/chip/switch_debounce/U85 na210 0
Y 2 3038 6712
/ 0
B 2 2998 6712
/ 0
A 2 2958 6712
/ 0
vdd 2 2958 6433
/ 0
vss 2 2958 6927
_I0/chip/switch_debounce/U78 na210 0
Y 2 4038 5724
/ 0
B 2 3998 5724
/ 0
A 2 3958 5724
/ 0
vdd 2 3958 5445
/ 0
vss 2 3958 5939
_I0/chip/keep_score/L2/U24 na210 0
Y 2 14558 12082
/ 0
B 2 14518 12082
/ 0
A 2 14478 12082
/ 0
vdd 2 14478 12361
/ 0
vss 2 14478 11867
_I0/chip/keep_score/L2/U27 na210 0
Y 2 14958 12082
/ 0
B 2 14918 12082
/ 0
A 2 14878 12082
/ 0
vdd 2 14878 12361
/ 0
vss 2 14878 11867
_I0/chip/keep_score/L1/U31 na210 0
Y 2 14958 10664
/ 0
B 2 14918 10664
/ 0
A 2 14878 10664
/ 0
vdd 2 14878 10385
/ 0
vss 2 14878 10879
_I0/chip/keep_score/L1/U46 na210 0
Y 2 14558 11652
/ 0
B 2 14518 11652
/ 0
A 2 14478 11652
/ 0
vdd 2 14478 11373
/ 0
vss 2 14478 11867
_I0/chip/keep_score/L1/U38 na210 0
Y 2 14678 11652
/ 0
B 2 14638 11652
/ 0
A 2 14598 11652
/ 0
vdd 2 14598 11373
/ 0
vss 2 14598 11867
_I0/chip/fall_timer/U55 na210 0
Y 2 14238 18568
/ 0
B 2 14198 18568
/ 0
A 2 14158 18568
/ 0
vdd 2 14158 18289
/ 0
vss 2 14158 18783
_I0/chip/fall_timer/U47 na210 0
Y 2 13798 18010
/ 0
B 2 13758 18010
/ 0
A 2 13718 18010
/ 0
vdd 2 13718 18289
/ 0
vss 2 13718 17795
_I0/chip/fall_timer/U61 na210 0
Y 2 14438 18568
/ 0
B 2 14398 18568
/ 0
A 2 14358 18568
/ 0
vdd 2 14358 18289
/ 0
vss 2 14358 18783
_I0/chip/fall_timer/U58 na210 0
Y 2 15478 18010
/ 0
B 2 15438 18010
/ 0
A 2 15398 18010
/ 0
vdd 2 15398 18289
/ 0
vss 2 15398 17795
_I0/chip/fall_timer/U37 na210 0
Y 2 15638 18568
/ 0
B 2 15598 18568
/ 0
A 2 15558 18568
/ 0
vdd 2 15558 18289
/ 0
vss 2 15558 18783
_I0/chip/fall_timer/U36 na210 0
Y 2 16118 18568
/ 0
B 2 16078 18568
/ 0
A 2 16038 18568
/ 0
vdd 2 16038 18289
/ 0
vss 2 16038 18783
_I0/chip/fall_timer/U59 na210 0
Y 2 15878 18568
/ 0
B 2 15838 18568
/ 0
A 2 15798 18568
/ 0
vdd 2 15798 18289
/ 0
vss 2 15798 18783
_I0/chip/fall_timer/U45 na210 0
Y 2 16318 18568
/ 0
B 2 16278 18568
/ 0
A 2 16238 18568
/ 0
vdd 2 16238 18289
/ 0
vss 2 16238 18783
_I0/chip/fall_timer/U42 na210 0
Y 2 15638 18010
/ 0
B 2 15598 18010
/ 0
A 2 15558 18010
/ 0
vdd 2 15558 18289
/ 0
vss 2 15558 17795
_I0/chip/fall_timer/U35 na210 0
Y 2 15838 18010
/ 0
B 2 15798 18010
/ 0
A 2 15758 18010
/ 0
vdd 2 15758 18289
/ 0
vss 2 15758 17795
_I0/chip/fall_timer/U56 na210 0
Y 2 16198 17580
/ 0
B 2 16158 17580
/ 0
A 2 16118 17580
/ 0
vdd 2 16118 17301
/ 0
vss 2 16118 17795
_I0/chip/fall_timer/U40 na210 0
Y 2 16238 17022
/ 0
B 2 16198 17022
/ 0
A 2 16158 17022
/ 0
vdd 2 16158 17301
/ 0
vss 2 16158 16807
_I0/chip/fall_timer/counter/U33 na210 0
Y 2 13878 17580
/ 0
B 2 13838 17580
/ 0
A 2 13798 17580
/ 0
vdd 2 13798 17301
/ 0
vss 2 13798 17795
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U25 na210 0
Y 2 29878 8130
/ 0
B 2 29838 8130
/ 0
A 2 29798 8130
/ 0
vdd 2 29798 8409
/ 0
vss 2 29798 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U25 na210 0
Y 2 33798 8130
/ 0
B 2 33758 8130
/ 0
A 2 33718 8130
/ 0
vdd 2 33718 8409
/ 0
vss 2 33718 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U25 na210 0
Y 2 37718 8130
/ 0
B 2 37678 8130
/ 0
A 2 37638 8130
/ 0
vdd 2 37638 8409
/ 0
vss 2 37638 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U25 na210 0
Y 2 25958 8130
/ 0
B 2 25918 8130
/ 0
A 2 25878 8130
/ 0
vdd 2 25878 8409
/ 0
vss 2 25878 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U25 na210 0
Y 2 22038 8130
/ 0
B 2 21998 8130
/ 0
A 2 21958 8130
/ 0
vdd 2 21958 8409
/ 0
vss 2 21958 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U25 na210 0
Y 2 29878 9118
/ 0
B 2 29838 9118
/ 0
A 2 29798 9118
/ 0
vdd 2 29798 9397
/ 0
vss 2 29798 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U25 na210 0
Y 2 33798 9118
/ 0
B 2 33758 9118
/ 0
A 2 33718 9118
/ 0
vdd 2 33718 9397
/ 0
vss 2 33718 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U25 na210 0
Y 2 37718 9118
/ 0
B 2 37678 9118
/ 0
A 2 37638 9118
/ 0
vdd 2 37638 9397
/ 0
vss 2 37638 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U25 na210 0
Y 2 25958 9118
/ 0
B 2 25918 9118
/ 0
A 2 25878 9118
/ 0
vdd 2 25878 9397
/ 0
vss 2 25878 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U25 na210 0
Y 2 22038 9118
/ 0
B 2 21998 9118
/ 0
A 2 21958 9118
/ 0
vdd 2 21958 9397
/ 0
vss 2 21958 8903
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U26 na210 0
Y 2 29758 8130
/ 0
B 2 29718 8130
/ 0
A 2 29678 8130
/ 0
vdd 2 29678 8409
/ 0
vss 2 29678 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U26 na210 0
Y 2 33678 8130
/ 0
B 2 33638 8130
/ 0
A 2 33598 8130
/ 0
vdd 2 33598 8409
/ 0
vss 2 33598 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U26 na210 0
Y 2 37598 8130
/ 0
B 2 37558 8130
/ 0
A 2 37518 8130
/ 0
vdd 2 37518 8409
/ 0
vss 2 37518 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U26 na210 0
Y 2 25838 8130
/ 0
B 2 25798 8130
/ 0
A 2 25758 8130
/ 0
vdd 2 25758 8409
/ 0
vss 2 25758 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U26 na210 0
Y 2 21918 8130
/ 0
B 2 21878 8130
/ 0
A 2 21838 8130
/ 0
vdd 2 21838 8409
/ 0
vss 2 21838 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U26 na210 0
Y 2 29758 9118
/ 0
B 2 29718 9118
/ 0
A 2 29678 9118
/ 0
vdd 2 29678 9397
/ 0
vss 2 29678 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U26 na210 0
Y 2 33678 9118
/ 0
B 2 33638 9118
/ 0
A 2 33598 9118
/ 0
vdd 2 33598 9397
/ 0
vss 2 33598 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U26 na210 0
Y 2 37598 9118
/ 0
B 2 37558 9118
/ 0
A 2 37518 9118
/ 0
vdd 2 37518 9397
/ 0
vss 2 37518 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U26 na210 0
Y 2 25838 9118
/ 0
B 2 25798 9118
/ 0
A 2 25758 9118
/ 0
vdd 2 25758 9397
/ 0
vss 2 25758 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U26 na210 0
Y 2 21918 9118
/ 0
B 2 21878 9118
/ 0
A 2 21838 9118
/ 0
vdd 2 21838 9397
/ 0
vss 2 21838 8903
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U32 na210 0
Y 2 29998 8130
/ 0
B 2 29958 8130
/ 0
A 2 29918 8130
/ 0
vdd 2 29918 8409
/ 0
vss 2 29918 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U32 na210 0
Y 2 33918 8130
/ 0
B 2 33878 8130
/ 0
A 2 33838 8130
/ 0
vdd 2 33838 8409
/ 0
vss 2 33838 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U32 na210 0
Y 2 37838 8130
/ 0
B 2 37798 8130
/ 0
A 2 37758 8130
/ 0
vdd 2 37758 8409
/ 0
vss 2 37758 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U32 na210 0
Y 2 26078 8130
/ 0
B 2 26038 8130
/ 0
A 2 25998 8130
/ 0
vdd 2 25998 8409
/ 0
vss 2 25998 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U32 na210 0
Y 2 22158 8130
/ 0
B 2 22118 8130
/ 0
A 2 22078 8130
/ 0
vdd 2 22078 8409
/ 0
vss 2 22078 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U32 na210 0
Y 2 29998 9118
/ 0
B 2 29958 9118
/ 0
A 2 29918 9118
/ 0
vdd 2 29918 9397
/ 0
vss 2 29918 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U32 na210 0
Y 2 33918 9118
/ 0
B 2 33878 9118
/ 0
A 2 33838 9118
/ 0
vdd 2 33838 9397
/ 0
vss 2 33838 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U32 na210 0
Y 2 37838 9118
/ 0
B 2 37798 9118
/ 0
A 2 37758 9118
/ 0
vdd 2 37758 9397
/ 0
vss 2 37758 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U32 na210 0
Y 2 26078 9118
/ 0
B 2 26038 9118
/ 0
A 2 25998 9118
/ 0
vdd 2 25998 9397
/ 0
vss 2 25998 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U32 na210 0
Y 2 22158 9118
/ 0
B 2 22118 9118
/ 0
A 2 22078 9118
/ 0
vdd 2 22078 9397
/ 0
vss 2 22078 8903
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U29 na210 0
Y 2 27318 8688
/ 0
B 2 27278 8688
/ 0
A 2 27238 8688
/ 0
vdd 2 27238 8409
/ 0
vss 2 27238 8903
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U29 na210 0
Y 2 31238 8688
/ 0
B 2 31198 8688
/ 0
A 2 31158 8688
/ 0
vdd 2 31158 8409
/ 0
vss 2 31158 8903
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U29 na210 0
Y 2 35158 8688
/ 0
B 2 35118 8688
/ 0
A 2 35078 8688
/ 0
vdd 2 35078 8409
/ 0
vss 2 35078 8903
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U29 na210 0
Y 2 23398 8688
/ 0
B 2 23358 8688
/ 0
A 2 23318 8688
/ 0
vdd 2 23318 8409
/ 0
vss 2 23318 8903
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U29 na210 0
Y 2 19478 8688
/ 0
B 2 19438 8688
/ 0
A 2 19398 8688
/ 0
vdd 2 19398 8409
/ 0
vss 2 19398 8903
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U30 na210 0
Y 2 27478 8688
/ 0
B 2 27438 8688
/ 0
A 2 27398 8688
/ 0
vdd 2 27398 8409
/ 0
vss 2 27398 8903
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U30 na210 0
Y 2 31398 8688
/ 0
B 2 31358 8688
/ 0
A 2 31318 8688
/ 0
vdd 2 31318 8409
/ 0
vss 2 31318 8903
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U30 na210 0
Y 2 35318 8688
/ 0
B 2 35278 8688
/ 0
A 2 35238 8688
/ 0
vdd 2 35238 8409
/ 0
vss 2 35238 8903
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U30 na210 0
Y 2 23558 8688
/ 0
B 2 23518 8688
/ 0
A 2 23478 8688
/ 0
vdd 2 23478 8409
/ 0
vss 2 23478 8903
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U30 na210 0
Y 2 19638 8688
/ 0
B 2 19598 8688
/ 0
A 2 19558 8688
/ 0
vdd 2 19558 8409
/ 0
vss 2 19558 8903
_I0/chip/video_ram/demux5_we/U20 na210 0
Y 2 30678 10106
/ 0
B 2 30638 10106
/ 0
A 2 30598 10106
/ 0
vdd 2 30598 10385
/ 0
vss 2 30598 9891
_I0/chip/output_score/U63 na210 0
Y 2 13598 13628
/ 0
B 2 13558 13628
/ 0
A 2 13518 13628
/ 0
vdd 2 13518 13349
/ 0
vss 2 13518 13843
_I0/chip/output_score/U57 na210 0
Y 2 13718 14058
/ 0
B 2 13678 14058
/ 0
A 2 13638 14058
/ 0
vdd 2 13638 14337
/ 0
vss 2 13638 13843
_I0/chip/output_score/U59 na210 0
Y 2 13598 14058
/ 0
B 2 13558 14058
/ 0
A 2 13518 14058
/ 0
vdd 2 13518 14337
/ 0
vss 2 13518 13843
_I0/chip/output_score/U91 na210 0
Y 2 14318 15046
/ 0
B 2 14278 15046
/ 0
A 2 14238 15046
/ 0
vdd 2 14238 15325
/ 0
vss 2 14238 14831
_I0/chip/output_score/U70 na210 0
Y 2 14958 13628
/ 0
B 2 14918 13628
/ 0
A 2 14878 13628
/ 0
vdd 2 14878 13349
/ 0
vss 2 14878 13843
_I0/chip/output_score/U81 na210 0
Y 2 14918 15604
/ 0
B 2 14878 15604
/ 0
A 2 14838 15604
/ 0
vdd 2 14838 15325
/ 0
vss 2 14838 15819
_I0/chip/output_score/U58 na210 0
Y 2 15558 13628
/ 0
B 2 15518 13628
/ 0
A 2 15478 13628
/ 0
vdd 2 15478 13349
/ 0
vss 2 15478 13843
_I0/chip/output_score/U68 na210 0
Y 2 15838 14058
/ 0
B 2 15798 14058
/ 0
A 2 15758 14058
/ 0
vdd 2 15758 14337
/ 0
vss 2 15758 13843
_I0/chip/output_score/U60 na210 0
Y 2 15718 14616
/ 0
B 2 15678 14616
/ 0
A 2 15638 14616
/ 0
vdd 2 15638 14337
/ 0
vss 2 15638 14831
_I0/chip/output_score/U90 na210 0
Y 2 15638 15046
/ 0
B 2 15598 15046
/ 0
A 2 15558 15046
/ 0
vdd 2 15558 15325
/ 0
vss 2 15558 14831
_I0/chip/output_score/U77 na210 0
Y 2 15878 15046
/ 0
B 2 15838 15046
/ 0
A 2 15798 15046
/ 0
vdd 2 15798 15325
/ 0
vss 2 15798 14831
_I0/chip/output_score/U76 na210 0
Y 2 16118 14058
/ 0
B 2 16078 14058
/ 0
A 2 16038 14058
/ 0
vdd 2 16038 14337
/ 0
vss 2 16038 13843
_I0/chip/check_piece_mask/U95 na210 0
Y 2 15718 4736
/ 0
B 2 15678 4736
/ 0
A 2 15638 4736
/ 0
vdd 2 15638 4457
/ 0
vss 2 15638 4951
_I0/chip/check_piece_mask/U73 na210 0
Y 2 15718 6154
/ 0
B 2 15678 6154
/ 0
A 2 15638 6154
/ 0
vdd 2 15638 6433
/ 0
vss 2 15638 5939
_I0/chip/check_piece_mask/U82 na210 0
Y 2 15598 6712
/ 0
B 2 15558 6712
/ 0
A 2 15518 6712
/ 0
vdd 2 15518 6433
/ 0
vss 2 15518 6927
_I0/chip/check_piece_mask/U66 na210 0
Y 2 15598 6154
/ 0
B 2 15558 6154
/ 0
A 2 15518 6154
/ 0
vdd 2 15518 6433
/ 0
vss 2 15518 5939
_I0/chip/check_piece_mask/U90 na210 0
Y 2 15998 5724
/ 0
B 2 15958 5724
/ 0
A 2 15918 5724
/ 0
vdd 2 15918 5445
/ 0
vss 2 15918 5939
_I0/chip/check_piece_mask/U83 na210 0
Y 2 15998 6712
/ 0
B 2 15958 6712
/ 0
A 2 15918 6712
/ 0
vdd 2 15918 6433
/ 0
vss 2 15918 6927
_I0/chip/check_piece_mask/U97 na210 0
Y 2 16398 5724
/ 0
B 2 16358 5724
/ 0
A 2 16318 5724
/ 0
vdd 2 16318 5445
/ 0
vss 2 16318 5939
_I0/chip/check_piece_mask/U121 na210 0
Y 2 16398 5166
/ 0
B 2 16358 5166
/ 0
A 2 16318 5166
/ 0
vdd 2 16318 5445
/ 0
vss 2 16318 4951
_I0/chip/check_piece_mask/U119 na210 0
Y 2 16518 6712
/ 0
B 2 16478 6712
/ 0
A 2 16438 6712
/ 0
vdd 2 16438 6433
/ 0
vss 2 16438 6927
_I0/chip/check_piece_mask/U86 na210 0
Y 2 16918 5166
/ 0
B 2 16878 5166
/ 0
A 2 16838 5166
/ 0
vdd 2 16838 5445
/ 0
vss 2 16838 4951
_I0/chip/check_piece_mask/U96 na210 0
Y 2 16798 5166
/ 0
B 2 16758 5166
/ 0
A 2 16718 5166
/ 0
vdd 2 16718 5445
/ 0
vss 2 16718 4951
_I0/chip/check_piece_mask/U67 na210 0
Y 2 16798 6712
/ 0
B 2 16758 6712
/ 0
A 2 16718 6712
/ 0
vdd 2 16718 6433
/ 0
vss 2 16718 6927
_I0/chip/check_piece_mask/U78 na210 0
Y 2 17718 6712
/ 0
B 2 17678 6712
/ 0
A 2 17638 6712
/ 0
vdd 2 17638 6433
/ 0
vss 2 17638 6927
_I0/chip/check_piece_mask/U79 na210 0
Y 2 17598 6712
/ 0
B 2 17558 6712
/ 0
A 2 17518 6712
/ 0
vdd 2 17518 6433
/ 0
vss 2 17518 6927
_I0/chip/check_piece_mask/U122 na210 0
Y 2 18118 5166
/ 0
B 2 18078 5166
/ 0
A 2 18038 5166
/ 0
vdd 2 18038 5445
/ 0
vss 2 18038 4951
_I0/chip/vga_controller/field_translation_reset/U57 na210 0
Y 2 34718 18568
/ 0
B 2 34678 18568
/ 0
A 2 34638 18568
/ 0
vdd 2 34638 18289
/ 0
vss 2 34638 18783
_I0/chip/vga_controller/field_translation_reset/U58 na210 0
Y 2 34518 18010
/ 0
B 2 34478 18010
/ 0
A 2 34438 18010
/ 0
vdd 2 34438 18289
/ 0
vss 2 34438 17795
_I0/chip/vga_controller/field_translation_reset/U43 na210 0
Y 2 34438 18568
/ 0
B 2 34398 18568
/ 0
A 2 34358 18568
/ 0
vdd 2 34358 18289
/ 0
vss 2 34358 18783
_I0/chip/vga_controller/field_translation_reset/U38 na210 0
Y 2 34078 18998
/ 0
B 2 34038 18998
/ 0
A 2 33998 18998
/ 0
vdd 2 33998 19277
/ 0
vss 2 33998 18783
_I0/chip/vga_controller/field_translation_reset/U41 na210 0
Y 2 34478 18998
/ 0
B 2 34438 18998
/ 0
A 2 34398 18998
/ 0
vdd 2 34398 19277
/ 0
vss 2 34398 18783
_I0/chip/vga_controller/field_translation_reset/U53 na210 0
Y 2 33918 18010
/ 0
B 2 33878 18010
/ 0
A 2 33838 18010
/ 0
vdd 2 33838 18289
/ 0
vss 2 33838 17795
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U15 na210 0
Y 2 33158 18998
/ 0
B 2 33118 18998
/ 0
A 2 33078 18998
/ 0
vdd 2 33078 19277
/ 0
vss 2 33078 18783
_I0/chip/vga_controller/field_translation/U33 na210 0
Y 2 33038 14058
/ 0
B 2 32998 14058
/ 0
A 2 32958 14058
/ 0
vdd 2 32958 14337
/ 0
vss 2 32958 13843
_I0/chip/vga_controller/field_translation/U7 na210 0
Y 2 32358 14058
/ 0
B 2 32318 14058
/ 0
A 2 32278 14058
/ 0
vdd 2 32278 14337
/ 0
vss 2 32278 13843
_I0/chip/vga_controller/field_translation/U5 na210 0
Y 2 31358 14616
/ 0
B 2 31318 14616
/ 0
A 2 31278 14616
/ 0
vdd 2 31278 14337
/ 0
vss 2 31278 14831
_I0/chip/vga_controller/field_translation/U3 na210 0
Y 2 31558 14616
/ 0
B 2 31518 14616
/ 0
A 2 31478 14616
/ 0
vdd 2 31478 14337
/ 0
vss 2 31478 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U83 na210 0
Y 2 34198 15604
/ 0
B 2 34158 15604
/ 0
A 2 34118 15604
/ 0
vdd 2 34118 15325
/ 0
vss 2 34118 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U83 na210 0
Y 2 38238 15604
/ 0
B 2 38198 15604
/ 0
A 2 38158 15604
/ 0
vdd 2 38158 15325
/ 0
vss 2 38158 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U44 na210 0
Y 2 34598 17580
/ 0
B 2 34558 17580
/ 0
A 2 34518 17580
/ 0
vdd 2 34518 17301
/ 0
vss 2 34518 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/U44 na210 0
Y 2 38638 17580
/ 0
B 2 38598 17580
/ 0
A 2 38558 17580
/ 0
vdd 2 38558 17301
/ 0
vss 2 38558 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/U45 na210 0
Y 2 34598 15604
/ 0
B 2 34558 15604
/ 0
A 2 34518 15604
/ 0
vdd 2 34518 15325
/ 0
vss 2 34518 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U45 na210 0
Y 2 38638 15604
/ 0
B 2 38598 15604
/ 0
A 2 38558 15604
/ 0
vdd 2 38558 15325
/ 0
vss 2 38558 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U74 na210 0
Y 2 34358 16034
/ 0
B 2 34318 16034
/ 0
A 2 34278 16034
/ 0
vdd 2 34278 16313
/ 0
vss 2 34278 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U74 na210 0
Y 2 38398 16034
/ 0
B 2 38358 16034
/ 0
A 2 38318 16034
/ 0
vdd 2 38318 16313
/ 0
vss 2 38318 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U47 na210 0
Y 2 34358 17022
/ 0
B 2 34318 17022
/ 0
A 2 34278 17022
/ 0
vdd 2 34278 17301
/ 0
vss 2 34278 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U47 na210 0
Y 2 38398 17022
/ 0
B 2 38358 17022
/ 0
A 2 38318 17022
/ 0
vdd 2 38318 17301
/ 0
vss 2 38318 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U89 na210 0
Y 2 33758 15046
/ 0
B 2 33718 15046
/ 0
A 2 33678 15046
/ 0
vdd 2 33678 15325
/ 0
vss 2 33678 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U89 na210 0
Y 2 37798 15046
/ 0
B 2 37758 15046
/ 0
A 2 37718 15046
/ 0
vdd 2 37718 15325
/ 0
vss 2 37718 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U80 na210 0
Y 2 33958 17022
/ 0
B 2 33918 17022
/ 0
A 2 33878 17022
/ 0
vdd 2 33878 17301
/ 0
vss 2 33878 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U80 na210 0
Y 2 37998 17022
/ 0
B 2 37958 17022
/ 0
A 2 37918 17022
/ 0
vdd 2 37918 17301
/ 0
vss 2 37918 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U79 na210 0
Y 2 34158 17022
/ 0
B 2 34118 17022
/ 0
A 2 34078 17022
/ 0
vdd 2 34078 17301
/ 0
vss 2 34078 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U79 na210 0
Y 2 38198 17022
/ 0
B 2 38158 17022
/ 0
A 2 38118 17022
/ 0
vdd 2 38118 17301
/ 0
vss 2 38118 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U42 na210 0
Y 2 33158 15604
/ 0
B 2 33118 15604
/ 0
A 2 33078 15604
/ 0
vdd 2 33078 15325
/ 0
vss 2 33078 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U42 na210 0
Y 2 37198 15604
/ 0
B 2 37158 15604
/ 0
A 2 37118 15604
/ 0
vdd 2 37118 15325
/ 0
vss 2 37118 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U84 na210 0
Y 2 33478 15046
/ 0
B 2 33438 15046
/ 0
A 2 33398 15046
/ 0
vdd 2 33398 15325
/ 0
vss 2 33398 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U84 na210 0
Y 2 37518 15046
/ 0
B 2 37478 15046
/ 0
A 2 37438 15046
/ 0
vdd 2 37438 15325
/ 0
vss 2 37438 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U41 na210 0
Y 2 32918 15604
/ 0
B 2 32878 15604
/ 0
A 2 32838 15604
/ 0
vdd 2 32838 15325
/ 0
vss 2 32838 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U41 na210 0
Y 2 36958 15604
/ 0
B 2 36918 15604
/ 0
A 2 36878 15604
/ 0
vdd 2 36878 15325
/ 0
vss 2 36878 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U48 na210 0
Y 2 32798 15046
/ 0
B 2 32758 15046
/ 0
A 2 32718 15046
/ 0
vdd 2 32718 15325
/ 0
vss 2 32718 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U48 na210 0
Y 2 36838 15046
/ 0
B 2 36798 15046
/ 0
A 2 36758 15046
/ 0
vdd 2 36758 15325
/ 0
vss 2 36758 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U75 na210 0
Y 2 32318 15604
/ 0
B 2 32278 15604
/ 0
A 2 32238 15604
/ 0
vdd 2 32238 15325
/ 0
vss 2 32238 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U75 na210 0
Y 2 36358 15604
/ 0
B 2 36318 15604
/ 0
A 2 36278 15604
/ 0
vdd 2 36278 15325
/ 0
vss 2 36278 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U76 na210 0
Y 2 32438 15046
/ 0
B 2 32398 15046
/ 0
A 2 32358 15046
/ 0
vdd 2 32358 15325
/ 0
vss 2 32358 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U76 na210 0
Y 2 36478 15046
/ 0
B 2 36438 15046
/ 0
A 2 36398 15046
/ 0
vdd 2 36398 15325
/ 0
vss 2 36398 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U49 na210 0
Y 2 32078 15046
/ 0
B 2 32038 15046
/ 0
A 2 31998 15046
/ 0
vdd 2 31998 15325
/ 0
vss 2 31998 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U49 na210 0
Y 2 36118 15046
/ 0
B 2 36078 15046
/ 0
A 2 36038 15046
/ 0
vdd 2 36038 15325
/ 0
vss 2 36038 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U66 na210 0
Y 2 32598 16034
/ 0
B 2 32558 16034
/ 0
A 2 32518 16034
/ 0
vdd 2 32518 16313
/ 0
vss 2 32518 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U66 na210 0
Y 2 36638 16034
/ 0
B 2 36598 16034
/ 0
A 2 36558 16034
/ 0
vdd 2 36558 16313
/ 0
vss 2 36558 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U72 na210 0
Y 2 31878 15604
/ 0
B 2 31838 15604
/ 0
A 2 31798 15604
/ 0
vdd 2 31798 15325
/ 0
vss 2 31798 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U72 na210 0
Y 2 35918 15604
/ 0
B 2 35878 15604
/ 0
A 2 35838 15604
/ 0
vdd 2 35838 15325
/ 0
vss 2 35838 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U57 na210 0
Y 2 31718 15046
/ 0
B 2 31678 15046
/ 0
A 2 31638 15046
/ 0
vdd 2 31638 15325
/ 0
vss 2 31638 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U57 na210 0
Y 2 35758 15046
/ 0
B 2 35718 15046
/ 0
A 2 35678 15046
/ 0
vdd 2 35678 15325
/ 0
vss 2 35678 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U71 na210 0
Y 2 31598 15604
/ 0
B 2 31558 15604
/ 0
A 2 31518 15604
/ 0
vdd 2 31518 15325
/ 0
vss 2 31518 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U71 na210 0
Y 2 35638 15604
/ 0
B 2 35598 15604
/ 0
A 2 35558 15604
/ 0
vdd 2 35558 15325
/ 0
vss 2 35558 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U67 na210 0
Y 2 32158 17022
/ 0
B 2 32118 17022
/ 0
A 2 32078 17022
/ 0
vdd 2 32078 17301
/ 0
vss 2 32078 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U67 na210 0
Y 2 36198 17022
/ 0
B 2 36158 17022
/ 0
A 2 36118 17022
/ 0
vdd 2 36118 17301
/ 0
vss 2 36118 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U61 na210 0
Y 2 32278 17022
/ 0
B 2 32238 17022
/ 0
A 2 32198 17022
/ 0
vdd 2 32198 17301
/ 0
vss 2 32198 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U61 na210 0
Y 2 36318 17022
/ 0
B 2 36278 17022
/ 0
A 2 36238 17022
/ 0
vdd 2 36238 17301
/ 0
vss 2 36238 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U58 na210 0
Y 2 31358 15604
/ 0
B 2 31318 15604
/ 0
A 2 31278 15604
/ 0
vdd 2 31278 15325
/ 0
vss 2 31278 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U58 na210 0
Y 2 35398 15604
/ 0
B 2 35358 15604
/ 0
A 2 35318 15604
/ 0
vdd 2 35318 15325
/ 0
vss 2 35318 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U63 na210 0
Y 2 31358 15046
/ 0
B 2 31318 15046
/ 0
A 2 31278 15046
/ 0
vdd 2 31278 15325
/ 0
vss 2 31278 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U63 na210 0
Y 2 35398 15046
/ 0
B 2 35358 15046
/ 0
A 2 35318 15046
/ 0
vdd 2 35318 15325
/ 0
vss 2 35318 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U62 na210 0
Y 2 31318 17580
/ 0
B 2 31278 17580
/ 0
A 2 31238 17580
/ 0
vdd 2 31238 17301
/ 0
vss 2 31238 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/U62 na210 0
Y 2 35358 17580
/ 0
B 2 35318 17580
/ 0
A 2 35278 17580
/ 0
vdd 2 35278 17301
/ 0
vss 2 35278 17795
_I0/chip/vga_controller/counter/pos_y_counter/U52 na210 0
Y 2 26718 18998
/ 0
B 2 26678 18998
/ 0
A 2 26638 18998
/ 0
vdd 2 26638 19277
/ 0
vss 2 26638 18783
_I0/chip/vga_controller/counter/pos_y_counter/U58 na210 0
Y 2 27118 18998
/ 0
B 2 27078 18998
/ 0
A 2 27038 18998
/ 0
vdd 2 27038 19277
/ 0
vss 2 27038 18783
_I0/chip/vga_controller/counter/pos_y_counter/U46 na210 0
Y 2 24598 17022
/ 0
B 2 24558 17022
/ 0
A 2 24518 17022
/ 0
vdd 2 24518 17301
/ 0
vss 2 24518 16807
_I0/chip/vga_controller/counter/pos_y_counter/U42 na210 0
Y 2 25358 18010
/ 0
B 2 25318 18010
/ 0
A 2 25278 18010
/ 0
vdd 2 25278 18289
/ 0
vss 2 25278 17795
_I0/chip/vga_controller/counter/pos_y_counter/U60 na210 0
Y 2 25158 18998
/ 0
B 2 25118 18998
/ 0
A 2 25078 18998
/ 0
vdd 2 25078 19277
/ 0
vss 2 25078 18783
_I0/chip/vga_controller/counter/resets/U34 na210 0
Y 2 28358 16592
/ 0
B 2 28318 16592
/ 0
A 2 28278 16592
/ 0
vdd 2 28278 16313
/ 0
vss 2 28278 16807
_I0/chip/vga_controller/counter/resets/U25 na210 0
Y 2 28838 16592
/ 0
B 2 28798 16592
/ 0
A 2 28758 16592
/ 0
vdd 2 28758 16313
/ 0
vss 2 28758 16807
_I0/chip/vga_controller/counter/resets/U33 na210 0
Y 2 29998 16592
/ 0
B 2 29958 16592
/ 0
A 2 29918 16592
/ 0
vdd 2 29918 16313
/ 0
vss 2 29918 16807
_I0/chip/vga_controller/counter/pos_x_counter/U46 na210 0
Y 2 27438 18998
/ 0
B 2 27398 18998
/ 0
A 2 27358 18998
/ 0
vdd 2 27358 19277
/ 0
vss 2 27358 18783
_I0/chip/vga_controller/counter/pos_x_counter/U36 na210 0
Y 2 28638 19556
/ 0
B 2 28598 19556
/ 0
A 2 28558 19556
/ 0
vdd 2 28558 19277
/ 0
vss 2 28558 19771
_I0/chip/vga_controller/counter/pos_x_counter/U41 na210 0
Y 2 28998 18998
/ 0
B 2 28958 18998
/ 0
A 2 28918 18998
/ 0
vdd 2 28918 19277
/ 0
vss 2 28918 18783
_I0/chip/vga_controller/field_check/U39 na210 0
Y 2 29078 15046
/ 0
B 2 29038 15046
/ 0
A 2 28998 15046
/ 0
vdd 2 28998 15325
/ 0
vss 2 28998 14831
_I0/chip/vga_controller/field_check/U33 na210 0
Y 2 28958 15046
/ 0
B 2 28918 15046
/ 0
A 2 28878 15046
/ 0
vdd 2 28878 15325
/ 0
vss 2 28878 14831
_I0/chip/vga_controller/field_check/U28 na210 0
Y 2 30958 15046
/ 0
B 2 30918 15046
/ 0
A 2 30878 15046
/ 0
vdd 2 30878 15325
/ 0
vss 2 30878 14831
_I0/chip/vga_controller/score_translation/U38 na210 0
Y 2 27798 12640
/ 0
B 2 27758 12640
/ 0
A 2 27718 12640
/ 0
vdd 2 27718 12361
/ 0
vss 2 27718 12855
_I0/chip/vga_controller/score_translation/U36 na210 0
Y 2 27598 12640
/ 0
B 2 27558 12640
/ 0
A 2 27518 12640
/ 0
vdd 2 27518 12361
/ 0
vss 2 27518 12855
_I0/chip/vga_controller/score_translation/U42 na210 0
Y 2 27158 13628
/ 0
B 2 27118 13628
/ 0
A 2 27078 13628
/ 0
vdd 2 27078 13349
/ 0
vss 2 27078 13843
_I0/chip/vga_controller/score_translation/U56 na210 0
Y 2 27958 13070
/ 0
B 2 27918 13070
/ 0
A 2 27878 13070
/ 0
vdd 2 27878 13349
/ 0
vss 2 27878 12855
_I0/chip/vga_controller/score_translation/U52 na210 0
Y 2 27798 13070
/ 0
B 2 27758 13070
/ 0
A 2 27718 13070
/ 0
vdd 2 27718 13349
/ 0
vss 2 27718 12855
_I0/chip/vga_controller/score_translation/mem_addr_counter/U17 na210 0
Y 2 26318 12640
/ 0
B 2 26278 12640
/ 0
A 2 26238 12640
/ 0
vdd 2 26238 12361
/ 0
vss 2 26238 12855
_I0/chip/vga_controller/triggers/U40 na210 0
Y 2 30078 12640
/ 0
B 2 30038 12640
/ 0
A 2 29998 12640
/ 0
vdd 2 29998 12361
/ 0
vss 2 29998 12855
_I0/chip/vga_controller/triggers/U43 na210 0
Y 2 30838 12082
/ 0
B 2 30798 12082
/ 0
A 2 30758 12082
/ 0
vdd 2 30758 12361
/ 0
vss 2 30758 11867
_I0/chip/vga_controller/triggers/U30 na210 0
Y 2 30798 12640
/ 0
B 2 30758 12640
/ 0
A 2 30718 12640
/ 0
vdd 2 30718 12361
/ 0
vss 2 30718 12855
_I0/chip/vga_controller/triggers/U28 na210 0
Y 2 31198 12082
/ 0
B 2 31158 12082
/ 0
A 2 31118 12082
/ 0
vdd 2 31118 12361
/ 0
vss 2 31118 11867
_I0/chip/vga_controller/np_check/U30 na210 0
Y 2 29678 14616
/ 0
B 2 29638 14616
/ 0
A 2 29598 14616
/ 0
vdd 2 29598 14337
/ 0
vss 2 29598 14831
_I0/chip/vga_controller/np_check/U42 na210 0
Y 2 29478 14058
/ 0
B 2 29438 14058
/ 0
A 2 29398 14058
/ 0
vdd 2 29398 14337
/ 0
vss 2 29398 13843
_I0/chip/vga_controller/np_check/U31 na210 0
Y 2 29518 14616
/ 0
B 2 29478 14616
/ 0
A 2 29438 14616
/ 0
vdd 2 29438 14337
/ 0
vss 2 29438 14831
_I0/chip/vga_controller/np_check/U23 na210 0
Y 2 29078 14058
/ 0
B 2 29038 14058
/ 0
A 2 28998 14058
/ 0
vdd 2 28998 14337
/ 0
vss 2 28998 13843
_I0/chip/vga_controller/np_check/U22 na210 0
Y 2 28878 14058
/ 0
B 2 28838 14058
/ 0
A 2 28798 14058
/ 0
vdd 2 28798 14337
/ 0
vss 2 28798 13843
_I0/chip/vga_controller/score_check/U29 na210 0
Y 2 25758 15046
/ 0
B 2 25718 15046
/ 0
A 2 25678 15046
/ 0
vdd 2 25678 15325
/ 0
vss 2 25678 14831
_I0/chip/vga_controller/score_check/U30 na210 0
Y 2 25878 15046
/ 0
B 2 25838 15046
/ 0
A 2 25798 15046
/ 0
vdd 2 25798 15325
/ 0
vss 2 25798 14831
_I0/chip/vga_controller/score_check/U26 na210 0
Y 2 25918 15604
/ 0
B 2 25878 15604
/ 0
A 2 25838 15604
/ 0
vdd 2 25838 15325
/ 0
vss 2 25838 15819
_I0/chip/vga_controller/score_check/U32 na210 0
Y 2 25518 15046
/ 0
B 2 25478 15046
/ 0
A 2 25438 15046
/ 0
vdd 2 25438 15325
/ 0
vss 2 25438 14831
_I0/chip/vga_controller/sync/U16 na210 0
Y 2 28038 15604
/ 0
B 2 27998 15604
/ 0
A 2 27958 15604
/ 0
vdd 2 27958 15325
/ 0
vss 2 27958 15819
_I0/chip/vga_controller/sync/U15 na210 0
Y 2 27998 15046
/ 0
B 2 27958 15046
/ 0
A 2 27918 15046
/ 0
vdd 2 27918 15325
/ 0
vss 2 27918 14831
_I0/chip/vga_controller/np_translation_reset/U57 na210 0
Y 2 38518 18568
/ 0
B 2 38478 18568
/ 0
A 2 38438 18568
/ 0
vdd 2 38438 18289
/ 0
vss 2 38438 18783
_I0/chip/vga_controller/np_translation_reset/U58 na210 0
Y 2 37878 18010
/ 0
B 2 37838 18010
/ 0
A 2 37798 18010
/ 0
vdd 2 37798 18289
/ 0
vss 2 37798 17795
_I0/chip/vga_controller/np_translation_reset/U53 na210 0
Y 2 38758 18010
/ 0
B 2 38718 18010
/ 0
A 2 38678 18010
/ 0
vdd 2 38678 18289
/ 0
vss 2 38678 17795
_I0/chip/vga_controller/np_translation_reset/U43 na210 0
Y 2 37958 18568
/ 0
B 2 37918 18568
/ 0
A 2 37878 18568
/ 0
vdd 2 37878 18289
/ 0
vss 2 37878 18783
_I0/chip/vga_controller/np_translation_reset/U41 na210 0
Y 2 35758 18010
/ 0
B 2 35718 18010
/ 0
A 2 35678 18010
/ 0
vdd 2 35678 18289
/ 0
vss 2 35678 17795
_I0/chip/vga_controller/np_translation_reset/U38 na210 0
Y 2 36038 18010
/ 0
B 2 35998 18010
/ 0
A 2 35958 18010
/ 0
vdd 2 35958 18289
/ 0
vss 2 35958 17795
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U13 na210 0
Y 2 36358 19556
/ 0
B 2 36318 19556
/ 0
A 2 36278 19556
/ 0
vdd 2 36278 19277
/ 0
vss 2 36278 19771
_I0/chip/vga_controller/np_translation/U3 na210 0
Y 2 38558 14058
/ 0
B 2 38518 14058
/ 0
A 2 38478 14058
/ 0
vdd 2 38478 14337
/ 0
vss 2 38478 13843
_I0/chip/vga_controller/np_translation/U7 na210 0
Y 2 37998 14058
/ 0
B 2 37958 14058
/ 0
A 2 37918 14058
/ 0
vdd 2 37918 14337
/ 0
vss 2 37918 13843
_I0/chip/vga_controller/np_translation/U33 na210 0
Y 2 38118 14616
/ 0
B 2 38078 14616
/ 0
A 2 38038 14616
/ 0
vdd 2 38038 14337
/ 0
vss 2 38038 14831
_I0/chip/vga_controller/np_translation/U5 na210 0
Y 2 38238 14058
/ 0
B 2 38198 14058
/ 0
A 2 38158 14058
/ 0
vdd 2 38158 14337
/ 0
vss 2 38158 13843
_I0/chip/vga_controller/mem_addr_demux/U47 na210 0
Y 2 34118 12082
/ 0
B 2 34078 12082
/ 0
A 2 34038 12082
/ 0
vdd 2 34038 12361
/ 0
vss 2 34038 11867
_I0/chip/vga_controller/mem_addr_demux/U45 na210 0
Y 2 34238 12082
/ 0
B 2 34198 12082
/ 0
A 2 34158 12082
/ 0
vdd 2 34158 12361
/ 0
vss 2 34158 11867
_I0/chip/vga_controller/mem_addr_demux/U63 na210 0
Y 2 33878 12082
/ 0
B 2 33838 12082
/ 0
A 2 33798 12082
/ 0
vdd 2 33798 12361
/ 0
vss 2 33798 11867
_I0/chip/vga_controller/mem_addr_demux/U61 na210 0
Y 2 33998 12082
/ 0
B 2 33958 12082
/ 0
A 2 33918 12082
/ 0
vdd 2 33918 12361
/ 0
vss 2 33918 11867
_I0/chip/vga_controller/mem_addr_demux/U65 na210 0
Y 2 33638 12082
/ 0
B 2 33598 12082
/ 0
A 2 33558 12082
/ 0
vdd 2 33558 12361
/ 0
vss 2 33558 11867
_I0/chip/vga_controller/mem_addr_demux/U68 na210 0
Y 2 33758 12082
/ 0
B 2 33718 12082
/ 0
A 2 33678 12082
/ 0
vdd 2 33678 12361
/ 0
vss 2 33678 11867
_I0/chip/vga_controller/mem_addr_demux/U53 na210 0
Y 2 33398 12082
/ 0
B 2 33358 12082
/ 0
A 2 33318 12082
/ 0
vdd 2 33318 12361
/ 0
vss 2 33318 11867
_I0/chip/vga_controller/mem_addr_demux/U55 na210 0
Y 2 33518 12082
/ 0
B 2 33478 12082
/ 0
A 2 33438 12082
/ 0
vdd 2 33438 12361
/ 0
vss 2 33438 11867
_I0/chip/vga_controller/mem_addr_demux/U66 na210 0
Y 2 33158 12640
/ 0
B 2 33118 12640
/ 0
A 2 33078 12640
/ 0
vdd 2 33078 12361
/ 0
vss 2 33078 12855
_I0/chip/vga_controller/mem_addr_demux/U54 na210 0
Y 2 33158 12082
/ 0
B 2 33118 12082
/ 0
A 2 33078 12082
/ 0
vdd 2 33078 12361
/ 0
vss 2 33078 11867
_I0/chip/vga_controller/mem_addr_demux/U46 na210 0
Y 2 33278 12640
/ 0
B 2 33238 12640
/ 0
A 2 33198 12640
/ 0
vdd 2 33198 12361
/ 0
vss 2 33198 12855
_I0/chip/vga_controller/mem_addr_demux/U62 na210 0
Y 2 33278 12082
/ 0
B 2 33238 12082
/ 0
A 2 33198 12082
/ 0
vdd 2 33198 12361
/ 0
vss 2 33198 11867
_I0/chip/vga_controller/mem_addr_demux/U38 na210 0
Y 2 32878 12082
/ 0
B 2 32838 12082
/ 0
A 2 32798 12082
/ 0
vdd 2 32798 12361
/ 0
vss 2 32798 11867
_I0/chip/vga_controller/mem_addr_demux/U37 na210 0
Y 2 32998 12082
/ 0
B 2 32958 12082
/ 0
A 2 32918 12082
/ 0
vdd 2 32918 12361
/ 0
vss 2 32918 11867
_I0/chip/vga_controller/mem_addr_demux/U39 na210 0
Y 2 33038 12640
/ 0
B 2 32998 12640
/ 0
A 2 32958 12640
/ 0
vdd 2 32958 12361
/ 0
vss 2 32958 12855
_I0/chip/vga_controller/mem_addr_demux/U50 na210 0
Y 2 32438 12082
/ 0
B 2 32398 12082
/ 0
A 2 32358 12082
/ 0
vdd 2 32358 12361
/ 0
vss 2 32358 11867
_I0/chip/vga_controller/mem_addr_demux/U49 na210 0
Y 2 32558 12082
/ 0
B 2 32518 12082
/ 0
A 2 32478 12082
/ 0
vdd 2 32478 12361
/ 0
vss 2 32478 11867
_I0/chip/vga_controller/mem_addr_demux/U51 na210 0
Y 2 32198 12640
/ 0
B 2 32158 12640
/ 0
A 2 32118 12640
/ 0
vdd 2 32118 12361
/ 0
vss 2 32118 12855
_I0/chip/vga_controller/mem_addr_demux/U58 na210 0
Y 2 32198 12082
/ 0
B 2 32158 12082
/ 0
A 2 32118 12082
/ 0
vdd 2 32118 12361
/ 0
vss 2 32118 11867
_I0/chip/vga_controller/mem_addr_demux/U42 na210 0
Y 2 32318 12640
/ 0
B 2 32278 12640
/ 0
A 2 32238 12640
/ 0
vdd 2 32238 12361
/ 0
vss 2 32238 12855
_I0/chip/vga_controller/mem_addr_demux/U43 na210 0
Y 2 31958 12082
/ 0
B 2 31918 12082
/ 0
A 2 31878 12082
/ 0
vdd 2 31878 12361
/ 0
vss 2 31878 11867
_I0/chip/vga_controller/mem_addr_demux/U41 na210 0
Y 2 32078 12082
/ 0
B 2 32038 12082
/ 0
A 2 31998 12082
/ 0
vdd 2 31998 12361
/ 0
vss 2 31998 11867
_I0/chip/vga_controller/mem_addr_demux/U57 na210 0
Y 2 31718 12082
/ 0
B 2 31678 12082
/ 0
A 2 31638 12082
/ 0
vdd 2 31638 12361
/ 0
vss 2 31638 11867
_I0/chip/vga_controller/mem_addr_demux/U59 na210 0
Y 2 31838 12082
/ 0
B 2 31798 12082
/ 0
A 2 31758 12082
/ 0
vdd 2 31758 12361
/ 0
vss 2 31758 11867
_I0/chip/game_controller/U348 ex210 0
vss 2 638 14831
/ 0
vdd 2 638 14337
/ 0
B 2 798 14616
/ 0
Y 2 758 14656
/ 0
A 2 638 14616
_I0/chip/game_controller/U347 ex210 0
vss 2 998 15819
/ 0
vdd 2 998 15325
/ 0
B 2 1158 15604
/ 0
Y 2 1118 15644
/ 0
A 2 998 15604
_I0/chip/game_controller/U345 ex210 0
vss 2 998 16807
/ 0
vdd 2 998 16313
/ 0
B 2 1158 16592
/ 0
Y 2 1118 16632
/ 0
A 2 998 16592
_I0/chip/game_controller/U346 ex210 0
vss 2 1278 12855
/ 0
vdd 2 1278 13349
/ 0
B 2 1438 13070
/ 0
Y 2 1398 13030
/ 0
A 2 1278 13070
_I0/chip/game_controller/calc_pm/U62 ex210 0
vss 2 1438 18783
/ 0
vdd 2 1438 19277
/ 0
B 2 1598 18998
/ 0
Y 2 1558 18958
/ 0
A 2 1438 18998
_I0/chip/game_controller/calc_pm/U64 ex210 0
vss 2 1438 19771
/ 0
vdd 2 1438 19277
/ 0
B 2 1598 19556
/ 0
Y 2 1558 19596
/ 0
A 2 1438 19556
_I0/chip/game_controller/calc_pm/U71 ex210 0
vss 2 1438 18783
/ 0
vdd 2 1438 18289
/ 0
B 2 1598 18568
/ 0
Y 2 1558 18608
/ 0
A 2 1438 18568
_I0/chip/game_controller/calc_pm/U78 ex210 0
vss 2 1718 18783
/ 0
vdd 2 1718 19277
/ 0
B 2 1878 18998
/ 0
Y 2 1838 18958
/ 0
A 2 1718 18998
_I0/chip/game_controller/calc_pm/U73 ex210 0
vss 2 1718 18783
/ 0
vdd 2 1718 18289
/ 0
B 2 1878 18568
/ 0
Y 2 1838 18608
/ 0
A 2 1718 18568
_I0/chip/game_controller/calc_pm/U80 ex210 0
vss 2 1998 18783
/ 0
vdd 2 1998 18289
/ 0
B 2 2158 18568
/ 0
Y 2 2118 18608
/ 0
A 2 1998 18568
_I0/chip/game_controller/calc_pm/U107 ex210 0
vss 2 2278 19771
/ 0
vdd 2 2278 19277
/ 0
B 2 2438 19556
/ 0
Y 2 2398 19596
/ 0
A 2 2278 19556
_I0/chip/game_controller/calc_pm/U104 ex210 0
vss 2 2558 19771
/ 0
vdd 2 2558 19277
/ 0
B 2 2718 19556
/ 0
Y 2 2678 19596
/ 0
A 2 2558 19556
_I0/chip/game_controller/calc_pm/U109 ex210 0
vss 2 2558 18783
/ 0
vdd 2 2558 18289
/ 0
B 2 2718 18568
/ 0
Y 2 2678 18608
/ 0
A 2 2558 18568
_I0/chip/game_controller/calc_pm/U86 ex210 0
vss 2 3118 18783
/ 0
vdd 2 3118 19277
/ 0
B 2 3278 18998
/ 0
Y 2 3238 18958
/ 0
A 2 3118 18998
_I0/chip/game_controller/calc_pm/U81 ex210 0
vss 2 3118 18783
/ 0
vdd 2 3118 18289
/ 0
B 2 3278 18568
/ 0
Y 2 3238 18608
/ 0
A 2 3118 18568
_I0/chip/game_controller/calc_pm/U111 ex210 0
vss 2 3678 18783
/ 0
vdd 2 3678 18289
/ 0
B 2 3838 18568
/ 0
Y 2 3798 18608
/ 0
A 2 3678 18568
_I0/chip/lookup_table/lbl_adder_x/U32 ex210 0
vss 2 12038 1987
/ 0
vdd 2 12038 2481
/ 0
B 2 12198 2202
/ 0
Y 2 12158 2162
/ 0
A 2 12038 2202
_I0/chip/lookup_table/lbl_adder_x/U31 ex210 0
vss 2 12038 2975
/ 0
vdd 2 12038 2481
/ 0
B 2 12198 2760
/ 0
Y 2 12158 2800
/ 0
A 2 12038 2760
_I0/chip/lookup_table/lbl_adder_x/U26 ex210 0
vss 2 12318 2975
/ 0
vdd 2 12318 2481
/ 0
B 2 12478 2760
/ 0
Y 2 12438 2800
/ 0
A 2 12318 2760
_I0/chip/lookup_table/lbl_adder_x/U22 ex210 0
vss 2 12598 2975
/ 0
vdd 2 12598 2481
/ 0
B 2 12758 2760
/ 0
Y 2 12718 2800
/ 0
A 2 12598 2760
_I0/chip/lookup_table/lbl_adder_x/U34 ex210 0
vss 2 12878 2975
/ 0
vdd 2 12878 2481
/ 0
B 2 13038 2760
/ 0
Y 2 12998 2800
/ 0
A 2 12878 2760
_I0/chip/lookup_table/lbl_adder_y/U46 ex210 0
vss 2 13878 1987
/ 0
vdd 2 13878 2481
/ 0
B 2 14038 2202
/ 0
Y 2 13998 2162
/ 0
A 2 13878 2202
_I0/chip/lookup_table/lbl_adder_y/U39 ex210 0
vss 2 14158 2975
/ 0
vdd 2 14158 2481
/ 0
B 2 14318 2760
/ 0
Y 2 14278 2800
/ 0
A 2 14158 2760
_I0/chip/lookup_table/lbl_adder_y/U40 ex210 0
vss 2 13878 1987
/ 0
vdd 2 13878 1493
/ 0
B 2 14038 1772
/ 0
Y 2 13998 1812
/ 0
A 2 13878 1772
_I0/chip/lookup_table/lbl_adder_y/U34 ex210 0
vss 2 14438 2975
/ 0
vdd 2 14438 2481
/ 0
B 2 14598 2760
/ 0
Y 2 14558 2800
/ 0
A 2 14438 2760
_I0/chip/lookup_table/lbl_adder_y/U38 ex210 0
vss 2 15278 1987
/ 0
vdd 2 15278 1493
/ 0
B 2 15438 1772
/ 0
Y 2 15398 1812
/ 0
A 2 15278 1772
_I0/chip/lookup_table/lbl_adder_y/U23 ex210 0
vss 2 14998 1987
/ 0
vdd 2 14998 2481
/ 0
B 2 15158 2202
/ 0
Y 2 15118 2162
/ 0
A 2 14998 2202
_I0/chip/lookup_table/lbl_adder_y/U24 ex210 0
vss 2 14998 2975
/ 0
vdd 2 14998 2481
/ 0
B 2 15158 2760
/ 0
Y 2 15118 2800
/ 0
A 2 14998 2760
_I0/chip/clear_shift/shift/adder_7_bit/U9 ex210 0
vss 2 5798 999
/ 0
vdd 2 5798 1493
/ 0
B 2 5958 1214
/ 0
Y 2 5918 1174
/ 0
A 2 5798 1214
_I0/chip/clear_shift/shift/adder_7_bit/U7 ex210 0
vss 2 5798 1987
/ 0
vdd 2 5798 1493
/ 0
B 2 5958 1772
/ 0
Y 2 5918 1812
/ 0
A 2 5798 1772
_I0/chip/clear_shift/counter_7_bit/U33 ex210 0
vss 2 7198 1987
/ 0
vdd 2 7198 1493
/ 0
B 2 7358 1772
/ 0
Y 2 7318 1812
/ 0
A 2 7198 1772
_I0/chip/clear_shift/counter_7_bit/U25 ex210 0
vss 2 8358 999
/ 0
vdd 2 8358 505
/ 0
B 2 8518 784
/ 0
Y 2 8478 824
/ 0
A 2 8358 784
_I0/chip/clear_shift/counter_7_bit/U36 ex210 0
vss 2 7998 1987
/ 0
vdd 2 7998 1493
/ 0
B 2 8158 1772
/ 0
Y 2 8118 1812
/ 0
A 2 7998 1772
_I0/chip/clear_shift/counter_7_bit/U26 ex210 0
vss 2 8038 999
/ 0
vdd 2 8038 505
/ 0
B 2 8198 784
/ 0
Y 2 8158 824
/ 0
A 2 8038 784
_I0/chip/clear_shift/counter_7_bit/U31 ex210 0
vss 2 8998 1987
/ 0
vdd 2 8998 1493
/ 0
B 2 9158 1772
/ 0
Y 2 9118 1812
/ 0
A 2 8998 1772
_I0/chip/clear_shift/counter_7_bit/U27 ex210 0
vss 2 8678 1987
/ 0
vdd 2 8678 1493
/ 0
B 2 8838 1772
/ 0
Y 2 8798 1812
/ 0
A 2 8678 1772
_I0/chip/clear_shift/counter_7_bit/U35 ex210 0
vss 2 9318 1987
/ 0
vdd 2 9318 1493
/ 0
B 2 9478 1772
/ 0
Y 2 9438 1812
/ 0
A 2 9318 1772
_I0/chip/switch_debounce/U74 ex210 0
vss 2 2958 5939
/ 0
vdd 2 2958 5445
/ 0
B 2 3118 5724
/ 0
Y 2 3078 5764
/ 0
A 2 2958 5724
_I0/chip/switch_debounce/U77 ex210 0
vss 2 3798 4951
/ 0
vdd 2 3798 5445
/ 0
B 2 3958 5166
/ 0
Y 2 3918 5126
/ 0
A 2 3798 5166
_I0/chip/switch_debounce/U79 ex210 0
vss 2 3278 6927
/ 0
vdd 2 3278 6433
/ 0
B 2 3438 6712
/ 0
Y 2 3398 6752
/ 0
A 2 3278 6712
_I0/chip/switch_debounce/U82 ex210 0
vss 2 3558 6927
/ 0
vdd 2 3558 7421
/ 0
B 2 3718 7142
/ 0
Y 2 3678 7102
/ 0
A 2 3558 7142
_I0/chip/switch_debounce/U84 ex210 0
vss 2 3558 7915
/ 0
vdd 2 3558 7421
/ 0
B 2 3718 7700
/ 0
Y 2 3678 7740
/ 0
A 2 3558 7700
_I0/chip/keep_score/L1/U48 ex210 0
vss 2 15398 11867
/ 0
vdd 2 15398 11373
/ 0
B 2 15558 11652
/ 0
Y 2 15518 11692
/ 0
A 2 15398 11652
_I0/chip/keep_score/L1/U28 ex210 0
vss 2 14918 11867
/ 0
vdd 2 14918 11373
/ 0
B 2 15078 11652
/ 0
Y 2 15038 11692
/ 0
A 2 14918 11652
_I0/chip/keep_score/L1/U33 ex210 0
vss 2 14318 10879
/ 0
vdd 2 14318 10385
/ 0
B 2 14478 10664
/ 0
Y 2 14438 10704
/ 0
A 2 14318 10664
_I0/chip/keep_score/L1/U30 ex210 0
vss 2 14598 10879
/ 0
vdd 2 14598 10385
/ 0
B 2 14758 10664
/ 0
Y 2 14718 10704
/ 0
A 2 14598 10664
_I0/chip/keep_score/L1/U37 ex210 0
vss 2 15198 10879
/ 0
vdd 2 15198 11373
/ 0
B 2 15358 11094
/ 0
Y 2 15318 11054
/ 0
A 2 15198 11094
_I0/chip/keep_score/L1/U39 ex210 0
vss 2 13958 10879
/ 0
vdd 2 13958 10385
/ 0
B 2 14118 10664
/ 0
Y 2 14078 10704
/ 0
A 2 13958 10664
_I0/chip/keep_score/L1/U45 ex210 0
vss 2 13518 11867
/ 0
vdd 2 13518 11373
/ 0
B 2 13678 11652
/ 0
Y 2 13638 11692
/ 0
A 2 13518 11652
_I0/chip/keep_score/L1/U43 ex210 0
vss 2 13518 10879
/ 0
vdd 2 13518 10385
/ 0
B 2 13678 10664
/ 0
Y 2 13638 10704
/ 0
A 2 13518 10664
_I0/chip/fall_timer/counter/U29 ex210 0
vss 2 14558 16807
/ 0
vdd 2 14558 16313
/ 0
B 2 14718 16592
/ 0
Y 2 14678 16632
/ 0
A 2 14558 16592
_I0/chip/fall_timer/counter/U25 ex210 0
vss 2 14278 16807
/ 0
vdd 2 14278 16313
/ 0
B 2 14438 16592
/ 0
Y 2 14398 16632
/ 0
A 2 14278 16592
_I0/chip/fall_timer/counter/U23 ex210 0
vss 2 13518 16807
/ 0
vdd 2 13518 17301
/ 0
B 2 13678 17022
/ 0
Y 2 13638 16982
/ 0
A 2 13518 17022
_I0/chip/fall_timer/counter/U28 ex210 0
vss 2 13518 16807
/ 0
vdd 2 13518 16313
/ 0
B 2 13678 16592
/ 0
Y 2 13638 16632
/ 0
A 2 13518 16592
_I0/chip/fall_timer/counter/U24 ex210 0
vss 2 13798 16807
/ 0
vdd 2 13798 16313
/ 0
B 2 13958 16592
/ 0
Y 2 13918 16632
/ 0
A 2 13798 16592
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U37 ex210 0
vss 2 27718 7915
/ 0
vdd 2 27718 8409
/ 0
B 2 27878 8130
/ 0
Y 2 27838 8090
/ 0
A 2 27718 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U37 ex210 0
vss 2 31638 7915
/ 0
vdd 2 31638 8409
/ 0
B 2 31798 8130
/ 0
Y 2 31758 8090
/ 0
A 2 31638 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U37 ex210 0
vss 2 35558 7915
/ 0
vdd 2 35558 8409
/ 0
B 2 35718 8130
/ 0
Y 2 35678 8090
/ 0
A 2 35558 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U37 ex210 0
vss 2 23798 7915
/ 0
vdd 2 23798 8409
/ 0
B 2 23958 8130
/ 0
Y 2 23918 8090
/ 0
A 2 23798 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U37 ex210 0
vss 2 19878 7915
/ 0
vdd 2 19878 8409
/ 0
B 2 20038 8130
/ 0
Y 2 19998 8090
/ 0
A 2 19878 8130
_I0/chip/next_piece_generator/U10 ex210 0
vss 2 8518 5939
/ 0
vdd 2 8518 6433
/ 0
B 2 8678 6154
/ 0
Y 2 8638 6114
/ 0
A 2 8518 6154
_I0/chip/next_piece_generator/U6 ex210 0
vss 2 7718 5939
/ 0
vdd 2 7718 6433
/ 0
B 2 7878 6154
/ 0
Y 2 7838 6114
/ 0
A 2 7718 6154
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U18 ex210 0
vss 2 30638 18783
/ 0
vdd 2 30638 19277
/ 0
B 2 30798 18998
/ 0
Y 2 30758 18958
/ 0
A 2 30638 18998
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U14 ex210 0
vss 2 31478 19771
/ 0
vdd 2 31478 19277
/ 0
B 2 31638 19556
/ 0
Y 2 31598 19596
/ 0
A 2 31478 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U17 ex210 0
vss 2 31838 19771
/ 0
vdd 2 31838 19277
/ 0
B 2 31998 19556
/ 0
Y 2 31958 19596
/ 0
A 2 31838 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U24 ex210 0
vss 2 32638 18783
/ 0
vdd 2 32638 19277
/ 0
B 2 32798 18998
/ 0
Y 2 32758 18958
/ 0
A 2 32638 18998
_I0/chip/vga_controller/field_translation/U34 ex210 0
vss 2 32558 13843
/ 0
vdd 2 32558 14337
/ 0
B 2 32718 14058
/ 0
Y 2 32678 14018
/ 0
A 2 32558 14058
_I0/chip/vga_controller/counter/pos_y_counter/U40 ex210 0
vss 2 26838 17795
/ 0
vdd 2 26838 17301
/ 0
B 2 26998 17580
/ 0
Y 2 26958 17620
/ 0
A 2 26838 17580
_I0/chip/vga_controller/counter/pos_y_counter/U39 ex210 0
vss 2 26318 16807
/ 0
vdd 2 26318 17301
/ 0
B 2 26478 17022
/ 0
Y 2 26438 16982
/ 0
A 2 26318 17022
_I0/chip/vga_controller/counter/pos_y_counter/U45 ex210 0
vss 2 25238 16807
/ 0
vdd 2 25238 17301
/ 0
B 2 25398 17022
/ 0
Y 2 25358 16982
/ 0
A 2 25238 17022
_I0/chip/vga_controller/counter/pos_y_counter/U44 ex210 0
vss 2 24238 16807
/ 0
vdd 2 24238 17301
/ 0
B 2 24398 17022
/ 0
Y 2 24358 16982
/ 0
A 2 24238 17022
_I0/chip/vga_controller/counter/pos_y_counter/U55 ex210 0
vss 2 24518 17795
/ 0
vdd 2 24518 18289
/ 0
B 2 24678 18010
/ 0
Y 2 24638 17970
/ 0
A 2 24518 18010
_I0/chip/vga_controller/counter/pos_y_counter/U38 ex210 0
vss 2 24918 17795
/ 0
vdd 2 24918 18289
/ 0
B 2 25078 18010
/ 0
Y 2 25038 17970
/ 0
A 2 24918 18010
_I0/chip/vga_controller/counter/pos_y_counter/U54 ex210 0
vss 2 25918 19771
/ 0
vdd 2 25918 19277
/ 0
B 2 26078 19556
/ 0
Y 2 26038 19596
/ 0
A 2 25918 19556
_I0/chip/vga_controller/counter/pos_y_counter/U49 ex210 0
vss 2 24758 18783
/ 0
vdd 2 24758 19277
/ 0
B 2 24918 18998
/ 0
Y 2 24878 18958
/ 0
A 2 24758 18998
_I0/chip/vga_controller/counter/pos_y_counter/U56 ex210 0
vss 2 24238 18783
/ 0
vdd 2 24238 18289
/ 0
B 2 24398 18568
/ 0
Y 2 24358 18608
/ 0
A 2 24238 18568
_I0/chip/vga_controller/counter/pos_y_counter/U51 ex210 0
vss 2 24238 18783
/ 0
vdd 2 24238 19277
/ 0
B 2 24398 18998
/ 0
Y 2 24358 18958
/ 0
A 2 24238 18998
_I0/chip/vga_controller/counter/pos_x_counter/U42 ex210 0
vss 2 27358 19771
/ 0
vdd 2 27358 19277
/ 0
B 2 27518 19556
/ 0
Y 2 27478 19596
/ 0
A 2 27358 19556
_I0/chip/vga_controller/counter/pos_x_counter/U43 ex210 0
vss 2 27358 17795
/ 0
vdd 2 27358 18289
/ 0
B 2 27518 18010
/ 0
Y 2 27478 17970
/ 0
A 2 27358 18010
_I0/chip/vga_controller/counter/pos_x_counter/U34 ex210 0
vss 2 27878 19771
/ 0
vdd 2 27878 19277
/ 0
B 2 28038 19556
/ 0
Y 2 27998 19596
/ 0
A 2 27878 19556
_I0/chip/vga_controller/counter/pos_x_counter/U33 ex210 0
vss 2 28798 17795
/ 0
vdd 2 28798 18289
/ 0
B 2 28958 18010
/ 0
Y 2 28918 17970
/ 0
A 2 28798 18010
_I0/chip/vga_controller/counter/pos_x_counter/U32 ex210 0
vss 2 28718 19771
/ 0
vdd 2 28718 19277
/ 0
B 2 28878 19556
/ 0
Y 2 28838 19596
/ 0
A 2 28718 19556
_I0/chip/vga_controller/counter/pos_x_counter/U38 ex210 0
vss 2 28558 18783
/ 0
vdd 2 28558 19277
/ 0
B 2 28718 18998
/ 0
Y 2 28678 18958
/ 0
A 2 28558 18998
_I0/chip/vga_controller/counter/pos_x_counter/U40 ex210 0
vss 2 30118 19771
/ 0
vdd 2 30118 19277
/ 0
B 2 30278 19556
/ 0
Y 2 30238 19596
/ 0
A 2 30118 19556
_I0/chip/vga_controller/counter/pos_x_counter/U44 ex210 0
vss 2 30118 18783
/ 0
vdd 2 30118 19277
/ 0
B 2 30278 18998
/ 0
Y 2 30238 18958
/ 0
A 2 30118 18998
_I0/chip/vga_controller/score_translation/mem_addr_counter/U14 ex210 0
vss 2 25518 11867
/ 0
vdd 2 25518 12361
/ 0
B 2 25678 12082
/ 0
Y 2 25638 12042
/ 0
A 2 25518 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U13 ex210 0
vss 2 25798 11867
/ 0
vdd 2 25798 12361
/ 0
B 2 25958 12082
/ 0
Y 2 25918 12042
/ 0
A 2 25798 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U15 ex210 0
vss 2 25238 11867
/ 0
vdd 2 25238 12361
/ 0
B 2 25398 12082
/ 0
Y 2 25358 12042
/ 0
A 2 25238 12082
_I0/chip/vga_controller/score_check/U28 ex210 0
vss 2 25558 15819
/ 0
vdd 2 25558 15325
/ 0
B 2 25718 15604
/ 0
Y 2 25678 15644
/ 0
A 2 25558 15604
_I0/chip/vga_controller/sync/U22 ex210 0
vss 2 28078 15819
/ 0
vdd 2 28078 15325
/ 0
B 2 28238 15604
/ 0
Y 2 28198 15644
/ 0
A 2 28078 15604
_I0/chip/vga_controller/sync/U23 ex210 0
vss 2 28118 14831
/ 0
vdd 2 28118 15325
/ 0
B 2 28278 15046
/ 0
Y 2 28238 15006
/ 0
A 2 28118 15046
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U12 ex210 0
vss 2 35998 18783
/ 0
vdd 2 35998 19277
/ 0
B 2 36158 18998
/ 0
Y 2 36118 18958
/ 0
A 2 35998 18998
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U11 ex210 0
vss 2 35998 19771
/ 0
vdd 2 35998 19277
/ 0
B 2 36158 19556
/ 0
Y 2 36118 19596
/ 0
A 2 35998 19556
_I0/chip/vga_controller/np_translation/U34 ex210 0
vss 2 36078 14831
/ 0
vdd 2 36078 14337
/ 0
B 2 36238 14616
/ 0
Y 2 36198 14656
/ 0
A 2 36078 14616
_I0/chip/game_controller/U360 no310 0
C 2 758 9644
/ 0
B 2 718 9676
/ 0
A 2 678 9644
/ 0
vss 2 678 9891
/ 0
vdd 2 678 9397
/ 0
Y 2 798 9644
_I0/chip/game_controller/U342 no310 0
C 2 2278 11126
/ 0
B 2 2238 11094
/ 0
A 2 2198 11126
/ 0
vss 2 2198 10879
/ 0
vdd 2 2198 11373
/ 0
Y 2 2318 11126
_I0/chip/game_controller/U355 no310 0
C 2 1838 15572
/ 0
B 2 1798 15604
/ 0
A 2 1758 15572
/ 0
vss 2 1758 15819
/ 0
vdd 2 1758 15325
/ 0
Y 2 1878 15572
_I0/chip/game_controller/U523 no310 0
C 2 3518 16066
/ 0
B 2 3478 16034
/ 0
A 2 3438 16066
/ 0
vss 2 3438 15819
/ 0
vdd 2 3438 16313
/ 0
Y 2 3558 16066
_I0/chip/game_controller/U479 no310 0
C 2 3918 16560
/ 0
B 2 3878 16592
/ 0
A 2 3838 16560
/ 0
vss 2 3838 16807
/ 0
vdd 2 3838 16313
/ 0
Y 2 3958 16560
_I0/chip/game_controller/U497 no310 0
C 2 3158 14584
/ 0
B 2 3118 14616
/ 0
A 2 3078 14584
/ 0
vss 2 3078 14831
/ 0
vdd 2 3078 14337
/ 0
Y 2 3198 14584
_I0/chip/game_controller/U537 no310 0
C 2 4638 18042
/ 0
B 2 4598 18010
/ 0
A 2 4558 18042
/ 0
vss 2 4558 17795
/ 0
vdd 2 4558 18289
/ 0
Y 2 4678 18042
_I0/chip/game_controller/U391 no310 0
C 2 5038 15572
/ 0
B 2 4998 15604
/ 0
A 2 4958 15572
/ 0
vss 2 4958 15819
/ 0
vdd 2 4958 15325
/ 0
Y 2 5078 15572
_I0/chip/game_controller/U433 no310 0
C 2 5078 12114
/ 0
B 2 5038 12082
/ 0
A 2 4998 12114
/ 0
vss 2 4998 11867
/ 0
vdd 2 4998 12361
/ 0
Y 2 5118 12114
_I0/chip/game_controller/U367 no310 0
C 2 4918 9644
/ 0
B 2 4878 9676
/ 0
A 2 4838 9644
/ 0
vss 2 4838 9891
/ 0
vdd 2 4838 9397
/ 0
Y 2 4958 9644
_I0/chip/game_controller/U390 no310 0
C 2 5838 13596
/ 0
B 2 5798 13628
/ 0
A 2 5758 13596
/ 0
vss 2 5758 13843
/ 0
vdd 2 5758 13349
/ 0
Y 2 5878 13596
_I0/chip/game_controller/U371 no310 0
C 2 6118 9150
/ 0
B 2 6078 9118
/ 0
A 2 6038 9150
/ 0
vss 2 6038 8903
/ 0
vdd 2 6038 9397
/ 0
Y 2 6158 9150
_I0/chip/game_controller/U331 no310 0
C 2 7438 11126
/ 0
B 2 7398 11094
/ 0
A 2 7358 11126
/ 0
vss 2 7358 10879
/ 0
vdd 2 7358 11373
/ 0
Y 2 7478 11126
_I0/chip/game_controller/U459 no310 0
C 2 7878 12608
/ 0
B 2 7838 12640
/ 0
A 2 7798 12608
/ 0
vss 2 7798 12855
/ 0
vdd 2 7798 12361
/ 0
Y 2 7918 12608
_I0/chip/game_controller/U502 no310 0
C 2 8638 16560
/ 0
B 2 8598 16592
/ 0
A 2 8558 16560
/ 0
vss 2 8558 16807
/ 0
vdd 2 8558 16313
/ 0
Y 2 8678 16560
_I0/chip/game_controller/U443 no310 0
C 2 8158 13596
/ 0
B 2 8118 13628
/ 0
A 2 8078 13596
/ 0
vss 2 8078 13843
/ 0
vdd 2 8078 13349
/ 0
Y 2 8198 13596
_I0/chip/game_controller/U332 no310 0
C 2 8878 17548
/ 0
B 2 8838 17580
/ 0
A 2 8798 17548
/ 0
vss 2 8798 17795
/ 0
vdd 2 8798 17301
/ 0
Y 2 8918 17548
_I0/chip/game_controller/U597 no310 0
C 2 9118 16560
/ 0
B 2 9078 16592
/ 0
A 2 9038 16560
/ 0
vss 2 9038 16807
/ 0
vdd 2 9038 16313
/ 0
Y 2 9158 16560
_I0/chip/game_controller/U562 no310 0
C 2 9758 17548
/ 0
B 2 9718 17580
/ 0
A 2 9678 17548
/ 0
vss 2 9678 17795
/ 0
vdd 2 9678 17301
/ 0
Y 2 9798 17548
_I0/chip/game_controller/U560 no310 0
C 2 9718 16066
/ 0
B 2 9678 16034
/ 0
A 2 9638 16066
/ 0
vss 2 9638 15819
/ 0
vdd 2 9638 16313
/ 0
Y 2 9758 16066
_I0/chip/game_controller/U511 no310 0
C 2 9718 16560
/ 0
B 2 9678 16592
/ 0
A 2 9638 16560
/ 0
vss 2 9638 16807
/ 0
vdd 2 9638 16313
/ 0
Y 2 9758 16560
_I0/chip/game_controller/U374 no310 0
C 2 9478 10632
/ 0
B 2 9438 10664
/ 0
A 2 9398 10632
/ 0
vss 2 9398 10879
/ 0
vdd 2 9398 10385
/ 0
Y 2 9518 10632
_I0/chip/game_controller/U582 no310 0
C 2 10438 16560
/ 0
B 2 10398 16592
/ 0
A 2 10358 16560
/ 0
vss 2 10358 16807
/ 0
vdd 2 10358 16313
/ 0
Y 2 10478 16560
_I0/chip/game_controller/U340 no310 0
C 2 10158 12608
/ 0
B 2 10118 12640
/ 0
A 2 10078 12608
/ 0
vss 2 10078 12855
/ 0
vdd 2 10078 12361
/ 0
Y 2 10198 12608
_I0/chip/game_controller/U321 no310 0
C 2 10438 10138
/ 0
B 2 10398 10106
/ 0
A 2 10358 10138
/ 0
vss 2 10358 9891
/ 0
vdd 2 10358 10385
/ 0
Y 2 10478 10138
_I0/chip/game_controller/U328 no310 0
C 2 10918 16560
/ 0
B 2 10878 16592
/ 0
A 2 10838 16560
/ 0
vss 2 10838 16807
/ 0
vdd 2 10838 16313
/ 0
Y 2 10958 16560
_I0/chip/game_controller/U337 no310 0
C 2 10998 11620
/ 0
B 2 10958 11652
/ 0
A 2 10918 11620
/ 0
vss 2 10918 11867
/ 0
vdd 2 10918 11373
/ 0
Y 2 11038 11620
_I0/chip/game_controller/U516 no310 0
C 2 10998 9644
/ 0
B 2 10958 9676
/ 0
A 2 10918 9644
/ 0
vss 2 10918 9891
/ 0
vdd 2 10918 9397
/ 0
Y 2 11038 9644
_I0/chip/game_controller/U396 no310 0
C 2 12158 11620
/ 0
B 2 12118 11652
/ 0
A 2 12078 11620
/ 0
vss 2 12078 11867
/ 0
vdd 2 12078 11373
/ 0
Y 2 12198 11620
_I0/chip/game_controller/move_pm/U118 no310 0
C 2 7118 19524
/ 0
B 2 7078 19556
/ 0
A 2 7038 19524
/ 0
vss 2 7038 19771
/ 0
vdd 2 7038 19277
/ 0
Y 2 7158 19524
_I0/chip/game_controller/move_pm/U83 no310 0
C 2 6638 18042
/ 0
B 2 6598 18010
/ 0
A 2 6558 18042
/ 0
vss 2 6558 17795
/ 0
vdd 2 6558 18289
/ 0
Y 2 6678 18042
_I0/chip/game_controller/move_pm/U121 no310 0
C 2 6878 19030
/ 0
B 2 6838 18998
/ 0
A 2 6798 19030
/ 0
vss 2 6798 18783
/ 0
vdd 2 6798 19277
/ 0
Y 2 6918 19030
_I0/chip/game_controller/move_pm/U132 no310 0
C 2 6278 19524
/ 0
B 2 6238 19556
/ 0
A 2 6198 19524
/ 0
vss 2 6198 19771
/ 0
vdd 2 6198 19277
/ 0
Y 2 6318 19524
_I0/chip/game_controller/move_pm/U127 no310 0
C 2 6438 19524
/ 0
B 2 6398 19556
/ 0
A 2 6358 19524
/ 0
vss 2 6358 19771
/ 0
vdd 2 6358 19277
/ 0
Y 2 6478 19524
_I0/chip/game_controller/move_pm/U124 no310 0
C 2 5998 19030
/ 0
B 2 5958 18998
/ 0
A 2 5918 19030
/ 0
vss 2 5918 18783
/ 0
vdd 2 5918 19277
/ 0
Y 2 6038 19030
_I0/chip/game_controller/move_pm/U106 no310 0
C 2 5558 18536
/ 0
B 2 5518 18568
/ 0
A 2 5478 18536
/ 0
vss 2 5478 18783
/ 0
vdd 2 5478 18289
/ 0
Y 2 5598 18536
_I0/chip/lookup_table/U78 no310 0
C 2 15398 258
/ 0
B 2 15358 226
/ 0
A 2 15318 258
/ 0
vss 2 15318 11
/ 0
vdd 2 15318 505
/ 0
Y 2 15438 258
_I0/chip/lookup_table/U142 no310 0
C 2 15398 752
/ 0
B 2 15358 784
/ 0
A 2 15318 752
/ 0
vss 2 15318 999
/ 0
vdd 2 15318 505
/ 0
Y 2 15438 752
_I0/chip/lookup_table/U86 no310 0
C 2 14118 258
/ 0
B 2 14078 226
/ 0
A 2 14038 258
/ 0
vss 2 14038 11
/ 0
vdd 2 14038 505
/ 0
Y 2 14158 258
_I0/chip/lookup_table/U83 no310 0
C 2 13398 2234
/ 0
B 2 13358 2202
/ 0
A 2 13318 2234
/ 0
vss 2 13318 1987
/ 0
vdd 2 13318 2481
/ 0
Y 2 13438 2234
_I0/chip/lookup_table/lbl_adder_x/U23 no310 0
C 2 12678 2234
/ 0
B 2 12638 2202
/ 0
A 2 12598 2234
/ 0
vss 2 12598 1987
/ 0
vdd 2 12598 2481
/ 0
Y 2 12718 2234
_I0/chip/lookup_table/lbl_adder_y/U31 no310 0
C 2 14798 2234
/ 0
B 2 14758 2202
/ 0
A 2 14718 2234
/ 0
vss 2 14718 1987
/ 0
vdd 2 14718 2481
/ 0
Y 2 14838 2234
_I0/chip/lookup_table/lbl_adder_y/U22 no310 0
C 2 14798 2728
/ 0
B 2 14758 2760
/ 0
A 2 14718 2728
/ 0
vss 2 14718 2975
/ 0
vdd 2 14718 2481
/ 0
Y 2 14838 2728
_I0/chip/draw_erase_piece/U53 no310 0
C 2 12918 4704
/ 0
B 2 12878 4736
/ 0
A 2 12838 4704
/ 0
vss 2 12838 4951
/ 0
vdd 2 12838 4457
/ 0
Y 2 12958 4704
_I0/chip/clear_shift/shift/counter_7_bit/U76 no310 0
C 2 2598 1740
/ 0
B 2 2558 1772
/ 0
A 2 2518 1740
/ 0
vss 2 2518 1987
/ 0
vdd 2 2518 1493
/ 0
Y 2 2638 1740
_I0/chip/clear_shift/shift/counter_7_bit/U78 no310 0
C 2 1398 2234
/ 0
B 2 1358 2202
/ 0
A 2 1318 2234
/ 0
vss 2 1318 1987
/ 0
vdd 2 1318 2481
/ 0
Y 2 1438 2234
_I0/chip/clear_shift/shift/comb/U66 no310 0
C 2 3438 3716
/ 0
B 2 3398 3748
/ 0
A 2 3358 3716
/ 0
vss 2 3358 3963
/ 0
vdd 2 3358 3469
/ 0
Y 2 3478 3716
_I0/chip/clear_shift/shift/comb/U43 no310 0
C 2 4078 3222
/ 0
B 2 4038 3190
/ 0
A 2 3998 3222
/ 0
vss 2 3998 2975
/ 0
vdd 2 3998 3469
/ 0
Y 2 4118 3222
_I0/chip/clear_shift/shift/comb/U58 no310 0
C 2 4078 3716
/ 0
B 2 4038 3748
/ 0
A 2 3998 3716
/ 0
vss 2 3998 3963
/ 0
vdd 2 3998 3469
/ 0
Y 2 4118 3716
_I0/chip/clear_shift/shift/comb/U41 no310 0
C 2 4318 3716
/ 0
B 2 4278 3748
/ 0
A 2 4238 3716
/ 0
vss 2 4238 3963
/ 0
vdd 2 4238 3469
/ 0
Y 2 4358 3716
_I0/chip/clear_shift/comb/U79 no310 0
C 2 7638 2234
/ 0
B 2 7598 2202
/ 0
A 2 7558 2234
/ 0
vss 2 7558 1987
/ 0
vdd 2 7558 2481
/ 0
Y 2 7678 2234
_I0/chip/clear_shift/comb/U78 no310 0
C 2 8038 2234
/ 0
B 2 7998 2202
/ 0
A 2 7958 2234
/ 0
vss 2 7958 1987
/ 0
vdd 2 7958 2481
/ 0
Y 2 8078 2234
_I0/chip/clear_shift/comb/U99 no310 0
C 2 8718 2728
/ 0
B 2 8678 2760
/ 0
A 2 8638 2728
/ 0
vss 2 8638 2975
/ 0
vdd 2 8638 2481
/ 0
Y 2 8758 2728
_I0/chip/clear_shift/comb/U101 no310 0
C 2 8718 2234
/ 0
B 2 8678 2202
/ 0
A 2 8638 2234
/ 0
vss 2 8638 1987
/ 0
vdd 2 8638 2481
/ 0
Y 2 8758 2234
_I0/chip/clear_shift/comb/U90 no310 0
C 2 8958 2728
/ 0
B 2 8918 2760
/ 0
A 2 8878 2728
/ 0
vss 2 8878 2975
/ 0
vdd 2 8878 2481
/ 0
Y 2 8998 2728
_I0/chip/clear_shift/comb/U103 no310 0
C 2 9398 2234
/ 0
B 2 9358 2202
/ 0
A 2 9318 2234
/ 0
vss 2 9318 1987
/ 0
vdd 2 9318 2481
/ 0
Y 2 9438 2234
_I0/chip/clear_shift/comb/U96 no310 0
C 2 9398 3222
/ 0
B 2 9358 3190
/ 0
A 2 9318 3222
/ 0
vss 2 9318 2975
/ 0
vdd 2 9318 3469
/ 0
Y 2 9438 3222
_I0/chip/switch_debounce/U52 no310 0
C 2 878 7174
/ 0
B 2 838 7142
/ 0
A 2 798 7174
/ 0
vss 2 798 6927
/ 0
vdd 2 798 7421
/ 0
Y 2 918 7174
_I0/chip/switch_debounce/U55 no310 0
C 2 2878 7668
/ 0
B 2 2838 7700
/ 0
A 2 2798 7668
/ 0
vss 2 2798 7915
/ 0
vdd 2 2798 7421
/ 0
Y 2 2918 7668
_I0/chip/switch_debounce/U58 no310 0
C 2 2878 7174
/ 0
B 2 2838 7142
/ 0
A 2 2798 7174
/ 0
vss 2 2798 6927
/ 0
vdd 2 2798 7421
/ 0
Y 2 2918 7174
_I0/chip/switch_debounce/U87 no310 0
C 2 3878 5692
/ 0
B 2 3838 5724
/ 0
A 2 3798 5692
/ 0
vss 2 3798 5939
/ 0
vdd 2 3798 5445
/ 0
Y 2 3918 5692
_I0/chip/video_ram_fix/U6 no310 0
C 2 18278 9644
/ 0
B 2 18238 9676
/ 0
A 2 18198 9644
/ 0
vss 2 18198 9891
/ 0
vdd 2 18198 9397
/ 0
Y 2 18318 9644
_I0/chip/fall_timer/U60 no310 0
C 2 14398 18042
/ 0
B 2 14358 18010
/ 0
A 2 14318 18042
/ 0
vss 2 14318 17795
/ 0
vdd 2 14318 18289
/ 0
Y 2 14438 18042
_I0/chip/fall_timer/U62 no310 0
C 2 14038 18536
/ 0
B 2 13998 18568
/ 0
A 2 13958 18536
/ 0
vss 2 13958 18783
/ 0
vdd 2 13958 18289
/ 0
Y 2 14078 18536
_I0/chip/fall_timer/U65 no310 0
C 2 13958 18042
/ 0
B 2 13918 18010
/ 0
A 2 13878 18042
/ 0
vss 2 13878 17795
/ 0
vdd 2 13878 18289
/ 0
Y 2 13998 18042
_I0/chip/fall_timer/U52 no310 0
C 2 14078 19030
/ 0
B 2 14038 18998
/ 0
A 2 13998 19030
/ 0
vss 2 13998 18783
/ 0
vdd 2 13998 19277
/ 0
Y 2 14118 19030
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U23 no310 0
C 2 28958 8162
/ 0
B 2 28918 8130
/ 0
A 2 28878 8162
/ 0
vss 2 28878 7915
/ 0
vdd 2 28878 8409
/ 0
Y 2 28998 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U23 no310 0
C 2 32878 8162
/ 0
B 2 32838 8130
/ 0
A 2 32798 8162
/ 0
vss 2 32798 7915
/ 0
vdd 2 32798 8409
/ 0
Y 2 32918 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U23 no310 0
C 2 36798 8162
/ 0
B 2 36758 8130
/ 0
A 2 36718 8162
/ 0
vss 2 36718 7915
/ 0
vdd 2 36718 8409
/ 0
Y 2 36838 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U23 no310 0
C 2 25038 8162
/ 0
B 2 24998 8130
/ 0
A 2 24958 8162
/ 0
vss 2 24958 7915
/ 0
vdd 2 24958 8409
/ 0
Y 2 25078 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U23 no310 0
C 2 21118 8162
/ 0
B 2 21078 8130
/ 0
A 2 21038 8162
/ 0
vss 2 21038 7915
/ 0
vdd 2 21038 8409
/ 0
Y 2 21158 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U23 no310 0
C 2 28958 9150
/ 0
B 2 28918 9118
/ 0
A 2 28878 9150
/ 0
vss 2 28878 8903
/ 0
vdd 2 28878 9397
/ 0
Y 2 28998 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U23 no310 0
C 2 32878 9150
/ 0
B 2 32838 9118
/ 0
A 2 32798 9150
/ 0
vss 2 32798 8903
/ 0
vdd 2 32798 9397
/ 0
Y 2 32918 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U23 no310 0
C 2 36798 9150
/ 0
B 2 36758 9118
/ 0
A 2 36718 9150
/ 0
vss 2 36718 8903
/ 0
vdd 2 36718 9397
/ 0
Y 2 36838 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U23 no310 0
C 2 25038 9150
/ 0
B 2 24998 9118
/ 0
A 2 24958 9150
/ 0
vss 2 24958 8903
/ 0
vdd 2 24958 9397
/ 0
Y 2 25078 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U23 no310 0
C 2 21118 9150
/ 0
B 2 21078 9118
/ 0
A 2 21038 9150
/ 0
vss 2 21038 8903
/ 0
vdd 2 21038 9397
/ 0
Y 2 21158 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U22 no310 0
C 2 28798 8162
/ 0
B 2 28758 8130
/ 0
A 2 28718 8162
/ 0
vss 2 28718 7915
/ 0
vdd 2 28718 8409
/ 0
Y 2 28838 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U22 no310 0
C 2 32718 8162
/ 0
B 2 32678 8130
/ 0
A 2 32638 8162
/ 0
vss 2 32638 7915
/ 0
vdd 2 32638 8409
/ 0
Y 2 32758 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U22 no310 0
C 2 36638 8162
/ 0
B 2 36598 8130
/ 0
A 2 36558 8162
/ 0
vss 2 36558 7915
/ 0
vdd 2 36558 8409
/ 0
Y 2 36678 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U22 no310 0
C 2 24878 8162
/ 0
B 2 24838 8130
/ 0
A 2 24798 8162
/ 0
vss 2 24798 7915
/ 0
vdd 2 24798 8409
/ 0
Y 2 24918 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U22 no310 0
C 2 20958 8162
/ 0
B 2 20918 8130
/ 0
A 2 20878 8162
/ 0
vss 2 20878 7915
/ 0
vdd 2 20878 8409
/ 0
Y 2 20998 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U22 no310 0
C 2 28798 9150
/ 0
B 2 28758 9118
/ 0
A 2 28718 9150
/ 0
vss 2 28718 8903
/ 0
vdd 2 28718 9397
/ 0
Y 2 28838 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U22 no310 0
C 2 32718 9150
/ 0
B 2 32678 9118
/ 0
A 2 32638 9150
/ 0
vss 2 32638 8903
/ 0
vdd 2 32638 9397
/ 0
Y 2 32758 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U22 no310 0
C 2 36638 9150
/ 0
B 2 36598 9118
/ 0
A 2 36558 9150
/ 0
vss 2 36558 8903
/ 0
vdd 2 36558 9397
/ 0
Y 2 36678 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U22 no310 0
C 2 24878 9150
/ 0
B 2 24838 9118
/ 0
A 2 24798 9150
/ 0
vss 2 24798 8903
/ 0
vdd 2 24798 9397
/ 0
Y 2 24918 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U22 no310 0
C 2 20958 9150
/ 0
B 2 20918 9118
/ 0
A 2 20878 9150
/ 0
vss 2 20878 8903
/ 0
vdd 2 20878 9397
/ 0
Y 2 20998 9150
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U31 no310 0
C 2 27478 8162
/ 0
B 2 27438 8130
/ 0
A 2 27398 8162
/ 0
vss 2 27398 7915
/ 0
vdd 2 27398 8409
/ 0
Y 2 27518 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U31 no310 0
C 2 31398 8162
/ 0
B 2 31358 8130
/ 0
A 2 31318 8162
/ 0
vss 2 31318 7915
/ 0
vdd 2 31318 8409
/ 0
Y 2 31438 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U31 no310 0
C 2 35318 8162
/ 0
B 2 35278 8130
/ 0
A 2 35238 8162
/ 0
vss 2 35238 7915
/ 0
vdd 2 35238 8409
/ 0
Y 2 35358 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U31 no310 0
C 2 23558 8162
/ 0
B 2 23518 8130
/ 0
A 2 23478 8162
/ 0
vss 2 23478 7915
/ 0
vdd 2 23478 8409
/ 0
Y 2 23598 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U31 no310 0
C 2 19638 8162
/ 0
B 2 19598 8130
/ 0
A 2 19558 8162
/ 0
vss 2 19558 7915
/ 0
vdd 2 19558 8409
/ 0
Y 2 19678 8162
_I0/chip/video_ram/demux5_we/U15 no310 0
C 2 31238 10138
/ 0
B 2 31198 10106
/ 0
A 2 31158 10138
/ 0
vss 2 31158 9891
/ 0
vdd 2 31158 10385
/ 0
Y 2 31278 10138
_I0/chip/video_ram/demux5_we/U19 no310 0
C 2 30878 10138
/ 0
B 2 30838 10106
/ 0
A 2 30798 10138
/ 0
vss 2 30798 9891
/ 0
vdd 2 30798 10385
/ 0
Y 2 30918 10138
_I0/chip/video_ram/demux5_we/U17 no310 0
C 2 31638 10138
/ 0
B 2 31598 10106
/ 0
A 2 31558 10138
/ 0
vss 2 31558 9891
/ 0
vdd 2 31558 10385
/ 0
Y 2 31678 10138
_I0/chip/video_ram/demux5_we/U14 no310 0
C 2 31478 10138
/ 0
B 2 31438 10106
/ 0
A 2 31398 10138
/ 0
vss 2 31398 9891
/ 0
vdd 2 31398 10385
/ 0
Y 2 31518 10138
_I0/chip/output_score/U82 no310 0
C 2 16038 13596
/ 0
B 2 15998 13628
/ 0
A 2 15958 13596
/ 0
vss 2 15958 13843
/ 0
vdd 2 15958 13349
/ 0
Y 2 16078 13596
_I0/chip/check_piece_mask/U88 no310 0
C 2 16398 4704
/ 0
B 2 16358 4736
/ 0
A 2 16318 4704
/ 0
vss 2 16318 4951
/ 0
vdd 2 16318 4457
/ 0
Y 2 16438 4704
_I0/chip/check_piece_mask/U113 no310 0
C 2 17198 5198
/ 0
B 2 17158 5166
/ 0
A 2 17118 5198
/ 0
vss 2 17118 4951
/ 0
vdd 2 17118 5445
/ 0
Y 2 17238 5198
_I0/chip/check_piece_mask/U69 no310 0
C 2 17998 6186
/ 0
B 2 17958 6154
/ 0
A 2 17918 6186
/ 0
vss 2 17918 5939
/ 0
vdd 2 17918 6433
/ 0
Y 2 18038 6186
_I0/chip/vga_controller/field_translation_reset/U36 no310 0
C 2 33678 19030
/ 0
B 2 33638 18998
/ 0
A 2 33598 19030
/ 0
vss 2 33598 18783
/ 0
vdd 2 33598 19277
/ 0
Y 2 33718 19030
_I0/chip/vga_controller/field_translation_reset/U48 no310 0
C 2 33478 18042
/ 0
B 2 33438 18010
/ 0
A 2 33398 18042
/ 0
vss 2 33398 17795
/ 0
vdd 2 33398 18289
/ 0
Y 2 33518 18042
_I0/chip/vga_controller/field_translation/U26 no310 0
C 2 32278 14584
/ 0
B 2 32238 14616
/ 0
A 2 32198 14584
/ 0
vss 2 32198 14831
/ 0
vdd 2 32198 14337
/ 0
Y 2 32318 14584
_I0/chip/vga_controller/field_translation/mem_addr_counter/U90 no310 0
C 2 34238 16560
/ 0
B 2 34198 16592
/ 0
A 2 34158 16560
/ 0
vss 2 34158 16807
/ 0
vdd 2 34158 16313
/ 0
Y 2 34278 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U90 no310 0
C 2 38278 16560
/ 0
B 2 38238 16592
/ 0
A 2 38198 16560
/ 0
vss 2 38198 16807
/ 0
vdd 2 38198 16313
/ 0
Y 2 38318 16560
_I0/chip/vga_controller/counter/pos_y_counter/U59 no310 0
C 2 26398 19030
/ 0
B 2 26358 18998
/ 0
A 2 26318 19030
/ 0
vss 2 26318 18783
/ 0
vdd 2 26318 19277
/ 0
Y 2 26438 19030
_I0/chip/vga_controller/counter/resets/U28 no310 0
C 2 29718 16560
/ 0
B 2 29678 16592
/ 0
A 2 29638 16560
/ 0
vss 2 29638 16807
/ 0
vdd 2 29638 16313
/ 0
Y 2 29758 16560
_I0/chip/vga_controller/field_check/U31 no310 0
C 2 30398 15078
/ 0
B 2 30358 15046
/ 0
A 2 30318 15078
/ 0
vss 2 30318 14831
/ 0
vdd 2 30318 15325
/ 0
Y 2 30438 15078
_I0/chip/vga_controller/field_check/U27 no310 0
C 2 30798 15078
/ 0
B 2 30758 15046
/ 0
A 2 30718 15078
/ 0
vss 2 30718 14831
/ 0
vdd 2 30718 15325
/ 0
Y 2 30838 15078
_I0/chip/vga_controller/field_check/U22 no310 0
C 2 30918 15572
/ 0
B 2 30878 15604
/ 0
A 2 30838 15572
/ 0
vss 2 30838 15819
/ 0
vdd 2 30838 15325
/ 0
Y 2 30958 15572
_I0/chip/vga_controller/score_translation/U47 no310 0
C 2 28078 12608
/ 0
B 2 28038 12640
/ 0
A 2 27998 12608
/ 0
vss 2 27998 12855
/ 0
vdd 2 27998 12361
/ 0
Y 2 28118 12608
_I0/chip/vga_controller/read_and_output/U8 no310 0
C 2 38398 12114
/ 0
B 2 38358 12082
/ 0
A 2 38318 12114
/ 0
vss 2 38318 11867
/ 0
vdd 2 38318 12361
/ 0
Y 2 38438 12114
_I0/chip/vga_controller/triggers/U42 no310 0
C 2 29998 12114
/ 0
B 2 29958 12082
/ 0
A 2 29918 12114
/ 0
vss 2 29918 11867
/ 0
vdd 2 29918 12361
/ 0
Y 2 30038 12114
_I0/chip/vga_controller/triggers/U41 no310 0
C 2 29918 12608
/ 0
B 2 29878 12640
/ 0
A 2 29838 12608
/ 0
vss 2 29838 12855
/ 0
vdd 2 29838 12361
/ 0
Y 2 29958 12608
_I0/chip/vga_controller/triggers/U27 no310 0
C 2 30198 12608
/ 0
B 2 30158 12640
/ 0
A 2 30118 12608
/ 0
vss 2 30118 12855
/ 0
vdd 2 30118 12361
/ 0
Y 2 30238 12608
_I0/chip/vga_controller/triggers/U34 no310 0
C 2 30678 12114
/ 0
B 2 30638 12082
/ 0
A 2 30598 12114
/ 0
vss 2 30598 11867
/ 0
vdd 2 30598 12361
/ 0
Y 2 30718 12114
_I0/chip/vga_controller/triggers/U44 no310 0
C 2 30638 12608
/ 0
B 2 30598 12640
/ 0
A 2 30558 12608
/ 0
vss 2 30558 12855
/ 0
vdd 2 30558 12361
/ 0
Y 2 30678 12608
_I0/chip/vga_controller/triggers/U31 no310 0
C 2 30998 12608
/ 0
B 2 30958 12640
/ 0
A 2 30918 12608
/ 0
vss 2 30918 12855
/ 0
vdd 2 30918 12361
/ 0
Y 2 31038 12608
_I0/chip/vga_controller/triggers/U29 no310 0
C 2 31358 12608
/ 0
B 2 31318 12640
/ 0
A 2 31278 12608
/ 0
vss 2 31278 12855
/ 0
vdd 2 31278 12361
/ 0
Y 2 31398 12608
_I0/chip/vga_controller/np_check/U18 no310 0
C 2 29798 14090
/ 0
B 2 29758 14058
/ 0
A 2 29718 14090
/ 0
vss 2 29718 13843
/ 0
vdd 2 29718 14337
/ 0
Y 2 29838 14090
_I0/chip/vga_controller/np_check/U40 no310 0
C 2 29318 14090
/ 0
B 2 29278 14058
/ 0
A 2 29238 14090
/ 0
vss 2 29238 13843
/ 0
vdd 2 29238 14337
/ 0
Y 2 29358 14090
_I0/chip/vga_controller/np_check/U33 no310 0
C 2 29358 14584
/ 0
B 2 29318 14616
/ 0
A 2 29278 14584
/ 0
vss 2 29278 14831
/ 0
vdd 2 29278 14337
/ 0
Y 2 29398 14584
_I0/chip/vga_controller/score_check/U23 no310 0
C 2 25998 15078
/ 0
B 2 25958 15046
/ 0
A 2 25918 15078
/ 0
vss 2 25918 14831
/ 0
vdd 2 25918 15325
/ 0
Y 2 26038 15078
_I0/chip/vga_controller/score_check/U22 no310 0
C 2 26158 15078
/ 0
B 2 26118 15046
/ 0
A 2 26078 15078
/ 0
vss 2 26078 14831
/ 0
vdd 2 26078 15325
/ 0
Y 2 26198 15078
_I0/chip/vga_controller/score_check/U20 no310 0
C 2 25198 15572
/ 0
B 2 25158 15604
/ 0
A 2 25118 15572
/ 0
vss 2 25118 15819
/ 0
vdd 2 25118 15325
/ 0
Y 2 25238 15572
_I0/chip/vga_controller/sync/U14 no310 0
C 2 26918 15078
/ 0
B 2 26878 15046
/ 0
A 2 26838 15078
/ 0
vss 2 26838 14831
/ 0
vdd 2 26838 15325
/ 0
Y 2 26958 15078
_I0/chip/vga_controller/sync/U18 no310 0
C 2 26758 15572
/ 0
B 2 26718 15604
/ 0
A 2 26678 15572
/ 0
vss 2 26678 15819
/ 0
vdd 2 26678 15325
/ 0
Y 2 26798 15572
_I0/chip/vga_controller/np_translation_reset/U48 no310 0
C 2 38078 19524
/ 0
B 2 38038 19556
/ 0
A 2 37998 19524
/ 0
vss 2 37998 19771
/ 0
vdd 2 37998 19277
/ 0
Y 2 38118 19524
_I0/chip/vga_controller/np_translation_reset/U36 no310 0
C 2 38158 19030
/ 0
B 2 38118 18998
/ 0
A 2 38078 19030
/ 0
vss 2 38078 18783
/ 0
vdd 2 38078 19277
/ 0
Y 2 38198 19030
_I0/chip/vga_controller/np_translation/U26 no310 0
C 2 37438 14090
/ 0
B 2 37398 14058
/ 0
A 2 37358 14090
/ 0
vss 2 37358 13843
/ 0
vdd 2 37358 14337
/ 0
Y 2 37478 14090
_I0/chip/game_controller/U449 na310 0
vss 2 878 14831
/ 0
vdd 2 878 15325
/ 0
A 2 878 15046
/ 0
B 2 918 15046
/ 0
C 2 958 15046
/ 0
Y 2 998 15078
_I0/chip/game_controller/U445 na310 0
vss 2 958 13843
/ 0
vdd 2 958 13349
/ 0
A 2 958 13628
/ 0
B 2 998 13628
/ 0
C 2 1038 13628
/ 0
Y 2 1078 13596
_I0/chip/game_controller/U482 na310 0
vss 2 1758 9891
/ 0
vdd 2 1758 9397
/ 0
A 2 1758 9676
/ 0
B 2 1798 9676
/ 0
C 2 1838 9676
/ 0
Y 2 1878 9644
_I0/chip/game_controller/U478 na310 0
vss 2 3318 14831
/ 0
vdd 2 3318 14337
/ 0
A 2 3318 14616
/ 0
B 2 3358 14616
/ 0
C 2 3398 14616
/ 0
Y 2 3438 14584
_I0/chip/game_controller/U548 na310 0
vss 2 3078 13843
/ 0
vdd 2 3078 14337
/ 0
A 2 3078 14058
/ 0
B 2 3118 14058
/ 0
C 2 3158 14058
/ 0
Y 2 3198 14090
_I0/chip/game_controller/U452 na310 0
vss 2 3318 12855
/ 0
vdd 2 3318 12361
/ 0
A 2 3318 12640
/ 0
B 2 3358 12640
/ 0
C 2 3398 12640
/ 0
Y 2 3438 12608
_I0/chip/game_controller/U538 na310 0
vss 2 4118 17795
/ 0
vdd 2 4118 17301
/ 0
A 2 4118 17580
/ 0
B 2 4158 17580
/ 0
C 2 4198 17580
/ 0
Y 2 4238 17548
_I0/chip/game_controller/U460 na310 0
vss 2 3638 10879
/ 0
vdd 2 3638 10385
/ 0
A 2 3638 10664
/ 0
B 2 3678 10664
/ 0
C 2 3718 10664
/ 0
Y 2 3758 10632
_I0/chip/game_controller/U490 na310 0
vss 2 4078 9891
/ 0
vdd 2 4078 9397
/ 0
A 2 4078 9676
/ 0
B 2 4118 9676
/ 0
C 2 4158 9676
/ 0
Y 2 4198 9644
_I0/chip/game_controller/U381 na310 0
vss 2 4598 17795
/ 0
vdd 2 4598 17301
/ 0
A 2 4598 17580
/ 0
B 2 4638 17580
/ 0
C 2 4678 17580
/ 0
Y 2 4718 17548
_I0/chip/game_controller/U541 na310 0
vss 2 4518 15819
/ 0
vdd 2 4518 15325
/ 0
A 2 4518 15604
/ 0
B 2 4558 15604
/ 0
C 2 4598 15604
/ 0
Y 2 4638 15572
_I0/chip/game_controller/U330 na310 0
vss 2 4718 11867
/ 0
vdd 2 4718 11373
/ 0
A 2 4718 11652
/ 0
B 2 4758 11652
/ 0
C 2 4798 11652
/ 0
Y 2 4838 11620
_I0/chip/game_controller/U359 na310 0
vss 2 4518 9891
/ 0
vdd 2 4518 9397
/ 0
A 2 4518 9676
/ 0
B 2 4558 9676
/ 0
C 2 4598 9676
/ 0
Y 2 4638 9644
_I0/chip/game_controller/U536 na310 0
vss 2 5118 15819
/ 0
vdd 2 5118 16313
/ 0
A 2 5118 16034
/ 0
B 2 5158 16034
/ 0
C 2 5198 16034
/ 0
Y 2 5238 16066
_I0/chip/game_controller/U357 na310 0
vss 2 5118 13843
/ 0
vdd 2 5118 13349
/ 0
A 2 5118 13628
/ 0
B 2 5158 13628
/ 0
C 2 5198 13628
/ 0
Y 2 5238 13596
_I0/chip/game_controller/U464 na310 0
vss 2 5478 9891
/ 0
vdd 2 5478 9397
/ 0
A 2 5478 9676
/ 0
B 2 5518 9676
/ 0
C 2 5558 9676
/ 0
Y 2 5598 9644
_I0/chip/game_controller/U565 na310 0
vss 2 6518 14831
/ 0
vdd 2 6518 15325
/ 0
A 2 6518 15046
/ 0
B 2 6558 15046
/ 0
C 2 6598 15046
/ 0
Y 2 6638 15078
_I0/chip/game_controller/U575 na310 0
vss 2 6158 13843
/ 0
vdd 2 6158 13349
/ 0
A 2 6158 13628
/ 0
B 2 6198 13628
/ 0
C 2 6238 13628
/ 0
Y 2 6278 13596
_I0/chip/game_controller/U525 na310 0
vss 2 6358 12855
/ 0
vdd 2 6358 13349
/ 0
A 2 6358 13070
/ 0
B 2 6398 13070
/ 0
C 2 6438 13070
/ 0
Y 2 6478 13102
_I0/chip/game_controller/U580 na310 0
vss 2 7158 13843
/ 0
vdd 2 7158 13349
/ 0
A 2 7158 13628
/ 0
B 2 7198 13628
/ 0
C 2 7238 13628
/ 0
Y 2 7278 13596
_I0/chip/game_controller/U594 na310 0
vss 2 7318 13843
/ 0
vdd 2 7318 14337
/ 0
A 2 7318 14058
/ 0
B 2 7358 14058
/ 0
C 2 7398 14058
/ 0
Y 2 7438 14090
_I0/chip/game_controller/U577 na310 0
vss 2 7158 14831
/ 0
vdd 2 7158 14337
/ 0
A 2 7158 14616
/ 0
B 2 7198 14616
/ 0
C 2 7238 14616
/ 0
Y 2 7278 14584
_I0/chip/game_controller/U375 na310 0
vss 2 7358 11867
/ 0
vdd 2 7358 11373
/ 0
A 2 7358 11652
/ 0
B 2 7398 11652
/ 0
C 2 7438 11652
/ 0
Y 2 7478 11620
_I0/chip/game_controller/U566 na310 0
vss 2 7478 14831
/ 0
vdd 2 7478 15325
/ 0
A 2 7478 15046
/ 0
B 2 7518 15046
/ 0
C 2 7558 15046
/ 0
Y 2 7598 15078
_I0/chip/game_controller/U476 na310 0
vss 2 7798 11867
/ 0
vdd 2 7798 12361
/ 0
A 2 7798 12082
/ 0
B 2 7838 12082
/ 0
C 2 7878 12082
/ 0
Y 2 7918 12114
_I0/chip/game_controller/U377 na310 0
vss 2 7758 10879
/ 0
vdd 2 7758 10385
/ 0
A 2 7758 10664
/ 0
B 2 7798 10664
/ 0
C 2 7838 10664
/ 0
Y 2 7878 10632
_I0/chip/game_controller/U598 na310 0
vss 2 8318 19771
/ 0
vdd 2 8318 19277
/ 0
A 2 8318 19556
/ 0
B 2 8358 19556
/ 0
C 2 8398 19556
/ 0
Y 2 8438 19524
_I0/chip/game_controller/U501 na310 0
vss 2 8398 14831
/ 0
vdd 2 8398 14337
/ 0
A 2 8398 14616
/ 0
B 2 8438 14616
/ 0
C 2 8478 14616
/ 0
Y 2 8518 14584
_I0/chip/game_controller/U418 na310 0
vss 2 8038 10879
/ 0
vdd 2 8038 11373
/ 0
A 2 8038 11094
/ 0
B 2 8078 11094
/ 0
C 2 8118 11094
/ 0
Y 2 8158 11126
_I0/chip/game_controller/U545 na310 0
vss 2 9078 15819
/ 0
vdd 2 9078 16313
/ 0
A 2 9078 16034
/ 0
B 2 9118 16034
/ 0
C 2 9158 16034
/ 0
Y 2 9198 16066
_I0/chip/game_controller/U468 na310 0
vss 2 8838 12855
/ 0
vdd 2 8838 12361
/ 0
A 2 8838 12640
/ 0
B 2 8878 12640
/ 0
C 2 8918 12640
/ 0
Y 2 8958 12608
_I0/chip/game_controller/U421 na310 0
vss 2 8958 11867
/ 0
vdd 2 8958 11373
/ 0
A 2 8958 11652
/ 0
B 2 8998 11652
/ 0
C 2 9038 11652
/ 0
Y 2 9078 11620
_I0/chip/game_controller/U373 na310 0
vss 2 9038 7915
/ 0
vdd 2 9038 8409
/ 0
A 2 9038 8130
/ 0
B 2 9078 8130
/ 0
C 2 9118 8130
/ 0
Y 2 9158 8162
_I0/chip/game_controller/U400 na310 0
vss 2 9478 15819
/ 0
vdd 2 9478 15325
/ 0
A 2 9478 15604
/ 0
B 2 9518 15604
/ 0
C 2 9558 15604
/ 0
Y 2 9598 15572
_I0/chip/game_controller/U349 na310 0
vss 2 10358 15819
/ 0
vdd 2 10358 16313
/ 0
A 2 10358 16034
/ 0
B 2 10398 16034
/ 0
C 2 10438 16034
/ 0
Y 2 10478 16066
_I0/chip/game_controller/U486 na310 0
vss 2 10198 15819
/ 0
vdd 2 10198 15325
/ 0
A 2 10198 15604
/ 0
B 2 10238 15604
/ 0
C 2 10278 15604
/ 0
Y 2 10318 15572
_I0/chip/game_controller/U320 na310 0
vss 2 11238 16807
/ 0
vdd 2 11238 17301
/ 0
A 2 11238 17022
/ 0
B 2 11278 17022
/ 0
C 2 11318 17022
/ 0
Y 2 11358 17054
_I0/chip/game_controller/U557 na310 0
vss 2 11718 11867
/ 0
vdd 2 11718 11373
/ 0
A 2 11718 11652
/ 0
B 2 11758 11652
/ 0
C 2 11798 11652
/ 0
Y 2 11838 11620
_I0/chip/game_controller/U336 na310 0
vss 2 12358 14831
/ 0
vdd 2 12358 14337
/ 0
A 2 12358 14616
/ 0
B 2 12398 14616
/ 0
C 2 12438 14616
/ 0
Y 2 12478 14584
_I0/chip/game_controller/U338 na310 0
vss 2 11918 9891
/ 0
vdd 2 11918 9397
/ 0
A 2 11918 9676
/ 0
B 2 11958 9676
/ 0
C 2 11998 9676
/ 0
Y 2 12038 9644
_I0/chip/game_controller/move_pm/U93 na310 0
vss 2 7638 17795
/ 0
vdd 2 7638 17301
/ 0
A 2 7638 17580
/ 0
B 2 7678 17580
/ 0
C 2 7718 17580
/ 0
Y 2 7758 17548
_I0/chip/game_controller/move_pm/U79 na310 0
vss 2 7638 16807
/ 0
vdd 2 7638 17301
/ 0
A 2 7638 17022
/ 0
B 2 7678 17022
/ 0
C 2 7718 17022
/ 0
Y 2 7758 17054
_I0/chip/game_controller/move_pm/U86 na310 0
vss 2 6558 17795
/ 0
vdd 2 6558 17301
/ 0
A 2 6558 17580
/ 0
B 2 6598 17580
/ 0
C 2 6638 17580
/ 0
Y 2 6678 17548
_I0/chip/game_controller/move_pm/U114 na310 0
vss 2 6558 18783
/ 0
vdd 2 6558 18289
/ 0
A 2 6558 18568
/ 0
B 2 6598 18568
/ 0
C 2 6638 18568
/ 0
Y 2 6678 18536
_I0/chip/game_controller/move_pm/U82 na310 0
vss 2 6198 17795
/ 0
vdd 2 6198 17301
/ 0
A 2 6198 17580
/ 0
B 2 6238 17580
/ 0
C 2 6278 17580
/ 0
Y 2 6318 17548
_I0/chip/game_controller/move_pm/U130 na310 0
vss 2 6198 18783
/ 0
vdd 2 6198 18289
/ 0
A 2 6198 18568
/ 0
B 2 6238 18568
/ 0
C 2 6278 18568
/ 0
Y 2 6318 18536
_I0/chip/game_controller/move_pm/U128 na310 0
vss 2 6198 17795
/ 0
vdd 2 6198 18289
/ 0
A 2 6198 18010
/ 0
B 2 6238 18010
/ 0
C 2 6278 18010
/ 0
Y 2 6318 18042
_I0/chip/game_controller/move_pm/U101 na310 0
vss 2 6318 18783
/ 0
vdd 2 6318 19277
/ 0
A 2 6318 18998
/ 0
B 2 6358 18998
/ 0
C 2 6398 18998
/ 0
Y 2 6438 19030
_I0/chip/game_controller/move_pm/U105 na310 0
vss 2 5758 17795
/ 0
vdd 2 5758 17301
/ 0
A 2 5758 17580
/ 0
B 2 5798 17580
/ 0
C 2 5838 17580
/ 0
Y 2 5878 17548
_I0/chip/game_controller/calc_pm/U93 na310 0
vss 2 2838 18783
/ 0
vdd 2 2838 18289
/ 0
A 2 2838 18568
/ 0
B 2 2878 18568
/ 0
C 2 2918 18568
/ 0
Y 2 2958 18536
_I0/chip/game_controller/calc_pm/U82 na310 0
vss 2 3398 18783
/ 0
vdd 2 3398 18289
/ 0
A 2 3398 18568
/ 0
B 2 3438 18568
/ 0
C 2 3478 18568
/ 0
Y 2 3518 18536
_I0/chip/lookup_table/U84 na310 0
vss 2 15438 999
/ 0
vdd 2 15438 1493
/ 0
A 2 15438 1214
/ 0
B 2 15478 1214
/ 0
C 2 15518 1214
/ 0
Y 2 15558 1246
_I0/chip/lookup_table/lbl_adder_x/U28 na310 0
vss 2 12878 1987
/ 0
vdd 2 12878 2481
/ 0
A 2 12878 2202
/ 0
B 2 12918 2202
/ 0
C 2 12958 2202
/ 0
Y 2 12998 2234
_I0/chip/lookup_table/lbl_adder_y/U36 na310 0
vss 2 14158 1987
/ 0
vdd 2 14158 2481
/ 0
A 2 14158 2202
/ 0
B 2 14198 2202
/ 0
C 2 14238 2202
/ 0
Y 2 14278 2234
_I0/chip/lookup_table/lbl_adder_y/U47 na310 0
vss 2 14438 1987
/ 0
vdd 2 14438 1493
/ 0
A 2 14438 1772
/ 0
B 2 14478 1772
/ 0
C 2 14518 1772
/ 0
Y 2 14558 1740
_I0/chip/draw_erase_piece/U64 na310 0
vss 2 12198 4951
/ 0
vdd 2 12198 4457
/ 0
A 2 12198 4736
/ 0
B 2 12238 4736
/ 0
C 2 12278 4736
/ 0
Y 2 12318 4704
_I0/chip/draw_erase_piece/U98 na310 0
vss 2 12518 3963
/ 0
vdd 2 12518 4457
/ 0
A 2 12518 4178
/ 0
B 2 12558 4178
/ 0
C 2 12598 4178
/ 0
Y 2 12638 4210
_I0/chip/draw_erase_piece/U97 na310 0
vss 2 12998 4951
/ 0
vdd 2 12998 4457
/ 0
A 2 12998 4736
/ 0
B 2 13038 4736
/ 0
C 2 13078 4736
/ 0
Y 2 13118 4704
_I0/chip/clear_shift/shift/counter_7_bit/U53 na310 0
vss 2 2038 1987
/ 0
vdd 2 2038 1493
/ 0
A 2 2038 1772
/ 0
B 2 2078 1772
/ 0
C 2 2118 1772
/ 0
Y 2 2158 1740
_I0/chip/clear_shift/shift/counter_7_bit/U41 na310 0
vss 2 1758 999
/ 0
vdd 2 1758 1493
/ 0
A 2 1758 1214
/ 0
B 2 1798 1214
/ 0
C 2 1838 1214
/ 0
Y 2 1878 1246
_I0/chip/clear_shift/shift/counter_7_bit/U75 na310 0
vss 2 2318 2975
/ 0
vdd 2 2318 3469
/ 0
A 2 2318 3190
/ 0
B 2 2358 3190
/ 0
C 2 2398 3190
/ 0
Y 2 2438 3222
_I0/chip/clear_shift/shift/counter_7_bit/U61 na310 0
vss 2 2558 1987
/ 0
vdd 2 2558 2481
/ 0
A 2 2558 2202
/ 0
B 2 2598 2202
/ 0
C 2 2638 2202
/ 0
Y 2 2678 2234
_I0/chip/clear_shift/shift/comb/U48 na310 0
vss 2 3158 3963
/ 0
vdd 2 3158 3469
/ 0
A 2 3158 3748
/ 0
B 2 3198 3748
/ 0
C 2 3238 3748
/ 0
Y 2 3278 3716
_I0/chip/clear_shift/shift/comb/U70 na310 0
vss 2 3558 3963
/ 0
vdd 2 3558 3469
/ 0
A 2 3558 3748
/ 0
B 2 3598 3748
/ 0
C 2 3638 3748
/ 0
Y 2 3678 3716
_I0/chip/clear_shift/shift/comb/U38 na310 0
vss 2 3558 1987
/ 0
vdd 2 3558 2481
/ 0
A 2 3558 2202
/ 0
B 2 3598 2202
/ 0
C 2 3638 2202
/ 0
Y 2 3678 2234
_I0/chip/clear_shift/shift/comb/U45 na310 0
vss 2 3558 2975
/ 0
vdd 2 3558 2481
/ 0
A 2 3558 2760
/ 0
B 2 3598 2760
/ 0
C 2 3638 2760
/ 0
Y 2 3678 2728
_I0/chip/clear_shift/shift/comb/U60 na310 0
vss 2 3998 1987
/ 0
vdd 2 3998 2481
/ 0
A 2 3998 2202
/ 0
B 2 4038 2202
/ 0
C 2 4078 2202
/ 0
Y 2 4118 2234
_I0/chip/clear_shift/shift/comb/U59 na310 0
vss 2 3998 2975
/ 0
vdd 2 3998 2481
/ 0
A 2 3998 2760
/ 0
B 2 4038 2760
/ 0
C 2 4078 2760
/ 0
Y 2 4118 2728
_I0/chip/clear_shift/shift/comb/U52 na310 0
vss 2 4438 2975
/ 0
vdd 2 4438 2481
/ 0
A 2 4438 2760
/ 0
B 2 4478 2760
/ 0
C 2 4518 2760
/ 0
Y 2 4558 2728
_I0/chip/clear_shift/comb/U65 na310 0
vss 2 7718 1987
/ 0
vdd 2 7718 2481
/ 0
A 2 7718 2202
/ 0
B 2 7758 2202
/ 0
C 2 7798 2202
/ 0
Y 2 7838 2234
_I0/chip/clear_shift/comb/U63 na310 0
vss 2 7718 2975
/ 0
vdd 2 7718 3469
/ 0
A 2 7718 3190
/ 0
B 2 7758 3190
/ 0
C 2 7798 3190
/ 0
Y 2 7838 3222
_I0/chip/clear_shift/comb/U77 na310 0
vss 2 7958 2975
/ 0
vdd 2 7958 3469
/ 0
A 2 7958 3190
/ 0
B 2 7998 3190
/ 0
C 2 8038 3190
/ 0
Y 2 8078 3222
_I0/chip/clear_shift/comb/U107 na310 0
vss 2 8158 1987
/ 0
vdd 2 8158 2481
/ 0
A 2 8158 2202
/ 0
B 2 8198 2202
/ 0
C 2 8238 2202
/ 0
Y 2 8278 2234
_I0/chip/clear_shift/comb/U94 na310 0
vss 2 8398 1987
/ 0
vdd 2 8398 2481
/ 0
A 2 8398 2202
/ 0
B 2 8438 2202
/ 0
C 2 8478 2202
/ 0
Y 2 8518 2234
_I0/chip/clear_shift/comb/U74 na310 0
vss 2 8398 2975
/ 0
vdd 2 8398 3469
/ 0
A 2 8398 3190
/ 0
B 2 8438 3190
/ 0
C 2 8478 3190
/ 0
Y 2 8518 3222
_I0/chip/clear_shift/comb/U95 na310 0
vss 2 8878 1987
/ 0
vdd 2 8878 2481
/ 0
A 2 8878 2202
/ 0
B 2 8918 2202
/ 0
C 2 8958 2202
/ 0
Y 2 8998 2234
_I0/chip/clear_shift/comb/U91 na310 0
vss 2 9078 2975
/ 0
vdd 2 9078 2481
/ 0
A 2 9078 2760
/ 0
B 2 9118 2760
/ 0
C 2 9158 2760
/ 0
Y 2 9198 2728
_I0/chip/clear_shift/comb/U111 na310 0
vss 2 9078 1987
/ 0
vdd 2 9078 2481
/ 0
A 2 9078 2202
/ 0
B 2 9118 2202
/ 0
C 2 9158 2202
/ 0
Y 2 9198 2234
_I0/chip/clear_shift/comb/U88 na310 0
vss 2 9078 3963
/ 0
vdd 2 9078 3469
/ 0
A 2 9078 3748
/ 0
B 2 9118 3748
/ 0
C 2 9158 3748
/ 0
Y 2 9198 3716
_I0/chip/clear_shift/comb/U60 na310 0
vss 2 9078 2975
/ 0
vdd 2 9078 3469
/ 0
A 2 9078 3190
/ 0
B 2 9118 3190
/ 0
C 2 9158 3190
/ 0
Y 2 9198 3222
_I0/chip/clear_shift/comb/U97 na310 0
vss 2 9518 3963
/ 0
vdd 2 9518 3469
/ 0
A 2 9518 3748
/ 0
B 2 9558 3748
/ 0
C 2 9598 3748
/ 0
Y 2 9638 3716
_I0/chip/clear_shift/comb/U69 na310 0
vss 2 9518 2975
/ 0
vdd 2 9518 3469
/ 0
A 2 9518 3190
/ 0
B 2 9558 3190
/ 0
C 2 9598 3190
/ 0
Y 2 9638 3222
_I0/chip/clear_shift/counter_7_bit/U38 na310 0
vss 2 7518 1987
/ 0
vdd 2 7518 1493
/ 0
A 2 7518 1772
/ 0
B 2 7558 1772
/ 0
C 2 7598 1772
/ 0
Y 2 7638 1740
_I0/chip/clear_shift/counter_7_bit/U40 na310 0
vss 2 8678 999
/ 0
vdd 2 8678 505
/ 0
A 2 8678 784
/ 0
B 2 8718 784
/ 0
C 2 8758 784
/ 0
Y 2 8798 752
_I0/chip/switch_debounce/U70 na310 0
vss 2 1718 7915
/ 0
vdd 2 1718 7421
/ 0
A 2 1718 7700
/ 0
B 2 1758 7700
/ 0
C 2 1798 7700
/ 0
Y 2 1838 7668
_I0/chip/switch_debounce/U69 na310 0
vss 2 1678 6927
/ 0
vdd 2 1678 6433
/ 0
A 2 1678 6712
/ 0
B 2 1718 6712
/ 0
C 2 1758 6712
/ 0
Y 2 1798 6680
_I0/chip/switch_debounce/U86 na310 0
vss 2 3238 5939
/ 0
vdd 2 3238 5445
/ 0
A 2 3238 5724
/ 0
B 2 3278 5724
/ 0
C 2 3318 5724
/ 0
Y 2 3358 5692
_I0/chip/switch_debounce/U89 na310 0
vss 2 3158 6927
/ 0
vdd 2 3158 7421
/ 0
A 2 3158 7142
/ 0
B 2 3198 7142
/ 0
C 2 3238 7142
/ 0
Y 2 3278 7174
_I0/chip/keep_score/L1/U35 na310 0
vss 2 14318 11867
/ 0
vdd 2 14318 11373
/ 0
A 2 14318 11652
/ 0
B 2 14358 11652
/ 0
C 2 14398 11652
/ 0
Y 2 14438 11620
_I0/chip/keep_score/L1/U41 na310 0
vss 2 14398 9891
/ 0
vdd 2 14398 10385
/ 0
A 2 14398 10106
/ 0
B 2 14438 10106
/ 0
C 2 14478 10106
/ 0
Y 2 14518 10138
_I0/chip/fall_timer/U38 na310 0
vss 2 13758 18783
/ 0
vdd 2 13758 18289
/ 0
A 2 13758 18568
/ 0
B 2 13798 18568
/ 0
C 2 13838 18568
/ 0
Y 2 13878 18536
_I0/chip/fall_timer/U50 na310 0
vss 2 15998 17795
/ 0
vdd 2 15998 18289
/ 0
A 2 15998 18010
/ 0
B 2 16038 18010
/ 0
C 2 16078 18010
/ 0
Y 2 16118 18042
_I0/chip/fall_timer/U43 na310 0
vss 2 16078 16807
/ 0
vdd 2 16078 16313
/ 0
A 2 16078 16592
/ 0
B 2 16118 16592
/ 0
C 2 16158 16592
/ 0
Y 2 16198 16560
_I0/chip/fall_timer/donecheck/U16 na310 0
vss 2 15518 15819
/ 0
vdd 2 15518 16313
/ 0
A 2 15518 16034
/ 0
B 2 15558 16034
/ 0
C 2 15598 16034
/ 0
Y 2 15638 16066
_I0/chip/fall_timer/donecheck/U14 na310 0
vss 2 15918 15819
/ 0
vdd 2 15918 16313
/ 0
A 2 15918 16034
/ 0
B 2 15958 16034
/ 0
C 2 15998 16034
/ 0
Y 2 16038 16066
_I0/chip/fall_timer/counter/U31 na310 0
vss 2 13798 16807
/ 0
vdd 2 13798 17301
/ 0
A 2 13798 17022
/ 0
B 2 13838 17022
/ 0
C 2 13878 17022
/ 0
Y 2 13918 17054
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U9 na310 0
vss 2 27558 8903
/ 0
vdd 2 27558 9397
/ 0
A 2 27558 9118
/ 0
B 2 27598 9118
/ 0
C 2 27638 9118
/ 0
Y 2 27678 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U9 na310 0
vss 2 31478 8903
/ 0
vdd 2 31478 9397
/ 0
A 2 31478 9118
/ 0
B 2 31518 9118
/ 0
C 2 31558 9118
/ 0
Y 2 31598 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U9 na310 0
vss 2 35398 8903
/ 0
vdd 2 35398 9397
/ 0
A 2 35398 9118
/ 0
B 2 35438 9118
/ 0
C 2 35478 9118
/ 0
Y 2 35518 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U9 na310 0
vss 2 23638 8903
/ 0
vdd 2 23638 9397
/ 0
A 2 23638 9118
/ 0
B 2 23678 9118
/ 0
C 2 23718 9118
/ 0
Y 2 23758 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U9 na310 0
vss 2 19718 8903
/ 0
vdd 2 19718 9397
/ 0
A 2 19718 9118
/ 0
B 2 19758 9118
/ 0
C 2 19798 9118
/ 0
Y 2 19838 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U10 na310 0
vss 2 27958 8903
/ 0
vdd 2 27958 9397
/ 0
A 2 27958 9118
/ 0
B 2 27998 9118
/ 0
C 2 28038 9118
/ 0
Y 2 28078 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U10 na310 0
vss 2 31878 8903
/ 0
vdd 2 31878 9397
/ 0
A 2 31878 9118
/ 0
B 2 31918 9118
/ 0
C 2 31958 9118
/ 0
Y 2 31998 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U10 na310 0
vss 2 35798 8903
/ 0
vdd 2 35798 9397
/ 0
A 2 35798 9118
/ 0
B 2 35838 9118
/ 0
C 2 35878 9118
/ 0
Y 2 35918 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U10 na310 0
vss 2 24038 8903
/ 0
vdd 2 24038 9397
/ 0
A 2 24038 9118
/ 0
B 2 24078 9118
/ 0
C 2 24118 9118
/ 0
Y 2 24158 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U10 na310 0
vss 2 20118 8903
/ 0
vdd 2 20118 9397
/ 0
A 2 20118 9118
/ 0
B 2 20158 9118
/ 0
C 2 20198 9118
/ 0
Y 2 20238 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U11 na310 0
vss 2 27798 8903
/ 0
vdd 2 27798 9397
/ 0
A 2 27798 9118
/ 0
B 2 27838 9118
/ 0
C 2 27878 9118
/ 0
Y 2 27918 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U11 na310 0
vss 2 31718 8903
/ 0
vdd 2 31718 9397
/ 0
A 2 31718 9118
/ 0
B 2 31758 9118
/ 0
C 2 31798 9118
/ 0
Y 2 31838 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U11 na310 0
vss 2 35638 8903
/ 0
vdd 2 35638 9397
/ 0
A 2 35638 9118
/ 0
B 2 35678 9118
/ 0
C 2 35718 9118
/ 0
Y 2 35758 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U11 na310 0
vss 2 23878 8903
/ 0
vdd 2 23878 9397
/ 0
A 2 23878 9118
/ 0
B 2 23918 9118
/ 0
C 2 23958 9118
/ 0
Y 2 23998 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U11 na310 0
vss 2 19958 8903
/ 0
vdd 2 19958 9397
/ 0
A 2 19958 9118
/ 0
B 2 19998 9118
/ 0
C 2 20038 9118
/ 0
Y 2 20078 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U8 na310 0
vss 2 28198 8903
/ 0
vdd 2 28198 9397
/ 0
A 2 28198 9118
/ 0
B 2 28238 9118
/ 0
C 2 28278 9118
/ 0
Y 2 28318 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U8 na310 0
vss 2 32118 8903
/ 0
vdd 2 32118 9397
/ 0
A 2 32118 9118
/ 0
B 2 32158 9118
/ 0
C 2 32198 9118
/ 0
Y 2 32238 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U8 na310 0
vss 2 36038 8903
/ 0
vdd 2 36038 9397
/ 0
A 2 36038 9118
/ 0
B 2 36078 9118
/ 0
C 2 36118 9118
/ 0
Y 2 36158 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U8 na310 0
vss 2 24278 8903
/ 0
vdd 2 24278 9397
/ 0
A 2 24278 9118
/ 0
B 2 24318 9118
/ 0
C 2 24358 9118
/ 0
Y 2 24398 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U8 na310 0
vss 2 20358 8903
/ 0
vdd 2 20358 9397
/ 0
A 2 20358 9118
/ 0
B 2 20398 9118
/ 0
C 2 20438 9118
/ 0
Y 2 20478 9150
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U26 na310 0
vss 2 27238 7915
/ 0
vdd 2 27238 8409
/ 0
A 2 27238 8130
/ 0
B 2 27278 8130
/ 0
C 2 27318 8130
/ 0
Y 2 27358 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U26 na310 0
vss 2 31158 7915
/ 0
vdd 2 31158 8409
/ 0
A 2 31158 8130
/ 0
B 2 31198 8130
/ 0
C 2 31238 8130
/ 0
Y 2 31278 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U26 na310 0
vss 2 35078 7915
/ 0
vdd 2 35078 8409
/ 0
A 2 35078 8130
/ 0
B 2 35118 8130
/ 0
C 2 35158 8130
/ 0
Y 2 35198 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U26 na310 0
vss 2 23318 7915
/ 0
vdd 2 23318 8409
/ 0
A 2 23318 8130
/ 0
B 2 23358 8130
/ 0
C 2 23398 8130
/ 0
Y 2 23438 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U26 na310 0
vss 2 19398 7915
/ 0
vdd 2 19398 8409
/ 0
A 2 19398 8130
/ 0
B 2 19438 8130
/ 0
C 2 19478 8130
/ 0
Y 2 19518 8162
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U27 na310 0
vss 2 27078 8903
/ 0
vdd 2 27078 8409
/ 0
A 2 27078 8688
/ 0
B 2 27118 8688
/ 0
C 2 27158 8688
/ 0
Y 2 27198 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U27 na310 0
vss 2 30998 8903
/ 0
vdd 2 30998 8409
/ 0
A 2 30998 8688
/ 0
B 2 31038 8688
/ 0
C 2 31078 8688
/ 0
Y 2 31118 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U27 na310 0
vss 2 34918 8903
/ 0
vdd 2 34918 8409
/ 0
A 2 34918 8688
/ 0
B 2 34958 8688
/ 0
C 2 34998 8688
/ 0
Y 2 35038 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U27 na310 0
vss 2 23158 8903
/ 0
vdd 2 23158 8409
/ 0
A 2 23158 8688
/ 0
B 2 23198 8688
/ 0
C 2 23238 8688
/ 0
Y 2 23278 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U27 na310 0
vss 2 19238 8903
/ 0
vdd 2 19238 8409
/ 0
A 2 19238 8688
/ 0
B 2 19278 8688
/ 0
C 2 19318 8688
/ 0
Y 2 19358 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U25 na310 0
vss 2 27078 7915
/ 0
vdd 2 27078 8409
/ 0
A 2 27078 8130
/ 0
B 2 27118 8130
/ 0
C 2 27158 8130
/ 0
Y 2 27198 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U25 na310 0
vss 2 30998 7915
/ 0
vdd 2 30998 8409
/ 0
A 2 30998 8130
/ 0
B 2 31038 8130
/ 0
C 2 31078 8130
/ 0
Y 2 31118 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U25 na310 0
vss 2 34918 7915
/ 0
vdd 2 34918 8409
/ 0
A 2 34918 8130
/ 0
B 2 34958 8130
/ 0
C 2 34998 8130
/ 0
Y 2 35038 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U25 na310 0
vss 2 23158 7915
/ 0
vdd 2 23158 8409
/ 0
A 2 23158 8130
/ 0
B 2 23198 8130
/ 0
C 2 23238 8130
/ 0
Y 2 23278 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U25 na310 0
vss 2 19238 7915
/ 0
vdd 2 19238 8409
/ 0
A 2 19238 8130
/ 0
B 2 19278 8130
/ 0
C 2 19318 8130
/ 0
Y 2 19358 8162
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U33 na310 0
vss 2 27638 8903
/ 0
vdd 2 27638 8409
/ 0
A 2 27638 8688
/ 0
B 2 27678 8688
/ 0
C 2 27718 8688
/ 0
Y 2 27758 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U33 na310 0
vss 2 31558 8903
/ 0
vdd 2 31558 8409
/ 0
A 2 31558 8688
/ 0
B 2 31598 8688
/ 0
C 2 31638 8688
/ 0
Y 2 31678 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U33 na310 0
vss 2 35478 8903
/ 0
vdd 2 35478 8409
/ 0
A 2 35478 8688
/ 0
B 2 35518 8688
/ 0
C 2 35558 8688
/ 0
Y 2 35598 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U33 na310 0
vss 2 23718 8903
/ 0
vdd 2 23718 8409
/ 0
A 2 23718 8688
/ 0
B 2 23758 8688
/ 0
C 2 23798 8688
/ 0
Y 2 23838 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U33 na310 0
vss 2 19798 8903
/ 0
vdd 2 19798 8409
/ 0
A 2 19798 8688
/ 0
B 2 19838 8688
/ 0
C 2 19878 8688
/ 0
Y 2 19918 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U23 na310 0
vss 2 27918 8903
/ 0
vdd 2 27918 8409
/ 0
A 2 27918 8688
/ 0
B 2 27958 8688
/ 0
C 2 27998 8688
/ 0
Y 2 28038 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U23 na310 0
vss 2 31838 8903
/ 0
vdd 2 31838 8409
/ 0
A 2 31838 8688
/ 0
B 2 31878 8688
/ 0
C 2 31918 8688
/ 0
Y 2 31958 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U23 na310 0
vss 2 35758 8903
/ 0
vdd 2 35758 8409
/ 0
A 2 35758 8688
/ 0
B 2 35798 8688
/ 0
C 2 35838 8688
/ 0
Y 2 35878 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U23 na310 0
vss 2 23998 8903
/ 0
vdd 2 23998 8409
/ 0
A 2 23998 8688
/ 0
B 2 24038 8688
/ 0
C 2 24078 8688
/ 0
Y 2 24118 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U23 na310 0
vss 2 20078 8903
/ 0
vdd 2 20078 8409
/ 0
A 2 20078 8688
/ 0
B 2 20118 8688
/ 0
C 2 20158 8688
/ 0
Y 2 20198 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U35 na310 0
vss 2 28078 7915
/ 0
vdd 2 28078 8409
/ 0
A 2 28078 8130
/ 0
B 2 28118 8130
/ 0
C 2 28158 8130
/ 0
Y 2 28198 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U35 na310 0
vss 2 31998 7915
/ 0
vdd 2 31998 8409
/ 0
A 2 31998 8130
/ 0
B 2 32038 8130
/ 0
C 2 32078 8130
/ 0
Y 2 32118 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U35 na310 0
vss 2 35918 7915
/ 0
vdd 2 35918 8409
/ 0
A 2 35918 8130
/ 0
B 2 35958 8130
/ 0
C 2 35998 8130
/ 0
Y 2 36038 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U35 na310 0
vss 2 24158 7915
/ 0
vdd 2 24158 8409
/ 0
A 2 24158 8130
/ 0
B 2 24198 8130
/ 0
C 2 24238 8130
/ 0
Y 2 24278 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U35 na310 0
vss 2 20238 7915
/ 0
vdd 2 20238 8409
/ 0
A 2 20238 8130
/ 0
B 2 20278 8130
/ 0
C 2 20318 8130
/ 0
Y 2 20358 8162
_I0/chip/output_score/U61 na310 0
vss 2 15478 12855
/ 0
vdd 2 15478 13349
/ 0
A 2 15478 13070
/ 0
B 2 15518 13070
/ 0
C 2 15558 13070
/ 0
Y 2 15598 13102
_I0/chip/output_score/U64 na310 0
vss 2 15478 14831
/ 0
vdd 2 15478 14337
/ 0
A 2 15478 14616
/ 0
B 2 15518 14616
/ 0
C 2 15558 14616
/ 0
Y 2 15598 14584
_I0/chip/check_piece_mask/U101 na310 0
vss 2 15758 4951
/ 0
vdd 2 15758 4457
/ 0
A 2 15758 4736
/ 0
B 2 15798 4736
/ 0
C 2 15838 4736
/ 0
Y 2 15878 4704
_I0/chip/check_piece_mask/U91 na310 0
vss 2 15918 5939
/ 0
vdd 2 15918 6433
/ 0
A 2 15918 6154
/ 0
B 2 15958 6154
/ 0
C 2 15998 6154
/ 0
Y 2 16038 6186
_I0/chip/check_piece_mask/U111 na310 0
vss 2 16318 5939
/ 0
vdd 2 16318 6433
/ 0
A 2 16318 6154
/ 0
B 2 16358 6154
/ 0
C 2 16398 6154
/ 0
Y 2 16438 6186
_I0/chip/check_piece_mask/U81 na310 0
vss 2 16718 5939
/ 0
vdd 2 16718 6433
/ 0
A 2 16718 6154
/ 0
B 2 16758 6154
/ 0
C 2 16798 6154
/ 0
Y 2 16838 6186
_I0/chip/check_piece_mask/U84 na310 0
vss 2 17118 5939
/ 0
vdd 2 17118 6433
/ 0
A 2 17118 6154
/ 0
B 2 17158 6154
/ 0
C 2 17198 6154
/ 0
Y 2 17238 6186
_I0/chip/check_piece_mask/U68 na310 0
vss 2 17518 5939
/ 0
vdd 2 17518 6433
/ 0
A 2 17518 6154
/ 0
B 2 17558 6154
/ 0
C 2 17598 6154
/ 0
Y 2 17638 6186
_I0/chip/vga_controller/field_translation_reset/U39 na310 0
vss 2 34638 17795
/ 0
vdd 2 34638 18289
/ 0
A 2 34638 18010
/ 0
B 2 34678 18010
/ 0
C 2 34718 18010
/ 0
Y 2 34758 18042
_I0/chip/vga_controller/field_translation_reset/U60 na310 0
vss 2 33398 18783
/ 0
vdd 2 33398 18289
/ 0
A 2 33398 18568
/ 0
B 2 33438 18568
/ 0
C 2 33478 18568
/ 0
Y 2 33518 18536
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U20 na310 0
vss 2 32118 19771
/ 0
vdd 2 32118 19277
/ 0
A 2 32118 19556
/ 0
B 2 32158 19556
/ 0
C 2 32198 19556
/ 0
Y 2 32238 19524
_I0/chip/vga_controller/field_translation/mem_addr_counter/U56 na310 0
vss 2 33798 17795
/ 0
vdd 2 33798 17301
/ 0
A 2 33798 17580
/ 0
B 2 33838 17580
/ 0
C 2 33878 17580
/ 0
Y 2 33918 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U56 na310 0
vss 2 37838 17795
/ 0
vdd 2 37838 17301
/ 0
A 2 37838 17580
/ 0
B 2 37878 17580
/ 0
C 2 37918 17580
/ 0
Y 2 37958 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U97 na310 0
vss 2 32558 17795
/ 0
vdd 2 32558 17301
/ 0
A 2 32558 17580
/ 0
B 2 32598 17580
/ 0
C 2 32638 17580
/ 0
Y 2 32678 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U97 na310 0
vss 2 36598 17795
/ 0
vdd 2 36598 17301
/ 0
A 2 36598 17580
/ 0
B 2 36638 17580
/ 0
C 2 36678 17580
/ 0
Y 2 36718 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U95 na310 0
vss 2 31238 15819
/ 0
vdd 2 31238 16313
/ 0
A 2 31238 16034
/ 0
B 2 31278 16034
/ 0
C 2 31318 16034
/ 0
Y 2 31358 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U95 na310 0
vss 2 35278 15819
/ 0
vdd 2 35278 16313
/ 0
A 2 35278 16034
/ 0
B 2 35318 16034
/ 0
C 2 35358 16034
/ 0
Y 2 35398 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U70 na310 0
vss 2 31398 15819
/ 0
vdd 2 31398 16313
/ 0
A 2 31398 16034
/ 0
B 2 31438 16034
/ 0
C 2 31478 16034
/ 0
Y 2 31518 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U70 na310 0
vss 2 35438 15819
/ 0
vdd 2 35438 16313
/ 0
A 2 35438 16034
/ 0
B 2 35478 16034
/ 0
C 2 35518 16034
/ 0
Y 2 35558 16066
_I0/chip/vga_controller/counter/pos_y_counter/U62 na310 0
vss 2 27118 17795
/ 0
vdd 2 27118 17301
/ 0
A 2 27118 17580
/ 0
B 2 27158 17580
/ 0
C 2 27198 17580
/ 0
Y 2 27238 17548
_I0/chip/vga_controller/counter/pos_y_counter/U64 na310 0
vss 2 27118 18783
/ 0
vdd 2 27118 18289
/ 0
A 2 27118 18568
/ 0
B 2 27158 18568
/ 0
C 2 27198 18568
/ 0
Y 2 27238 18536
_I0/chip/vga_controller/counter/resets/U26 na310 0
vss 2 27878 16807
/ 0
vdd 2 27878 16313
/ 0
A 2 27878 16592
/ 0
B 2 27918 16592
/ 0
C 2 27958 16592
/ 0
Y 2 27998 16560
_I0/chip/vga_controller/counter/resets/U31 na310 0
vss 2 28118 16807
/ 0
vdd 2 28118 16313
/ 0
A 2 28118 16592
/ 0
B 2 28158 16592
/ 0
C 2 28198 16592
/ 0
Y 2 28238 16560
_I0/chip/vga_controller/counter/resets/U23 na310 0
vss 2 29478 16807
/ 0
vdd 2 29478 16313
/ 0
A 2 29478 16592
/ 0
B 2 29518 16592
/ 0
C 2 29558 16592
/ 0
Y 2 29598 16560
_I0/chip/vga_controller/counter/pos_x_counter/U48 na310 0
vss 2 27718 19771
/ 0
vdd 2 27718 19277
/ 0
A 2 27718 19556
/ 0
B 2 27758 19556
/ 0
C 2 27798 19556
/ 0
Y 2 27838 19524
_I0/chip/vga_controller/counter/pos_x_counter/U50 na310 0
vss 2 28278 19771
/ 0
vdd 2 28278 19277
/ 0
A 2 28278 19556
/ 0
B 2 28318 19556
/ 0
C 2 28358 19556
/ 0
Y 2 28398 19524
_I0/chip/vga_controller/field_check/U32 na310 0
vss 2 28718 15819
/ 0
vdd 2 28718 15325
/ 0
A 2 28718 15604
/ 0
B 2 28758 15604
/ 0
C 2 28798 15604
/ 0
Y 2 28838 15572
_I0/chip/vga_controller/field_check/U36 na310 0
vss 2 28878 15819
/ 0
vdd 2 28878 15325
/ 0
A 2 28878 15604
/ 0
B 2 28918 15604
/ 0
C 2 28958 15604
/ 0
Y 2 28998 15572
_I0/chip/vga_controller/field_check/U29 na310 0
vss 2 29198 15819
/ 0
vdd 2 29198 15325
/ 0
A 2 29198 15604
/ 0
B 2 29238 15604
/ 0
C 2 29278 15604
/ 0
Y 2 29318 15572
_I0/chip/vga_controller/field_check/U30 na310 0
vss 2 29678 15819
/ 0
vdd 2 29678 15325
/ 0
A 2 29678 15604
/ 0
B 2 29718 15604
/ 0
C 2 29758 15604
/ 0
Y 2 29798 15572
_I0/chip/vga_controller/field_check/U21 na310 0
vss 2 29518 15819
/ 0
vdd 2 29518 15325
/ 0
A 2 29518 15604
/ 0
B 2 29558 15604
/ 0
C 2 29598 15604
/ 0
Y 2 29638 15572
_I0/chip/vga_controller/score_translation/U37 na310 0
vss 2 26958 12855
/ 0
vdd 2 26958 12361
/ 0
A 2 26958 12640
/ 0
B 2 26998 12640
/ 0
C 2 27038 12640
/ 0
Y 2 27078 12608
_I0/chip/vga_controller/score_translation/U59 na310 0
vss 2 26638 13843
/ 0
vdd 2 26638 13349
/ 0
A 2 26638 13628
/ 0
B 2 26678 13628
/ 0
C 2 26718 13628
/ 0
Y 2 26758 13596
_I0/chip/vga_controller/score_translation/U57 na310 0
vss 2 26878 13843
/ 0
vdd 2 26878 13349
/ 0
A 2 26878 13628
/ 0
B 2 26918 13628
/ 0
C 2 26958 13628
/ 0
Y 2 26998 13596
_I0/chip/vga_controller/triggers/U26 na310 0
vss 2 30358 11867
/ 0
vdd 2 30358 12361
/ 0
A 2 30358 12082
/ 0
B 2 30398 12082
/ 0
C 2 30438 12082
/ 0
Y 2 30478 12114
_I0/chip/vga_controller/triggers/U36 na310 0
vss 2 30278 12855
/ 0
vdd 2 30278 12361
/ 0
A 2 30278 12640
/ 0
B 2 30318 12640
/ 0
C 2 30358 12640
/ 0
Y 2 30398 12608
_I0/chip/vga_controller/triggers/U49 na310 0
vss 2 30198 11867
/ 0
vdd 2 30198 12361
/ 0
A 2 30198 12082
/ 0
B 2 30238 12082
/ 0
C 2 30278 12082
/ 0
Y 2 30318 12114
_I0/chip/vga_controller/triggers/U35 na310 0
vss 2 30958 11867
/ 0
vdd 2 30958 12361
/ 0
A 2 30958 12082
/ 0
B 2 30998 12082
/ 0
C 2 31038 12082
/ 0
Y 2 31078 12114
_I0/chip/vga_controller/np_check/U35 na310 0
vss 2 30758 14831
/ 0
vdd 2 30758 14337
/ 0
A 2 30758 14616
/ 0
B 2 30798 14616
/ 0
C 2 30838 14616
/ 0
Y 2 30878 14584
_I0/chip/vga_controller/np_check/U28 na310 0
vss 2 30758 13843
/ 0
vdd 2 30758 14337
/ 0
A 2 30758 14058
/ 0
B 2 30798 14058
/ 0
C 2 30838 14058
/ 0
Y 2 30878 14090
_I0/chip/vga_controller/np_check/U37 na310 0
vss 2 28638 14831
/ 0
vdd 2 28638 14337
/ 0
A 2 28638 14616
/ 0
B 2 28678 14616
/ 0
C 2 28718 14616
/ 0
Y 2 28758 14584
_I0/chip/vga_controller/np_check/U20 na310 0
vss 2 28638 13843
/ 0
vdd 2 28638 14337
/ 0
A 2 28638 14058
/ 0
B 2 28678 14058
/ 0
C 2 28718 14058
/ 0
Y 2 28758 14090
_I0/chip/vga_controller/score_check/U35 na310 0
vss 2 26038 15819
/ 0
vdd 2 26038 15325
/ 0
A 2 26038 15604
/ 0
B 2 26078 15604
/ 0
C 2 26118 15604
/ 0
Y 2 26158 15572
_I0/chip/vga_controller/score_check/U19 na310 0
vss 2 25278 14831
/ 0
vdd 2 25278 15325
/ 0
A 2 25278 15046
/ 0
B 2 25318 15046
/ 0
C 2 25358 15046
/ 0
Y 2 25398 15078
_I0/chip/vga_controller/score_check/U33 na310 0
vss 2 25118 14831
/ 0
vdd 2 25118 15325
/ 0
A 2 25118 15046
/ 0
B 2 25158 15046
/ 0
C 2 25198 15046
/ 0
Y 2 25238 15078
_I0/chip/vga_controller/sync/U19 na310 0
vss 2 27678 15819
/ 0
vdd 2 27678 15325
/ 0
A 2 27678 15604
/ 0
B 2 27718 15604
/ 0
C 2 27758 15604
/ 0
Y 2 27798 15572
_I0/chip/vga_controller/sync/U17 na310 0
vss 2 26678 14831
/ 0
vdd 2 26678 15325
/ 0
A 2 26678 15046
/ 0
B 2 26718 15046
/ 0
C 2 26758 15046
/ 0
Y 2 26798 15078
_I0/chip/vga_controller/np_translation_reset/U39 na310 0
vss 2 37478 17795
/ 0
vdd 2 37478 18289
/ 0
A 2 37478 18010
/ 0
B 2 37518 18010
/ 0
C 2 37558 18010
/ 0
Y 2 37598 18042
_I0/chip/vga_controller/np_translation_reset/U60 na310 0
vss 2 37918 18783
/ 0
vdd 2 37918 19277
/ 0
A 2 37918 18998
/ 0
B 2 37958 18998
/ 0
C 2 37998 18998
/ 0
Y 2 38038 19030
_I0/chip/vga_controller/mem_addr_demux/U44 na310 0
vss 2 34038 12855
/ 0
vdd 2 34038 12361
/ 0
A 2 34038 12640
/ 0
B 2 34078 12640
/ 0
C 2 34118 12640
/ 0
Y 2 34158 12608
_I0/chip/vga_controller/mem_addr_demux/U60 na310 0
vss 2 33798 12855
/ 0
vdd 2 33798 12361
/ 0
A 2 33798 12640
/ 0
B 2 33838 12640
/ 0
C 2 33878 12640
/ 0
Y 2 33918 12608
_I0/chip/vga_controller/mem_addr_demux/U64 na310 0
vss 2 33558 12855
/ 0
vdd 2 33558 12361
/ 0
A 2 33558 12640
/ 0
B 2 33598 12640
/ 0
C 2 33638 12640
/ 0
Y 2 33678 12608
_I0/chip/vga_controller/mem_addr_demux/U52 na310 0
vss 2 33318 12855
/ 0
vdd 2 33318 12361
/ 0
A 2 33318 12640
/ 0
B 2 33358 12640
/ 0
C 2 33398 12640
/ 0
Y 2 33438 12608
_I0/chip/vga_controller/mem_addr_demux/U36 na310 0
vss 2 32798 12855
/ 0
vdd 2 32798 12361
/ 0
A 2 32798 12640
/ 0
B 2 32838 12640
/ 0
C 2 32878 12640
/ 0
Y 2 32918 12608
_I0/chip/vga_controller/mem_addr_demux/U48 na310 0
vss 2 32358 12855
/ 0
vdd 2 32358 12361
/ 0
A 2 32358 12640
/ 0
B 2 32398 12640
/ 0
C 2 32438 12640
/ 0
Y 2 32478 12608
_I0/chip/vga_controller/mem_addr_demux/U40 na310 0
vss 2 31878 12855
/ 0
vdd 2 31878 12361
/ 0
A 2 31878 12640
/ 0
B 2 31918 12640
/ 0
C 2 31958 12640
/ 0
Y 2 31998 12608
_I0/chip/vga_controller/mem_addr_demux/U56 na310 0
vss 2 31638 12855
/ 0
vdd 2 31638 12361
/ 0
A 2 31638 12640
/ 0
B 2 31678 12640
/ 0
C 2 31718 12640
/ 0
Y 2 31758 12608
_I0/chip/game_controller/calc_pm controller_calc 0
old_y_3_0_3 2 1438 19030
/ 0
new_y_3_0_3 2 1438 19134
/ 0
vss 2 1438 18783
/ 0
vdd 2 1438 19277
/ 0
old_y_3_0_2 2 1438 18926
/ 0
new_y_3_0_2 2 1438 18432
/ 0
old_y_3_0_1 2 1438 18146
/ 0
new_y_3_0_1 2 1438 19102
/ 0
y 2 3918 18640
/ 0
old_x_2_0_2 2 3918 19388
/ 0
new_x_2_0_2 2 3918 19452
/ 0
rot 2 3918 19166
/ 0
x 2 3918 18926
/ 0
old_rot_1_0_1 2 2278 19732
/ 0
old_rot_1_0_0 2 3918 18894
/ 0
new_rot_1_0_0 2 3918 18400
/ 0
add_sub 3 1918 19732
/ 0
old_y_3_0_0 3 3078 19732
/ 0
new_y_3_0_0 3 3198 17834
/ 0
new_x_2_0_1 3 2078 19732
/ 0
old_x_2_0_0 3 2558 19732
/ 0
old_x_2_0_1 3 2798 17834
/ 0
new_x_2_0_0 3 2638 19732
/ 0
new_rot_1_0_1 3 2358 19732
/ 1
3 n74 ~ 2 3204 18016 0 0 ~
/ 1
3 n86 ~ 2 2924 18828 0 0 ~
/ 1
3 n62 ~ 2 2004 18048 0 0 ~
/ 1
3 n77 ~ 2 3124 18574 0 0 ~
/ 1
3 n64 ~ 2 3004 19004 0 0 ~
/ 1
3 n68 ~ 2 2124 18016 0 0 ~
/ 1
3 n75 ~ 2 3284 18016 0 0 ~
/ 1
3 n85 ~ 2 3244 18964 0 0 ~
/ 1
3 n76 ~ 2 3044 18016 0 0 ~
/ 1
3 n88 ~ 2 3084 19036 0 0 ~
/ 1
3 n82 ~ 2 3564 19562 0 0 ~
/ 1
3 n72 ~ 2 1604 18574 0 0 ~
/ 1
3 n99 ~ 2 2084 19004 0 0 ~
/ 1
3 n79 ~ 2 2124 18614 0 0 ~
/ 1
3 n98 ~ 2 2204 19562 0 0 ~
/ 1
3 n101 ~ 2 2684 18614 0 0 ~
/ 1
3 n83 ~ 2 3484 19738 0 0 ~
/ 1
3 n93 ~ 2 2964 18542 0 0 ~
/ 1
3 n66 ~ 2 1884 19562 0 0 ~
/ 1
3 n90 ~ 2 2004 19562 0 0 ~
/ 1
3 n73 ~ 2 1844 18614 0 0 ~
/ 1
3 n89 ~ 2 3164 19562 0 0 ~
/ 1
3 n96 ~ 2 3004 19562 0 0 ~
/ 1
3 n91 ~ 2 2044 19562 0 0 ~
/ 1
3 n61 ~ 2 1604 19004 0 0 ~
/ 1
3 n67 ~ 2 2164 19004 0 0 ~
/ 1
3 n95 ~ 2 2644 19004 0 0 ~
/ 1
3 n65 ~ 2 1604 19562 0 0 ~
/ 1
3 n78 ~ 2 1884 19004 0 0 ~
/ 1
3 n94 ~ 2 3044 18574 0 0 ~
/ 1
3 n81 ~ 2 3724 19004 0 0 ~
/ 1
3 n92 ~ 2 2764 18016 0 0 ~
/ 1
3 n80 ~ 2 3564 18016 0 0 ~
/ 1
3 n97 ~ 2 2924 19562 0 0 ~
/ 1
3 n71 ~ 2 1764 18016 0 0 ~
/ 1
3 n63 ~ 2 1564 19602 0 0 ~
/ 1
3 n87 ~ 2 2844 19004 0 0 ~
/ 1
3 n100 ~ 2 2444 19562 0 0 ~
/ 1
3 n69 ~ 2 1764 19562 0 0 ~
/ 1
3 n70 ~ 2 2284 18016 0 0 ~
/ 1
3 n84 ~ 2 2724 19562 0 0 ~
_I0/chip/game_controller/cur_state_reg_3_inst dfr11 0
R 2 2518 16560
/ 0
D 2 2438 16560
/ 0
CK 2 2598 16592
/ 0
Q 2 3238 16560
/ 0
vdd 2 2438 16313
/ 0
vss 2 2438 16807
_I0/chip/game_controller/cur_state_reg_1_inst dfr11 0
R 2 4278 18536
/ 0
D 2 4198 18536
/ 0
CK 2 4358 18568
/ 0
Q 2 4998 18536
/ 0
vdd 2 4198 18289
/ 0
vss 2 4198 18783
_I0/chip/game_controller/cur_state_reg_0_inst dfr11 0
R 2 9398 13596
/ 0
D 2 9318 13596
/ 0
CK 2 9478 13628
/ 0
Q 2 10118 13596
/ 0
vdd 2 9318 13349
/ 0
vss 2 9318 13843
_I0/chip/game_controller/cur_state_reg_2_inst dfr11 0
R 2 10678 15078
/ 0
D 2 10598 15078
/ 0
CK 2 10758 15046
/ 0
Q 2 11398 15078
/ 0
vdd 2 10598 15325
/ 0
vss 2 10598 14831
_I0/chip/game_controller/cur_state_reg_4_inst dfr11 0
R 2 11318 17548
/ 0
D 2 11238 17548
/ 0
CK 2 11398 17580
/ 0
Q 2 12038 17548
/ 0
vdd 2 11238 17301
/ 0
vss 2 11238 17795
_I0/chip/game_controller/move_pm/cur_state_reg_0_inst dfr11 0
R 2 7358 19524
/ 0
D 2 7278 19524
/ 0
CK 2 7438 19556
/ 0
Q 2 8078 19524
/ 0
vdd 2 7278 19277
/ 0
vss 2 7278 19771
_I0/chip/game_controller/move_pm/cur_state_reg_3_inst dfr11 0
R 2 7198 18536
/ 0
D 2 7118 18536
/ 0
CK 2 7278 18568
/ 0
Q 2 7918 18536
/ 0
vdd 2 7118 18289
/ 0
vss 2 7118 18783
_I0/chip/game_controller/move_pm/cur_state_reg_2_inst dfr11 0
R 2 7238 18042
/ 0
D 2 7158 18042
/ 0
CK 2 7318 18010
/ 0
Q 2 7958 18042
/ 0
vdd 2 7158 18289
/ 0
vss 2 7158 17795
_I0/chip/game_controller/move_pm/cur_state_reg_1_inst dfr11 0
R 2 7198 19030
/ 0
D 2 7118 19030
/ 0
CK 2 7278 18998
/ 0
Q 2 7918 19030
/ 0
vdd 2 7118 19277
/ 0
vss 2 7118 18783
_I0/chip/lookup_table/cur_mask_reg_4_inst dfr11 0
R 2 16638 2728
/ 0
D 2 16558 2728
/ 0
CK 2 16718 2760
/ 0
Q 2 17358 2728
/ 0
vdd 2 16558 2481
/ 0
vss 2 16558 2975
_I0/chip/lookup_table/cur_rom_addr_reg_0_inst dfr11 0
R 2 16678 1740
/ 0
D 2 16598 1740
/ 0
CK 2 16758 1772
/ 0
Q 2 17398 1740
/ 0
vdd 2 16598 1493
/ 0
vss 2 16598 1987
_I0/chip/lookup_table/cur_rom_addr_reg_5_inst dfr11 0
R 2 16678 258
/ 0
D 2 16598 258
/ 0
CK 2 16758 226
/ 0
Q 2 17398 258
/ 0
vdd 2 16598 505
/ 0
vss 2 16598 11
_I0/chip/lookup_table/cur_mask_reg_5_inst dfr11 0
R 2 16638 3222
/ 0
D 2 16558 3222
/ 0
CK 2 16718 3190
/ 0
Q 2 17358 3222
/ 0
vdd 2 16558 3469
/ 0
vss 2 16558 2975
_I0/chip/lookup_table/cur_rom_addr_reg_1_inst dfr11 0
R 2 16678 1246
/ 0
D 2 16598 1246
/ 0
CK 2 16758 1214
/ 0
Q 2 17398 1246
/ 0
vdd 2 16598 1493
/ 0
vss 2 16598 999
_I0/chip/lookup_table/state_reg_0_inst dfr11 0
R 2 16678 752
/ 0
D 2 16598 752
/ 0
CK 2 16758 784
/ 0
Q 2 17398 752
/ 0
vdd 2 16598 505
/ 0
vss 2 16598 999
_I0/chip/lookup_table/cur_rom_addr_reg_4_inst dfr11 0
R 2 15798 3222
/ 0
D 2 15718 3222
/ 0
CK 2 15878 3190
/ 0
Q 2 16518 3222
/ 0
vdd 2 15718 3469
/ 0
vss 2 15718 2975
_I0/chip/lookup_table/cur_mask_reg_2_inst dfr11 0
R 2 15798 2234
/ 0
D 2 15718 2234
/ 0
CK 2 15878 2202
/ 0
Q 2 16518 2234
/ 0
vdd 2 15718 2481
/ 0
vss 2 15718 1987
_I0/chip/lookup_table/cur_mask_reg_0_inst dfr11 0
R 2 13958 3222
/ 0
D 2 13878 3222
/ 0
CK 2 14038 3190
/ 0
Q 2 14678 3222
/ 0
vdd 2 13878 3469
/ 0
vss 2 13878 2975
_I0/chip/lookup_table/cur_mask_reg_3_inst dfr11 0
R 2 13038 1246
/ 0
D 2 12958 1246
/ 0
CK 2 13118 1214
/ 0
Q 2 13758 1246
/ 0
vdd 2 12958 1493
/ 0
vss 2 12958 999
_I0/chip/lookup_table/state_reg_2_inst dfr11 0
R 2 13038 258
/ 0
D 2 12958 258
/ 0
CK 2 13118 226
/ 0
Q 2 13758 258
/ 0
vdd 2 12958 505
/ 0
vss 2 12958 11
_I0/chip/lookup_table/cur_rom_addr_reg_3_inst dfr11 0
R 2 13038 752
/ 0
D 2 12958 752
/ 0
CK 2 13118 784
/ 0
Q 2 13758 752
/ 0
vdd 2 12958 505
/ 0
vss 2 12958 999
_I0/chip/lookup_table/cur_mask_reg_7_inst dfr11 0
R 2 12118 3222
/ 0
D 2 12038 3222
/ 0
CK 2 12198 3190
/ 0
Q 2 12838 3222
/ 0
vdd 2 12038 3469
/ 0
vss 2 12038 2975
_I0/chip/lookup_table/cur_rom_addr_reg_6_inst dfr11 0
R 2 12118 1246
/ 0
D 2 12038 1246
/ 0
CK 2 12198 1214
/ 0
Q 2 12838 1246
/ 0
vdd 2 12038 1493
/ 0
vss 2 12038 999
_I0/chip/lookup_table/cur_rom_addr_reg_2_inst dfr11 0
R 2 12118 258
/ 0
D 2 12038 258
/ 0
CK 2 12198 226
/ 0
Q 2 12838 258
/ 0
vdd 2 12038 505
/ 0
vss 2 12038 11
_I0/chip/lookup_table/cur_mask_reg_1_inst dfr11 0
R 2 11278 2234
/ 0
D 2 11198 2234
/ 0
CK 2 11358 2202
/ 0
Q 2 11998 2234
/ 0
vdd 2 11198 2481
/ 0
vss 2 11198 1987
_I0/chip/lookup_table/cur_mask_reg_6_inst dfr11 0
R 2 11278 752
/ 0
D 2 11198 752
/ 0
CK 2 11358 784
/ 0
Q 2 11998 752
/ 0
vdd 2 11198 505
/ 0
vss 2 11198 999
_I0/chip/lookup_table/state_reg_1_inst dfr11 0
R 2 11278 258
/ 0
D 2 11198 258
/ 0
CK 2 11358 226
/ 0
Q 2 11998 258
/ 0
vdd 2 11198 505
/ 0
vss 2 11198 11
_I0/chip/draw_erase_piece/cur_block_reg_1_inst dfr11 0
R 2 10998 5692
/ 0
D 2 10918 5692
/ 0
CK 2 11078 5724
/ 0
Q 2 11718 5692
/ 0
vdd 2 10918 5445
/ 0
vss 2 10918 5939
_I0/chip/draw_erase_piece/state_reg_1_inst dfr11 0
R 2 11638 4210
/ 0
D 2 11558 4210
/ 0
CK 2 11718 4178
/ 0
Q 2 12358 4210
/ 0
vdd 2 11558 4457
/ 0
vss 2 11558 3963
_I0/chip/draw_erase_piece/cur_block_reg_0_inst dfr11 0
R 2 11638 5198
/ 0
D 2 11558 5198
/ 0
CK 2 11718 5166
/ 0
Q 2 12358 5198
/ 0
vdd 2 11558 5445
/ 0
vss 2 11558 4951
_I0/chip/draw_erase_piece/state_reg_2_inst dfr11 0
R 2 13038 6186
/ 0
D 2 12958 6186
/ 0
CK 2 13118 6154
/ 0
Q 2 13758 6186
/ 0
vdd 2 12958 6433
/ 0
vss 2 12958 5939
_I0/chip/draw_erase_piece/state_reg_0_inst dfr11 0
R 2 12998 6680
/ 0
D 2 12918 6680
/ 0
CK 2 13078 6712
/ 0
Q 2 13718 6680
/ 0
vdd 2 12918 6433
/ 0
vss 2 12918 6927
_I0/chip/clear_shift/state_reg_1_inst dfr11 0
R 2 6398 4210
/ 0
D 2 6318 4210
/ 0
CK 2 6478 4178
/ 0
Q 2 7118 4210
/ 0
vdd 2 6318 4457
/ 0
vss 2 6318 3963
_I0/chip/clear_shift/row_full_reg dfr11 0
R 2 6398 3222
/ 0
D 2 6318 3222
/ 0
CK 2 6478 3190
/ 0
Q 2 7118 3222
/ 0
vdd 2 6318 3469
/ 0
vss 2 6318 2975
_I0/chip/clear_shift/state_reg_2_inst dfr11 0
R 2 6398 3716
/ 0
D 2 6318 3716
/ 0
CK 2 6478 3748
/ 0
Q 2 7118 3716
/ 0
vdd 2 6318 3469
/ 0
vss 2 6318 3963
_I0/chip/clear_shift/state_reg_3_inst dfr11 0
R 2 6398 2234
/ 0
D 2 6318 2234
/ 0
CK 2 6478 2202
/ 0
Q 2 7118 2234
/ 0
vdd 2 6318 2481
/ 0
vss 2 6318 1987
_I0/chip/clear_shift/state_reg_0_inst dfr11 0
R 2 6398 2728
/ 0
D 2 6318 2728
/ 0
CK 2 6478 2760
/ 0
Q 2 7118 2728
/ 0
vdd 2 6318 2481
/ 0
vss 2 6318 2975
_I0/chip/clear_shift/shift/state_reg_1_inst dfr11 0
R 2 3718 1246
/ 0
D 2 3638 1246
/ 0
CK 2 3798 1214
/ 0
Q 2 4438 1246
/ 0
vdd 2 3638 1493
/ 0
vss 2 3638 999
_I0/chip/clear_shift/shift/state_reg_0_inst dfr11 0
R 2 3718 752
/ 0
D 2 3638 752
/ 0
CK 2 3798 784
/ 0
Q 2 4438 752
/ 0
vdd 2 3638 505
/ 0
vss 2 3638 999
_I0/chip/clear_shift/shift/state_reg_2_inst dfr11 0
R 2 4598 752
/ 0
D 2 4518 752
/ 0
CK 2 4678 784
/ 0
Q 2 5318 752
/ 0
vdd 2 4518 505
/ 0
vss 2 4518 999
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_0_inst dfr11 0
R 2 478 3716
/ 0
D 2 398 3716
/ 0
CK 2 558 3748
/ 0
Q 2 1198 3716
/ 0
vdd 2 398 3469
/ 0
vss 2 398 3963
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_2_inst dfr11 0
R 2 478 2234
/ 0
D 2 398 2234
/ 0
CK 2 558 2202
/ 0
Q 2 1198 2234
/ 0
vdd 2 398 2481
/ 0
vss 2 398 1987
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_3_inst dfr11 0
R 2 478 1246
/ 0
D 2 398 1246
/ 0
CK 2 558 1214
/ 0
Q 2 1198 1246
/ 0
vdd 2 398 1493
/ 0
vss 2 398 999
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_4_inst dfr11 0
R 2 478 1740
/ 0
D 2 398 1740
/ 0
CK 2 558 1772
/ 0
Q 2 1198 1740
/ 0
vdd 2 398 1493
/ 0
vss 2 398 1987
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_6_inst dfr11 0
R 2 478 3222
/ 0
D 2 398 3222
/ 0
CK 2 558 3190
/ 0
Q 2 1198 3222
/ 0
vdd 2 398 3469
/ 0
vss 2 398 2975
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_1_inst dfr11 0
R 2 478 2728
/ 0
D 2 398 2728
/ 0
CK 2 558 2760
/ 0
Q 2 1198 2728
/ 0
vdd 2 398 2481
/ 0
vss 2 398 2975
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_5_inst dfr11 0
R 2 1318 3716
/ 0
D 2 1238 3716
/ 0
CK 2 1398 3748
/ 0
Q 2 2038 3716
/ 0
vdd 2 1238 3469
/ 0
vss 2 1238 3963
_I0/chip/clear_shift/counter_7_bit/state_reg_4_inst dfr11 0
R 2 7278 1246
/ 0
D 2 7198 1246
/ 0
CK 2 7358 1214
/ 0
Q 2 7998 1246
/ 0
vdd 2 7198 1493
/ 0
vss 2 7198 999
_I0/chip/clear_shift/counter_7_bit/state_reg_0_inst dfr11 0
R 2 7278 258
/ 0
D 2 7198 258
/ 0
CK 2 7358 226
/ 0
Q 2 7998 258
/ 0
vdd 2 7198 505
/ 0
vss 2 7198 11
_I0/chip/clear_shift/counter_7_bit/state_reg_6_inst dfr11 0
R 2 8958 1246
/ 0
D 2 8878 1246
/ 0
CK 2 9038 1214
/ 0
Q 2 9678 1246
/ 0
vdd 2 8878 1493
/ 0
vss 2 8878 999
_I0/chip/clear_shift/counter_7_bit/state_reg_1_inst dfr11 0
R 2 8118 258
/ 0
D 2 8038 258
/ 0
CK 2 8198 226
/ 0
Q 2 8838 258
/ 0
vdd 2 8038 505
/ 0
vss 2 8038 11
_I0/chip/clear_shift/counter_7_bit/state_reg_3_inst dfr11 0
R 2 7278 752
/ 0
D 2 7198 752
/ 0
CK 2 7358 784
/ 0
Q 2 7998 752
/ 0
vdd 2 7198 505
/ 0
vss 2 7198 999
_I0/chip/clear_shift/counter_7_bit/state_reg_2_inst dfr11 0
R 2 8958 752
/ 0
D 2 8878 752
/ 0
CK 2 9038 784
/ 0
Q 2 9678 752
/ 0
vdd 2 8878 505
/ 0
vss 2 8878 999
_I0/chip/clear_shift/counter_7_bit/state_reg_5_inst dfr11 0
R 2 8958 258
/ 0
D 2 8878 258
/ 0
CK 2 9038 226
/ 0
Q 2 9678 258
/ 0
vdd 2 8878 505
/ 0
vss 2 8878 11
_I0/chip/switch_debounce/state_reg_0_inst dfr11 0
R 2 438 6186
/ 0
D 2 358 6186
/ 0
CK 2 518 6154
/ 0
Q 2 1158 6186
/ 0
vdd 2 358 6433
/ 0
vss 2 358 5939
_I0/chip/switch_debounce/output_reg_1_inst dfr11 0
R 2 1278 5692
/ 0
D 2 1198 5692
/ 0
CK 2 1358 5724
/ 0
Q 2 1998 5692
/ 0
vdd 2 1198 5445
/ 0
vss 2 1198 5939
_I0/chip/switch_debounce/output_reg_3_inst dfr11 0
R 2 1278 5198
/ 0
D 2 1198 5198
/ 0
CK 2 1358 5166
/ 0
Q 2 1998 5198
/ 0
vdd 2 1198 5445
/ 0
vss 2 1198 4951
_I0/chip/switch_debounce/state_reg_1_inst dfr11 0
R 2 1278 6186
/ 0
D 2 1198 6186
/ 0
CK 2 1358 6154
/ 0
Q 2 1998 6186
/ 0
vdd 2 1198 6433
/ 0
vss 2 1198 5939
_I0/chip/switch_debounce/output_reg_2_inst dfr11 0
R 2 2118 5692
/ 0
D 2 2038 5692
/ 0
CK 2 2198 5724
/ 0
Q 2 2838 5692
/ 0
vdd 2 2038 5445
/ 0
vss 2 2038 5939
_I0/chip/switch_debounce/output_reg_0_inst dfr11 0
R 2 2118 5198
/ 0
D 2 2038 5198
/ 0
CK 2 2198 5166
/ 0
Q 2 2838 5198
/ 0
vdd 2 2038 5445
/ 0
vss 2 2038 4951
_I0/chip/switch_debounce/output_reg_5_inst dfr11 0
R 2 2118 6680
/ 0
D 2 2038 6680
/ 0
CK 2 2198 6712
/ 0
Q 2 2838 6680
/ 0
vdd 2 2038 6433
/ 0
vss 2 2038 6927
_I0/chip/switch_debounce/output_reg_4_inst dfr11 0
R 2 2118 6186
/ 0
D 2 2038 6186
/ 0
CK 2 2198 6154
/ 0
Q 2 2838 6186
/ 0
vdd 2 2038 6433
/ 0
vss 2 2038 5939
_I0/chip/keep_score/L1/score_reg_0_inst dfr11 0
R 2 15758 11620
/ 0
D 2 15678 11620
/ 0
CK 2 15838 11652
/ 0
Q 2 16478 11620
/ 0
vdd 2 15678 11373
/ 0
vss 2 15678 11867
_I0/chip/keep_score/L1/score_reg_6_inst dfr11 0
R 2 15758 11126
/ 0
D 2 15678 11126
/ 0
CK 2 15838 11094
/ 0
Q 2 16478 11126
/ 0
vdd 2 15678 11373
/ 0
vss 2 15678 10879
_I0/chip/keep_score/L1/score_reg_7_inst dfr11 0
R 2 15758 10632
/ 0
D 2 15678 10632
/ 0
CK 2 15838 10664
/ 0
Q 2 16478 10632
/ 0
vdd 2 15678 10385
/ 0
vss 2 15678 10879
_I0/chip/keep_score/L1/score_reg_5_inst dfr11 0
R 2 15758 10138
/ 0
D 2 15678 10138
/ 0
CK 2 15838 10106
/ 0
Q 2 16478 10138
/ 0
vdd 2 15678 10385
/ 0
vss 2 15678 9891
_I0/chip/keep_score/L1/score_reg_3_inst dfr11 0
R 2 14838 10138
/ 0
D 2 14758 10138
/ 0
CK 2 14918 10106
/ 0
Q 2 15558 10138
/ 0
vdd 2 14758 10385
/ 0
vss 2 14758 9891
_I0/chip/keep_score/L1/score_reg_4_inst dfr11 0
R 2 14438 11126
/ 0
D 2 14358 11126
/ 0
CK 2 14518 11094
/ 0
Q 2 15158 11126
/ 0
vdd 2 14358 11373
/ 0
vss 2 14358 10879
_I0/chip/keep_score/L1/score_reg_1_inst dfr11 0
R 2 13598 11126
/ 0
D 2 13518 11126
/ 0
CK 2 13678 11094
/ 0
Q 2 14318 11126
/ 0
vdd 2 13518 11373
/ 0
vss 2 13518 10879
_I0/chip/keep_score/L1/score_reg_2_inst dfr11 0
R 2 13598 10138
/ 0
D 2 13518 10138
/ 0
CK 2 13678 10106
/ 0
Q 2 14318 10138
/ 0
vdd 2 13518 10385
/ 0
vss 2 13518 9891
_I0/chip/fall_timer/state_reg_0_inst dfr11 0
R 2 13598 16066
/ 0
D 2 13518 16066
/ 0
CK 2 13678 16034
/ 0
Q 2 14318 16066
/ 0
vdd 2 13518 16313
/ 0
vss 2 13518 15819
_I0/chip/fall_timer/state_reg_2_inst dfr11 0
R 2 14598 18536
/ 0
D 2 14518 18536
/ 0
CK 2 14678 18568
/ 0
Q 2 15318 18536
/ 0
vdd 2 14518 18289
/ 0
vss 2 14518 18783
_I0/chip/fall_timer/state_reg_1_inst dfr11 0
R 2 14598 18042
/ 0
D 2 14518 18042
/ 0
CK 2 14678 18010
/ 0
Q 2 15318 18042
/ 0
vdd 2 14518 18289
/ 0
vss 2 14518 17795
_I0/chip/fall_timer/counter/state_reg_3_inst dfr11 0
R 2 14958 16560
/ 0
D 2 14878 16560
/ 0
CK 2 15038 16592
/ 0
Q 2 15678 16560
/ 0
vdd 2 14878 16313
/ 0
vss 2 14878 16807
_I0/chip/fall_timer/counter/state_reg_1_inst dfr11 0
R 2 14958 17054
/ 0
D 2 14878 17054
/ 0
CK 2 15038 17022
/ 0
Q 2 15678 17054
/ 0
vdd 2 14878 17301
/ 0
vss 2 14878 16807
_I0/chip/fall_timer/counter/state_reg_4_inst dfr11 0
R 2 14958 17548
/ 0
D 2 14878 17548
/ 0
CK 2 15038 17580
/ 0
Q 2 15678 17548
/ 0
vdd 2 14878 17301
/ 0
vss 2 14878 17795
_I0/chip/fall_timer/counter/state_reg_2_inst dfr11 0
R 2 14118 17054
/ 0
D 2 14038 17054
/ 0
CK 2 14198 17022
/ 0
Q 2 14838 17054
/ 0
vdd 2 14038 17301
/ 0
vss 2 14038 16807
_I0/chip/fall_timer/counter/state_reg_0_inst dfr11 0
R 2 14118 17548
/ 0
D 2 14038 17548
/ 0
CK 2 14198 17580
/ 0
Q 2 14838 17548
/ 0
vdd 2 14038 17301
/ 0
vss 2 14038 17795
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_7 dfr11 0
R 2 29438 6680
/ 0
D 2 29358 6680
/ 0
CK 2 29518 6712
/ 0
Q 2 30158 6680
/ 0
vdd 2 29358 6433
/ 0
vss 2 29358 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_7 dfr11 0
R 2 33358 6680
/ 0
D 2 33278 6680
/ 0
CK 2 33438 6712
/ 0
Q 2 34078 6680
/ 0
vdd 2 33278 6433
/ 0
vss 2 33278 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_7 dfr11 0
R 2 37278 6680
/ 0
D 2 37198 6680
/ 0
CK 2 37358 6712
/ 0
Q 2 37998 6680
/ 0
vdd 2 37198 6433
/ 0
vss 2 37198 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_7 dfr11 0
R 2 25518 6680
/ 0
D 2 25438 6680
/ 0
CK 2 25598 6712
/ 0
Q 2 26238 6680
/ 0
vdd 2 25438 6433
/ 0
vss 2 25438 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_7 dfr11 0
R 2 21598 6680
/ 0
D 2 21518 6680
/ 0
CK 2 21678 6712
/ 0
Q 2 22318 6680
/ 0
vdd 2 21518 6433
/ 0
vss 2 21518 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_7 dfr11 0
R 2 29438 4704
/ 0
D 2 29358 4704
/ 0
CK 2 29518 4736
/ 0
Q 2 30158 4704
/ 0
vdd 2 29358 4457
/ 0
vss 2 29358 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_7 dfr11 0
R 2 33358 4704
/ 0
D 2 33278 4704
/ 0
CK 2 33438 4736
/ 0
Q 2 34078 4704
/ 0
vdd 2 33278 4457
/ 0
vss 2 33278 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_7 dfr11 0
R 2 37278 4704
/ 0
D 2 37198 4704
/ 0
CK 2 37358 4736
/ 0
Q 2 37998 4704
/ 0
vdd 2 37198 4457
/ 0
vss 2 37198 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_7 dfr11 0
R 2 25518 4704
/ 0
D 2 25438 4704
/ 0
CK 2 25598 4736
/ 0
Q 2 26238 4704
/ 0
vdd 2 25438 4457
/ 0
vss 2 25438 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_7 dfr11 0
R 2 21598 4704
/ 0
D 2 21518 4704
/ 0
CK 2 21678 4736
/ 0
Q 2 22318 4704
/ 0
vdd 2 21518 4457
/ 0
vss 2 21518 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_7 dfr11 0
R 2 29438 752
/ 0
D 2 29358 752
/ 0
CK 2 29518 784
/ 0
Q 2 30158 752
/ 0
vdd 2 29358 505
/ 0
vss 2 29358 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_7 dfr11 0
R 2 33358 752
/ 0
D 2 33278 752
/ 0
CK 2 33438 784
/ 0
Q 2 34078 752
/ 0
vdd 2 33278 505
/ 0
vss 2 33278 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_7 dfr11 0
R 2 37278 752
/ 0
D 2 37198 752
/ 0
CK 2 37358 784
/ 0
Q 2 37998 752
/ 0
vdd 2 37198 505
/ 0
vss 2 37198 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_7 dfr11 0
R 2 25518 752
/ 0
D 2 25438 752
/ 0
CK 2 25598 784
/ 0
Q 2 26238 752
/ 0
vdd 2 25438 505
/ 0
vss 2 25438 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_7 dfr11 0
R 2 21598 752
/ 0
D 2 21518 752
/ 0
CK 2 21678 784
/ 0
Q 2 22318 752
/ 0
vdd 2 21518 505
/ 0
vss 2 21518 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_7 dfr11 0
R 2 29438 2728
/ 0
D 2 29358 2728
/ 0
CK 2 29518 2760
/ 0
Q 2 30158 2728
/ 0
vdd 2 29358 2481
/ 0
vss 2 29358 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_7 dfr11 0
R 2 33358 2728
/ 0
D 2 33278 2728
/ 0
CK 2 33438 2760
/ 0
Q 2 34078 2728
/ 0
vdd 2 33278 2481
/ 0
vss 2 33278 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_7 dfr11 0
R 2 37278 2728
/ 0
D 2 37198 2728
/ 0
CK 2 37358 2760
/ 0
Q 2 37998 2728
/ 0
vdd 2 37198 2481
/ 0
vss 2 37198 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_7 dfr11 0
R 2 25518 2728
/ 0
D 2 25438 2728
/ 0
CK 2 25598 2760
/ 0
Q 2 26238 2728
/ 0
vdd 2 25438 2481
/ 0
vss 2 25438 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_7 dfr11 0
R 2 21598 2728
/ 0
D 2 21518 2728
/ 0
CK 2 21678 2760
/ 0
Q 2 22318 2728
/ 0
vdd 2 21518 2481
/ 0
vss 2 21518 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_7 dfr11 0
R 2 27478 6680
/ 0
D 2 27398 6680
/ 0
CK 2 27558 6712
/ 0
Q 2 28198 6680
/ 0
vdd 2 27398 6433
/ 0
vss 2 27398 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_7 dfr11 0
R 2 31398 6680
/ 0
D 2 31318 6680
/ 0
CK 2 31478 6712
/ 0
Q 2 32118 6680
/ 0
vdd 2 31318 6433
/ 0
vss 2 31318 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_7 dfr11 0
R 2 35318 6680
/ 0
D 2 35238 6680
/ 0
CK 2 35398 6712
/ 0
Q 2 36038 6680
/ 0
vdd 2 35238 6433
/ 0
vss 2 35238 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_7 dfr11 0
R 2 23558 6680
/ 0
D 2 23478 6680
/ 0
CK 2 23638 6712
/ 0
Q 2 24278 6680
/ 0
vdd 2 23478 6433
/ 0
vss 2 23478 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_7 dfr11 0
R 2 19638 6680
/ 0
D 2 19558 6680
/ 0
CK 2 19718 6712
/ 0
Q 2 20358 6680
/ 0
vdd 2 19558 6433
/ 0
vss 2 19558 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_7 dfr11 0
R 2 27478 4704
/ 0
D 2 27398 4704
/ 0
CK 2 27558 4736
/ 0
Q 2 28198 4704
/ 0
vdd 2 27398 4457
/ 0
vss 2 27398 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_7 dfr11 0
R 2 31398 4704
/ 0
D 2 31318 4704
/ 0
CK 2 31478 4736
/ 0
Q 2 32118 4704
/ 0
vdd 2 31318 4457
/ 0
vss 2 31318 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_7 dfr11 0
R 2 35318 4704
/ 0
D 2 35238 4704
/ 0
CK 2 35398 4736
/ 0
Q 2 36038 4704
/ 0
vdd 2 35238 4457
/ 0
vss 2 35238 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_7 dfr11 0
R 2 23558 4704
/ 0
D 2 23478 4704
/ 0
CK 2 23638 4736
/ 0
Q 2 24278 4704
/ 0
vdd 2 23478 4457
/ 0
vss 2 23478 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_7 dfr11 0
R 2 19638 4704
/ 0
D 2 19558 4704
/ 0
CK 2 19718 4736
/ 0
Q 2 20358 4704
/ 0
vdd 2 19558 4457
/ 0
vss 2 19558 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_7 dfr11 0
R 2 27478 752
/ 0
D 2 27398 752
/ 0
CK 2 27558 784
/ 0
Q 2 28198 752
/ 0
vdd 2 27398 505
/ 0
vss 2 27398 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_7 dfr11 0
R 2 31398 752
/ 0
D 2 31318 752
/ 0
CK 2 31478 784
/ 0
Q 2 32118 752
/ 0
vdd 2 31318 505
/ 0
vss 2 31318 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_7 dfr11 0
R 2 35318 752
/ 0
D 2 35238 752
/ 0
CK 2 35398 784
/ 0
Q 2 36038 752
/ 0
vdd 2 35238 505
/ 0
vss 2 35238 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_7 dfr11 0
R 2 23558 752
/ 0
D 2 23478 752
/ 0
CK 2 23638 784
/ 0
Q 2 24278 752
/ 0
vdd 2 23478 505
/ 0
vss 2 23478 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_7 dfr11 0
R 2 19638 752
/ 0
D 2 19558 752
/ 0
CK 2 19718 784
/ 0
Q 2 20358 752
/ 0
vdd 2 19558 505
/ 0
vss 2 19558 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_7 dfr11 0
R 2 27478 2728
/ 0
D 2 27398 2728
/ 0
CK 2 27558 2760
/ 0
Q 2 28198 2728
/ 0
vdd 2 27398 2481
/ 0
vss 2 27398 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_7 dfr11 0
R 2 31398 2728
/ 0
D 2 31318 2728
/ 0
CK 2 31478 2760
/ 0
Q 2 32118 2728
/ 0
vdd 2 31318 2481
/ 0
vss 2 31318 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_7 dfr11 0
R 2 35318 2728
/ 0
D 2 35238 2728
/ 0
CK 2 35398 2760
/ 0
Q 2 36038 2728
/ 0
vdd 2 35238 2481
/ 0
vss 2 35238 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_7 dfr11 0
R 2 23558 2728
/ 0
D 2 23478 2728
/ 0
CK 2 23638 2760
/ 0
Q 2 24278 2728
/ 0
vdd 2 23478 2481
/ 0
vss 2 23478 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_7 dfr11 0
R 2 19638 2728
/ 0
D 2 19558 2728
/ 0
CK 2 19718 2760
/ 0
Q 2 20358 2728
/ 0
vdd 2 19558 2481
/ 0
vss 2 19558 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_8 dfr11 0
R 2 29438 6186
/ 0
D 2 29358 6186
/ 0
CK 2 29518 6154
/ 0
Q 2 30158 6186
/ 0
vdd 2 29358 6433
/ 0
vss 2 29358 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_8 dfr11 0
R 2 33358 6186
/ 0
D 2 33278 6186
/ 0
CK 2 33438 6154
/ 0
Q 2 34078 6186
/ 0
vdd 2 33278 6433
/ 0
vss 2 33278 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_8 dfr11 0
R 2 37278 6186
/ 0
D 2 37198 6186
/ 0
CK 2 37358 6154
/ 0
Q 2 37998 6186
/ 0
vdd 2 37198 6433
/ 0
vss 2 37198 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_8 dfr11 0
R 2 25518 6186
/ 0
D 2 25438 6186
/ 0
CK 2 25598 6154
/ 0
Q 2 26238 6186
/ 0
vdd 2 25438 6433
/ 0
vss 2 25438 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_8 dfr11 0
R 2 21598 6186
/ 0
D 2 21518 6186
/ 0
CK 2 21678 6154
/ 0
Q 2 22318 6186
/ 0
vdd 2 21518 6433
/ 0
vss 2 21518 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_8 dfr11 0
R 2 29438 4210
/ 0
D 2 29358 4210
/ 0
CK 2 29518 4178
/ 0
Q 2 30158 4210
/ 0
vdd 2 29358 4457
/ 0
vss 2 29358 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_8 dfr11 0
R 2 33358 4210
/ 0
D 2 33278 4210
/ 0
CK 2 33438 4178
/ 0
Q 2 34078 4210
/ 0
vdd 2 33278 4457
/ 0
vss 2 33278 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_8 dfr11 0
R 2 37278 4210
/ 0
D 2 37198 4210
/ 0
CK 2 37358 4178
/ 0
Q 2 37998 4210
/ 0
vdd 2 37198 4457
/ 0
vss 2 37198 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_8 dfr11 0
R 2 25518 4210
/ 0
D 2 25438 4210
/ 0
CK 2 25598 4178
/ 0
Q 2 26238 4210
/ 0
vdd 2 25438 4457
/ 0
vss 2 25438 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_8 dfr11 0
R 2 21598 4210
/ 0
D 2 21518 4210
/ 0
CK 2 21678 4178
/ 0
Q 2 22318 4210
/ 0
vdd 2 21518 4457
/ 0
vss 2 21518 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_8 dfr11 0
R 2 29438 258
/ 0
D 2 29358 258
/ 0
CK 2 29518 226
/ 0
Q 2 30158 258
/ 0
vdd 2 29358 505
/ 0
vss 2 29358 11
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_8 dfr11 0
R 2 33358 258
/ 0
D 2 33278 258
/ 0
CK 2 33438 226
/ 0
Q 2 34078 258
/ 0
vdd 2 33278 505
/ 0
vss 2 33278 11
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_8 dfr11 0
R 2 37278 258
/ 0
D 2 37198 258
/ 0
CK 2 37358 226
/ 0
Q 2 37998 258
/ 0
vdd 2 37198 505
/ 0
vss 2 37198 11
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_8 dfr11 0
R 2 25518 258
/ 0
D 2 25438 258
/ 0
CK 2 25598 226
/ 0
Q 2 26238 258
/ 0
vdd 2 25438 505
/ 0
vss 2 25438 11
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_8 dfr11 0
R 2 21598 258
/ 0
D 2 21518 258
/ 0
CK 2 21678 226
/ 0
Q 2 22318 258
/ 0
vdd 2 21518 505
/ 0
vss 2 21518 11
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_8 dfr11 0
R 2 29438 2234
/ 0
D 2 29358 2234
/ 0
CK 2 29518 2202
/ 0
Q 2 30158 2234
/ 0
vdd 2 29358 2481
/ 0
vss 2 29358 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_8 dfr11 0
R 2 33358 2234
/ 0
D 2 33278 2234
/ 0
CK 2 33438 2202
/ 0
Q 2 34078 2234
/ 0
vdd 2 33278 2481
/ 0
vss 2 33278 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_8 dfr11 0
R 2 37278 2234
/ 0
D 2 37198 2234
/ 0
CK 2 37358 2202
/ 0
Q 2 37998 2234
/ 0
vdd 2 37198 2481
/ 0
vss 2 37198 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_8 dfr11 0
R 2 25518 2234
/ 0
D 2 25438 2234
/ 0
CK 2 25598 2202
/ 0
Q 2 26238 2234
/ 0
vdd 2 25438 2481
/ 0
vss 2 25438 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_8 dfr11 0
R 2 21598 2234
/ 0
D 2 21518 2234
/ 0
CK 2 21678 2202
/ 0
Q 2 22318 2234
/ 0
vdd 2 21518 2481
/ 0
vss 2 21518 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_8 dfr11 0
R 2 27478 6186
/ 0
D 2 27398 6186
/ 0
CK 2 27558 6154
/ 0
Q 2 28198 6186
/ 0
vdd 2 27398 6433
/ 0
vss 2 27398 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_8 dfr11 0
R 2 31398 6186
/ 0
D 2 31318 6186
/ 0
CK 2 31478 6154
/ 0
Q 2 32118 6186
/ 0
vdd 2 31318 6433
/ 0
vss 2 31318 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_8 dfr11 0
R 2 35318 6186
/ 0
D 2 35238 6186
/ 0
CK 2 35398 6154
/ 0
Q 2 36038 6186
/ 0
vdd 2 35238 6433
/ 0
vss 2 35238 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_8 dfr11 0
R 2 23558 6186
/ 0
D 2 23478 6186
/ 0
CK 2 23638 6154
/ 0
Q 2 24278 6186
/ 0
vdd 2 23478 6433
/ 0
vss 2 23478 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_8 dfr11 0
R 2 19638 6186
/ 0
D 2 19558 6186
/ 0
CK 2 19718 6154
/ 0
Q 2 20358 6186
/ 0
vdd 2 19558 6433
/ 0
vss 2 19558 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_8 dfr11 0
R 2 27478 4210
/ 0
D 2 27398 4210
/ 0
CK 2 27558 4178
/ 0
Q 2 28198 4210
/ 0
vdd 2 27398 4457
/ 0
vss 2 27398 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_8 dfr11 0
R 2 31398 4210
/ 0
D 2 31318 4210
/ 0
CK 2 31478 4178
/ 0
Q 2 32118 4210
/ 0
vdd 2 31318 4457
/ 0
vss 2 31318 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_8 dfr11 0
R 2 35318 4210
/ 0
D 2 35238 4210
/ 0
CK 2 35398 4178
/ 0
Q 2 36038 4210
/ 0
vdd 2 35238 4457
/ 0
vss 2 35238 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_8 dfr11 0
R 2 23558 4210
/ 0
D 2 23478 4210
/ 0
CK 2 23638 4178
/ 0
Q 2 24278 4210
/ 0
vdd 2 23478 4457
/ 0
vss 2 23478 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_8 dfr11 0
R 2 19638 4210
/ 0
D 2 19558 4210
/ 0
CK 2 19718 4178
/ 0
Q 2 20358 4210
/ 0
vdd 2 19558 4457
/ 0
vss 2 19558 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_8 dfr11 0
R 2 27478 258
/ 0
D 2 27398 258
/ 0
CK 2 27558 226
/ 0
Q 2 28198 258
/ 0
vdd 2 27398 505
/ 0
vss 2 27398 11
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_8 dfr11 0
R 2 31398 258
/ 0
D 2 31318 258
/ 0
CK 2 31478 226
/ 0
Q 2 32118 258
/ 0
vdd 2 31318 505
/ 0
vss 2 31318 11
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_8 dfr11 0
R 2 35318 258
/ 0
D 2 35238 258
/ 0
CK 2 35398 226
/ 0
Q 2 36038 258
/ 0
vdd 2 35238 505
/ 0
vss 2 35238 11
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_8 dfr11 0
R 2 23558 258
/ 0
D 2 23478 258
/ 0
CK 2 23638 226
/ 0
Q 2 24278 258
/ 0
vdd 2 23478 505
/ 0
vss 2 23478 11
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_8 dfr11 0
R 2 19638 258
/ 0
D 2 19558 258
/ 0
CK 2 19718 226
/ 0
Q 2 20358 258
/ 0
vdd 2 19558 505
/ 0
vss 2 19558 11
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_8 dfr11 0
R 2 27478 2234
/ 0
D 2 27398 2234
/ 0
CK 2 27558 2202
/ 0
Q 2 28198 2234
/ 0
vdd 2 27398 2481
/ 0
vss 2 27398 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_8 dfr11 0
R 2 31398 2234
/ 0
D 2 31318 2234
/ 0
CK 2 31478 2202
/ 0
Q 2 32118 2234
/ 0
vdd 2 31318 2481
/ 0
vss 2 31318 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_8 dfr11 0
R 2 35318 2234
/ 0
D 2 35238 2234
/ 0
CK 2 35398 2202
/ 0
Q 2 36038 2234
/ 0
vdd 2 35238 2481
/ 0
vss 2 35238 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_8 dfr11 0
R 2 23558 2234
/ 0
D 2 23478 2234
/ 0
CK 2 23638 2202
/ 0
Q 2 24278 2234
/ 0
vdd 2 23478 2481
/ 0
vss 2 23478 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_8 dfr11 0
R 2 19638 2234
/ 0
D 2 19558 2234
/ 0
CK 2 19718 2202
/ 0
Q 2 20358 2234
/ 0
vdd 2 19558 2481
/ 0
vss 2 19558 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_6 dfr11 0
R 2 29438 7668
/ 0
D 2 29358 7668
/ 0
CK 2 29518 7700
/ 0
Q 2 30158 7668
/ 0
vdd 2 29358 7421
/ 0
vss 2 29358 7915
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_6 dfr11 0
R 2 33358 7668
/ 0
D 2 33278 7668
/ 0
CK 2 33438 7700
/ 0
Q 2 34078 7668
/ 0
vdd 2 33278 7421
/ 0
vss 2 33278 7915
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_6 dfr11 0
R 2 37278 7668
/ 0
D 2 37198 7668
/ 0
CK 2 37358 7700
/ 0
Q 2 37998 7668
/ 0
vdd 2 37198 7421
/ 0
vss 2 37198 7915
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_6 dfr11 0
R 2 25518 7668
/ 0
D 2 25438 7668
/ 0
CK 2 25598 7700
/ 0
Q 2 26238 7668
/ 0
vdd 2 25438 7421
/ 0
vss 2 25438 7915
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_6 dfr11 0
R 2 21598 7668
/ 0
D 2 21518 7668
/ 0
CK 2 21678 7700
/ 0
Q 2 22318 7668
/ 0
vdd 2 21518 7421
/ 0
vss 2 21518 7915
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_6 dfr11 0
R 2 29438 5692
/ 0
D 2 29358 5692
/ 0
CK 2 29518 5724
/ 0
Q 2 30158 5692
/ 0
vdd 2 29358 5445
/ 0
vss 2 29358 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_6 dfr11 0
R 2 33358 5692
/ 0
D 2 33278 5692
/ 0
CK 2 33438 5724
/ 0
Q 2 34078 5692
/ 0
vdd 2 33278 5445
/ 0
vss 2 33278 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_6 dfr11 0
R 2 37278 5692
/ 0
D 2 37198 5692
/ 0
CK 2 37358 5724
/ 0
Q 2 37998 5692
/ 0
vdd 2 37198 5445
/ 0
vss 2 37198 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_6 dfr11 0
R 2 25518 5692
/ 0
D 2 25438 5692
/ 0
CK 2 25598 5724
/ 0
Q 2 26238 5692
/ 0
vdd 2 25438 5445
/ 0
vss 2 25438 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_6 dfr11 0
R 2 21598 5692
/ 0
D 2 21518 5692
/ 0
CK 2 21678 5724
/ 0
Q 2 22318 5692
/ 0
vdd 2 21518 5445
/ 0
vss 2 21518 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_6 dfr11 0
R 2 29438 1740
/ 0
D 2 29358 1740
/ 0
CK 2 29518 1772
/ 0
Q 2 30158 1740
/ 0
vdd 2 29358 1493
/ 0
vss 2 29358 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_6 dfr11 0
R 2 33358 1740
/ 0
D 2 33278 1740
/ 0
CK 2 33438 1772
/ 0
Q 2 34078 1740
/ 0
vdd 2 33278 1493
/ 0
vss 2 33278 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_6 dfr11 0
R 2 37278 1740
/ 0
D 2 37198 1740
/ 0
CK 2 37358 1772
/ 0
Q 2 37998 1740
/ 0
vdd 2 37198 1493
/ 0
vss 2 37198 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_6 dfr11 0
R 2 25518 1740
/ 0
D 2 25438 1740
/ 0
CK 2 25598 1772
/ 0
Q 2 26238 1740
/ 0
vdd 2 25438 1493
/ 0
vss 2 25438 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_6 dfr11 0
R 2 21598 1740
/ 0
D 2 21518 1740
/ 0
CK 2 21678 1772
/ 0
Q 2 22318 1740
/ 0
vdd 2 21518 1493
/ 0
vss 2 21518 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_6 dfr11 0
R 2 29438 3716
/ 0
D 2 29358 3716
/ 0
CK 2 29518 3748
/ 0
Q 2 30158 3716
/ 0
vdd 2 29358 3469
/ 0
vss 2 29358 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_6 dfr11 0
R 2 33358 3716
/ 0
D 2 33278 3716
/ 0
CK 2 33438 3748
/ 0
Q 2 34078 3716
/ 0
vdd 2 33278 3469
/ 0
vss 2 33278 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_6 dfr11 0
R 2 37278 3716
/ 0
D 2 37198 3716
/ 0
CK 2 37358 3748
/ 0
Q 2 37998 3716
/ 0
vdd 2 37198 3469
/ 0
vss 2 37198 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_6 dfr11 0
R 2 25518 3716
/ 0
D 2 25438 3716
/ 0
CK 2 25598 3748
/ 0
Q 2 26238 3716
/ 0
vdd 2 25438 3469
/ 0
vss 2 25438 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_6 dfr11 0
R 2 21598 3716
/ 0
D 2 21518 3716
/ 0
CK 2 21678 3748
/ 0
Q 2 22318 3716
/ 0
vdd 2 21518 3469
/ 0
vss 2 21518 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_6 dfr11 0
R 2 27478 7668
/ 0
D 2 27398 7668
/ 0
CK 2 27558 7700
/ 0
Q 2 28198 7668
/ 0
vdd 2 27398 7421
/ 0
vss 2 27398 7915
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_6 dfr11 0
R 2 31398 7668
/ 0
D 2 31318 7668
/ 0
CK 2 31478 7700
/ 0
Q 2 32118 7668
/ 0
vdd 2 31318 7421
/ 0
vss 2 31318 7915
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_6 dfr11 0
R 2 35318 7668
/ 0
D 2 35238 7668
/ 0
CK 2 35398 7700
/ 0
Q 2 36038 7668
/ 0
vdd 2 35238 7421
/ 0
vss 2 35238 7915
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_6 dfr11 0
R 2 23558 7668
/ 0
D 2 23478 7668
/ 0
CK 2 23638 7700
/ 0
Q 2 24278 7668
/ 0
vdd 2 23478 7421
/ 0
vss 2 23478 7915
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_6 dfr11 0
R 2 19638 7668
/ 0
D 2 19558 7668
/ 0
CK 2 19718 7700
/ 0
Q 2 20358 7668
/ 0
vdd 2 19558 7421
/ 0
vss 2 19558 7915
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_6 dfr11 0
R 2 27478 5692
/ 0
D 2 27398 5692
/ 0
CK 2 27558 5724
/ 0
Q 2 28198 5692
/ 0
vdd 2 27398 5445
/ 0
vss 2 27398 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_6 dfr11 0
R 2 31398 5692
/ 0
D 2 31318 5692
/ 0
CK 2 31478 5724
/ 0
Q 2 32118 5692
/ 0
vdd 2 31318 5445
/ 0
vss 2 31318 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_6 dfr11 0
R 2 35318 5692
/ 0
D 2 35238 5692
/ 0
CK 2 35398 5724
/ 0
Q 2 36038 5692
/ 0
vdd 2 35238 5445
/ 0
vss 2 35238 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_6 dfr11 0
R 2 23558 5692
/ 0
D 2 23478 5692
/ 0
CK 2 23638 5724
/ 0
Q 2 24278 5692
/ 0
vdd 2 23478 5445
/ 0
vss 2 23478 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_6 dfr11 0
R 2 19638 5692
/ 0
D 2 19558 5692
/ 0
CK 2 19718 5724
/ 0
Q 2 20358 5692
/ 0
vdd 2 19558 5445
/ 0
vss 2 19558 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_6 dfr11 0
R 2 27478 1740
/ 0
D 2 27398 1740
/ 0
CK 2 27558 1772
/ 0
Q 2 28198 1740
/ 0
vdd 2 27398 1493
/ 0
vss 2 27398 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_6 dfr11 0
R 2 31398 1740
/ 0
D 2 31318 1740
/ 0
CK 2 31478 1772
/ 0
Q 2 32118 1740
/ 0
vdd 2 31318 1493
/ 0
vss 2 31318 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_6 dfr11 0
R 2 35318 1740
/ 0
D 2 35238 1740
/ 0
CK 2 35398 1772
/ 0
Q 2 36038 1740
/ 0
vdd 2 35238 1493
/ 0
vss 2 35238 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_6 dfr11 0
R 2 23558 1740
/ 0
D 2 23478 1740
/ 0
CK 2 23638 1772
/ 0
Q 2 24278 1740
/ 0
vdd 2 23478 1493
/ 0
vss 2 23478 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_6 dfr11 0
R 2 19638 1740
/ 0
D 2 19558 1740
/ 0
CK 2 19718 1772
/ 0
Q 2 20358 1740
/ 0
vdd 2 19558 1493
/ 0
vss 2 19558 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_6 dfr11 0
R 2 27478 3716
/ 0
D 2 27398 3716
/ 0
CK 2 27558 3748
/ 0
Q 2 28198 3716
/ 0
vdd 2 27398 3469
/ 0
vss 2 27398 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_6 dfr11 0
R 2 31398 3716
/ 0
D 2 31318 3716
/ 0
CK 2 31478 3748
/ 0
Q 2 32118 3716
/ 0
vdd 2 31318 3469
/ 0
vss 2 31318 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_6 dfr11 0
R 2 35318 3716
/ 0
D 2 35238 3716
/ 0
CK 2 35398 3748
/ 0
Q 2 36038 3716
/ 0
vdd 2 35238 3469
/ 0
vss 2 35238 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_6 dfr11 0
R 2 23558 3716
/ 0
D 2 23478 3716
/ 0
CK 2 23638 3748
/ 0
Q 2 24278 3716
/ 0
vdd 2 23478 3469
/ 0
vss 2 23478 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_6 dfr11 0
R 2 19638 3716
/ 0
D 2 19558 3716
/ 0
CK 2 19718 3748
/ 0
Q 2 20358 3716
/ 0
vdd 2 19558 3469
/ 0
vss 2 19558 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_0 dfr11 0
R 2 29438 7174
/ 0
D 2 29358 7174
/ 0
CK 2 29518 7142
/ 0
Q 2 30158 7174
/ 0
vdd 2 29358 7421
/ 0
vss 2 29358 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_0 dfr11 0
R 2 33358 7174
/ 0
D 2 33278 7174
/ 0
CK 2 33438 7142
/ 0
Q 2 34078 7174
/ 0
vdd 2 33278 7421
/ 0
vss 2 33278 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_0 dfr11 0
R 2 37278 7174
/ 0
D 2 37198 7174
/ 0
CK 2 37358 7142
/ 0
Q 2 37998 7174
/ 0
vdd 2 37198 7421
/ 0
vss 2 37198 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_0 dfr11 0
R 2 25518 7174
/ 0
D 2 25438 7174
/ 0
CK 2 25598 7142
/ 0
Q 2 26238 7174
/ 0
vdd 2 25438 7421
/ 0
vss 2 25438 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_0 dfr11 0
R 2 21598 7174
/ 0
D 2 21518 7174
/ 0
CK 2 21678 7142
/ 0
Q 2 22318 7174
/ 0
vdd 2 21518 7421
/ 0
vss 2 21518 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_0 dfr11 0
R 2 29438 5198
/ 0
D 2 29358 5198
/ 0
CK 2 29518 5166
/ 0
Q 2 30158 5198
/ 0
vdd 2 29358 5445
/ 0
vss 2 29358 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_0 dfr11 0
R 2 33358 5198
/ 0
D 2 33278 5198
/ 0
CK 2 33438 5166
/ 0
Q 2 34078 5198
/ 0
vdd 2 33278 5445
/ 0
vss 2 33278 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_0 dfr11 0
R 2 37278 5198
/ 0
D 2 37198 5198
/ 0
CK 2 37358 5166
/ 0
Q 2 37998 5198
/ 0
vdd 2 37198 5445
/ 0
vss 2 37198 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_0 dfr11 0
R 2 25518 5198
/ 0
D 2 25438 5198
/ 0
CK 2 25598 5166
/ 0
Q 2 26238 5198
/ 0
vdd 2 25438 5445
/ 0
vss 2 25438 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_0 dfr11 0
R 2 21598 5198
/ 0
D 2 21518 5198
/ 0
CK 2 21678 5166
/ 0
Q 2 22318 5198
/ 0
vdd 2 21518 5445
/ 0
vss 2 21518 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_0 dfr11 0
R 2 29438 1246
/ 0
D 2 29358 1246
/ 0
CK 2 29518 1214
/ 0
Q 2 30158 1246
/ 0
vdd 2 29358 1493
/ 0
vss 2 29358 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_0 dfr11 0
R 2 33358 1246
/ 0
D 2 33278 1246
/ 0
CK 2 33438 1214
/ 0
Q 2 34078 1246
/ 0
vdd 2 33278 1493
/ 0
vss 2 33278 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_0 dfr11 0
R 2 37278 1246
/ 0
D 2 37198 1246
/ 0
CK 2 37358 1214
/ 0
Q 2 37998 1246
/ 0
vdd 2 37198 1493
/ 0
vss 2 37198 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_0 dfr11 0
R 2 25518 1246
/ 0
D 2 25438 1246
/ 0
CK 2 25598 1214
/ 0
Q 2 26238 1246
/ 0
vdd 2 25438 1493
/ 0
vss 2 25438 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_0 dfr11 0
R 2 21598 1246
/ 0
D 2 21518 1246
/ 0
CK 2 21678 1214
/ 0
Q 2 22318 1246
/ 0
vdd 2 21518 1493
/ 0
vss 2 21518 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_0 dfr11 0
R 2 29438 3222
/ 0
D 2 29358 3222
/ 0
CK 2 29518 3190
/ 0
Q 2 30158 3222
/ 0
vdd 2 29358 3469
/ 0
vss 2 29358 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_0 dfr11 0
R 2 33358 3222
/ 0
D 2 33278 3222
/ 0
CK 2 33438 3190
/ 0
Q 2 34078 3222
/ 0
vdd 2 33278 3469
/ 0
vss 2 33278 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_0 dfr11 0
R 2 37278 3222
/ 0
D 2 37198 3222
/ 0
CK 2 37358 3190
/ 0
Q 2 37998 3222
/ 0
vdd 2 37198 3469
/ 0
vss 2 37198 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_0 dfr11 0
R 2 25518 3222
/ 0
D 2 25438 3222
/ 0
CK 2 25598 3190
/ 0
Q 2 26238 3222
/ 0
vdd 2 25438 3469
/ 0
vss 2 25438 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_0 dfr11 0
R 2 21598 3222
/ 0
D 2 21518 3222
/ 0
CK 2 21678 3190
/ 0
Q 2 22318 3222
/ 0
vdd 2 21518 3469
/ 0
vss 2 21518 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_0 dfr11 0
R 2 27478 7174
/ 0
D 2 27398 7174
/ 0
CK 2 27558 7142
/ 0
Q 2 28198 7174
/ 0
vdd 2 27398 7421
/ 0
vss 2 27398 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_0 dfr11 0
R 2 31398 7174
/ 0
D 2 31318 7174
/ 0
CK 2 31478 7142
/ 0
Q 2 32118 7174
/ 0
vdd 2 31318 7421
/ 0
vss 2 31318 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_0 dfr11 0
R 2 35318 7174
/ 0
D 2 35238 7174
/ 0
CK 2 35398 7142
/ 0
Q 2 36038 7174
/ 0
vdd 2 35238 7421
/ 0
vss 2 35238 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_0 dfr11 0
R 2 23558 7174
/ 0
D 2 23478 7174
/ 0
CK 2 23638 7142
/ 0
Q 2 24278 7174
/ 0
vdd 2 23478 7421
/ 0
vss 2 23478 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_0 dfr11 0
R 2 19638 7174
/ 0
D 2 19558 7174
/ 0
CK 2 19718 7142
/ 0
Q 2 20358 7174
/ 0
vdd 2 19558 7421
/ 0
vss 2 19558 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_0 dfr11 0
R 2 27478 5198
/ 0
D 2 27398 5198
/ 0
CK 2 27558 5166
/ 0
Q 2 28198 5198
/ 0
vdd 2 27398 5445
/ 0
vss 2 27398 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_0 dfr11 0
R 2 31398 5198
/ 0
D 2 31318 5198
/ 0
CK 2 31478 5166
/ 0
Q 2 32118 5198
/ 0
vdd 2 31318 5445
/ 0
vss 2 31318 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_0 dfr11 0
R 2 35318 5198
/ 0
D 2 35238 5198
/ 0
CK 2 35398 5166
/ 0
Q 2 36038 5198
/ 0
vdd 2 35238 5445
/ 0
vss 2 35238 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_0 dfr11 0
R 2 23558 5198
/ 0
D 2 23478 5198
/ 0
CK 2 23638 5166
/ 0
Q 2 24278 5198
/ 0
vdd 2 23478 5445
/ 0
vss 2 23478 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_0 dfr11 0
R 2 19638 5198
/ 0
D 2 19558 5198
/ 0
CK 2 19718 5166
/ 0
Q 2 20358 5198
/ 0
vdd 2 19558 5445
/ 0
vss 2 19558 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_0 dfr11 0
R 2 27478 1246
/ 0
D 2 27398 1246
/ 0
CK 2 27558 1214
/ 0
Q 2 28198 1246
/ 0
vdd 2 27398 1493
/ 0
vss 2 27398 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_0 dfr11 0
R 2 31398 1246
/ 0
D 2 31318 1246
/ 0
CK 2 31478 1214
/ 0
Q 2 32118 1246
/ 0
vdd 2 31318 1493
/ 0
vss 2 31318 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_0 dfr11 0
R 2 35318 1246
/ 0
D 2 35238 1246
/ 0
CK 2 35398 1214
/ 0
Q 2 36038 1246
/ 0
vdd 2 35238 1493
/ 0
vss 2 35238 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_0 dfr11 0
R 2 23558 1246
/ 0
D 2 23478 1246
/ 0
CK 2 23638 1214
/ 0
Q 2 24278 1246
/ 0
vdd 2 23478 1493
/ 0
vss 2 23478 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_0 dfr11 0
R 2 19638 1246
/ 0
D 2 19558 1246
/ 0
CK 2 19718 1214
/ 0
Q 2 20358 1246
/ 0
vdd 2 19558 1493
/ 0
vss 2 19558 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_0 dfr11 0
R 2 27478 3222
/ 0
D 2 27398 3222
/ 0
CK 2 27558 3190
/ 0
Q 2 28198 3222
/ 0
vdd 2 27398 3469
/ 0
vss 2 27398 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_0 dfr11 0
R 2 31398 3222
/ 0
D 2 31318 3222
/ 0
CK 2 31478 3190
/ 0
Q 2 32118 3222
/ 0
vdd 2 31318 3469
/ 0
vss 2 31318 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_0 dfr11 0
R 2 35318 3222
/ 0
D 2 35238 3222
/ 0
CK 2 35398 3190
/ 0
Q 2 36038 3222
/ 0
vdd 2 35238 3469
/ 0
vss 2 35238 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_0 dfr11 0
R 2 23558 3222
/ 0
D 2 23478 3222
/ 0
CK 2 23638 3190
/ 0
Q 2 24278 3222
/ 0
vdd 2 23478 3469
/ 0
vss 2 23478 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_0 dfr11 0
R 2 19638 3222
/ 0
D 2 19558 3222
/ 0
CK 2 19718 3190
/ 0
Q 2 20358 3222
/ 0
vdd 2 19558 3469
/ 0
vss 2 19558 2975
_I0/chip/output_score/i_reg_2_inst dfr11 0
R 2 13598 13102
/ 0
D 2 13518 13102
/ 0
CK 2 13678 13070
/ 0
Q 2 14318 13102
/ 0
vdd 2 13518 13349
/ 0
vss 2 13518 12855
_I0/chip/output_score/i_reg_1_inst dfr11 0
R 2 13598 14584
/ 0
D 2 13518 14584
/ 0
CK 2 13678 14616
/ 0
Q 2 14318 14584
/ 0
vdd 2 13518 14337
/ 0
vss 2 13518 14831
_I0/chip/output_score/state_reg_0_inst dfr11 0
R 2 14118 13596
/ 0
D 2 14038 13596
/ 0
CK 2 14198 13628
/ 0
Q 2 14838 13596
/ 0
vdd 2 14038 13349
/ 0
vss 2 14038 13843
_I0/chip/output_score/state_reg_1_inst dfr11 0
R 2 14638 13102
/ 0
D 2 14558 13102
/ 0
CK 2 14718 13070
/ 0
Q 2 15358 13102
/ 0
vdd 2 14558 13349
/ 0
vss 2 14558 12855
_I0/chip/output_score/i_reg_0_inst dfr11 0
R 2 14638 14090
/ 0
D 2 14558 14090
/ 0
CK 2 14718 14058
/ 0
Q 2 15358 14090
/ 0
vdd 2 14558 14337
/ 0
vss 2 14558 13843
_I0/chip/next_piece_generator/L1/q_reg dfr11 0
R 2 8038 5198
/ 0
D 2 7958 5198
/ 0
CK 2 8118 5166
/ 0
Q 2 8758 5198
/ 0
vdd 2 7958 5445
/ 0
vss 2 7958 4951
_I0/chip/next_piece_generator/L3/q_reg dfr11 0
R 2 6998 5198
/ 0
D 2 6918 5198
/ 0
CK 2 7078 5166
/ 0
Q 2 7718 5198
/ 0
vdd 2 6918 5445
/ 0
vss 2 6918 4951
_I0/chip/next_piece_generator/Button/q_reg dfr11 0
R 2 8038 5692
/ 0
D 2 7958 5692
/ 0
CK 2 8118 5724
/ 0
Q 2 8758 5692
/ 0
vdd 2 7958 5445
/ 0
vss 2 7958 5939
_I0/chip/next_piece_generator/L2/q_reg dfr11 0
R 2 6998 5692
/ 0
D 2 6918 5692
/ 0
CK 2 7078 5724
/ 0
Q 2 7718 5692
/ 0
vdd 2 6918 5445
/ 0
vss 2 6918 5939
_I0/chip/check_piece_mask/state_reg_2_inst dfr11 0
R 2 15998 4210
/ 0
D 2 15918 4210
/ 0
CK 2 16078 4178
/ 0
Q 2 16718 4210
/ 0
vdd 2 15918 4457
/ 0
vss 2 15918 3963
_I0/chip/check_piece_mask/state_reg_0_inst dfr11 0
R 2 16798 4704
/ 0
D 2 16718 4704
/ 0
CK 2 16878 4736
/ 0
Q 2 17518 4704
/ 0
vdd 2 16718 4457
/ 0
vss 2 16718 4951
_I0/chip/check_piece_mask/state_reg_1_inst dfr11 0
R 2 17198 4210
/ 0
D 2 17118 4210
/ 0
CK 2 17278 4178
/ 0
Q 2 17918 4210
/ 0
vdd 2 17118 4457
/ 0
vss 2 17118 3963
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 30718 19524
/ 0
D 2 30638 19524
/ 0
CK 2 30798 19556
/ 0
Q 2 31438 19524
/ 0
vdd 2 30638 19277
/ 0
vss 2 30638 19771
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 31838 19030
/ 0
D 2 31758 19030
/ 0
CK 2 31918 18998
/ 0
Q 2 32558 19030
/ 0
vdd 2 31758 19277
/ 0
vss 2 31758 18783
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 30998 19030
/ 0
D 2 30918 19030
/ 0
CK 2 31078 18998
/ 0
Q 2 31718 19030
/ 0
vdd 2 30918 19277
/ 0
vss 2 30918 18783
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 32558 19524
/ 0
D 2 32478 19524
/ 0
CK 2 32638 19556
/ 0
Q 2 33278 19524
/ 0
vdd 2 32478 19277
/ 0
vss 2 32478 19771
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 32958 17548
/ 0
D 2 32878 17548
/ 0
CK 2 33038 17580
/ 0
Q 2 33678 17548
/ 0
vdd 2 32878 17301
/ 0
vss 2 32878 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 36998 17548
/ 0
D 2 36918 17548
/ 0
CK 2 37078 17580
/ 0
Q 2 37718 17548
/ 0
vdd 2 36918 17301
/ 0
vss 2 36918 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 33278 16066
/ 0
D 2 33198 16066
/ 0
CK 2 33358 16034
/ 0
Q 2 33998 16066
/ 0
vdd 2 33198 16313
/ 0
vss 2 33198 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 37318 16066
/ 0
D 2 37238 16066
/ 0
CK 2 37398 16034
/ 0
Q 2 38038 16066
/ 0
vdd 2 37238 16313
/ 0
vss 2 37238 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 33358 16560
/ 0
D 2 33278 16560
/ 0
CK 2 33438 16592
/ 0
Q 2 34078 16560
/ 0
vdd 2 33278 16313
/ 0
vss 2 33278 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 37398 16560
/ 0
D 2 37318 16560
/ 0
CK 2 37478 16592
/ 0
Q 2 38118 16560
/ 0
vdd 2 37318 16313
/ 0
vss 2 37318 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 33078 17054
/ 0
D 2 32998 17054
/ 0
CK 2 33158 17022
/ 0
Q 2 33798 17054
/ 0
vdd 2 32998 17301
/ 0
vss 2 32998 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 37118 17054
/ 0
D 2 37038 17054
/ 0
CK 2 37198 17022
/ 0
Q 2 37838 17054
/ 0
vdd 2 37038 17301
/ 0
vss 2 37038 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 31518 17548
/ 0
D 2 31438 17548
/ 0
CK 2 31598 17580
/ 0
Q 2 32238 17548
/ 0
vdd 2 31438 17301
/ 0
vss 2 31438 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 35558 17548
/ 0
D 2 35478 17548
/ 0
CK 2 35638 17580
/ 0
Q 2 36278 17548
/ 0
vdd 2 35478 17301
/ 0
vss 2 35478 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 31598 16560
/ 0
D 2 31518 16560
/ 0
CK 2 31678 16592
/ 0
Q 2 32318 16560
/ 0
vdd 2 31518 16313
/ 0
vss 2 31518 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 35638 16560
/ 0
D 2 35558 16560
/ 0
CK 2 35718 16592
/ 0
Q 2 36358 16560
/ 0
vdd 2 35558 16313
/ 0
vss 2 35558 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 31638 16066
/ 0
D 2 31558 16066
/ 0
CK 2 31718 16034
/ 0
Q 2 32358 16066
/ 0
vdd 2 31558 16313
/ 0
vss 2 31558 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 35678 16066
/ 0
D 2 35598 16066
/ 0
CK 2 35758 16034
/ 0
Q 2 36398 16066
/ 0
vdd 2 35598 16313
/ 0
vss 2 35598 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 31318 17054
/ 0
D 2 31238 17054
/ 0
CK 2 31398 17022
/ 0
Q 2 32038 17054
/ 0
vdd 2 31238 17301
/ 0
vss 2 31238 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 35358 17054
/ 0
D 2 35278 17054
/ 0
CK 2 35438 17022
/ 0
Q 2 36078 17054
/ 0
vdd 2 35278 17301
/ 0
vss 2 35278 16807
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_2_inst dfr11 0
R 2 26278 18536
/ 0
D 2 26198 18536
/ 0
CK 2 26358 18568
/ 0
Q 2 26998 18536
/ 0
vdd 2 26198 18289
/ 0
vss 2 26198 18783
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_1_inst dfr11 0
R 2 25638 18042
/ 0
D 2 25558 18042
/ 0
CK 2 25718 18010
/ 0
Q 2 26358 18042
/ 0
vdd 2 25558 18289
/ 0
vss 2 25558 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_4_inst dfr11 0
R 2 26078 17548
/ 0
D 2 25998 17548
/ 0
CK 2 26158 17580
/ 0
Q 2 26798 17548
/ 0
vdd 2 25998 17301
/ 0
vss 2 25998 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_8_inst dfr11 0
R 2 26558 18042
/ 0
D 2 26478 18042
/ 0
CK 2 26638 18010
/ 0
Q 2 27278 18042
/ 0
vdd 2 26478 18289
/ 0
vss 2 26478 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_7_inst dfr11 0
R 2 26358 19524
/ 0
D 2 26278 19524
/ 0
CK 2 26438 19556
/ 0
Q 2 27078 19524
/ 0
vdd 2 26278 19277
/ 0
vss 2 26278 19771
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_3_inst dfr11 0
R 2 25198 17548
/ 0
D 2 25118 17548
/ 0
CK 2 25278 17580
/ 0
Q 2 25918 17548
/ 0
vdd 2 25118 17301
/ 0
vss 2 25118 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_0_inst dfr11 0
R 2 25198 18536
/ 0
D 2 25118 18536
/ 0
CK 2 25278 18568
/ 0
Q 2 25918 18536
/ 0
vdd 2 25118 18289
/ 0
vss 2 25118 18783
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_5_inst dfr11 0
R 2 25158 19524
/ 0
D 2 25078 19524
/ 0
CK 2 25238 19556
/ 0
Q 2 25878 19524
/ 0
vdd 2 25078 19277
/ 0
vss 2 25078 19771
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_9_inst dfr11 0
R 2 24318 17548
/ 0
D 2 24238 17548
/ 0
CK 2 24398 17580
/ 0
Q 2 25038 17548
/ 0
vdd 2 24238 17301
/ 0
vss 2 24238 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_6_inst dfr11 0
R 2 24318 19524
/ 0
D 2 24238 19524
/ 0
CK 2 24398 19556
/ 0
Q 2 25038 19524
/ 0
vdd 2 24238 19277
/ 0
vss 2 24238 19771
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_5_inst dfr11 0
R 2 28038 18042
/ 0
D 2 27958 18042
/ 0
CK 2 28118 18010
/ 0
Q 2 28758 18042
/ 0
vdd 2 27958 18289
/ 0
vss 2 27958 17795
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_6_inst dfr11 0
R 2 27438 18536
/ 0
D 2 27358 18536
/ 0
CK 2 27518 18568
/ 0
Q 2 28158 18536
/ 0
vdd 2 27358 18289
/ 0
vss 2 27358 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_0_inst dfr11 0
R 2 27678 19030
/ 0
D 2 27598 19030
/ 0
CK 2 27758 18998
/ 0
Q 2 28398 19030
/ 0
vdd 2 27598 19277
/ 0
vss 2 27598 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_2_inst dfr11 0
R 2 29638 18042
/ 0
D 2 29558 18042
/ 0
CK 2 29718 18010
/ 0
Q 2 30358 18042
/ 0
vdd 2 29558 18289
/ 0
vss 2 29558 17795
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_1_inst dfr11 0
R 2 28718 18536
/ 0
D 2 28638 18536
/ 0
CK 2 28798 18568
/ 0
Q 2 29438 18536
/ 0
vdd 2 28638 18289
/ 0
vss 2 28638 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_7_inst dfr11 0
R 2 29078 19524
/ 0
D 2 28998 19524
/ 0
CK 2 29158 19556
/ 0
Q 2 29798 19524
/ 0
vdd 2 28998 19277
/ 0
vss 2 28998 19771
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_3_inst dfr11 0
R 2 29238 19030
/ 0
D 2 29158 19030
/ 0
CK 2 29318 18998
/ 0
Q 2 29958 19030
/ 0
vdd 2 29158 19277
/ 0
vss 2 29158 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_4_inst dfr11 0
R 2 29638 18536
/ 0
D 2 29558 18536
/ 0
CK 2 29718 18568
/ 0
Q 2 30358 18536
/ 0
vdd 2 29558 18289
/ 0
vss 2 29558 18783
_I0/chip/vga_controller/field_check/in_field_state_reg dfr11 0
R 2 29438 15078
/ 0
D 2 29358 15078
/ 0
CK 2 29518 15046
/ 0
Q 2 30158 15078
/ 0
vdd 2 29358 15325
/ 0
vss 2 29358 14831
_I0/chip/vga_controller/field_check/end_field_line_state_reg dfr11 0
R 2 30078 15572
/ 0
D 2 29998 15572
/ 0
CK 2 30158 15604
/ 0
Q 2 30798 15572
/ 0
vdd 2 29998 15325
/ 0
vss 2 29998 15819
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 24478 12608
/ 0
D 2 24398 12608
/ 0
CK 2 24558 12640
/ 0
Q 2 25198 12608
/ 0
vdd 2 24398 12361
/ 0
vss 2 24398 12855
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 24478 12114
/ 0
D 2 24398 12114
/ 0
CK 2 24558 12082
/ 0
Q 2 25198 12114
/ 0
vdd 2 24398 12361
/ 0
vss 2 24398 11867
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 25318 12608
/ 0
D 2 25238 12608
/ 0
CK 2 25398 12640
/ 0
Q 2 26038 12608
/ 0
vdd 2 25238 12361
/ 0
vss 2 25238 12855
_I0/chip/vga_controller/sync/h_sync_state_reg dfr11 0
R 2 27078 15078
/ 0
D 2 26998 15078
/ 0
CK 2 27158 15046
/ 0
Q 2 27798 15078
/ 0
vdd 2 26998 15325
/ 0
vss 2 26998 14831
_I0/chip/vga_controller/sync/v_sync_state_reg dfr11 0
R 2 26918 15572
/ 0
D 2 26838 15572
/ 0
CK 2 26998 15604
/ 0
Q 2 27638 15572
/ 0
vdd 2 26838 15325
/ 0
vss 2 26838 15819
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 35238 19030
/ 0
D 2 35158 19030
/ 0
CK 2 35318 18998
/ 0
Q 2 35958 19030
/ 0
vdd 2 35158 19277
/ 0
vss 2 35158 18783
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 35238 19524
/ 0
D 2 35158 19524
/ 0
CK 2 35318 19556
/ 0
Q 2 35958 19524
/ 0
vdd 2 35158 19277
/ 0
vss 2 35158 19771
_I0/chip/game_controller/move_pm/U94 mu111 0
vss 2 6918 17795
/ 0
vdd 2 6918 17301
/ 0
S 2 6918 17580
/ 0
B 2 6998 17756
/ 0
A 2 7078 17580
/ 0
Y 2 7158 17548
_I0/chip/game_controller/calc_pm/U89 mu111 0
vss 2 2838 18783
/ 0
vdd 2 2838 19277
/ 0
S 2 2838 18998
/ 0
B 2 2918 18822
/ 0
A 2 2998 18998
/ 0
Y 2 3078 19030
_I0/chip/game_controller/calc_pm/U84 mu111 0
vss 2 3398 19771
/ 0
vdd 2 3398 19277
/ 0
S 2 3398 19556
/ 0
B 2 3478 19732
/ 0
A 2 3558 19556
/ 0
Y 2 3638 19524
_I0/chip/lookup_table/U144 mu111 0
vss 2 14798 999
/ 0
vdd 2 14798 1493
/ 0
S 2 14798 1214
/ 0
B 2 14878 1038
/ 0
A 2 14958 1214
/ 0
Y 2 15038 1246
_I0/chip/lookup_table/U79 mu111 0
vss 2 13998 999
/ 0
vdd 2 13998 1493
/ 0
S 2 13998 1214
/ 0
B 2 14078 1038
/ 0
A 2 14158 1214
/ 0
Y 2 14238 1246
_I0/chip/draw_erase_piece/U73 mu111 0
vss 2 11558 5939
/ 0
vdd 2 11558 6433
/ 0
S 2 11558 6154
/ 0
B 2 11638 5978
/ 0
A 2 11718 6154
/ 0
Y 2 11798 6186
_I0/chip/draw_erase_piece/U79 mu111 0
vss 2 11878 5939
/ 0
vdd 2 11878 6433
/ 0
S 2 11878 6154
/ 0
B 2 11958 5978
/ 0
A 2 12038 6154
/ 0
Y 2 12118 6186
_I0/chip/draw_erase_piece/U57 mu111 0
vss 2 13478 4951
/ 0
vdd 2 13478 5445
/ 0
S 2 13478 5166
/ 0
B 2 13558 4990
/ 0
A 2 13638 5166
/ 0
Y 2 13718 5198
_I0/chip/clear_shift/shift/counter_7_bit/U51 mu111 0
vss 2 1598 2975
/ 0
vdd 2 1598 2481
/ 0
S 2 1598 2760
/ 0
B 2 1678 2936
/ 0
A 2 1758 2760
/ 0
Y 2 1838 2728
_I0/chip/clear_shift/shift/counter_7_bit/U67 mu111 0
vss 2 2078 3963
/ 0
vdd 2 2078 3469
/ 0
S 2 2078 3748
/ 0
B 2 2158 3924
/ 0
A 2 2238 3748
/ 0
Y 2 2318 3716
_I0/chip/clear_shift/shift/counter_7_bit/U36 mu111 0
vss 2 2798 999
/ 0
vdd 2 2798 1493
/ 0
S 2 2798 1214
/ 0
B 2 2878 1038
/ 0
A 2 2958 1214
/ 0
Y 2 3038 1246
_I0/chip/clear_shift/shift/counter_7_bit/U39 mu111 0
vss 2 1358 999
/ 0
vdd 2 1358 1493
/ 0
S 2 1358 1214
/ 0
B 2 1438 1038
/ 0
A 2 1518 1214
/ 0
Y 2 1598 1246
_I0/chip/read_only_memory/result/bit4/U5 mu111 0
vss 2 23558 19771
/ 0
vdd 2 23558 19277
/ 0
S 2 23558 19556
/ 0
B 2 23638 19732
/ 0
A 2 23718 19556
/ 0
Y 2 23798 19524
_I0/chip/read_only_memory/ptype2/bit4/U5 mu111 0
vss 2 17398 19771
/ 0
vdd 2 17398 19277
/ 0
S 2 17398 19556
/ 0
B 2 17478 19732
/ 0
A 2 17558 19556
/ 0
Y 2 17638 19524
_I0/chip/read_only_memory/result/bit3/U5 mu111 0
vss 2 23558 18783
/ 0
vdd 2 23558 19277
/ 0
S 2 23558 18998
/ 0
B 2 23638 18822
/ 0
A 2 23718 18998
/ 0
Y 2 23798 19030
_I0/chip/read_only_memory/ptype2/bit3/U5 mu111 0
vss 2 17398 18783
/ 0
vdd 2 17398 19277
/ 0
S 2 17398 18998
/ 0
B 2 17478 18822
/ 0
A 2 17558 18998
/ 0
Y 2 17638 19030
_I0/chip/read_only_memory/result/bit2/U5 mu111 0
vss 2 23838 19771
/ 0
vdd 2 23838 19277
/ 0
S 2 23838 19556
/ 0
B 2 23918 19732
/ 0
A 2 23998 19556
/ 0
Y 2 24078 19524
_I0/chip/read_only_memory/ptype2/bit2/U5 mu111 0
vss 2 17678 19771
/ 0
vdd 2 17678 19277
/ 0
S 2 17678 19556
/ 0
B 2 17758 19732
/ 0
A 2 17838 19556
/ 0
Y 2 17918 19524
_I0/chip/read_only_memory/result/bit1/U5 mu111 0
vss 2 23838 18783
/ 0
vdd 2 23838 19277
/ 0
S 2 23838 18998
/ 0
B 2 23918 18822
/ 0
A 2 23998 18998
/ 0
Y 2 24078 19030
_I0/chip/read_only_memory/ptype2/bit1/U5 mu111 0
vss 2 17678 18783
/ 0
vdd 2 17678 19277
/ 0
S 2 17678 18998
/ 0
B 2 17758 18822
/ 0
A 2 17838 18998
/ 0
Y 2 17918 19030
_I0/chip/fall_timer/U44 mu111 0
vss 2 15758 17795
/ 0
vdd 2 15758 17301
/ 0
S 2 15758 17580
/ 0
B 2 15838 17756
/ 0
A 2 15918 17580
/ 0
Y 2 15998 17548
_I0/chip/fall_timer/donecheck/U13 mu111 0
vss 2 15238 15819
/ 0
vdd 2 15238 16313
/ 0
S 2 15238 16034
/ 0
B 2 15318 15858
/ 0
A 2 15398 16034
/ 0
Y 2 15478 16066
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_9 mu111 0
vss 2 29078 6927
/ 0
vdd 2 29078 6433
/ 0
S 2 29078 6712
/ 0
B 2 29158 6888
/ 0
A 2 29238 6712
/ 0
Y 2 29318 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_9 mu111 0
vss 2 32998 6927
/ 0
vdd 2 32998 6433
/ 0
S 2 32998 6712
/ 0
B 2 33078 6888
/ 0
A 2 33158 6712
/ 0
Y 2 33238 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_9 mu111 0
vss 2 36918 6927
/ 0
vdd 2 36918 6433
/ 0
S 2 36918 6712
/ 0
B 2 36998 6888
/ 0
A 2 37078 6712
/ 0
Y 2 37158 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_9 mu111 0
vss 2 25158 6927
/ 0
vdd 2 25158 6433
/ 0
S 2 25158 6712
/ 0
B 2 25238 6888
/ 0
A 2 25318 6712
/ 0
Y 2 25398 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_9 mu111 0
vss 2 21238 6927
/ 0
vdd 2 21238 6433
/ 0
S 2 21238 6712
/ 0
B 2 21318 6888
/ 0
A 2 21398 6712
/ 0
Y 2 21478 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_9 mu111 0
vss 2 29078 4951
/ 0
vdd 2 29078 4457
/ 0
S 2 29078 4736
/ 0
B 2 29158 4912
/ 0
A 2 29238 4736
/ 0
Y 2 29318 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_9 mu111 0
vss 2 32998 4951
/ 0
vdd 2 32998 4457
/ 0
S 2 32998 4736
/ 0
B 2 33078 4912
/ 0
A 2 33158 4736
/ 0
Y 2 33238 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_9 mu111 0
vss 2 36918 4951
/ 0
vdd 2 36918 4457
/ 0
S 2 36918 4736
/ 0
B 2 36998 4912
/ 0
A 2 37078 4736
/ 0
Y 2 37158 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_9 mu111 0
vss 2 25158 4951
/ 0
vdd 2 25158 4457
/ 0
S 2 25158 4736
/ 0
B 2 25238 4912
/ 0
A 2 25318 4736
/ 0
Y 2 25398 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_9 mu111 0
vss 2 21238 4951
/ 0
vdd 2 21238 4457
/ 0
S 2 21238 4736
/ 0
B 2 21318 4912
/ 0
A 2 21398 4736
/ 0
Y 2 21478 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_9 mu111 0
vss 2 29078 999
/ 0
vdd 2 29078 505
/ 0
S 2 29078 784
/ 0
B 2 29158 960
/ 0
A 2 29238 784
/ 0
Y 2 29318 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_9 mu111 0
vss 2 32998 999
/ 0
vdd 2 32998 505
/ 0
S 2 32998 784
/ 0
B 2 33078 960
/ 0
A 2 33158 784
/ 0
Y 2 33238 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_9 mu111 0
vss 2 36918 999
/ 0
vdd 2 36918 505
/ 0
S 2 36918 784
/ 0
B 2 36998 960
/ 0
A 2 37078 784
/ 0
Y 2 37158 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_9 mu111 0
vss 2 25158 999
/ 0
vdd 2 25158 505
/ 0
S 2 25158 784
/ 0
B 2 25238 960
/ 0
A 2 25318 784
/ 0
Y 2 25398 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_9 mu111 0
vss 2 21238 999
/ 0
vdd 2 21238 505
/ 0
S 2 21238 784
/ 0
B 2 21318 960
/ 0
A 2 21398 784
/ 0
Y 2 21478 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_9 mu111 0
vss 2 29078 2975
/ 0
vdd 2 29078 2481
/ 0
S 2 29078 2760
/ 0
B 2 29158 2936
/ 0
A 2 29238 2760
/ 0
Y 2 29318 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_9 mu111 0
vss 2 32998 2975
/ 0
vdd 2 32998 2481
/ 0
S 2 32998 2760
/ 0
B 2 33078 2936
/ 0
A 2 33158 2760
/ 0
Y 2 33238 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_9 mu111 0
vss 2 36918 2975
/ 0
vdd 2 36918 2481
/ 0
S 2 36918 2760
/ 0
B 2 36998 2936
/ 0
A 2 37078 2760
/ 0
Y 2 37158 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_9 mu111 0
vss 2 25158 2975
/ 0
vdd 2 25158 2481
/ 0
S 2 25158 2760
/ 0
B 2 25238 2936
/ 0
A 2 25318 2760
/ 0
Y 2 25398 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_9 mu111 0
vss 2 21238 2975
/ 0
vdd 2 21238 2481
/ 0
S 2 21238 2760
/ 0
B 2 21318 2936
/ 0
A 2 21398 2760
/ 0
Y 2 21478 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_9 mu111 0
vss 2 27118 6927
/ 0
vdd 2 27118 6433
/ 0
S 2 27118 6712
/ 0
B 2 27198 6888
/ 0
A 2 27278 6712
/ 0
Y 2 27358 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_9 mu111 0
vss 2 31038 6927
/ 0
vdd 2 31038 6433
/ 0
S 2 31038 6712
/ 0
B 2 31118 6888
/ 0
A 2 31198 6712
/ 0
Y 2 31278 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_9 mu111 0
vss 2 34958 6927
/ 0
vdd 2 34958 6433
/ 0
S 2 34958 6712
/ 0
B 2 35038 6888
/ 0
A 2 35118 6712
/ 0
Y 2 35198 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_9 mu111 0
vss 2 23198 6927
/ 0
vdd 2 23198 6433
/ 0
S 2 23198 6712
/ 0
B 2 23278 6888
/ 0
A 2 23358 6712
/ 0
Y 2 23438 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_9 mu111 0
vss 2 19278 6927
/ 0
vdd 2 19278 6433
/ 0
S 2 19278 6712
/ 0
B 2 19358 6888
/ 0
A 2 19438 6712
/ 0
Y 2 19518 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_9 mu111 0
vss 2 27118 4951
/ 0
vdd 2 27118 4457
/ 0
S 2 27118 4736
/ 0
B 2 27198 4912
/ 0
A 2 27278 4736
/ 0
Y 2 27358 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_9 mu111 0
vss 2 31038 4951
/ 0
vdd 2 31038 4457
/ 0
S 2 31038 4736
/ 0
B 2 31118 4912
/ 0
A 2 31198 4736
/ 0
Y 2 31278 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_9 mu111 0
vss 2 34958 4951
/ 0
vdd 2 34958 4457
/ 0
S 2 34958 4736
/ 0
B 2 35038 4912
/ 0
A 2 35118 4736
/ 0
Y 2 35198 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_9 mu111 0
vss 2 23198 4951
/ 0
vdd 2 23198 4457
/ 0
S 2 23198 4736
/ 0
B 2 23278 4912
/ 0
A 2 23358 4736
/ 0
Y 2 23438 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_9 mu111 0
vss 2 19278 4951
/ 0
vdd 2 19278 4457
/ 0
S 2 19278 4736
/ 0
B 2 19358 4912
/ 0
A 2 19438 4736
/ 0
Y 2 19518 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_9 mu111 0
vss 2 27118 999
/ 0
vdd 2 27118 505
/ 0
S 2 27118 784
/ 0
B 2 27198 960
/ 0
A 2 27278 784
/ 0
Y 2 27358 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_9 mu111 0
vss 2 31038 999
/ 0
vdd 2 31038 505
/ 0
S 2 31038 784
/ 0
B 2 31118 960
/ 0
A 2 31198 784
/ 0
Y 2 31278 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_9 mu111 0
vss 2 34958 999
/ 0
vdd 2 34958 505
/ 0
S 2 34958 784
/ 0
B 2 35038 960
/ 0
A 2 35118 784
/ 0
Y 2 35198 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_9 mu111 0
vss 2 23198 999
/ 0
vdd 2 23198 505
/ 0
S 2 23198 784
/ 0
B 2 23278 960
/ 0
A 2 23358 784
/ 0
Y 2 23438 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_9 mu111 0
vss 2 19278 999
/ 0
vdd 2 19278 505
/ 0
S 2 19278 784
/ 0
B 2 19358 960
/ 0
A 2 19438 784
/ 0
Y 2 19518 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_9 mu111 0
vss 2 27118 2975
/ 0
vdd 2 27118 2481
/ 0
S 2 27118 2760
/ 0
B 2 27198 2936
/ 0
A 2 27278 2760
/ 0
Y 2 27358 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_9 mu111 0
vss 2 31038 2975
/ 0
vdd 2 31038 2481
/ 0
S 2 31038 2760
/ 0
B 2 31118 2936
/ 0
A 2 31198 2760
/ 0
Y 2 31278 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_9 mu111 0
vss 2 34958 2975
/ 0
vdd 2 34958 2481
/ 0
S 2 34958 2760
/ 0
B 2 35038 2936
/ 0
A 2 35118 2760
/ 0
Y 2 35198 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_9 mu111 0
vss 2 23198 2975
/ 0
vdd 2 23198 2481
/ 0
S 2 23198 2760
/ 0
B 2 23278 2936
/ 0
A 2 23358 2760
/ 0
Y 2 23438 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_9 mu111 0
vss 2 19278 2975
/ 0
vdd 2 19278 2481
/ 0
S 2 19278 2760
/ 0
B 2 19358 2936
/ 0
A 2 19438 2760
/ 0
Y 2 19518 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_10 mu111 0
vss 2 29078 5939
/ 0
vdd 2 29078 6433
/ 0
S 2 29078 6154
/ 0
B 2 29158 5978
/ 0
A 2 29238 6154
/ 0
Y 2 29318 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_10 mu111 0
vss 2 32998 5939
/ 0
vdd 2 32998 6433
/ 0
S 2 32998 6154
/ 0
B 2 33078 5978
/ 0
A 2 33158 6154
/ 0
Y 2 33238 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_10 mu111 0
vss 2 36918 5939
/ 0
vdd 2 36918 6433
/ 0
S 2 36918 6154
/ 0
B 2 36998 5978
/ 0
A 2 37078 6154
/ 0
Y 2 37158 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_10 mu111 0
vss 2 25158 5939
/ 0
vdd 2 25158 6433
/ 0
S 2 25158 6154
/ 0
B 2 25238 5978
/ 0
A 2 25318 6154
/ 0
Y 2 25398 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_10 mu111 0
vss 2 21238 5939
/ 0
vdd 2 21238 6433
/ 0
S 2 21238 6154
/ 0
B 2 21318 5978
/ 0
A 2 21398 6154
/ 0
Y 2 21478 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_10 mu111 0
vss 2 29078 3963
/ 0
vdd 2 29078 4457
/ 0
S 2 29078 4178
/ 0
B 2 29158 4002
/ 0
A 2 29238 4178
/ 0
Y 2 29318 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_10 mu111 0
vss 2 32998 3963
/ 0
vdd 2 32998 4457
/ 0
S 2 32998 4178
/ 0
B 2 33078 4002
/ 0
A 2 33158 4178
/ 0
Y 2 33238 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_10 mu111 0
vss 2 36918 3963
/ 0
vdd 2 36918 4457
/ 0
S 2 36918 4178
/ 0
B 2 36998 4002
/ 0
A 2 37078 4178
/ 0
Y 2 37158 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_10 mu111 0
vss 2 25158 3963
/ 0
vdd 2 25158 4457
/ 0
S 2 25158 4178
/ 0
B 2 25238 4002
/ 0
A 2 25318 4178
/ 0
Y 2 25398 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_10 mu111 0
vss 2 21238 3963
/ 0
vdd 2 21238 4457
/ 0
S 2 21238 4178
/ 0
B 2 21318 4002
/ 0
A 2 21398 4178
/ 0
Y 2 21478 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_10 mu111 0
vss 2 29078 11
/ 0
vdd 2 29078 505
/ 0
S 2 29078 226
/ 0
B 2 29158 50
/ 0
A 2 29238 226
/ 0
Y 2 29318 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_10 mu111 0
vss 2 32998 11
/ 0
vdd 2 32998 505
/ 0
S 2 32998 226
/ 0
B 2 33078 50
/ 0
A 2 33158 226
/ 0
Y 2 33238 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_10 mu111 0
vss 2 36918 11
/ 0
vdd 2 36918 505
/ 0
S 2 36918 226
/ 0
B 2 36998 50
/ 0
A 2 37078 226
/ 0
Y 2 37158 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_10 mu111 0
vss 2 25158 11
/ 0
vdd 2 25158 505
/ 0
S 2 25158 226
/ 0
B 2 25238 50
/ 0
A 2 25318 226
/ 0
Y 2 25398 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_10 mu111 0
vss 2 21238 11
/ 0
vdd 2 21238 505
/ 0
S 2 21238 226
/ 0
B 2 21318 50
/ 0
A 2 21398 226
/ 0
Y 2 21478 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_10 mu111 0
vss 2 29078 1987
/ 0
vdd 2 29078 2481
/ 0
S 2 29078 2202
/ 0
B 2 29158 2026
/ 0
A 2 29238 2202
/ 0
Y 2 29318 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_10 mu111 0
vss 2 32998 1987
/ 0
vdd 2 32998 2481
/ 0
S 2 32998 2202
/ 0
B 2 33078 2026
/ 0
A 2 33158 2202
/ 0
Y 2 33238 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_10 mu111 0
vss 2 36918 1987
/ 0
vdd 2 36918 2481
/ 0
S 2 36918 2202
/ 0
B 2 36998 2026
/ 0
A 2 37078 2202
/ 0
Y 2 37158 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_10 mu111 0
vss 2 25158 1987
/ 0
vdd 2 25158 2481
/ 0
S 2 25158 2202
/ 0
B 2 25238 2026
/ 0
A 2 25318 2202
/ 0
Y 2 25398 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_10 mu111 0
vss 2 21238 1987
/ 0
vdd 2 21238 2481
/ 0
S 2 21238 2202
/ 0
B 2 21318 2026
/ 0
A 2 21398 2202
/ 0
Y 2 21478 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_10 mu111 0
vss 2 27118 5939
/ 0
vdd 2 27118 6433
/ 0
S 2 27118 6154
/ 0
B 2 27198 5978
/ 0
A 2 27278 6154
/ 0
Y 2 27358 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_10 mu111 0
vss 2 31038 5939
/ 0
vdd 2 31038 6433
/ 0
S 2 31038 6154
/ 0
B 2 31118 5978
/ 0
A 2 31198 6154
/ 0
Y 2 31278 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_10 mu111 0
vss 2 34958 5939
/ 0
vdd 2 34958 6433
/ 0
S 2 34958 6154
/ 0
B 2 35038 5978
/ 0
A 2 35118 6154
/ 0
Y 2 35198 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_10 mu111 0
vss 2 23198 5939
/ 0
vdd 2 23198 6433
/ 0
S 2 23198 6154
/ 0
B 2 23278 5978
/ 0
A 2 23358 6154
/ 0
Y 2 23438 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_10 mu111 0
vss 2 19278 5939
/ 0
vdd 2 19278 6433
/ 0
S 2 19278 6154
/ 0
B 2 19358 5978
/ 0
A 2 19438 6154
/ 0
Y 2 19518 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_10 mu111 0
vss 2 27118 3963
/ 0
vdd 2 27118 4457
/ 0
S 2 27118 4178
/ 0
B 2 27198 4002
/ 0
A 2 27278 4178
/ 0
Y 2 27358 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_10 mu111 0
vss 2 31038 3963
/ 0
vdd 2 31038 4457
/ 0
S 2 31038 4178
/ 0
B 2 31118 4002
/ 0
A 2 31198 4178
/ 0
Y 2 31278 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_10 mu111 0
vss 2 34958 3963
/ 0
vdd 2 34958 4457
/ 0
S 2 34958 4178
/ 0
B 2 35038 4002
/ 0
A 2 35118 4178
/ 0
Y 2 35198 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_10 mu111 0
vss 2 23198 3963
/ 0
vdd 2 23198 4457
/ 0
S 2 23198 4178
/ 0
B 2 23278 4002
/ 0
A 2 23358 4178
/ 0
Y 2 23438 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_10 mu111 0
vss 2 19278 3963
/ 0
vdd 2 19278 4457
/ 0
S 2 19278 4178
/ 0
B 2 19358 4002
/ 0
A 2 19438 4178
/ 0
Y 2 19518 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_10 mu111 0
vss 2 27118 11
/ 0
vdd 2 27118 505
/ 0
S 2 27118 226
/ 0
B 2 27198 50
/ 0
A 2 27278 226
/ 0
Y 2 27358 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_10 mu111 0
vss 2 31038 11
/ 0
vdd 2 31038 505
/ 0
S 2 31038 226
/ 0
B 2 31118 50
/ 0
A 2 31198 226
/ 0
Y 2 31278 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_10 mu111 0
vss 2 34958 11
/ 0
vdd 2 34958 505
/ 0
S 2 34958 226
/ 0
B 2 35038 50
/ 0
A 2 35118 226
/ 0
Y 2 35198 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_10 mu111 0
vss 2 23198 11
/ 0
vdd 2 23198 505
/ 0
S 2 23198 226
/ 0
B 2 23278 50
/ 0
A 2 23358 226
/ 0
Y 2 23438 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_10 mu111 0
vss 2 19278 11
/ 0
vdd 2 19278 505
/ 0
S 2 19278 226
/ 0
B 2 19358 50
/ 0
A 2 19438 226
/ 0
Y 2 19518 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_10 mu111 0
vss 2 27118 1987
/ 0
vdd 2 27118 2481
/ 0
S 2 27118 2202
/ 0
B 2 27198 2026
/ 0
A 2 27278 2202
/ 0
Y 2 27358 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_10 mu111 0
vss 2 31038 1987
/ 0
vdd 2 31038 2481
/ 0
S 2 31038 2202
/ 0
B 2 31118 2026
/ 0
A 2 31198 2202
/ 0
Y 2 31278 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_10 mu111 0
vss 2 34958 1987
/ 0
vdd 2 34958 2481
/ 0
S 2 34958 2202
/ 0
B 2 35038 2026
/ 0
A 2 35118 2202
/ 0
Y 2 35198 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_10 mu111 0
vss 2 23198 1987
/ 0
vdd 2 23198 2481
/ 0
S 2 23198 2202
/ 0
B 2 23278 2026
/ 0
A 2 23358 2202
/ 0
Y 2 23438 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_10 mu111 0
vss 2 19278 1987
/ 0
vdd 2 19278 2481
/ 0
S 2 19278 2202
/ 0
B 2 19358 2026
/ 0
A 2 19438 2202
/ 0
Y 2 19518 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_11 mu111 0
vss 2 29078 7915
/ 0
vdd 2 29078 7421
/ 0
S 2 29078 7700
/ 0
B 2 29158 7876
/ 0
A 2 29238 7700
/ 0
Y 2 29318 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_11 mu111 0
vss 2 32998 7915
/ 0
vdd 2 32998 7421
/ 0
S 2 32998 7700
/ 0
B 2 33078 7876
/ 0
A 2 33158 7700
/ 0
Y 2 33238 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_11 mu111 0
vss 2 36918 7915
/ 0
vdd 2 36918 7421
/ 0
S 2 36918 7700
/ 0
B 2 36998 7876
/ 0
A 2 37078 7700
/ 0
Y 2 37158 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_11 mu111 0
vss 2 25158 7915
/ 0
vdd 2 25158 7421
/ 0
S 2 25158 7700
/ 0
B 2 25238 7876
/ 0
A 2 25318 7700
/ 0
Y 2 25398 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_11 mu111 0
vss 2 21238 7915
/ 0
vdd 2 21238 7421
/ 0
S 2 21238 7700
/ 0
B 2 21318 7876
/ 0
A 2 21398 7700
/ 0
Y 2 21478 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_11 mu111 0
vss 2 29078 5939
/ 0
vdd 2 29078 5445
/ 0
S 2 29078 5724
/ 0
B 2 29158 5900
/ 0
A 2 29238 5724
/ 0
Y 2 29318 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_11 mu111 0
vss 2 32998 5939
/ 0
vdd 2 32998 5445
/ 0
S 2 32998 5724
/ 0
B 2 33078 5900
/ 0
A 2 33158 5724
/ 0
Y 2 33238 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_11 mu111 0
vss 2 36918 5939
/ 0
vdd 2 36918 5445
/ 0
S 2 36918 5724
/ 0
B 2 36998 5900
/ 0
A 2 37078 5724
/ 0
Y 2 37158 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_11 mu111 0
vss 2 25158 5939
/ 0
vdd 2 25158 5445
/ 0
S 2 25158 5724
/ 0
B 2 25238 5900
/ 0
A 2 25318 5724
/ 0
Y 2 25398 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_11 mu111 0
vss 2 21238 5939
/ 0
vdd 2 21238 5445
/ 0
S 2 21238 5724
/ 0
B 2 21318 5900
/ 0
A 2 21398 5724
/ 0
Y 2 21478 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_11 mu111 0
vss 2 29078 1987
/ 0
vdd 2 29078 1493
/ 0
S 2 29078 1772
/ 0
B 2 29158 1948
/ 0
A 2 29238 1772
/ 0
Y 2 29318 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_11 mu111 0
vss 2 32998 1987
/ 0
vdd 2 32998 1493
/ 0
S 2 32998 1772
/ 0
B 2 33078 1948
/ 0
A 2 33158 1772
/ 0
Y 2 33238 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_11 mu111 0
vss 2 36918 1987
/ 0
vdd 2 36918 1493
/ 0
S 2 36918 1772
/ 0
B 2 36998 1948
/ 0
A 2 37078 1772
/ 0
Y 2 37158 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_11 mu111 0
vss 2 25158 1987
/ 0
vdd 2 25158 1493
/ 0
S 2 25158 1772
/ 0
B 2 25238 1948
/ 0
A 2 25318 1772
/ 0
Y 2 25398 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_11 mu111 0
vss 2 21238 1987
/ 0
vdd 2 21238 1493
/ 0
S 2 21238 1772
/ 0
B 2 21318 1948
/ 0
A 2 21398 1772
/ 0
Y 2 21478 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_11 mu111 0
vss 2 29078 3963
/ 0
vdd 2 29078 3469
/ 0
S 2 29078 3748
/ 0
B 2 29158 3924
/ 0
A 2 29238 3748
/ 0
Y 2 29318 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_11 mu111 0
vss 2 32998 3963
/ 0
vdd 2 32998 3469
/ 0
S 2 32998 3748
/ 0
B 2 33078 3924
/ 0
A 2 33158 3748
/ 0
Y 2 33238 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_11 mu111 0
vss 2 36918 3963
/ 0
vdd 2 36918 3469
/ 0
S 2 36918 3748
/ 0
B 2 36998 3924
/ 0
A 2 37078 3748
/ 0
Y 2 37158 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_11 mu111 0
vss 2 25158 3963
/ 0
vdd 2 25158 3469
/ 0
S 2 25158 3748
/ 0
B 2 25238 3924
/ 0
A 2 25318 3748
/ 0
Y 2 25398 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_11 mu111 0
vss 2 21238 3963
/ 0
vdd 2 21238 3469
/ 0
S 2 21238 3748
/ 0
B 2 21318 3924
/ 0
A 2 21398 3748
/ 0
Y 2 21478 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_11 mu111 0
vss 2 27118 7915
/ 0
vdd 2 27118 7421
/ 0
S 2 27118 7700
/ 0
B 2 27198 7876
/ 0
A 2 27278 7700
/ 0
Y 2 27358 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_11 mu111 0
vss 2 31038 7915
/ 0
vdd 2 31038 7421
/ 0
S 2 31038 7700
/ 0
B 2 31118 7876
/ 0
A 2 31198 7700
/ 0
Y 2 31278 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_11 mu111 0
vss 2 34958 7915
/ 0
vdd 2 34958 7421
/ 0
S 2 34958 7700
/ 0
B 2 35038 7876
/ 0
A 2 35118 7700
/ 0
Y 2 35198 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_11 mu111 0
vss 2 23198 7915
/ 0
vdd 2 23198 7421
/ 0
S 2 23198 7700
/ 0
B 2 23278 7876
/ 0
A 2 23358 7700
/ 0
Y 2 23438 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_11 mu111 0
vss 2 19278 7915
/ 0
vdd 2 19278 7421
/ 0
S 2 19278 7700
/ 0
B 2 19358 7876
/ 0
A 2 19438 7700
/ 0
Y 2 19518 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_11 mu111 0
vss 2 27118 5939
/ 0
vdd 2 27118 5445
/ 0
S 2 27118 5724
/ 0
B 2 27198 5900
/ 0
A 2 27278 5724
/ 0
Y 2 27358 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_11 mu111 0
vss 2 31038 5939
/ 0
vdd 2 31038 5445
/ 0
S 2 31038 5724
/ 0
B 2 31118 5900
/ 0
A 2 31198 5724
/ 0
Y 2 31278 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_11 mu111 0
vss 2 34958 5939
/ 0
vdd 2 34958 5445
/ 0
S 2 34958 5724
/ 0
B 2 35038 5900
/ 0
A 2 35118 5724
/ 0
Y 2 35198 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_11 mu111 0
vss 2 23198 5939
/ 0
vdd 2 23198 5445
/ 0
S 2 23198 5724
/ 0
B 2 23278 5900
/ 0
A 2 23358 5724
/ 0
Y 2 23438 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_11 mu111 0
vss 2 19278 5939
/ 0
vdd 2 19278 5445
/ 0
S 2 19278 5724
/ 0
B 2 19358 5900
/ 0
A 2 19438 5724
/ 0
Y 2 19518 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_11 mu111 0
vss 2 27118 1987
/ 0
vdd 2 27118 1493
/ 0
S 2 27118 1772
/ 0
B 2 27198 1948
/ 0
A 2 27278 1772
/ 0
Y 2 27358 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_11 mu111 0
vss 2 31038 1987
/ 0
vdd 2 31038 1493
/ 0
S 2 31038 1772
/ 0
B 2 31118 1948
/ 0
A 2 31198 1772
/ 0
Y 2 31278 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_11 mu111 0
vss 2 34958 1987
/ 0
vdd 2 34958 1493
/ 0
S 2 34958 1772
/ 0
B 2 35038 1948
/ 0
A 2 35118 1772
/ 0
Y 2 35198 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_11 mu111 0
vss 2 23198 1987
/ 0
vdd 2 23198 1493
/ 0
S 2 23198 1772
/ 0
B 2 23278 1948
/ 0
A 2 23358 1772
/ 0
Y 2 23438 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_11 mu111 0
vss 2 19278 1987
/ 0
vdd 2 19278 1493
/ 0
S 2 19278 1772
/ 0
B 2 19358 1948
/ 0
A 2 19438 1772
/ 0
Y 2 19518 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_11 mu111 0
vss 2 27118 3963
/ 0
vdd 2 27118 3469
/ 0
S 2 27118 3748
/ 0
B 2 27198 3924
/ 0
A 2 27278 3748
/ 0
Y 2 27358 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_11 mu111 0
vss 2 31038 3963
/ 0
vdd 2 31038 3469
/ 0
S 2 31038 3748
/ 0
B 2 31118 3924
/ 0
A 2 31198 3748
/ 0
Y 2 31278 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_11 mu111 0
vss 2 34958 3963
/ 0
vdd 2 34958 3469
/ 0
S 2 34958 3748
/ 0
B 2 35038 3924
/ 0
A 2 35118 3748
/ 0
Y 2 35198 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_11 mu111 0
vss 2 23198 3963
/ 0
vdd 2 23198 3469
/ 0
S 2 23198 3748
/ 0
B 2 23278 3924
/ 0
A 2 23358 3748
/ 0
Y 2 23438 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_11 mu111 0
vss 2 19278 3963
/ 0
vdd 2 19278 3469
/ 0
S 2 19278 3748
/ 0
B 2 19358 3924
/ 0
A 2 19438 3748
/ 0
Y 2 19518 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_1 mu111 0
vss 2 29078 6927
/ 0
vdd 2 29078 7421
/ 0
S 2 29078 7142
/ 0
B 2 29158 6966
/ 0
A 2 29238 7142
/ 0
Y 2 29318 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_1 mu111 0
vss 2 32998 6927
/ 0
vdd 2 32998 7421
/ 0
S 2 32998 7142
/ 0
B 2 33078 6966
/ 0
A 2 33158 7142
/ 0
Y 2 33238 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_1 mu111 0
vss 2 36918 6927
/ 0
vdd 2 36918 7421
/ 0
S 2 36918 7142
/ 0
B 2 36998 6966
/ 0
A 2 37078 7142
/ 0
Y 2 37158 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_1 mu111 0
vss 2 25158 6927
/ 0
vdd 2 25158 7421
/ 0
S 2 25158 7142
/ 0
B 2 25238 6966
/ 0
A 2 25318 7142
/ 0
Y 2 25398 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_1 mu111 0
vss 2 21238 6927
/ 0
vdd 2 21238 7421
/ 0
S 2 21238 7142
/ 0
B 2 21318 6966
/ 0
A 2 21398 7142
/ 0
Y 2 21478 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_1 mu111 0
vss 2 29078 4951
/ 0
vdd 2 29078 5445
/ 0
S 2 29078 5166
/ 0
B 2 29158 4990
/ 0
A 2 29238 5166
/ 0
Y 2 29318 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_1 mu111 0
vss 2 32998 4951
/ 0
vdd 2 32998 5445
/ 0
S 2 32998 5166
/ 0
B 2 33078 4990
/ 0
A 2 33158 5166
/ 0
Y 2 33238 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_1 mu111 0
vss 2 36918 4951
/ 0
vdd 2 36918 5445
/ 0
S 2 36918 5166
/ 0
B 2 36998 4990
/ 0
A 2 37078 5166
/ 0
Y 2 37158 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_1 mu111 0
vss 2 25158 4951
/ 0
vdd 2 25158 5445
/ 0
S 2 25158 5166
/ 0
B 2 25238 4990
/ 0
A 2 25318 5166
/ 0
Y 2 25398 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_1 mu111 0
vss 2 21238 4951
/ 0
vdd 2 21238 5445
/ 0
S 2 21238 5166
/ 0
B 2 21318 4990
/ 0
A 2 21398 5166
/ 0
Y 2 21478 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_1 mu111 0
vss 2 29078 999
/ 0
vdd 2 29078 1493
/ 0
S 2 29078 1214
/ 0
B 2 29158 1038
/ 0
A 2 29238 1214
/ 0
Y 2 29318 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_1 mu111 0
vss 2 32998 999
/ 0
vdd 2 32998 1493
/ 0
S 2 32998 1214
/ 0
B 2 33078 1038
/ 0
A 2 33158 1214
/ 0
Y 2 33238 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_1 mu111 0
vss 2 36918 999
/ 0
vdd 2 36918 1493
/ 0
S 2 36918 1214
/ 0
B 2 36998 1038
/ 0
A 2 37078 1214
/ 0
Y 2 37158 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_1 mu111 0
vss 2 25158 999
/ 0
vdd 2 25158 1493
/ 0
S 2 25158 1214
/ 0
B 2 25238 1038
/ 0
A 2 25318 1214
/ 0
Y 2 25398 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_1 mu111 0
vss 2 21238 999
/ 0
vdd 2 21238 1493
/ 0
S 2 21238 1214
/ 0
B 2 21318 1038
/ 0
A 2 21398 1214
/ 0
Y 2 21478 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_1 mu111 0
vss 2 29078 2975
/ 0
vdd 2 29078 3469
/ 0
S 2 29078 3190
/ 0
B 2 29158 3014
/ 0
A 2 29238 3190
/ 0
Y 2 29318 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_1 mu111 0
vss 2 32998 2975
/ 0
vdd 2 32998 3469
/ 0
S 2 32998 3190
/ 0
B 2 33078 3014
/ 0
A 2 33158 3190
/ 0
Y 2 33238 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_1 mu111 0
vss 2 36918 2975
/ 0
vdd 2 36918 3469
/ 0
S 2 36918 3190
/ 0
B 2 36998 3014
/ 0
A 2 37078 3190
/ 0
Y 2 37158 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_1 mu111 0
vss 2 25158 2975
/ 0
vdd 2 25158 3469
/ 0
S 2 25158 3190
/ 0
B 2 25238 3014
/ 0
A 2 25318 3190
/ 0
Y 2 25398 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_1 mu111 0
vss 2 21238 2975
/ 0
vdd 2 21238 3469
/ 0
S 2 21238 3190
/ 0
B 2 21318 3014
/ 0
A 2 21398 3190
/ 0
Y 2 21478 3222
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_1 mu111 0
vss 2 27118 6927
/ 0
vdd 2 27118 7421
/ 0
S 2 27118 7142
/ 0
B 2 27198 6966
/ 0
A 2 27278 7142
/ 0
Y 2 27358 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_1 mu111 0
vss 2 31038 6927
/ 0
vdd 2 31038 7421
/ 0
S 2 31038 7142
/ 0
B 2 31118 6966
/ 0
A 2 31198 7142
/ 0
Y 2 31278 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_1 mu111 0
vss 2 34958 6927
/ 0
vdd 2 34958 7421
/ 0
S 2 34958 7142
/ 0
B 2 35038 6966
/ 0
A 2 35118 7142
/ 0
Y 2 35198 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_1 mu111 0
vss 2 23198 6927
/ 0
vdd 2 23198 7421
/ 0
S 2 23198 7142
/ 0
B 2 23278 6966
/ 0
A 2 23358 7142
/ 0
Y 2 23438 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_1 mu111 0
vss 2 19278 6927
/ 0
vdd 2 19278 7421
/ 0
S 2 19278 7142
/ 0
B 2 19358 6966
/ 0
A 2 19438 7142
/ 0
Y 2 19518 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_1 mu111 0
vss 2 27118 4951
/ 0
vdd 2 27118 5445
/ 0
S 2 27118 5166
/ 0
B 2 27198 4990
/ 0
A 2 27278 5166
/ 0
Y 2 27358 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_1 mu111 0
vss 2 31038 4951
/ 0
vdd 2 31038 5445
/ 0
S 2 31038 5166
/ 0
B 2 31118 4990
/ 0
A 2 31198 5166
/ 0
Y 2 31278 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_1 mu111 0
vss 2 34958 4951
/ 0
vdd 2 34958 5445
/ 0
S 2 34958 5166
/ 0
B 2 35038 4990
/ 0
A 2 35118 5166
/ 0
Y 2 35198 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_1 mu111 0
vss 2 23198 4951
/ 0
vdd 2 23198 5445
/ 0
S 2 23198 5166
/ 0
B 2 23278 4990
/ 0
A 2 23358 5166
/ 0
Y 2 23438 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_1 mu111 0
vss 2 19278 4951
/ 0
vdd 2 19278 5445
/ 0
S 2 19278 5166
/ 0
B 2 19358 4990
/ 0
A 2 19438 5166
/ 0
Y 2 19518 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_1 mu111 0
vss 2 27118 999
/ 0
vdd 2 27118 1493
/ 0
S 2 27118 1214
/ 0
B 2 27198 1038
/ 0
A 2 27278 1214
/ 0
Y 2 27358 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_1 mu111 0
vss 2 31038 999
/ 0
vdd 2 31038 1493
/ 0
S 2 31038 1214
/ 0
B 2 31118 1038
/ 0
A 2 31198 1214
/ 0
Y 2 31278 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_1 mu111 0
vss 2 34958 999
/ 0
vdd 2 34958 1493
/ 0
S 2 34958 1214
/ 0
B 2 35038 1038
/ 0
A 2 35118 1214
/ 0
Y 2 35198 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_1 mu111 0
vss 2 23198 999
/ 0
vdd 2 23198 1493
/ 0
S 2 23198 1214
/ 0
B 2 23278 1038
/ 0
A 2 23358 1214
/ 0
Y 2 23438 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_1 mu111 0
vss 2 19278 999
/ 0
vdd 2 19278 1493
/ 0
S 2 19278 1214
/ 0
B 2 19358 1038
/ 0
A 2 19438 1214
/ 0
Y 2 19518 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_1 mu111 0
vss 2 27118 2975
/ 0
vdd 2 27118 3469
/ 0
S 2 27118 3190
/ 0
B 2 27198 3014
/ 0
A 2 27278 3190
/ 0
Y 2 27358 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_1 mu111 0
vss 2 31038 2975
/ 0
vdd 2 31038 3469
/ 0
S 2 31038 3190
/ 0
B 2 31118 3014
/ 0
A 2 31198 3190
/ 0
Y 2 31278 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_1 mu111 0
vss 2 34958 2975
/ 0
vdd 2 34958 3469
/ 0
S 2 34958 3190
/ 0
B 2 35038 3014
/ 0
A 2 35118 3190
/ 0
Y 2 35198 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_1 mu111 0
vss 2 23198 2975
/ 0
vdd 2 23198 3469
/ 0
S 2 23198 3190
/ 0
B 2 23278 3014
/ 0
A 2 23358 3190
/ 0
Y 2 23438 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_1 mu111 0
vss 2 19278 2975
/ 0
vdd 2 19278 3469
/ 0
S 2 19278 3190
/ 0
B 2 19358 3014
/ 0
A 2 19438 3190
/ 0
Y 2 19518 3222
_I0/chip/video_ram/mux5_do1/U16 mu111 0
vss 2 25118 9891
/ 0
vdd 2 25118 10385
/ 0
S 2 25118 10106
/ 0
B 2 25198 9930
/ 0
A 2 25278 10106
/ 0
Y 2 25358 10138
_I0/chip/video_ram/mux5_do2/U16 mu111 0
vss 2 34718 9891
/ 0
vdd 2 34718 10385
/ 0
S 2 34718 10106
/ 0
B 2 34798 9930
/ 0
A 2 34878 10106
/ 0
Y 2 34958 10138
_I0/chip/output_score/U80 mu111 0
vss 2 14558 15819
/ 0
vdd 2 14558 15325
/ 0
S 2 14558 15604
/ 0
B 2 14638 15780
/ 0
A 2 14718 15604
/ 0
Y 2 14798 15572
_I0/chip/output_score/U78 mu111 0
vss 2 14558 14831
/ 0
vdd 2 14558 15325
/ 0
S 2 14558 15046
/ 0
B 2 14638 14870
/ 0
A 2 14718 15046
/ 0
Y 2 14798 15078
_I0/chip/output_score/U88 mu111 0
vss 2 15078 14831
/ 0
vdd 2 15078 15325
/ 0
S 2 15078 15046
/ 0
B 2 15158 14870
/ 0
A 2 15238 15046
/ 0
Y 2 15318 15078
_I0/chip/output_score/U54 mu111 0
vss 2 15478 13843
/ 0
vdd 2 15478 14337
/ 0
S 2 15478 14058
/ 0
B 2 15558 13882
/ 0
A 2 15638 14058
/ 0
Y 2 15718 14090
_I0/chip/output_score/U74 mu111 0
vss 2 15958 14831
/ 0
vdd 2 15958 15325
/ 0
S 2 15958 15046
/ 0
B 2 16038 14870
/ 0
A 2 16118 15046
/ 0
Y 2 16198 15078
_I0/chip/next_piece_generator/M3/U5 mu111 0
vss 2 7358 5939
/ 0
vdd 2 7358 6433
/ 0
S 2 7358 6154
/ 0
B 2 7438 5978
/ 0
A 2 7518 6154
/ 0
Y 2 7598 6186
_I0/chip/next_piece_generator/M2/U5 mu111 0
vss 2 6918 5939
/ 0
vdd 2 6918 6433
/ 0
S 2 6918 6154
/ 0
B 2 6998 5978
/ 0
A 2 7078 6154
/ 0
Y 2 7158 6186
_I0/chip/next_piece_generator/M1/U5 mu111 0
vss 2 8158 5939
/ 0
vdd 2 8158 6433
/ 0
S 2 8158 6154
/ 0
B 2 8238 5978
/ 0
A 2 8318 6154
/ 0
Y 2 8398 6186
_I0/chip/check_piece_mask/U98 mu111 0
vss 2 15118 4951
/ 0
vdd 2 15118 5445
/ 0
S 2 15118 5166
/ 0
B 2 15198 4990
/ 0
A 2 15278 5166
/ 0
Y 2 15358 5198
_I0/chip/check_piece_mask/U92 mu111 0
vss 2 15518 3963
/ 0
vdd 2 15518 4457
/ 0
S 2 15518 4178
/ 0
B 2 15598 4002
/ 0
A 2 15678 4178
/ 0
Y 2 15758 4210
_I0/chip/check_piece_mask/U87 mu111 0
vss 2 16758 3963
/ 0
vdd 2 16758 4457
/ 0
S 2 16758 4178
/ 0
B 2 16838 4002
/ 0
A 2 16918 4178
/ 0
Y 2 16998 4210
_I0/chip/check_piece_mask/U76 mu111 0
vss 2 17918 4951
/ 0
vdd 2 17918 4457
/ 0
S 2 17918 4736
/ 0
B 2 17998 4912
/ 0
A 2 18078 4736
/ 0
Y 2 18158 4704
_I0/chip/vga_controller/field_translation_reset/U54 mu111 0
vss 2 33838 18783
/ 0
vdd 2 33838 18289
/ 0
S 2 33838 18568
/ 0
B 2 33918 18744
/ 0
A 2 33998 18568
/ 0
Y 2 34078 18536
_I0/chip/vga_controller/field_translation_reset/U49 mu111 0
vss 2 32718 18783
/ 0
vdd 2 32718 18289
/ 0
S 2 32718 18568
/ 0
B 2 32798 18744
/ 0
A 2 32878 18568
/ 0
Y 2 32958 18536
_I0/chip/vga_controller/field_translation_reset/U45 mu111 0
vss 2 32318 18783
/ 0
vdd 2 32318 18289
/ 0
S 2 32318 18568
/ 0
B 2 32398 18744
/ 0
A 2 32478 18568
/ 0
Y 2 32558 18536
_I0/chip/vga_controller/field_translation_reset/U42 mu111 0
vss 2 31478 18783
/ 0
vdd 2 31478 18289
/ 0
S 2 31478 18568
/ 0
B 2 31558 18744
/ 0
A 2 31638 18568
/ 0
Y 2 31718 18536
_I0/chip/vga_controller/field_translation/U31 mu111 0
vss 2 31878 14831
/ 0
vdd 2 31878 14337
/ 0
S 2 31878 14616
/ 0
B 2 31958 14792
/ 0
A 2 32038 14616
/ 0
Y 2 32118 14584
_I0/chip/vga_controller/field_translation/U28 mu111 0
vss 2 31878 13843
/ 0
vdd 2 31878 14337
/ 0
S 2 31878 14058
/ 0
B 2 31958 13882
/ 0
A 2 32038 14058
/ 0
Y 2 32118 14090
_I0/chip/vga_controller/field_translation/mem_addr_counter/U81 mu111 0
vss 2 33718 15819
/ 0
vdd 2 33718 15325
/ 0
S 2 33718 15604
/ 0
B 2 33798 15780
/ 0
A 2 33878 15604
/ 0
Y 2 33958 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U81 mu111 0
vss 2 37758 15819
/ 0
vdd 2 37758 15325
/ 0
S 2 37758 15604
/ 0
B 2 37838 15780
/ 0
A 2 37918 15604
/ 0
Y 2 37998 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U73 mu111 0
vss 2 34318 16807
/ 0
vdd 2 34318 16313
/ 0
S 2 34318 16592
/ 0
B 2 34398 16768
/ 0
A 2 34478 16592
/ 0
Y 2 34558 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U73 mu111 0
vss 2 38358 16807
/ 0
vdd 2 38358 16313
/ 0
S 2 38358 16592
/ 0
B 2 38438 16768
/ 0
A 2 38518 16592
/ 0
Y 2 38598 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U46 mu111 0
vss 2 33998 17795
/ 0
vdd 2 33998 17301
/ 0
S 2 33998 17580
/ 0
B 2 34078 17756
/ 0
A 2 34158 17580
/ 0
Y 2 34238 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U46 mu111 0
vss 2 38038 17795
/ 0
vdd 2 38038 17301
/ 0
S 2 38038 17580
/ 0
B 2 38118 17756
/ 0
A 2 38198 17580
/ 0
Y 2 38278 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U78 mu111 0
vss 2 33278 15819
/ 0
vdd 2 33278 15325
/ 0
S 2 33278 15604
/ 0
B 2 33358 15780
/ 0
A 2 33438 15604
/ 0
Y 2 33518 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U78 mu111 0
vss 2 37318 15819
/ 0
vdd 2 37318 15325
/ 0
S 2 37318 15604
/ 0
B 2 37398 15780
/ 0
A 2 37478 15604
/ 0
Y 2 37558 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U50 mu111 0
vss 2 32398 15819
/ 0
vdd 2 32398 15325
/ 0
S 2 32398 15604
/ 0
B 2 32478 15780
/ 0
A 2 32558 15604
/ 0
Y 2 32638 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U50 mu111 0
vss 2 36438 15819
/ 0
vdd 2 36438 15325
/ 0
S 2 36438 15604
/ 0
B 2 36518 15780
/ 0
A 2 36598 15604
/ 0
Y 2 36678 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U43 mu111 0
vss 2 32998 16807
/ 0
vdd 2 32998 16313
/ 0
S 2 32998 16592
/ 0
B 2 33078 16768
/ 0
A 2 33158 16592
/ 0
Y 2 33238 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U43 mu111 0
vss 2 37038 16807
/ 0
vdd 2 37038 16313
/ 0
S 2 37038 16592
/ 0
B 2 37118 16768
/ 0
A 2 37198 16592
/ 0
Y 2 37278 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U59 mu111 0
vss 2 32518 16807
/ 0
vdd 2 32518 17301
/ 0
S 2 32518 17022
/ 0
B 2 32598 16846
/ 0
A 2 32678 17022
/ 0
Y 2 32758 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U59 mu111 0
vss 2 36558 16807
/ 0
vdd 2 36558 17301
/ 0
S 2 36558 17022
/ 0
B 2 36638 16846
/ 0
A 2 36718 17022
/ 0
Y 2 36798 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U64 mu111 0
vss 2 31238 16807
/ 0
vdd 2 31238 16313
/ 0
S 2 31238 16592
/ 0
B 2 31318 16768
/ 0
A 2 31398 16592
/ 0
Y 2 31478 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U64 mu111 0
vss 2 35278 16807
/ 0
vdd 2 35278 16313
/ 0
S 2 35278 16592
/ 0
B 2 35358 16768
/ 0
A 2 35438 16592
/ 0
Y 2 35518 16560
_I0/chip/vga_controller/score_translation/U44 mu111 0
vss 2 27158 11867
/ 0
vdd 2 27158 12361
/ 0
S 2 27158 12082
/ 0
B 2 27238 11906
/ 0
A 2 27318 12082
/ 0
Y 2 27398 12114
_I0/chip/vga_controller/score_translation/U53 mu111 0
vss 2 26638 12855
/ 0
vdd 2 26638 13349
/ 0
S 2 26638 13070
/ 0
B 2 26718 12894
/ 0
A 2 26798 13070
/ 0
Y 2 26878 13102
_I0/chip/vga_controller/score_translation/U48 mu111 0
vss 2 27598 11867
/ 0
vdd 2 27598 12361
/ 0
S 2 27598 12082
/ 0
B 2 27678 11906
/ 0
A 2 27758 12082
/ 0
Y 2 27838 12114
_I0/chip/vga_controller/score_translation/U41 mu111 0
vss 2 26958 12855
/ 0
vdd 2 26958 13349
/ 0
S 2 26958 13070
/ 0
B 2 27038 12894
/ 0
A 2 27118 13070
/ 0
Y 2 27198 13102
_I0/chip/vga_controller/np_check/U19 mu111 0
vss 2 29718 14831
/ 0
vdd 2 29718 14337
/ 0
S 2 29718 14616
/ 0
B 2 29798 14792
/ 0
A 2 29878 14616
/ 0
Y 2 29958 14584
_I0/chip/vga_controller/np_translation_reset/U49 mu111 0
vss 2 38518 19771
/ 0
vdd 2 38518 19277
/ 0
S 2 38518 19556
/ 0
B 2 38598 19732
/ 0
A 2 38678 19556
/ 0
Y 2 38758 19524
_I0/chip/vga_controller/np_translation_reset/U42 mu111 0
vss 2 38078 18783
/ 0
vdd 2 38078 18289
/ 0
S 2 38078 18568
/ 0
B 2 38158 18744
/ 0
A 2 38238 18568
/ 0
Y 2 38318 18536
_I0/chip/vga_controller/np_translation_reset/U54 mu111 0
vss 2 37598 19771
/ 0
vdd 2 37598 19277
/ 0
S 2 37598 19556
/ 0
B 2 37678 19732
/ 0
A 2 37758 19556
/ 0
Y 2 37838 19524
_I0/chip/vga_controller/np_translation_reset/U45 mu111 0
vss 2 37318 19771
/ 0
vdd 2 37318 19277
/ 0
S 2 37318 19556
/ 0
B 2 37398 19732
/ 0
A 2 37478 19556
/ 0
Y 2 37558 19524
_I0/chip/vga_controller/np_translation/U28 mu111 0
vss 2 36758 14831
/ 0
vdd 2 36758 14337
/ 0
S 2 36758 14616
/ 0
B 2 36838 14792
/ 0
A 2 36918 14616
/ 0
Y 2 36998 14584
_I0/chip/vga_controller/np_translation/U31 mu111 0
vss 2 36398 14831
/ 0
vdd 2 36398 14337
/ 0
S 2 36398 14616
/ 0
B 2 36478 14792
/ 0
A 2 36558 14616
/ 0
Y 2 36638 14584
_I0/chip/game_controller/move_pm controller_move 0
draw_erase_draw 2 5478 18114
/ 0
check_start 2 8238 19166
/ 0
vss 2 7278 19771
/ 0
vdd 2 7278 19277
/ 0
x 2 5478 16982
/ 0
inputs_3_0_0 2 5478 17620
/ 0
inputs_3_0_1 2 5478 18568
/ 0
rot 2 5478 18958
/ 0
inputs_3_0_2 2 5478 19596
/ 0
inputs_3_0_3 2 5478 19484
/ 0
check_empty 2 8238 18640
/ 0
check_ready 2 8238 18926
/ 0
draw_erase_start 2 5478 18464
/ 0
add_sub 2 5478 19102
/ 0
ready 3 6238 16846
/ 0
rst 3 7198 19732
/ 0
clk 3 7518 19732
/ 0
y 3 6038 16846
/ 0
drop 3 6558 16846
/ 0
draw_erase_ready 3 5718 16846
/ 0
start 3 6198 16846
/ 1
3 n62 ~ 2 7364 17060 0 0 ~
/ 1
3 n98 ~ 2 5684 17586 0 0 ~
/ 1
3 n56 ~ 2 5644 19036 0 0 ~
/ 1
3 n70 ~ 2 6964 19562 0 0 ~
/ 1
3 cur_state_2_port ~ 2 6804 19036 0 0 ~
/ 1
3 n96 ~ 2 6244 19036 0 0 ~
/ 1
3 cur_state_0_port ~ 2 6964 18016 0 0 ~
/ 1
3 n90 ~ 2 7484 17586 0 0 ~
/ 1
3 n108 ~ 2 6004 18016 0 0 ~
/ 1
3 n86 ~ 2 8084 19004 0 0 ~
/ 1
3 n94 ~ 2 6444 19036 0 0 ~
/ 1
3 n57 ~ 2 6004 17028 0 0 ~
/ 1
3 n87 ~ 2 7724 17586 0 0 ~
/ 1
3 n89 ~ 2 7004 17762 0 0 ~
/ 1
3 n106 ~ 2 5684 19530 0 0 ~
/ 1
3 n58 ~ 2 5564 17554 0 0 ~
/ 1
3 n59 ~ 2 5564 19530 0 0 ~
/ 1
3 n92 ~ 2 8164 19004 0 0 ~
/ 1
3 n97 ~ 2 8004 17586 0 0 ~
/ 1
3 n111 ~ 2 5724 19530 0 0 ~
/ 1
3 n60 ~ 2 6644 19004 0 0 ~
/ 1
3 n77 ~ 2 6044 19530 0 0 ~
/ 1
3 next_state_3_port ~ 2 6724 19004 0 0 ~
/ 1
3 n73 ~ 2 6684 18048 0 0 ~
/ 1
3 n75 ~ 2 6604 18016 0 0 ~
/ 1
3 n109 ~ 2 6364 19530 0 0 ~
/ 1
3 n84 ~ 2 6644 18574 0 0 ~
/ 1
3 n85 ~ 2 6844 18574 0 0 ~
/ 1
3 n79 ~ 2 5964 18542 0 0 ~
/ 1
3 n88 ~ 2 7004 18574 0 0 ~
/ 1
3 n72 ~ 2 6124 18574 0 0 ~
/ 1
3 n102 ~ 2 6084 18016 0 0 ~
/ 1
3 n99 ~ 2 5604 18542 0 0 ~
/ 1
3 n103 ~ 2 8044 18016 0 0 ~
/ 1
3 n104 ~ 2 5884 18016 0 0 ~
/ 1
3 n105 ~ 2 6724 18574 0 0 ~
/ 1
3 n81 ~ 2 7444 17586 0 0 ~
/ 1
3 n93 ~ 2 6324 18048 0 0 ~
/ 1
3 n91 ~ 2 8204 19562 0 0 ~
/ 1
3 n107 ~ 2 6004 19036 0 0 ~
/ 1
3 next_state_2_port ~ 2 7164 18048 0 0 ~
/ 1
3 n101 ~ 2 5764 17028 0 0 ~
/ 1
3 n83 ~ 2 6044 18574 0 0 ~
/ 1
3 n76 ~ 2 6884 19530 0 0 ~
/ 1
3 n78 ~ 2 6884 19036 0 0 ~
/ 1
3 n100 ~ 2 6924 18574 0 0 ~
/ 1
3 n68 ~ 2 7724 17028 0 0 ~
/ 1
3 n74 ~ 2 8164 18574 0 0 ~
/ 1
3 n71 ~ 2 7644 17586 0 0 ~
/ 1
3 n110 ~ 2 6284 18574 0 0 ~
/ 1
3 next_state_1_port ~ 2 6324 17554 0 0 ~
/ 1
3 n67 ~ 2 7684 17028 0 0 ~
/ 1
3 n82 ~ 2 6164 19530 0 0 ~
/ 1
3 next_state_0_port ~ 2 7764 17554 0 0 ~
/ 1
3 n63 ~ 2 7284 17060 0 0 ~
/ 1
3 n65 ~ 2 6724 19562 0 0 ~
/ 1
3 n61 ~ 2 6684 19004 0 0 ~
/ 1
3 n80 ~ 2 6564 17586 0 0 ~
/ 1
3 cur_state_3_port ~ 2 6844 19004 0 0 ~
/ 1
3 n64 ~ 2 6804 18016 0 0 ~
/ 1
3 cur_state_1_port ~ 2 7004 19004 0 0 ~
/ 1
3 n66 ~ 2 7004 19562 0 0 ~
/ 1
3 n95 ~ 2 6204 18574 0 0 ~
/ 1
3 n69 ~ 2 8044 18574 0 0 ~
_I0/chip/game_controller controller 0
draw_erase_draw 2 358 13492
/ 0
draw_erase_start 2 12478 14942
/ 0
clear_shift_ready 2 12478 9572
/ 0
timer_1_done 2 12478 9046
/ 0
vdd 2 1438 19277
/ 0
vss 2 1438 18783
/ 0
clear_shift_start 2 12478 10768
/ 0
lut_rot_1_0_0 2 358 15468
/ 0
lut_y_3_0_0 2 358 15214
/ 0
lut_y_3_0_1 2 358 19102
/ 0
lut_y_3_0_2 2 358 12712
/ 0
lut_y_3_0_3 2 358 13986
/ 0
check_start 3 4958 7954
/ 0
next_piece_2_0_2 3 3438 7954
/ 0
next_piece_2_0_1 3 9958 7954
/ 0
next_piece_2_0_0 3 2518 7954
/ 0
inputs_5_0_5 3 5398 19732
/ 0
inputs_5_0_4 3 9558 7954
/ 0
draw_score_ready 3 10918 19732
/ 0
timer_1_reset 3 6878 7954
/ 0
timer_1_start 3 10758 19732
/ 0
timer_1_time 3 9158 7954
/ 0
check_empty 3 6438 7954
/ 0
check_ready 3 8078 19732
/ 0
inputs_5_0_0 3 6478 7954
/ 0
inputs_5_0_1 3 5598 19732
/ 0
inputs_5_0_2 3 5518 19732
/ 0
inputs_5_0_3 3 5718 19732
/ 0
draw_erase_ready 3 5438 19732
/ 0
rst 3 6038 19732
/ 0
clk 3 7518 19732
/ 0
draw_score_draw 3 10958 19732
/ 0
new_piece 3 8438 19732
/ 0
lut_rot_1_0_1 3 2358 19732
/ 0
lut_x_2_0_0 3 2638 19732
/ 0
lut_x_2_0_1 3 2078 19732
/ 0
lut_x_2_0_2 3 3638 19732
/ 0
lut_next_piece 3 4798 19732
/ 0
lut_piece_type_2_0_0 3 4318 7954
/ 0
lut_piece_type_2_0_1 3 5918 7954
/ 0
lut_piece_type_2_0_2 3 5238 7954
/ 1
3 n535 ~ 2 4924 16040 0 0 ~
/ 1
3 n356 ~ 2 2044 11658 0 0 ~
/ 1
3 n452 ~ 2 5124 12120 0 0 ~
/ 1
3 n337 ~ 2 7204 14622 0 0 ~
/ 1
3 n274 ~ 2 6804 13634 0 0 ~
/ 1
3 n333 ~ 2 7404 11100 0 0 ~
/ 1
3 n427 ~ 2 8284 9650 0 0 ~
/ 1
3 n548 ~ 2 6244 13634 0 0 ~
/ 1
3 n500 ~ 2 2644 14622 0 0 ~
/ 1
3 n322 ~ 2 5084 15578 0 0 ~
/ 1
3 n428 ~ 2 8324 9682 0 0 ~
/ 1
3 n317 ~ 2 9084 16598 0 0 ~
/ 1
3 n534 ~ 2 7924 14622 0 0 ~
/ 1
3 n514 ~ 2 10484 18574 0 0 ~
/ 1
3 next_state_4_port ~ 2 11244 17554 0 0 ~
/ 1
3 n517 ~ 2 8404 14064 0 0 ~
/ 1
3 n455 ~ 2 1004 19004 0 0 ~
/ 1
3 n434 ~ 2 564 16040 0 0 ~
/ 1
3 n430 ~ 2 7764 9682 0 0 ~
/ 1
3 n473 ~ 2 5964 11658 0 0 ~
/ 1
3 n503 ~ 2 7964 14622 0 0 ~
/ 1
3 n505 ~ 2 2244 16040 0 0 ~
/ 1
3 n418 ~ 2 11964 12120 0 0 ~
/ 1
3 n355 ~ 2 2084 11658 0 0 ~
/ 1
3 n352 ~ 2 9364 12646 0 0 ~
/ 1
3 n287 ~ 2 1084 19004 0 0 ~
/ 1
3 n296 ~ 2 8564 16040 0 0 ~
/ 1
3 n286 ~ 2 524 17762 0 0 ~
/ 1
3 n285 ~ 2 1164 11834 0 0 ~
/ 1
3 n519 ~ 2 10244 9682 0 0 ~
/ 1
3 n279 ~ 2 1164 9858 0 0 ~
/ 1
3 n291 ~ 2 644 16040 0 0 ~
/ 1
3 n422 ~ 2 11444 12088 0 0 ~
/ 1
3 n281 ~ 2 5364 8948 0 0 ~
/ 1
3 n550 ~ 2 4564 12088 0 0 ~
/ 1
3 n426 ~ 2 9564 15610 0 0 ~
/ 1
3 n429 ~ 2 7724 9682 0 0 ~
/ 1
3 n488 ~ 2 1804 9682 0 0 ~
/ 1
3 n532 ~ 2 8724 18016 0 0 ~
/ 1
3 n460 ~ 2 404 11658 0 0 ~
/ 1
3 n443 ~ 2 8964 11658 0 0 ~
/ 1
3 n417 ~ 2 11764 11100 0 0 ~
/ 1
3 n497 ~ 2 4124 9682 0 0 ~
/ 1
3 n449 ~ 2 5964 12088 0 0 ~
/ 1
3 n470 ~ 2 3644 10670 0 0 ~
/ 1
3 n280 ~ 2 8204 11834 0 0 ~
/ 1
3 n457 ~ 2 364 17028 0 0 ~
/ 1
3 n406 ~ 2 5524 12646 0 0 ~
/ 1
3 n544 ~ 2 6524 15052 0 0 ~
/ 1
3 n401 ~ 2 7444 11658 0 0 ~
/ 1
3 n341 ~ 2 11684 15578 0 0 ~
/ 1
3 n526 ~ 2 1044 9124 0 0 ~
/ 1
3 n506 ~ 2 7564 15578 0 0 ~
/ 1
3 n345 ~ 2 10964 11658 0 0 ~
/ 1
3 n459 ~ 2 364 11658 0 0 ~
/ 1
3 n282 ~ 2 3084 11834 0 0 ~
/ 1
3 n410 ~ 2 2244 13634 0 0 ~
/ 1
3 n472 ~ 2 3724 10670 0 0 ~
/ 1
3 n454 ~ 2 4564 13634 0 0 ~
/ 1
3 n348 ~ 2 12004 9682 0 0 ~
/ 1
3 n289 ~ 2 8844 9858 0 0 ~
/ 1
3 n309 ~ 2 11844 18542 0 0 ~
/ 1
3 n496 ~ 2 4084 9682 0 0 ~
/ 1
3 n323 ~ 2 10604 12120 0 0 ~
/ 1
3 n435 ~ 2 604 16040 0 0 ~
/ 1
3 n507 ~ 2 8484 14622 0 0 ~
/ 1
3 n390 ~ 2 8004 8662 0 0 ~
/ 1
3 next_state_2_port ~ 2 10604 15084 0 0 ~
/ 1
3 n361 ~ 2 11684 10670 0 0 ~
/ 1
3 n357 ~ 2 2284 11626 0 0 ~
/ 1
3 n283 ~ 2 1964 14876 0 0 ~
/ 1
3 n376 ~ 2 2124 10670 0 0 ~
/ 1
3 n294 ~ 2 10524 9124 0 0 ~
/ 1
3 n478 ~ 2 5564 9682 0 0 ~
/ 1
3 n267 ~ 2 9524 19738 0 0 ~
/ 1
3 n528 ~ 2 7044 15052 0 0 ~
/ 1
3 n485 ~ 2 3964 16566 0 0 ~
/ 1
3 n461 ~ 2 964 13634 0 0 ~
/ 1
3 n290 ~ 2 8164 11132 0 0 ~
/ 1
3 n540 ~ 2 3164 14064 0 0 ~
/ 1
3 n304 ~ 2 1644 16598 0 0 ~
/ 1
3 n288 ~ 2 2764 15786 0 0 ~
/ 1
3 cur_y_1_port ~ 2 1004 17554 0 0 ~
/ 1
3 n448 ~ 2 6284 12646 0 0 ~
/ 1
3 n549 ~ 2 4884 9124 0 0 ~
/ 1
3 n311 ~ 2 8044 10670 0 0 ~
/ 1
3 n397 ~ 2 9524 10638 0 0 ~
/ 1
3 n336 ~ 2 6004 13108 0 0 ~
/ 1
3 n331 ~ 2 4804 11658 0 0 ~
/ 1
3 n292 ~ 2 884 12646 0 0 ~
/ 1
3 cur_future_piece_1_port ~ 2 3564 15052 0 0 ~
/ 1
3 n484 ~ 2 2244 16598 0 0 ~
/ 1
3 n431 ~ 2 4684 16566 0 0 ~
/ 1
3 n512 ~ 2 4284 15610 0 0 ~
/ 1
3 n423 ~ 2 9644 16566 0 0 ~
/ 1
3 n525 ~ 2 1084 9124 0 0 ~
/ 1
3 n332 ~ 2 7364 11132 0 0 ~
/ 1
3 n515 ~ 2 10284 15052 0 0 ~
/ 1
3 n340 ~ 2 11004 11626 0 0 ~
/ 1
3 n468 ~ 2 4284 15052 0 0 ~
/ 1
3 n284 ~ 2 2444 10846 0 0 ~
/ 1
3 n539 ~ 2 4004 17028 0 0 ~
/ 1
3 n297 ~ 2 9764 16566 0 0 ~
/ 1
3 n375 ~ 2 4604 9682 0 0 ~
/ 1
3 n362 ~ 2 11604 15578 0 0 ~
/ 1
3 n270 ~ 2 3924 18646 0 0 ~
/ 1
3 n439 ~ 2 8084 11100 0 0 ~
/ 1
3 n546 ~ 2 7564 15052 0 0 ~
/ 1
3 n450 ~ 2 8924 12088 0 0 ~
/ 1
3 n318 ~ 2 10604 12614 0 0 ~
/ 1
3 n320 ~ 2 7844 12088 0 0 ~
/ 1
3 cur_state_2_port ~ 2 11404 15084 0 0 ~
/ 1
3 n467 ~ 2 2284 13076 0 0 ~
/ 1
3 n464 ~ 2 3244 12088 0 0 ~
/ 1
3 n384 ~ 2 4964 9650 0 0 ~
/ 1
3 n481 ~ 2 6324 11100 0 0 ~
/ 1
3 n476 ~ 2 5484 9682 0 0 ~
/ 1
3 n306 ~ 2 10724 9682 0 0 ~
/ 1
3 n471 ~ 2 1484 8694 0 0 ~
/ 1
3 cur_future_piece_2_port ~ 2 2084 13602 0 0 ~
/ 1
3 n342 ~ 2 12404 14622 0 0 ~
/ 1
3 n298 ~ 2 10644 19004 0 0 ~
/ 1
3 n523 ~ 2 11764 18016 0 0 ~
/ 1
3 n374 ~ 2 4564 9682 0 0 ~
/ 1
3 n319 ~ 2 10644 12646 0 0 ~
/ 1
3 n343 ~ 2 12444 14622 0 0 ~
/ 1
3 n326 ~ 2 9204 16072 0 0 ~
/ 1
3 n315 ~ 2 10004 16598 0 0 ~
/ 1
3 n547 ~ 2 3884 12646 0 0 ~
/ 1
3 n360 ~ 2 11644 10638 0 0 ~
/ 1
3 n458 ~ 2 404 17028 0 0 ~
/ 1
3 n416 ~ 2 11724 11132 0 0 ~
/ 1
3 n412 ~ 2 3884 12088 0 0 ~
/ 1
3 n432 ~ 2 6004 14064 0 0 ~
/ 1
3 n350 ~ 2 10204 12614 0 0 ~
/ 1
3 n382 ~ 2 5044 15578 0 0 ~
/ 1
3 n383 ~ 2 4284 16598 0 0 ~
/ 1
3 n367 ~ 2 5324 10670 0 0 ~
/ 1
3 n324 ~ 2 10964 16566 0 0 ~
/ 1
3 n531 ~ 2 8684 18016 0 0 ~
/ 1
3 n353 ~ 2 2204 11132 0 0 ~
/ 1
3 n487 ~ 2 1764 9682 0 0 ~
/ 1
3 n415 ~ 2 4964 15578 0 0 ~
/ 1
3 n389 ~ 2 8084 8662 0 0 ~
/ 1
3 n527 ~ 2 5204 16040 0 0 ~
/ 1
3 n456 ~ 2 1044 19004 0 0 ~
/ 1
3 n438 ~ 2 8044 11100 0 0 ~
/ 1
3 n469 ~ 2 4564 13076 0 0 ~
/ 1
3 n533 ~ 2 8004 14622 0 0 ~
/ 1
3 n501 ~ 2 3124 14622 0 0 ~
/ 1
3 n403 ~ 2 5684 14064 0 0 ~
/ 1
3 n510 ~ 2 4244 17554 0 0 ~
/ 1
3 n335 ~ 2 6244 15610 0 0 ~
/ 1
3 n329 ~ 2 4724 11658 0 0 ~
/ 1
3 n300 ~ 2 6764 13076 0 0 ~
/ 1
3 n480 ~ 2 3404 12088 0 0 ~
/ 1
3 n441 ~ 2 4604 10670 0 0 ~
/ 1
3 n308 ~ 2 11244 17028 0 0 ~
/ 1
3 n268 ~ 2 524 10924 0 0 ~
/ 1
3 n445 ~ 2 5964 11100 0 0 ~
/ 1
3 n395 ~ 2 9044 8136 0 0 ~
/ 1
3 n301 ~ 2 10204 14622 0 0 ~
/ 1
3 n498 ~ 2 684 12088 0 0 ~
/ 1
3 n479 ~ 2 8844 12646 0 0 ~
/ 1
3 n402 ~ 2 5964 14622 0 0 ~
/ 1
3 n354 ~ 2 1124 15650 0 0 ~
/ 1
3 move_x ~ 2 5484 16988 0 0 ~
/ 1
3 next_state_0_port ~ 2 9324 13602 0 0 ~
/ 1
3 n492 ~ 2 5204 10670 0 0 ~
/ 1
3 n363 ~ 2 11644 15610 0 0 ~
/ 1
3 move_draw_erase_draw ~ 2 5484 18120 0 0 ~
/ 1
3 n421 ~ 2 10124 12088 0 0 ~
/ 1
3 n413 ~ 2 9924 15052 0 0 ~
/ 1
3 n269 ~ 2 8164 14876 0 0 ~
/ 1
3 move_y ~ 3 6044 16852 0 0 ~
/ 1
3 n489 ~ 2 1844 9682 0 0 ~
/ 1
3 n444 ~ 2 9004 11658 0 0 ~
/ 1
3 n351 ~ 2 8884 12088 0 0 ~
/ 1
3 n524 ~ 2 4524 9124 0 0 ~
/ 1
3 n366 ~ 2 1844 15578 0 0 ~
/ 1
3 n302 ~ 2 6764 12088 0 0 ~
/ 1
3 cur_y_0_port ~ 2 1004 18542 0 0 ~
/ 1
3 n358 ~ 2 1124 16638 0 0 ~
/ 1
3 n278 ~ 2 3724 15786 0 0 ~
/ 1
3 n545 ~ 2 7484 15052 0 0 ~
/ 1
3 n404 ~ 2 8444 14622 0 0 ~
/ 1
3 n330 ~ 2 4764 11658 0 0 ~
/ 1
3 n370 ~ 2 4924 19562 0 0 ~
/ 1
3 n440 ~ 2 8124 11100 0 0 ~
/ 1
3 n338 ~ 2 4084 10670 0 0 ~
/ 1
3 n537 ~ 2 4524 15610 0 0 ~
/ 1
3 n388 ~ 2 4924 9650 0 0 ~
/ 1
3 n307 ~ 2 12364 18574 0 0 ~
/ 1
3 n529 ~ 2 11364 19004 0 0 ~
/ 1
3 n405 ~ 2 5324 14622 0 0 ~
/ 1
3 n303 ~ 2 3964 16040 0 0 ~
/ 1
3 n277 ~ 2 1604 13810 0 0 ~
/ 1
3 n466 ~ 2 3204 12088 0 0 ~
/ 1
3 n502 ~ 2 3164 14590 0 0 ~
/ 1
3 n276 ~ 2 8084 13076 0 0 ~
/ 1
3 n521 ~ 2 6324 12088 0 0 ~
/ 1
3 n442 ~ 2 12004 12646 0 0 ~
/ 1
3 n538 ~ 2 8764 18542 0 0 ~
/ 1
3 n380 ~ 2 2084 10670 0 0 ~
/ 1
3 n453 ~ 2 7644 12646 0 0 ~
/ 1
3 n398 ~ 2 9404 10638 0 0 ~
/ 1
3 n377 ~ 2 7844 10144 0 0 ~
/ 1
3 cur_future_piece_0_port ~ 2 1644 9650 0 0 ~
/ 1
3 n313 ~ 2 10444 10144 0 0 ~
/ 1
3 n482 ~ 2 5004 17028 0 0 ~
/ 1
3 n424 ~ 2 9484 15610 0 0 ~
/ 1
3 n393 ~ 2 5044 15084 0 0 ~
/ 1
3 cur_state_0_port ~ 2 9724 17586 0 0 ~
/ 1
3 cur_rot_1_port ~ 2 2444 15084 0 0 ~
/ 1
3 n437 ~ 2 884 16040 0 0 ~
/ 1
3 move_add_sub ~ 2 5484 19108 0 0 ~
/ 1
3 n516 ~ 2 7084 15052 0 0 ~
/ 1
3 n536 ~ 2 4204 17586 0 0 ~
/ 1
3 n477 ~ 2 3644 15052 0 0 ~
/ 1
3 n385 ~ 2 6844 14590 0 0 ~
/ 1
3 next_state_3_port ~ 2 2444 16566 0 0 ~
/ 1
3 cur_y_3_port ~ 2 1884 16072 0 0 ~
/ 1
3 n414 ~ 2 3364 12646 0 0 ~
/ 1
3 n409 ~ 2 3084 14064 0 0 ~
/ 1
3 n394 ~ 2 4484 13076 0 0 ~
/ 1
3 n373 ~ 2 11004 11132 0 0 ~
/ 1
3 n447 ~ 2 604 15052 0 0 ~
/ 1
3 n369 ~ 2 3364 14622 0 0 ~
/ 1
3 n504 ~ 2 1924 9124 0 0 ~
/ 1
3 n381 ~ 2 4524 15052 0 0 ~
/ 1
3 n325 ~ 2 8804 17554 0 0 ~
/ 1
3 n379 ~ 2 2044 10670 0 0 ~
/ 1
3 n295 ~ 2 8604 16040 0 0 ~
/ 1
3 n411 ~ 2 3524 9124 0 0 ~
/ 1
3 n542 ~ 2 7444 14096 0 0 ~
/ 1
3 n407 ~ 2 5484 12646 0 0 ~
/ 1
3 n316 ~ 2 10684 12614 0 0 ~
/ 1
3 n509 ~ 2 11804 18016 0 0 ~
/ 1
3 cur_timer_1_time ~ 2 8524 16040 0 0 ~
/ 1
3 n530 ~ 2 9164 16040 0 0 ~
/ 1
3 n518 ~ 2 7244 14622 0 0 ~
/ 1
3 n499 ~ 2 6284 12088 0 0 ~
/ 1
3 n486 ~ 2 3084 14590 0 0 ~
/ 1
3 n359 ~ 2 9964 16040 0 0 ~
/ 1
3 n462 ~ 2 7684 12646 0 0 ~
/ 1
3 n310 ~ 2 11324 17028 0 0 ~
/ 1
3 move_ready ~ 2 7804 13076 0 0 ~
/ 1
3 n494 ~ 2 10244 15610 0 0 ~
/ 1
3 n347 ~ 2 10484 16072 0 0 ~
/ 1
3 n543 ~ 2 9604 9124 0 0 ~
/ 1
3 n334 ~ 2 7444 11132 0 0 ~
/ 1
3 n408 ~ 2 4644 15578 0 0 ~
/ 1
3 cur_state_3_port ~ 2 8684 18542 0 0 ~
/ 1
3 n508 ~ 2 7044 15578 0 0 ~
/ 1
3 n425 ~ 2 2684 13634 0 0 ~
/ 1
3 n387 ~ 2 4844 9650 0 0 ~
/ 1
3 rot ~ 2 3924 19172 0 0 ~
/ 1
3 n436 ~ 2 1964 14064 0 0 ~
/ 1
3 n386 ~ 2 6804 14622 0 0 ~
/ 1
3 n371 ~ 2 5804 15610 0 0 ~
/ 1
3 n327 ~ 2 9324 12646 0 0 ~
/ 1
3 n293 ~ 2 7204 12646 0 0 ~
/ 1
3 cur_y_2_port ~ 2 644 14622 0 0 ~
/ 1
3 n495 ~ 2 2084 14622 0 0 ~
/ 1
3 n420 ~ 2 7644 11658 0 0 ~
/ 1
3 n399 ~ 2 4724 17554 0 0 ~
/ 1
3 n396 ~ 2 5884 13602 0 0 ~
/ 1
3 n392 ~ 2 11524 12088 0 0 ~
/ 1
3 cur_state_4_port ~ 2 11924 16040 0 0 ~
/ 1
3 n368 ~ 2 9564 15052 0 0 ~
/ 1
3 n491 ~ 2 6444 10144 0 0 ~
/ 1
3 n372 ~ 2 4324 16598 0 0 ~
/ 1
3 n465 ~ 2 1004 15084 0 0 ~
/ 1
3 n314 ~ 2 9524 15052 0 0 ~
/ 1
3 x ~ 2 924 12646 0 0 ~
/ 1
3 n513 ~ 2 10324 9682 0 0 ~
/ 1
3 n339 ~ 2 5244 13602 0 0 ~
/ 1
3 n474 ~ 2 3364 12088 0 0 ~
/ 1
3 n493 ~ 2 6164 10112 0 0 ~
/ 1
3 n451 ~ 2 5444 12120 0 0 ~
/ 1
3 cur_rot_0_port ~ 2 3164 12088 0 0 ~
/ 1
3 n328 ~ 2 8124 13634 0 0 ~
/ 1
3 n511 ~ 2 7284 13602 0 0 ~
/ 1
3 n305 ~ 2 3564 16072 0 0 ~
/ 1
3 cur_state_1_port ~ 2 4884 16040 0 0 ~
/ 1
3 next_state_1_port ~ 2 4204 18542 0 0 ~
/ 1
3 n299 ~ 2 6804 13076 0 0 ~
/ 1
3 cur_timer_1_start ~ 2 9364 18574 0 0 ~
/ 1
3 n483 ~ 2 7804 12088 0 0 ~
/ 1
3 cur_timer_1_reset ~ 2 1004 11132 0 0 ~
/ 1
3 n400 ~ 2 9324 17028 0 0 ~
/ 1
3 n463 ~ 2 1044 13634 0 0 ~
/ 1
3 n378 ~ 2 7484 11626 0 0 ~
/ 1
3 n346 ~ 2 11004 18574 0 0 ~
/ 1
3 n541 ~ 2 8364 19004 0 0 ~
/ 1
3 n490 ~ 2 3604 13602 0 0 ~
/ 1
3 add_sub ~ 3 1924 19738 0 0 ~
/ 1
3 n520 ~ 2 10724 19530 0 0 ~
/ 1
3 n433 ~ 2 9124 16566 0 0 ~
/ 1
3 n312 ~ 2 11364 19530 0 0 ~
/ 1
3 move_check_start ~ 2 8244 19172 0 0 ~
/ 1
3 n419 ~ 2 9724 16072 0 0 ~
/ 1
3 n344 ~ 2 9444 10670 0 0 ~
/ 1
3 move_draw_erase_start ~ 2 5484 18470 0 0 ~
/ 1
3 n349 ~ 2 8644 16566 0 0 ~
/ 1
3 n446 ~ 2 564 15052 0 0 ~
/ 1
3 move_rot ~ 2 5484 18964 0 0 ~
/ 1
3 n364 ~ 2 12044 18542 0 0 ~
/ 1
3 n475 ~ 2 9844 9682 0 0 ~
/ 1
3 n522 ~ 2 6244 12088 0 0 ~
/ 1
3 n321 ~ 2 11604 15052 0 0 ~
/ 1
3 n365 ~ 2 9124 16040 0 0 ~
/ 1
3 cur_x_2_port ~ 2 3244 15578 0 0 ~
/ 1
3 n391 ~ 2 9084 16040 0 0 ~
/ 1
3 cur_x_1_port ~ 2 9164 10670 0 0 ~
/ 1
3 cur_x_0_port ~ 2 10604 11626 0 0 ~
_I0/chip top_level2 0
vga_v_sync 2 16318 18640
/ 0
dbg_draw_erase_start 2 12478 14942
/ 0
dbg_clear_shift_start 2 12478 10768
/ 0
dbg_clear_shift_ready 2 12478 9572
/ 0
dbg_draw_score_start 2 13518 13596
/ 0
dbg_timer_start 2 13518 18432
/ 0
dbg_timer_ready 2 13518 18640
/ 0
dbg_ram_data_in 2 13758 5302
/ 0
clk 2 13518 10990
/ 0
vss 2 2958 5939
/ 0
vdd 2 2958 6433
/ 0
vga_h_sync 2 38758 12504
/ 0
vga_green 2 38758 12966
/ 0
dbg_lut_start 2 24078 11094
/ 0
dbg_check_start 3 15518 6888
/ 0
dbg_check_ready 3 8078 19732
/ 0
dbg_draw_erase_ready 3 5438 19732
/ 0
dbg_draw_score_ready 3 10918 19732
/ 0
dbg_lut_ready 3 17118 6888
/ 0
dbg_ram_we 3 18558 9852
/ 0
dbg_ram_data_out 3 16198 6888
/ 0
dbg_ram_data_vga 3 26878 10346
/ 0
dbg_ram_addr_part_1_0_1 3 15478 4002
/ 0
dbg_ram_addr_part_1_0_0 3 15278 4002
/ 0
rst 3 12078 6888
/ 0
inputs_5_0_5 3 1718 7876
/ 0
inputs_5_0_4 3 2038 7876
/ 0
inputs_5_0_3 3 1758 7876
/ 0
inputs_5_0_2 3 1678 7876
/ 0
inputs_5_0_1 3 1518 7876
/ 0
inputs_5_0_0 3 2278 7876
/ 0
vga_red 3 35918 11906
/ 0
vga_blue 3 35998 11906
/ 1
3 n3 ~ 2 23404 11100 0 0 ~
/ 1
3 n21 ~ 2 24044 11100 0 0 ~
/ 1
3 vga_addr_5_port ~ 3 34164 11912 0 0 ~
/ 1
3 vga_addr_7_port ~ 3 33164 11912 0 0 ~
/ 1
3 score_data_7_port ~ 2 16484 14168 0 0 ~
/ 1
3 score_data_6_port ~ 3 15164 15786 0 0 ~
/ 1
3 score_data_3_port ~ 2 14724 15786 0 0 ~
/ 1
3 score_data_1_port ~ 2 16484 15156 0 0 ~
/ 1
3 score_data_4_port ~ 3 14684 12328 0 0 ~
/ 1
3 score_data_0_port ~ 3 14844 15786 0 0 ~
/ 1
3 mask_2_port ~ 3 14924 4008 0 0 ~
/ 1
3 next_piece_1_port ~ 3 9964 7960 0 0 ~
/ 1
3 vga_addr_6_port ~ 3 32044 11912 0 0 ~
/ 1
3 score_data_2_port ~ 3 14644 15786 0 0 ~
/ 1
3 score_data_5_port ~ 3 16084 15786 0 0 ~
/ 1
3 mask_5_port ~ 2 14724 5068 0 0 ~
/ 1
3 n18 ~ 2 19164 8766 0 0 ~
/ 1
3 mask_1_port ~ 3 13044 4008 0 0 ~
/ 1
3 next_piece_0_port ~ 3 2524 7960 0 0 ~
/ 1
3 inputs_debounced_0_port ~ 3 6484 7960 0 0 ~
/ 1
3 mask_0_port ~ 3 14804 3930 0 0 ~
/ 1
3 mask_7_port ~ 3 13364 4008 0 0 ~
/ 1
3 n14 ~ 2 24604 11132 0 0 ~
/ 1
3 mask_select_0_port ~ 3 16004 4008 0 0 ~
/ 1
3 mask_3_port ~ 3 13324 3930 0 0 ~
/ 1
3 next_piece_2_port ~ 3 3444 7960 0 0 ~
/ 1
3 mask_6_port ~ 2 13764 4638 0 0 ~
/ 1
3 button_seed ~ 3 8684 6400 0 0 ~
/ 1
3 n7 ~ 2 21084 11132 0 0 ~
/ 1
3 vga_addr_1_port ~ 2 25244 11132 0 0 ~
/ 1
3 lut_error ~ 3 15364 56 0 0 ~
/ 1
3 inputs_debounced_4_port ~ 3 2884 4996 0 0 ~
/ 1
3 check_empty ~ 3 6444 7960 0 0 ~
/ 1
3 mask_4_port ~ 2 14724 5834 0 0 ~
/ 1
3 n13 ~ 3 17804 11912 0 0 ~
/ 1
3 mask_select_1_port ~ 3 16324 4008 0 0 ~
/ 1
3 n19 ~ 2 27724 11132 0 0 ~
/ 1
3 n5 ~ 2 23804 11132 0 0 ~
/ 1
3 vga_addr_0_port ~ 2 22604 11132 0 0 ~
/ 1
3 vga_addr_4_port ~ 2 20324 11132 0 0 ~
/ 1
3 vga_addr_2_port ~ 2 19204 11132 0 0 ~
/ 1
3 n4 ~ 2 23444 11100 0 0 ~
/ 1
3 n15 ~ 2 21884 11132 0 0 ~
/ 1
3 vga_addr_3_port ~ 2 19764 11132 0 0 ~
/ 1
3 n6 ~ 2 23204 11132 0 0 ~
/ 1
3 timer_1_time ~ 3 9164 7960 0 0 ~
/ 1
3 n20 ~ 2 26364 11132 0 0 ~
/ 1
3 new_piece ~ 3 7764 6400 0 0 ~
/ 1
3 inputs_debounced_5_port ~ 3 2884 7882 0 0 ~
/ 1
3 score ~ 2 16484 11522 0 0 ~
/ 1
3 lut_piece_type_0_port ~ 3 4324 7960 0 0 ~
/ 1
3 rom_addr_4_port ~ 3 16524 3930 0 0 ~
/ 1
3 lut_piece_type_2_port ~ 3 5244 7960 0 0 ~
/ 1
3 rom_addr_1_port ~ 2 17724 1292 0 0 ~
/ 1
3 n16 ~ 2 26804 11132 0 0 ~
/ 1
3 n9 ~ 2 19964 11132 0 0 ~
/ 1
3 rom_addr_5_port ~ 2 23604 11132 0 0 ~
/ 1
3 lut_piece_type_1_port ~ 3 15844 56 0 0 ~
/ 1
3 inputs_debounced_2_port ~ 3 2924 4996 0 0 ~
/ 1
3 timer_1_reset ~ 3 6884 7960 0 0 ~
/ 1
3 rom_addr_3_port ~ 3 13804 56 0 0 ~
/ 1
3 rom_addr_0_port ~ 2 17724 1850 0 0 ~
/ 1
3 n10 ~ 2 20524 11132 0 0 ~
/ 1
3 inputs_debounced_1_port ~ 3 2044 4996 0 0 ~
/ 1
3 inputs_debounced_3_port ~ 3 2004 4996 0 0 ~
/ 1
3 n12 ~ 2 19404 11132 0 0 ~
/ 1
3 n8 ~ 2 25444 11132 0 0 ~
/ 1
3 lut_start_check ~ 3 16404 6894 0 0 ~
/ 1
3 draw_erase_draw ~ 2 13764 5068 0 0 ~
/ 1
3 rom_addr_2_port ~ 3 12084 56 0 0 ~
/ 1
3 lut_y_2_port ~ 3 14604 3930 0 0 ~
/ 1
3 n11 ~ 2 38724 2630 0 0 ~
/ 1
3 lut_start_de ~ 3 12524 6894 0 0 ~
/ 1
3 lut_next_piece ~ 3 13204 3930 0 0 ~
/ 1
3 lut_y_3_port ~ 3 15284 3930 0 0 ~
/ 1
3 lut_y_0_port ~ 3 13964 3930 0 0 ~
/ 1
3 rom_data_2_port ~ 3 14284 3930 0 0 ~
/ 1
3 n17 ~ 2 21564 11132 0 0 ~
/ 1
3 lut_x_2_port ~ 2 11204 2344 0 0 ~
/ 1
3 rom_data_3_port ~ 3 13884 3930 0 0 ~
/ 1
3 rom_data_0_port ~ 3 13004 3930 0 0 ~
/ 1
3 lut_x_0_port ~ 3 13044 3930 0 0 ~
/ 1
3 lut_x_1_port ~ 2 11204 1850 0 0 ~
/ 1
3 lut_rot_0_port ~ 3 13484 56 0 0 ~
/ 1
3 rom_data_1_port ~ 2 11204 1882 0 0 ~
/ 1
3 ram_addr_4_port ~ 2 14724 5276 0 0 ~
/ 1
3 rom_addr_6_port ~ 2 24084 19394 0 0 ~
/ 1
3 ram_addr_6_port ~ 2 14724 5308 0 0 ~
/ 1
3 lut_rot_1_port ~ 3 14044 56 0 0 ~
/ 1
3 lut_y_1_port ~ 2 364 19108 0 0 ~
/ 1
3 ram_addr_3_port ~ 3 16044 4008 0 0 ~
/ 1
3 ram_addr_5_port ~ 2 14724 5626 0 0 ~
/ 1
3 ram_addr_2_port ~ 3 14844 4008 0 0 ~
/ 1
3 ram_addr_7_port ~ 2 14724 6264 0 0 ~
_I0 top_top_level 0
dbg_ram_data_in 2 13758 5302
/ 0
dbg_timer_ready 2 13518 18640
/ 0
dbg_timer_start 2 13518 18432
/ 0
dbg_lut_start 2 24078 11094
/ 0
dbg_draw_score_start 2 13518 13596
/ 0
dbg_clear_shift_ready 2 12478 9572
/ 0
dbg_clear_shift_start 2 12478 10768
/ 0
dbg_draw_erase_start 2 12478 14942
/ 0
vga_green 2 38758 12966
/ 0
vga_v_sync 2 16318 18640
/ 0
vga_h_sync 2 38758 12504
/ 0
vss 2 398 3963
/ 0
xo 2 838 4250
/ 0
xi 2 398 4210
/ 0
vdd 2 398 4178
/ 0
dbg_ram_addr_part_1_0_0 3 15278 4002
/ 0
dbg_ram_addr_part_1_0_1 3 15478 4002
/ 0
dbg_ram_data_vga 3 26878 10346
/ 0
dbg_ram_data_out 3 16198 6888
/ 0
dbg_ram_we 3 18558 9852
/ 0
dbg_lut_ready 3 17118 6888
/ 0
dbg_draw_score_ready 3 10918 19732
/ 0
dbg_draw_erase_ready 3 5438 19732
/ 0
dbg_check_ready 3 8078 19732
/ 0
dbg_check_start 3 15518 6888
/ 0
vga_blue 3 35998 11906
/ 0
vga_red 3 35918 11906
/ 0
inputs_5_0_0 3 2278 7876
/ 0
inputs_5_0_1 3 1518 7876
/ 0
inputs_5_0_2 3 1678 7876
/ 0
inputs_5_0_3 3 1758 7876
/ 0
inputs_5_0_4 3 2038 7876
/ 0
inputs_5_0_5 3 1718 7876
/ 0
rst 3 12078 6888
/ 1
3 clk ~ 2 1084 4216 0 0 ~
/ 1
3 X_Logic1_port ~ 2 1084 4463 0 0 ~
/ 1
3 n1 ~ 2 1284 4216 0 0 ~
