============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 11:24:14 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.368626s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (44.5%)

RUN-1004 : used memory is 299 MB, reserved memory is 276 MB, peak memory is 305 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75505525063680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4204772982784"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75505525063680"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 1001010110011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=180) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=180) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=180)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=180)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=67,BUS_CTRL_NUM=158,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26865/26 useful/useless nets, 15589/15 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 26434/6 useful/useless nets, 16153/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26418/16 useful/useless nets, 16141/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 560 better
SYN-1014 : Optimize round 2
SYN-1032 : 25991/45 useful/useless nets, 15714/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.543416s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (46.6%)

RUN-1004 : used memory is 314 MB, reserved memory is 289 MB, peak memory is 316 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 26613/2 useful/useless nets, 16343/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 86225, tnet num: 18165, tinst num: 16342, tnode num: 101033, tedge num: 140076.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 312 (3.25), #lev = 7 (1.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 307 (3.29), #lev = 7 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 679 instances into 307 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 525 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.571476s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (44.4%)

RUN-1004 : used memory is 320 MB, reserved memory is 298 MB, peak memory is 451 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.286192s wall, 1.921875s user + 0.031250s system = 1.953125s CPU (45.6%)

RUN-1004 : used memory is 321 MB, reserved memory is 298 MB, peak memory is 451 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net ahb_to_apb/addr_reg[13] will be merged to another kept net PADDR[15]
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/DECODE4BIT[3] will be merged to another kept net PADDR[15]
SYN-5055 WARNING: The kept net ahb_to_apb/addr_reg[12] will be merged to another kept net PADDR[14]
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/DECODE4BIT[2] will be merged to another kept net PADDR[14]
SYN-5055 WARNING: The kept net ahb_to_apb/addr_reg[11] will be merged to another kept net PADDR[13]
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/DECODE4BIT[1] will be merged to another kept net PADDR[13]
SYN-5055 WARNING: The kept net ahb_to_apb/addr_reg[10] will be merged to another kept net PADDR[12]
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/DECODE4BIT[0] will be merged to another kept net PADDR[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25596/1 useful/useless nets, 15308/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (378 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15308 instances
RUN-0007 : 9011 luts, 3186 seqs, 1983 mslices, 994 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 25596 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 14868 nets have 2 pins
RUN-1001 : 9295 nets have [3 - 5] pins
RUN-1001 : 781 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 72 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1393     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     762     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  54   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 70
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15306 instances, 9011 luts, 3186 seqs, 2977 slices, 888 macros(2977 instances: 1983 mslices 994 lslices)
PHY-0007 : Cell area utilization is 76%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83996, tnet num: 17146, tinst num: 15306, tnode num: 98358, tedge num: 137516.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.282277s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (52.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.50892e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15306.
PHY-3001 : Level 1 #clusters 2059.
PHY-3001 : End clustering;  0.123609s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 76%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20883e+06, overlap = 874.438
PHY-3002 : Step(2): len = 1.07222e+06, overlap = 992.875
PHY-3002 : Step(3): len = 719554, overlap = 1278.81
PHY-3002 : Step(4): len = 618774, overlap = 1376.22
PHY-3002 : Step(5): len = 486175, overlap = 1553.81
PHY-3002 : Step(6): len = 408562, overlap = 1621.75
PHY-3002 : Step(7): len = 332067, overlap = 1682
PHY-3002 : Step(8): len = 288061, overlap = 1753.44
PHY-3002 : Step(9): len = 252179, overlap = 1832.25
PHY-3002 : Step(10): len = 219186, overlap = 1858.22
PHY-3002 : Step(11): len = 199038, overlap = 1892.47
PHY-3002 : Step(12): len = 179528, overlap = 1907.19
PHY-3002 : Step(13): len = 163966, overlap = 1917.5
PHY-3002 : Step(14): len = 155150, overlap = 1926.41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01446e-07
PHY-3002 : Step(15): len = 161448, overlap = 1931.12
PHY-3002 : Step(16): len = 182981, overlap = 1887.66
PHY-3002 : Step(17): len = 165305, overlap = 1820
PHY-3002 : Step(18): len = 166234, overlap = 1781.03
PHY-3002 : Step(19): len = 149015, overlap = 1793.5
PHY-3002 : Step(20): len = 150704, overlap = 1798.44
PHY-3002 : Step(21): len = 141029, overlap = 1792.69
PHY-3002 : Step(22): len = 143174, overlap = 1797
PHY-3002 : Step(23): len = 134257, overlap = 1790.56
PHY-3002 : Step(24): len = 135072, overlap = 1804.94
PHY-3002 : Step(25): len = 131297, overlap = 1801.34
PHY-3002 : Step(26): len = 132807, overlap = 1812.78
PHY-3002 : Step(27): len = 131094, overlap = 1822.84
PHY-3002 : Step(28): len = 132152, overlap = 1821.31
PHY-3002 : Step(29): len = 132757, overlap = 1831.56
PHY-3002 : Step(30): len = 133703, overlap = 1823.16
PHY-3002 : Step(31): len = 132222, overlap = 1806.59
PHY-3002 : Step(32): len = 132096, overlap = 1803.22
PHY-3002 : Step(33): len = 131543, overlap = 1818.88
PHY-3002 : Step(34): len = 130699, overlap = 1820.38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02892e-07
PHY-3002 : Step(35): len = 135807, overlap = 1825.16
PHY-3002 : Step(36): len = 148367, overlap = 1799.56
PHY-3002 : Step(37): len = 149696, overlap = 1782.09
PHY-3002 : Step(38): len = 152914, overlap = 1782.94
PHY-3002 : Step(39): len = 151069, overlap = 1762.56
PHY-3002 : Step(40): len = 153055, overlap = 1751.59
PHY-3002 : Step(41): len = 151081, overlap = 1715.84
PHY-3002 : Step(42): len = 152091, overlap = 1709.59
PHY-3002 : Step(43): len = 151645, overlap = 1719.16
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.20578e-06
PHY-3002 : Step(44): len = 167982, overlap = 1708.03
PHY-3002 : Step(45): len = 180091, overlap = 1646.56
PHY-3002 : Step(46): len = 182031, overlap = 1575.31
PHY-3002 : Step(47): len = 184954, overlap = 1572.28
PHY-3002 : Step(48): len = 184823, overlap = 1598.16
PHY-3002 : Step(49): len = 187388, overlap = 1525.19
PHY-3002 : Step(50): len = 183470, overlap = 1526.22
PHY-3002 : Step(51): len = 182684, overlap = 1516.09
PHY-3002 : Step(52): len = 182189, overlap = 1501.88
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.41157e-06
PHY-3002 : Step(53): len = 200528, overlap = 1486.44
PHY-3002 : Step(54): len = 212139, overlap = 1459.72
PHY-3002 : Step(55): len = 216179, overlap = 1386.94
PHY-3002 : Step(56): len = 219470, overlap = 1390.44
PHY-3002 : Step(57): len = 218900, overlap = 1367.5
PHY-3002 : Step(58): len = 219429, overlap = 1356.34
PHY-3002 : Step(59): len = 216127, overlap = 1345.25
PHY-3002 : Step(60): len = 215106, overlap = 1350.28
PHY-3002 : Step(61): len = 213024, overlap = 1338.12
PHY-3002 : Step(62): len = 213637, overlap = 1311.88
PHY-3002 : Step(63): len = 211191, overlap = 1334.41
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.82313e-06
PHY-3002 : Step(64): len = 227023, overlap = 1299.59
PHY-3002 : Step(65): len = 236522, overlap = 1283.03
PHY-3002 : Step(66): len = 238098, overlap = 1262.03
PHY-3002 : Step(67): len = 241490, overlap = 1237.06
PHY-3002 : Step(68): len = 242148, overlap = 1235.94
PHY-3002 : Step(69): len = 243656, overlap = 1246.47
PHY-3002 : Step(70): len = 240011, overlap = 1251.81
PHY-3002 : Step(71): len = 240062, overlap = 1246.94
PHY-3002 : Step(72): len = 238158, overlap = 1232.44
PHY-3002 : Step(73): len = 238620, overlap = 1222.25
PHY-3002 : Step(74): len = 236417, overlap = 1236.88
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.64627e-06
PHY-3002 : Step(75): len = 251536, overlap = 1229.44
PHY-3002 : Step(76): len = 260646, overlap = 1222.84
PHY-3002 : Step(77): len = 263147, overlap = 1178
PHY-3002 : Step(78): len = 266277, overlap = 1142.44
PHY-3002 : Step(79): len = 271296, overlap = 1123.06
PHY-3002 : Step(80): len = 275448, overlap = 1095.66
PHY-3002 : Step(81): len = 275811, overlap = 1081.31
PHY-3002 : Step(82): len = 278223, overlap = 1066.94
PHY-3002 : Step(83): len = 279123, overlap = 1042.94
PHY-3002 : Step(84): len = 281467, overlap = 1015.75
PHY-3002 : Step(85): len = 280570, overlap = 1013.12
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.92925e-05
PHY-3002 : Step(86): len = 298346, overlap = 964.875
PHY-3002 : Step(87): len = 310493, overlap = 946.188
PHY-3002 : Step(88): len = 315580, overlap = 918.75
PHY-3002 : Step(89): len = 318531, overlap = 917.719
PHY-3002 : Step(90): len = 321049, overlap = 912.656
PHY-3002 : Step(91): len = 322215, overlap = 895.875
PHY-3002 : Step(92): len = 320456, overlap = 908
PHY-3002 : Step(93): len = 320670, overlap = 889.312
PHY-3002 : Step(94): len = 319888, overlap = 923.281
PHY-3002 : Step(95): len = 320210, overlap = 946.031
PHY-3002 : Step(96): len = 317563, overlap = 938.031
PHY-3002 : Step(97): len = 317817, overlap = 939.719
PHY-3002 : Step(98): len = 317533, overlap = 935.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.85851e-05
PHY-3002 : Step(99): len = 332583, overlap = 908.625
PHY-3002 : Step(100): len = 340981, overlap = 891.625
PHY-3002 : Step(101): len = 342128, overlap = 856.719
PHY-3002 : Step(102): len = 342705, overlap = 840.188
PHY-3002 : Step(103): len = 343802, overlap = 822.875
PHY-3002 : Step(104): len = 344939, overlap = 800.406
PHY-3002 : Step(105): len = 344183, overlap = 808
PHY-3002 : Step(106): len = 344059, overlap = 807.438
PHY-3002 : Step(107): len = 343940, overlap = 822.469
PHY-3002 : Step(108): len = 344445, overlap = 802.562
PHY-3002 : Step(109): len = 343673, overlap = 808
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.6504e-05
PHY-3002 : Step(110): len = 352906, overlap = 789.375
PHY-3002 : Step(111): len = 360040, overlap = 765.844
PHY-3002 : Step(112): len = 362741, overlap = 762.469
PHY-3002 : Step(113): len = 364267, overlap = 733.594
PHY-3002 : Step(114): len = 365605, overlap = 720.625
PHY-3002 : Step(115): len = 367036, overlap = 720.875
PHY-3002 : Step(116): len = 366839, overlap = 726.156
PHY-3002 : Step(117): len = 367162, overlap = 732.75
PHY-3002 : Step(118): len = 368019, overlap = 719.781
PHY-3002 : Step(119): len = 369254, overlap = 707.812
PHY-3002 : Step(120): len = 368924, overlap = 711.562
PHY-3002 : Step(121): len = 369007, overlap = 713.156
PHY-3002 : Step(122): len = 369272, overlap = 711.781
PHY-3002 : Step(123): len = 369418, overlap = 713.094
PHY-3002 : Step(124): len = 368638, overlap = 711.188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0001507
PHY-3002 : Step(125): len = 374749, overlap = 712.594
PHY-3002 : Step(126): len = 379423, overlap = 713.062
PHY-3002 : Step(127): len = 381083, overlap = 707.031
PHY-3002 : Step(128): len = 382320, overlap = 701.094
PHY-3002 : Step(129): len = 383858, overlap = 686.344
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0003014
PHY-3002 : Step(130): len = 388204, overlap = 681.312
PHY-3002 : Step(131): len = 392833, overlap = 676.969
PHY-3002 : Step(132): len = 394419, overlap = 677.375
PHY-3002 : Step(133): len = 396002, overlap = 660.656
PHY-3002 : Step(134): len = 398582, overlap = 635.844
PHY-3002 : Step(135): len = 401209, overlap = 632.031
PHY-3002 : Step(136): len = 402273, overlap = 612.156
PHY-3002 : Step(137): len = 403488, overlap = 602.75
PHY-3002 : Step(138): len = 405514, overlap = 601.406
PHY-3002 : Step(139): len = 406967, overlap = 607.094
PHY-3002 : Step(140): len = 407359, overlap = 610.094
PHY-3002 : Step(141): len = 407516, overlap = 601.562
PHY-3002 : Step(142): len = 408381, overlap = 592.062
PHY-3002 : Step(143): len = 409673, overlap = 594.188
PHY-3002 : Step(144): len = 409981, overlap = 601.938
PHY-3002 : Step(145): len = 410156, overlap = 599.625
PHY-3002 : Step(146): len = 411015, overlap = 604.562
PHY-3002 : Step(147): len = 410896, overlap = 614.469
PHY-3002 : Step(148): len = 410366, overlap = 623.156
PHY-3002 : Step(149): len = 409514, overlap = 624.125
PHY-3002 : Step(150): len = 408827, overlap = 625.031
PHY-3002 : Step(151): len = 408772, overlap = 619.031
PHY-3002 : Step(152): len = 408924, overlap = 615.438
PHY-3002 : Step(153): len = 408665, overlap = 620.094
PHY-3002 : Step(154): len = 408624, overlap = 618.75
PHY-3002 : Step(155): len = 408567, overlap = 616.875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000575885
PHY-3002 : Step(156): len = 410789, overlap = 617.969
PHY-3002 : Step(157): len = 412765, overlap = 611.719
PHY-3002 : Step(158): len = 413210, overlap = 608.406
PHY-3002 : Step(159): len = 413553, overlap = 606.75
PHY-3002 : Step(160): len = 414335, overlap = 603.656
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25596.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582568, over cnt = 1715(4%), over = 15250, worst = 201
PHY-1001 : End global iterations;  0.400789s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.5%)

PHY-1001 : Congestion index: top1 = 146.12, top5 = 96.85, top10 = 76.35, top15 = 64.59.
PHY-3001 : End congestion estimation;  0.588815s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (29.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.394459s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.80106e-05
PHY-3002 : Step(161): len = 458622, overlap = 585.156
PHY-3002 : Step(162): len = 460539, overlap = 564.875
PHY-3002 : Step(163): len = 451179, overlap = 527.281
PHY-3002 : Step(164): len = 435872, overlap = 516.125
PHY-3002 : Step(165): len = 434976, overlap = 515.656
PHY-3002 : Step(166): len = 430956, overlap = 500.312
PHY-3002 : Step(167): len = 431154, overlap = 470.531
PHY-3002 : Step(168): len = 420005, overlap = 469.938
PHY-3002 : Step(169): len = 420954, overlap = 479.094
PHY-3002 : Step(170): len = 420500, overlap = 480.25
PHY-3002 : Step(171): len = 421191, overlap = 485.594
PHY-3002 : Step(172): len = 419206, overlap = 496.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.60212e-05
PHY-3002 : Step(173): len = 423354, overlap = 488.875
PHY-3002 : Step(174): len = 426079, overlap = 481.625
PHY-3002 : Step(175): len = 429571, overlap = 466.5
PHY-3002 : Step(176): len = 429571, overlap = 466.5
PHY-3002 : Step(177): len = 426306, overlap = 472.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000192042
PHY-3002 : Step(178): len = 437481, overlap = 455.094
PHY-3002 : Step(179): len = 444421, overlap = 436.812
PHY-3002 : Step(180): len = 459350, overlap = 424.188
PHY-3002 : Step(181): len = 457897, overlap = 419.844
PHY-3002 : Step(182): len = 456892, overlap = 410.781
PHY-3002 : Step(183): len = 455011, overlap = 407.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000346027
PHY-3002 : Step(184): len = 456601, overlap = 415.5
PHY-3002 : Step(185): len = 458624, overlap = 413.656
PHY-3002 : Step(186): len = 459471, overlap = 414.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000596987
PHY-3002 : Step(187): len = 461074, overlap = 408.656
PHY-3002 : Step(188): len = 465754, overlap = 402.719
PHY-3002 : Step(189): len = 475289, overlap = 404.719
PHY-3002 : Step(190): len = 480696, overlap = 403.625
PHY-3002 : Step(191): len = 481645, overlap = 400.969
PHY-3002 : Step(192): len = 481855, overlap = 396.688
PHY-3002 : Step(193): len = 480164, overlap = 387.75
PHY-3002 : Step(194): len = 477550, overlap = 376.656
PHY-3002 : Step(195): len = 474539, overlap = 377.031
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 189/25596.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617376, over cnt = 2457(6%), over = 18030, worst = 206
PHY-1001 : End global iterations;  0.566516s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.4%)

PHY-1001 : Congestion index: top1 = 137.16, top5 = 91.80, top10 = 75.38, top15 = 66.15.
PHY-3001 : End congestion estimation;  0.808474s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (44.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.411322s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (49.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.00871e-05
PHY-3002 : Step(196): len = 479872, overlap = 816.938
PHY-3002 : Step(197): len = 489777, overlap = 672.625
PHY-3002 : Step(198): len = 469577, overlap = 564.406
PHY-3002 : Step(199): len = 468527, overlap = 535.438
PHY-3002 : Step(200): len = 449414, overlap = 525.594
PHY-3002 : Step(201): len = 448668, overlap = 521.344
PHY-3002 : Step(202): len = 440487, overlap = 508.75
PHY-3002 : Step(203): len = 439563, overlap = 501
PHY-3002 : Step(204): len = 433691, overlap = 499.5
PHY-3002 : Step(205): len = 434114, overlap = 502.781
PHY-3002 : Step(206): len = 426180, overlap = 495.406
PHY-3002 : Step(207): len = 425461, overlap = 499
PHY-3002 : Step(208): len = 424354, overlap = 506.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.01741e-05
PHY-3002 : Step(209): len = 426256, overlap = 495.031
PHY-3002 : Step(210): len = 426890, overlap = 492.656
PHY-3002 : Step(211): len = 429005, overlap = 483.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120348
PHY-3002 : Step(212): len = 436310, overlap = 455.031
PHY-3002 : Step(213): len = 438876, overlap = 442.062
PHY-3002 : Step(214): len = 447100, overlap = 407.531
PHY-3002 : Step(215): len = 447449, overlap = 381.188
PHY-3002 : Step(216): len = 447561, overlap = 382.375
PHY-3002 : Step(217): len = 447206, overlap = 384
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000240696
PHY-3002 : Step(218): len = 449784, overlap = 372.562
PHY-3002 : Step(219): len = 452516, overlap = 374.344
PHY-3002 : Step(220): len = 453138, overlap = 374.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000426319
PHY-3002 : Step(221): len = 454818, overlap = 375.531
PHY-3002 : Step(222): len = 459759, overlap = 357.531
PHY-3002 : Step(223): len = 465394, overlap = 334.031
PHY-3002 : Step(224): len = 468045, overlap = 334.438
PHY-3002 : Step(225): len = 467250, overlap = 336.656
PHY-3002 : Step(226): len = 466840, overlap = 325.406
PHY-3002 : Step(227): len = 466816, overlap = 320.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000728432
PHY-3002 : Step(228): len = 468496, overlap = 313.406
PHY-3002 : Step(229): len = 470180, overlap = 312.375
PHY-3002 : Step(230): len = 471309, overlap = 311.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83996, tnet num: 17146, tinst num: 15306, tnode num: 98358, tedge num: 137516.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.052766s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (53.4%)

RUN-1004 : used memory is 555 MB, reserved memory is 537 MB, peak memory is 592 MB
OPT-1001 : Total overflow 893.97 peak overflow 8.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 440/25596.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 658096, over cnt = 3122(8%), over = 16250, worst = 60
PHY-1001 : End global iterations;  0.767727s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (55.0%)

PHY-1001 : Congestion index: top1 = 83.19, top5 = 66.70, top10 = 58.87, top15 = 54.28.
PHY-1001 : End incremental global routing;  0.989522s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (53.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.433620s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.724303s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (56.2%)

OPT-1001 : Current memory(MB): used = 573, reserve = 555, peak = 592.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16978/25596.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 658096, over cnt = 3122(8%), over = 16250, worst = 60
PHY-1002 : len = 799048, over cnt = 2722(7%), over = 7559, worst = 43
PHY-1002 : len = 872080, over cnt = 1418(4%), over = 3419, worst = 43
PHY-1002 : len = 928160, over cnt = 468(1%), over = 974, worst = 38
PHY-1002 : len = 956728, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.454146s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (112.8%)

PHY-1001 : Congestion index: top1 = 65.71, top5 = 57.76, top10 = 53.64, top15 = 51.10.
OPT-1001 : End congestion update;  1.712434s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339941s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.8%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.052532s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (89.8%)

OPT-1001 : Current memory(MB): used = 580, reserve = 563, peak = 592.
OPT-1001 : End physical optimization;  4.974087s wall, 3.406250s user + 0.000000s system = 3.406250s CPU (68.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9011 LUT to BLE ...
SYN-4008 : Packed 9011 LUT and 1298 SEQ to BLE.
SYN-4003 : Packing 1888 remaining SEQ's ...
SYN-4005 : Packed 1604 SEQ with LUT/SLICE
SYN-4006 : 6222 single LUT's are left
SYN-4006 : 284 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9295/12878 primitive instances ...
PHY-3001 : End packing;  0.643179s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (46.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8037 instances
RUN-1001 : 3952 mslices, 3951 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 24525 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 13566 nets have 2 pins
RUN-1001 : 9435 nets have [3 - 5] pins
RUN-1001 : 855 nets have [6 - 10] pins
RUN-1001 : 372 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
PHY-3001 : design contains 8035 instances, 7903 slices, 888 macros(2977 instances: 1983 mslices 994 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 485159, Over = 451.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12026/24525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 896872, over cnt = 2280(6%), over = 3844, worst = 9
PHY-1002 : len = 899736, over cnt = 1641(4%), over = 2266, worst = 9
PHY-1002 : len = 914504, over cnt = 714(2%), over = 921, worst = 7
PHY-1002 : len = 925256, over cnt = 365(1%), over = 449, worst = 7
PHY-1002 : len = 940728, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  1.378206s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (57.8%)

PHY-1001 : Congestion index: top1 = 65.93, top5 = 58.04, top10 = 53.46, top15 = 50.67.
PHY-3001 : End congestion estimation;  1.694127s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (56.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80495, tnet num: 16075, tinst num: 8035, tnode num: 92261, tedge num: 134462.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.269236s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (73.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 594 MB, peak memory is 609 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.740784s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (66.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.49378e-05
PHY-3002 : Step(231): len = 471073, overlap = 453
PHY-3002 : Step(232): len = 467489, overlap = 468.75
PHY-3002 : Step(233): len = 459531, overlap = 481.5
PHY-3002 : Step(234): len = 456230, overlap = 489.25
PHY-3002 : Step(235): len = 451644, overlap = 506.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.98756e-05
PHY-3002 : Step(236): len = 454967, overlap = 497.25
PHY-3002 : Step(237): len = 458545, overlap = 492.25
PHY-3002 : Step(238): len = 461932, overlap = 483
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.97512e-05
PHY-3002 : Step(239): len = 473973, overlap = 463.75
PHY-3002 : Step(240): len = 479097, overlap = 457.5
PHY-3002 : Step(241): len = 487115, overlap = 441.25
PHY-3002 : Step(242): len = 489438, overlap = 435
PHY-3002 : Step(243): len = 492861, overlap = 419.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.442359s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (3.5%)

PHY-3001 : Trial Legalized: Len = 745394
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 737/24525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 982712, over cnt = 3730(10%), over = 6722, worst = 7
PHY-1002 : len = 1.01172e+06, over cnt = 2338(6%), over = 3446, worst = 7
PHY-1002 : len = 1.03982e+06, over cnt = 814(2%), over = 1221, worst = 7
PHY-1002 : len = 1.05266e+06, over cnt = 254(0%), over = 349, worst = 5
PHY-1002 : len = 1.05973e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End global iterations;  2.602860s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (67.2%)

PHY-1001 : Congestion index: top1 = 61.66, top5 = 56.35, top10 = 53.56, top15 = 51.52.
PHY-3001 : End congestion estimation;  2.957270s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (65.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.467281s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (50.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.50253e-05
PHY-3002 : Step(244): len = 631811, overlap = 183.25
PHY-3002 : Step(245): len = 598329, overlap = 215.5
PHY-3002 : Step(246): len = 582107, overlap = 220.25
PHY-3002 : Step(247): len = 569482, overlap = 223.75
PHY-3002 : Step(248): len = 562050, overlap = 215
PHY-3002 : Step(249): len = 556773, overlap = 220.75
PHY-3002 : Step(250): len = 552017, overlap = 221
PHY-3002 : Step(251): len = 550196, overlap = 224.75
PHY-3002 : Step(252): len = 546503, overlap = 224.25
PHY-3002 : Step(253): len = 543900, overlap = 221.5
PHY-3002 : Step(254): len = 543221, overlap = 220.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000190051
PHY-3002 : Step(255): len = 552617, overlap = 215.75
PHY-3002 : Step(256): len = 562293, overlap = 210.25
PHY-3002 : Step(257): len = 568257, overlap = 202
PHY-3002 : Step(258): len = 570892, overlap = 201.25
PHY-3002 : Step(259): len = 571901, overlap = 200.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000380101
PHY-3002 : Step(260): len = 579973, overlap = 196.25
PHY-3002 : Step(261): len = 591440, overlap = 186.5
PHY-3002 : Step(262): len = 601958, overlap = 180
PHY-3002 : Step(263): len = 601902, overlap = 181
PHY-3002 : Step(264): len = 601663, overlap = 182.5
PHY-3002 : Step(265): len = 601958, overlap = 184.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.3%)

PHY-3001 : Legalized: Len = 653297, Over = 0
PHY-3001 : Spreading special nets. 94 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.051363s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.3%)

PHY-3001 : 148 instances has been re-located, deltaX = 57, deltaY = 90, maxDist = 3.
PHY-3001 : Final: Len = 656233, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80495, tnet num: 16075, tinst num: 8035, tnode num: 92261, tedge num: 134462.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.360495s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (51.7%)

RUN-1004 : used memory is 609 MB, reserved memory is 598 MB, peak memory is 641 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1923/24525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 897120, over cnt = 3529(10%), over = 6241, worst = 7
PHY-1002 : len = 923200, over cnt = 2285(6%), over = 3401, worst = 7
PHY-1002 : len = 947712, over cnt = 1010(2%), over = 1556, worst = 7
PHY-1002 : len = 959560, over cnt = 397(1%), over = 567, worst = 7
PHY-1002 : len = 970088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.708779s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (65.2%)

PHY-1001 : Congestion index: top1 = 58.84, top5 = 54.21, top10 = 51.13, top15 = 48.97.
PHY-1001 : End incremental global routing;  3.020412s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (65.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.497299s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (66.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.853575s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (65.7%)

OPT-1001 : Current memory(MB): used = 623, reserve = 611, peak = 641.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15047/24525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 970088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 970096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267795s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.0%)

PHY-1001 : Congestion index: top1 = 58.84, top5 = 54.21, top10 = 51.13, top15 = 48.97.
OPT-1001 : End congestion update;  0.600396s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (65.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.345102s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.7%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.945623s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (56.2%)

OPT-1001 : Current memory(MB): used = 631, reserve = 620, peak = 641.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350439s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (53.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15047/24525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 970096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132662s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.6%)

PHY-1001 : Congestion index: top1 = 58.84, top5 = 54.21, top10 = 51.13, top15 = 48.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341604s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.442527s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (58.8%)

RUN-1003 : finish command "place" in  33.460158s wall, 15.875000s user + 0.703125s system = 16.578125s CPU (49.5%)

RUN-1004 : used memory is 558 MB, reserved memory is 541 MB, peak memory is 641 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.437732s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (85.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 543 MB, peak memory is 641 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8037 instances
RUN-1001 : 3952 mslices, 3951 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 24525 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 13566 nets have 2 pins
RUN-1001 : 9435 nets have [3 - 5] pins
RUN-1001 : 855 nets have [6 - 10] pins
RUN-1001 : 372 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80495, tnet num: 16075, tinst num: 8035, tnode num: 92261, tedge num: 134462.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.264644s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (49.4%)

RUN-1004 : used memory is 577 MB, reserved memory is 563 MB, peak memory is 641 MB
PHY-1001 : 3952 mslices, 3951 lslices, 101 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 884008, over cnt = 3590(10%), over = 6584, worst = 8
PHY-1002 : len = 913400, over cnt = 2381(6%), over = 3600, worst = 7
PHY-1002 : len = 940048, over cnt = 954(2%), over = 1561, worst = 7
PHY-1002 : len = 958128, over cnt = 199(0%), over = 342, worst = 6
PHY-1002 : len = 962384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.574620s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (50.4%)

PHY-1001 : Congestion index: top1 = 58.81, top5 = 53.99, top10 = 51.01, top15 = 48.76.
PHY-1001 : End global routing;  2.904773s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (50.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 636, reserve = 626, peak = 641.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 912, reserve = 904, peak = 912.
PHY-1001 : End build detailed router design. 2.982402s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (55.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 170256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.544681s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (51.6%)

PHY-1001 : Current memory(MB): used = 947, reserve = 940, peak = 947.
PHY-1001 : End phase 1; 1.550224s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (51.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 3.02038e+06, over cnt = 3470(0%), over = 3501, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 963, reserve = 955, peak = 963.
PHY-1001 : End initial routed; 25.114097s wall, 17.296875s user + 0.078125s system = 17.375000s CPU (69.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15467(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.528    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.127872s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (83.0%)

PHY-1001 : Current memory(MB): used = 982, reserve = 975, peak = 982.
PHY-1001 : End phase 2; 27.242030s wall, 19.062500s user + 0.078125s system = 19.140625s CPU (70.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 3.02038e+06, over cnt = 3470(0%), over = 3501, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.085202s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (73.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.89797e+06, over cnt = 1622(0%), over = 1623, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.356019s wall, 4.812500s user + 0.000000s system = 4.812500s CPU (143.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.87944e+06, over cnt = 532(0%), over = 532, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.313389s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (114.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.87918e+06, over cnt = 134(0%), over = 134, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.696365s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (83.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.8814e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.469853s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (73.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.88263e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.367940s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (84.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.88275e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.237319s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (79.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.88289e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.340577s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (73.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.8829e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.167203s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (65.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.88282e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.187243s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (83.4%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.88282e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.176049s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (79.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.88283e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.201508s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (54.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15467(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.528    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.114951s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (76.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 842 feed throughs used by 463 nets
PHY-1001 : End commit to database; 1.851921s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (80.2%)

PHY-1001 : Current memory(MB): used = 1082, reserve = 1079, peak = 1082.
PHY-1001 : End phase 3; 11.805620s wall, 11.812500s user + 0.062500s system = 11.875000s CPU (100.6%)

PHY-1003 : Routed, final wirelength = 2.88283e+06
PHY-1001 : Current memory(MB): used = 1087, reserve = 1084, peak = 1087.
PHY-1001 : End export database. 0.048876s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.9%)

PHY-1001 : End detail routing;  43.954754s wall, 33.562500s user + 0.234375s system = 33.796875s CPU (76.9%)

RUN-1003 : finish command "route" in  48.748052s wall, 36.046875s user + 0.250000s system = 36.296875s CPU (74.5%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1015 MB, peak memory is 1087 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15330   out of  19600   78.21%
#reg                     3278   out of  19600   16.72%
#le                     15613
  #lut only             12335   out of  15613   79.00%
  #reg only               283   out of  15613    1.81%
  #lut&reg               2995   out of  15613   19.18%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2169
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    253
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               211
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    203
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15613  |14657   |673     |3294    |24      |3       |
|  ISP                               |AHBISP                                      |8175   |7869    |220     |628     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7630   |7524    |76      |283     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1786   |1780    |6       |22      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1783   |1777    |6       |27      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1785   |1779    |6       |24      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |50     |44      |6       |24      |2       |0       |
|    u_demosaic                      |demosaic                                    |434    |250     |132     |262     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |106    |48      |29      |74      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |92     |57      |27      |48      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |88     |48      |33      |60      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |118    |83      |35      |62      |0       |0       |
|    u_gamma                         |gamma                                       |24     |24      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |12     |12      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |10     |7       |3       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |2      |2       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |8      |5       |3       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |24     |24      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |5      |5       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |4      |4       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |30     |29      |0       |30      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |18     |18      |0       |15      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |608    |506     |99      |334     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |260    |226     |34      |148     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |723    |557     |103     |381     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |368    |245     |60      |258     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |147    |86      |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |16     |12      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |26      |0       |31      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |137    |99      |18      |111     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |21     |21      |0       |21      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |21      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |34     |31      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |355    |312     |43      |123     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |50     |41      |9       |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |77     |77      |0       |16      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |46     |42      |4       |25      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |104    |86      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |78     |66      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5081   |5022    |56      |1333    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |148    |83      |65      |22      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |744    |490     |127     |489     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |744    |490     |127     |489     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |348    |226     |0       |340     |0       |0       |
|        reg_inst                    |register                                    |348    |226     |0       |340     |0       |0       |
|      trigger_inst                  |trigger                                     |396    |264     |127     |149     |0       |0       |
|        bus_inst                    |bus_top                                     |198    |127     |70      |63      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |95     |60      |34      |30      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |51     |33      |18      |16      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                     |50     |32      |18      |15      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |115    |86      |29      |60      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13519  
    #2          2       7958   
    #3          3        888   
    #4          4        589   
    #5        5-10       918   
    #6        11-50      501   
    #7       51-100      26    
    #8       101-500     46    
    #9        >500       16    
  Average     3.07             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.849395s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (115.7%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1017 MB, peak memory is 1087 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80495, tnet num: 16075, tinst num: 8035, tnode num: 92261, tedge num: 134462.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.226446s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (72.6%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1023 MB, peak memory is 1087 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 16075 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 9eb2807bc4a7e1fbcbe4e62ffb079e4d5b5173f7e4559abb14f5b450c1ee635a -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 8035
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24525, pip num: 190827
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 842
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3146 valid insts, and 503717 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100111101001010110011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  27.957798s wall, 114.375000s user + 1.640625s system = 116.015625s CPU (415.0%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1118 MB, peak memory is 1290 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_112414.log"
