INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahi/Documents/GitHub/ee242fall2020/timercount/timercount.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahi/Documents/GitHub/ee242fall2020/timercount/timercount.srcs/sources_1/new/Timer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahi/Documents/GitHub/ee242fall2020/timercount/timercount.srcs/sim_1/new/testtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtimer
