# Compile of programCounter.v was successful.
# Compile of DecadeCounter.v was successful.
# Compile of twoDigitDecadeCounter.v was successful.
# Compile of programCounter.v was successful.
# Compile of shiftRegister74194.v was successful.
# Compile of ringcounterselfcorrecting.v was successful.
# Compile of pseudoRandomSeqGenerator.v failed with 2 errors.
# 6 compiles, 1 failed with 2 errors.
# Compile of pseudoRandomSeqGenerator.v failed with 1 errors.
# Compile of pseudoRandomSeqGenerator.v failed with 1 errors.
# Compile of pseudoRandomSeqGenerator.v was successful.
# Compile of testbench1.v failed with 1 errors.
# Compile of testbench1.v was successful with warnings.
# Compile of testbench1.v was successful with warnings.
# Compile of testbench1.v was successful.
# Compile of testbench1.v was successful.
vsim -gui work.testbench1_v_unit
# vsim -gui work.testbench1_v_unit 
# Start time: 12:13:09 on Nov 22,2021
# Loading sv_std.std
# Loading work.testbench1_v_unit
# ** Fatal: (SIGFPE) Floating point exception.
#    Time: 0 ps  Iteration: 0  Unknown: <UNKNOWN> File: UNKNOWN
# FATAL ERROR while loading design
# Error loading design
# End time: 12:13:09 on Nov 22,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 12
vsim -gui work.decadeCounter work.testbench1_v_unit
# vsim -gui work.decadeCounter work.testbench1_v_unit 
# Start time: 12:13:20 on Nov 22,2021
# Loading work.decadeCounter
# Loading sv_std.std
# Loading work.testbench1_v_unit
add wave -position end sim:/testbench1_v_unit/*
# ** UI-Msg: (vish-4014) No objects found matching '/testbench1_v_unit/*'.
add wave -position end sim:/testbench1_v_unit/*
# ** UI-Msg: (vish-4014) No objects found matching '/testbench1_v_unit/*'.
# Error opening E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv
# Path name 'E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv' doesn't exist.
add wave -position insertpoint sim:/testbench1_v_unit/*
# ** UI-Msg: (vish-4014) No objects found matching '/testbench1_v_unit/*'.
add wave -position end sim:/decadeCounter/*
run
run
run
run
run
run
run
run
run
run
run -all
# Error opening E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv
# Path name 'E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv' doesn't exist.
# Error opening E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv
# Path name 'E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv' doesn't exist.
# Error opening E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv
# Path name 'E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv' doesn't exist.
# Error opening E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv
# Path name 'E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/verilog_src/std/std.sv' doesn't exist.
# Compile of testbench1.v was successful.
# Compile of DecadeCounter.v was successful.
# Compile of twoDigitDecadeCounter.v was successful.
# Compile of programCounter.v was successful.
# Compile of shiftRegister74194.v was successful.
# Compile of ringcounterselfcorrecting.v was successful.
# Compile of pseudoRandomSeqGenerator.v was successful.
# Compile of testbench1.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.decadeCounter work.testbench_1
# End time: 12:14:51 on Nov 22,2021, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
# vsim -gui work.decadeCounter work.testbench_1 
# Start time: 12:14:51 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_1
add wave -position end sim:/testbench_1/*
run -all
# Compile of testbench1.v failed with 2 errors.
run
run
run
run
run
run
# Compile of testbench1.v failed with 2 errors.
# Compile of testbench1.v failed with 2 errors.
# Compile of testbench1.v was successful.
# Compile of DecadeCounter.v was successful.
# Compile of twoDigitDecadeCounter.v was successful.
# Compile of programCounter.v was successful.
# Compile of shiftRegister74194.v was successful.
# Compile of ringcounterselfcorrecting.v was successful.
# Compile of pseudoRandomSeqGenerator.v was successful.
# Compile of testbench1.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.decadeCounter work.testbench_1
# End time: 12:18:12 on Nov 22,2021, Elapsed time: 0:03:21
# Errors: 0, Warnings: 6
# vsim -gui work.decadeCounter work.testbench_1 
# Start time: 12:18:13 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_1
add wave -position end sim:/testbench_1/*
run -all
# Compile of testbench1.v was successful.
vsim -gui work.decadeCounter work.testbench_1
# End time: 12:20:38 on Nov 22,2021, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
# vsim -gui work.decadeCounter work.testbench_1 
# Start time: 12:20:38 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_1
add wave -position end sim:/testbench_1/*
run -all
# Compile of testbench1.v failed with 4 errors.
# Compile of testbench1.v was successful.
vsim -gui work.decadeCounter work.testbench_1
# End time: 12:21:55 on Nov 22,2021, Elapsed time: 0:01:17
# Errors: 0, Warnings: 3
# vsim -gui work.decadeCounter work.testbench_1 
# Start time: 12:21:55 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_1
add wave -position end sim:/testbench_1/*
run -all
# Compile of testbench1.v failed with 1 errors.
# Compile of testbench1.v was successful.
vsim -gui work.decadeCounter work.testbench_1
# End time: 12:25:04 on Nov 22,2021, Elapsed time: 0:03:09
# Errors: 0, Warnings: 3
# vsim -gui work.decadeCounter work.testbench_1 
# Start time: 12:25:04 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_1
add wave -position end sim:/testbench_1/*
run
run -all
run -all
# Compile of testbench1.v was successful.
vsim -gui work.decadeCounter work.testbench_1
# End time: 12:26:28 on Nov 22,2021, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
# vsim -gui work.decadeCounter work.testbench_1 
# Start time: 12:26:28 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_1
add wave -position end sim:/testbench_1/*
run -all
# Compile of testbench1.v was successful.
# Compile of testbench2.v was successful.
# Load canceled
# Compile of testbench2.v was successful.
# Compile of testbench1.v was successful.
vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter
# End time: 13:13:22 on Nov 22,2021, Elapsed time: 0:46:54
# Errors: 0, Warnings: 6
# vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter 
# Start time: 13:13:22 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_2
# Loading work.twoDigitDecadeCounter
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'count'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_2/d1/cunit File: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/twoDigitDecadeCounter.v Line: 12
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'count'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_2/d1/cdigit File: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/twoDigitDecadeCounter.v Line: 20
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'TC'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_2/d1/cdigit File: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/twoDigitDecadeCounter.v Line: 20
# Error loading design
# End time: 13:13:22 on Nov 22,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# Compile of twoDigitDecadeCounter.v was successful.
vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter
# vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter 
# Start time: 13:15:45 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_2
# Loading work.twoDigitDecadeCounter
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'count'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_2/d1/cunit File: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/twoDigitDecadeCounter.v Line: 12
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'count'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_2/d1/cdigit File: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/twoDigitDecadeCounter.v Line: 20
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'TC'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_2/d1/cdigit File: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/twoDigitDecadeCounter.v Line: 20
# Error loading design
# End time: 13:15:46 on Nov 22,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# Compile of twoDigitDecadeCounter.v was successful.
vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter
# vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter 
# Start time: 13:19:20 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_2
# Loading work.twoDigitDecadeCounter
add wave -position end sim:/twoDigitDecadeCounter/*
run
run
run
run
run
run
add wave -position end sim:/testbench_2/*
run
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# Compile of twoDigitDecadeCounter.v failed with 2 errors.
# Compile of twoDigitDecadeCounter.v was successful.
# Compile of testbench2.v was successful.
vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter
# End time: 13:27:46 on Nov 22,2021, Elapsed time: 0:08:26
# Errors: 0, Warnings: 4
# vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter 
# Start time: 13:27:47 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_2
# Loading work.twoDigitDecadeCounter
add wave -position end sim:/twoDigitDecadeCounter/*
run -all
add wave -position end sim:/testbench_2/*
run -all
run
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of DecadeCounter.v was successful.
# Compile of testbench3.v was successful.
vsim -gui work.programCounter work.testbench_3
# End time: 13:43:07 on Nov 22,2021, Elapsed time: 0:15:20
# Errors: 0, Warnings: 4
# vsim -gui work.programCounter work.testbench_3 
# Start time: 13:43:07 on Nov 22,2021
# Loading work.programCounter
# Loading work.testbench_3
add wave -position end sim:/testbench_3/*
run -all
# Compile of testbench4.v was successful.
# Compile of DecadeCounter.v was successful.
# Compile of twoDigitDecadeCounter.v was successful.
# Compile of programCounter.v was successful.
# Compile of shiftRegister74194.v was successful.
# Compile of ringcounterselfcorrecting.v was successful.
# Compile of pseudoRandomSeqGenerator.v was successful.
# Compile of testbench1.v was successful.
# Compile of testbench2.v was successful.
# Compile of testbench3.v was successful.
# Compile of testbench4.v was successful.
# Compile of testbench5.v was successful.
# 11 compiles, 0 failed with no errors.
# Compile of testbench6.v was successful.
vsim -gui work.pseudoRandomSeqGenerator
# End time: 14:09:16 on Nov 22,2021, Elapsed time: 0:26:09
# Errors: 0, Warnings: 7
# vsim -gui work.pseudoRandomSeqGenerator 
# Start time: 14:09:16 on Nov 22,2021
# Loading work.pseudoRandomSeqGenerator
# Compile of testbench6.v was successful.
vsim -gui work.pseudoRandomSeqGenerator work.testbench_6
# End time: 14:09:52 on Nov 22,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
# vsim -gui work.pseudoRandomSeqGenerator work.testbench_6 
# Start time: 14:09:52 on Nov 22,2021
# Loading work.pseudoRandomSeqGenerator
# Loading work.testbench_6
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'Q'. The port definition is at: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/testbench6.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_6/ut File: E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/testbench6.v Line: 6
add wave -position end sim:/testbench_6/*
run
run
run -continue
run -all
run -all
run -all
# Compile of testbench6.v was successful.
vsim -gui work.pseudoRandomSeqGenerator
# End time: 14:12:51 on Nov 22,2021, Elapsed time: 0:02:59
# Errors: 0, Warnings: 3
# vsim -gui work.pseudoRandomSeqGenerator 
# Start time: 14:12:51 on Nov 22,2021
# Loading work.pseudoRandomSeqGenerator
vsim -gui work.pseudoRandomSeqGenerator work.testbench_6
# End time: 14:13:13 on Nov 22,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 1
# vsim -gui work.pseudoRandomSeqGenerator work.testbench_6 
# Start time: 14:13:13 on Nov 22,2021
# Loading work.pseudoRandomSeqGenerator
# Loading work.testbench_6
run
add wave -position end sim:/testbench_6/*
run
run
run
run
run
run
run
run
run
# Compile of DecadeCounter.v was successful.
add wave -position insertpoint module
# ** UI-Msg: (vish-4014) No objects found matching 'module'.
add wave -position insertpoint module
# ** UI-Msg: (vish-4014) No objects found matching 'module'.
quit -sim
# End time: 14:25:55 on Nov 22,2021, Elapsed time: 0:12:42
# Errors: 0, Warnings: 2
vsim -gui work.decadeCounter work.testbench_1
# vsim -gui work.decadeCounter work.testbench_1 
# Start time: 14:27:55 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_1
add wave -position end sim:/testbench_1/*
run
run -all
quit -sim
# End time: 14:34:48 on Nov 22,2021, Elapsed time: 0:06:53
# Errors: 0, Warnings: 1
vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter
# vsim -gui work.decadeCounter work.testbench_2 work.twoDigitDecadeCounter 
# Start time: 14:36:02 on Nov 22,2021
# Loading work.decadeCounter
# Loading work.testbench_2
# Loading work.twoDigitDecadeCounter
add wave -position end sim:/testbench_2/*
run -all
vsim -gui work.programCounter work.testbench_3
# End time: 14:44:19 on Nov 22,2021, Elapsed time: 0:08:17
# Errors: 0, Warnings: 1
# vsim -gui work.programCounter work.testbench_3 
# Start time: 14:44:19 on Nov 22,2021
# Loading work.programCounter
# Loading work.testbench_3
add wave -position end sim:/testbench_3/*
run -all
# Compile of testbench4.v was successful.
vsim -gui work.shiftRegister74194 work.testbench_4
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# End time: 14:53:42 on Nov 22,2021, Elapsed time: 0:09:23
# Errors: 0, Warnings: 2
# vsim -gui work.shiftRegister74194 work.testbench_4 
# Start time: 14:53:42 on Nov 22,2021
# Loading work.shiftRegister74194
# Loading work.testbench_4
add wave -position end sim:/testbench_4/*
run -all
# Compile of testbench4.v was successful.
vsim -gui work.shiftRegister74194 work.testbench_4
# End time: 14:56:50 on Nov 22,2021, Elapsed time: 0:03:08
# Errors: 0, Warnings: 2
# vsim -gui work.shiftRegister74194 work.testbench_4 
# Start time: 14:56:50 on Nov 22,2021
# Loading work.shiftRegister74194
# Loading work.testbench_4
add wave -position end sim:/testbench_4/*
run -all
# Compile of testbench4.v was successful.
vsim -gui work.shiftRegister74194 work.testbench_4
# End time: 14:58:47 on Nov 22,2021, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
# vsim -gui work.shiftRegister74194 work.testbench_4 
# Start time: 14:58:47 on Nov 22,2021
# Loading work.shiftRegister74194
# Loading work.testbench_4
add wave -position end sim:/testbench_4/*
vsim -gui work.shiftRegister74194 work.testbench_4
# End time: 14:59:50 on Nov 22,2021, Elapsed time: 0:01:03
# Errors: 0, Warnings: 1
# vsim -gui work.shiftRegister74194 work.testbench_4 
# Start time: 14:59:50 on Nov 22,2021
# Loading work.shiftRegister74194
# Loading work.testbench_4
add wave -position end sim:/testbench_4/*
run -all
# Break in Module shiftRegister74194 at E:/Studies/College/3rd Sem/EC-204 Digital System and Design Lab/lab7/shiftRegister74194.v line 12
# Compile of testbench4.v was successful.
vsim -gui work.shiftRegister74194 work.testbench_4
# End time: 15:01:53 on Nov 22,2021, Elapsed time: 0:02:03
# Errors: 0, Warnings: 2
# vsim -gui work.shiftRegister74194 work.testbench_4 
# Start time: 15:01:53 on Nov 22,2021
# Loading work.shiftRegister74194
# Loading work.testbench_4
add wave -position end sim:/testbench_4/*
run -all
# Compile of ringcounterselfcorrecting.v was successful.
# Compile of testbench5.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rignCounterSelfCorrecting work.testbench_5
# End time: 15:09:41 on Nov 22,2021, Elapsed time: 0:07:48
# Errors: 0, Warnings: 2
# vsim -gui work.rignCounterSelfCorrecting work.testbench_5 
# Start time: 15:09:41 on Nov 22,2021
# Loading work.rignCounterSelfCorrecting
# Loading work.testbench_5
add wave -position end sim:/testbench_5/*
run -all
# Compile of ringcounterselfcorrecting.v was successful.
# Compile of testbench5.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rignCounterSelfCorrecting work.testbench_5
# End time: 15:10:51 on Nov 22,2021, Elapsed time: 0:01:10
# Errors: 0, Warnings: 2
# vsim -gui work.rignCounterSelfCorrecting work.testbench_5 
# Start time: 15:10:51 on Nov 22,2021
# Loading work.rignCounterSelfCorrecting
# Loading work.testbench_5
add wave -position end sim:/testbench_5/*
run -all
vsim -gui work.pseudoRandomSeqGenerator work.testbench_6
# End time: 15:14:55 on Nov 22,2021, Elapsed time: 0:04:04
# Errors: 0, Warnings: 1
# vsim -gui work.pseudoRandomSeqGenerator work.testbench_6 
# Start time: 15:14:55 on Nov 22,2021
# Loading work.pseudoRandomSeqGenerator
# Loading work.testbench_6
add wave -position end sim:/testbench_6/*
run -all
# End time: 21:28:19 on Nov 22,2021, Elapsed time: 6:13:24
# Errors: 0, Warnings: 2
