C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 1   


C51 COMPILER V8.08, COMPILATION OF MODULE PAGING
OBJECT MODULE PLACED IN paging.OBJ
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.EXE paging.c BROWSE INCDIR(..\..\Include) DEBUG OBJECTEXTEND CODE LISTINCLUDE S
                    -YMBOLS PREPRINT

line level    source

   1          /*
   2           * (C) 2006 The Regents of the University of California. All Rights Reserved.
   3           * Created by Seung-mok Yoo, Department of Electrical Engineering & Computer
   4           * Science
   5           *
   6           * Copyright (C) 2006 The Regents of the University of California. All Rights
   7           * Reserved. Permission to use, copy, modify, and distribute this software and
   8           * its documentation for educational, research and non-profit purposes, without
   9           * fee, and without a written agreement is hereby granted, provided that the
  10           * above copyright notice, this paragraph and the following two paragraphs
  11           * appear in all copies. This software program and documentation are
  12           * copyrighted by The Regents of the University of California ("The University
  13           * of California").
  14           *
  15           * THE SOFTWARE PROGRAM AND DOCUMENTATION ARE SUPPLIED "AS IS," WITHOUT ANY
  16           * ACCOMPANYING SERVICES FROM THE UNIVERSITY OF CALFORNIA. FURTHERMORE, THE
  17           * UNIVERSITY OF CALIFORNIA DOES NOT WARRANT THAT THE OPERATION OF THE PROGRAM
  18           * WILL BE UNINTERRUPTED OR ERROR-FREE. THE END-USER UNDERSTANDS THAT THE
  19           * PROGRAM WAS DEVELOPED FOR RESEARCH PURPOSES AND IS ADVISED NOT TO RELY
  20           * EXCLUSIVELY ON THE PROGRAM FOR ANY REASON.
  21           *
  22           * IN NO EVENT SHALL THE UNIVERSITY OF CALIFORNIA BE LIABLE TO ANY PARTY FOR
  23           * DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING
  24           * LOST PROFITS, ARISING OUT OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION,
  25           * EVEN IF THE UNIVERSITY OF CALIFORNIA HAS BEEN ADVISED OF THE POSSIBILITY OF
  26           * SUCH DAMAGES. THE UNIVERSITY OF CALIFORNIA SPECIFICALLY DISCLAIMS ANY
  27           * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  28           * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE SOFTWARE PROVIDED
  29           * HEREUNDER IS ON AN "AS IS" BASIS, AND THE UNIVERSITY OF CALIFORNIA HAS NO
  30           * OBLIGATIONS TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR
  31           * MODIFICATIONS. 
  32           */
  33          
  34          #include "Eco/reg24e1.h"
   1      =1  #ifndef REGnRF24E1_H
   2      =1  #define REGnRF24E1_H
   3      =1  
   4      =1  /*  BYTE Registers  */
   5      =1  sfr P0                  = 0x80 ;
   6      =1  sfr SP                  = 0x81 ;
   7      =1  sfr DPL                 = 0x82 ;
   8      =1  sfr DPL0                = 0x82 ;
   9      =1  sfr DPH                 = 0x83 ;
  10      =1  sfr DPH0                = 0x83 ;
  11      =1  sfr DPL1                = 0x84 ;
  12      =1  sfr DPH1                = 0x85 ;
  13      =1  sfr DPS                 = 0x86 ;
  14      =1  sfr PCON                = 0x87 ;
  15      =1  sfr TCON                = 0x88 ;
  16      =1  sfr TMOD                = 0x89 ;
  17      =1  sfr TL0                 = 0x8A ;
  18      =1  sfr TL1                 = 0x8B ;
  19      =1  sfr TH0                 = 0x8C ;
  20      =1  sfr TH1                 = 0x8D ;
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 2   

  21      =1  sfr CKCON               = 0x8E ;
  22      =1  sfr SPC_FNC             = 0x8F ;
  23      =1  sfr P1          = 0x90 ;
  24      =1  sfr EXIF                = 0x91 ;
  25      =1  sfr MPAGE               = 0x92 ;
  26      =1  sfr P0_DIR              = 0x94 ;
  27      =1  sfr P0_ALT              = 0x95 ;
  28      =1  sfr P1_DIR              = 0x96 ;
  29      =1  sfr P1_ALT              = 0x97 ;
  30      =1  sfr SCON                = 0x98 ;
  31      =1  sfr SBUF                = 0x99 ;
  32      =1  sfr RADIO               = 0xA0 ;
  33      =1  sfr ADCCON              = 0xA1 ;
  34      =1  sfr ADCDATAH    = 0xA2 ;
  35      =1  sfr ADCDATAL    = 0xA3 ;
  36      =1  sfr ADCSTATIC   = 0xA4 ;
  37      =1  sfr IE                  = 0xA8 ;
  38      =1  sfr PWMCON              = 0xA9 ;
  39      =1  sfr PWMDUTY             = 0xAA ;
  40      =1  sfr REGX_MSB    = 0xAB ;
  41      =1  sfr REGX_LSB    = 0xAC ;
  42      =1  sfr REGX_CTRL   = 0xAD ;
  43      =1  sfr RSTREAS             = 0xB1 ;
  44      =1  sfr SPI_DATA    = 0xB2 ;
  45      =1  sfr SPI_CTRL    = 0xB3 ;
  46      =1  sfr SPICLK              = 0xB4 ;
  47      =1  sfr TICK_DV             = 0xB5 ;
  48      =1  sfr CK_CTRL             = 0xB6 ;
  49      =1  sfr TEST_MODE   = 0xB7 ;
  50      =1  sfr IP                  = 0xB8 ;
  51      =1  sfr T1_1V2              = 0xBC ;
  52      =1  sfr T2_1V2              = 0xBD ;
  53      =1  sfr DEV_OFFSET  = 0xBE ;
  54      =1  sfr T2CON               = 0xC8 ;
  55      =1  sfr RCAP2L              = 0xCA ;
  56      =1  sfr RCAP2H              = 0xCB ;
  57      =1  sfr TL2                 = 0xCC ;
  58      =1  sfr TH2                 = 0xCD ;
  59      =1  sfr PSW                 = 0xD0 ;
  60      =1  sfr EICON               = 0xD8 ;
  61      =1  sfr ACC                 = 0xE0 ;
  62      =1  sfr EIE                 = 0xE8 ;
  63      =1  sfr B                   = 0xF0 ;
  64      =1  sfr EIP                 = 0xF8 ;
  65      =1  
  66      =1  
  67      =1  /*  BIT Registers  */
  68      =1  /* P0 */
  69      =1  sbit P0_0       = 0x80  ;
  70      =1  sbit DIO2       = 0x80  ;
  71      =1  sbit P0_1       = 0x81  ;
  72      =1  sbit RXD        = 0x81  ;
  73      =1  sbit DIO3       = 0x81  ;
  74      =1  sbit P0_2       = 0x82  ;
  75      =1  sbit TXD        = 0x82  ;
  76      =1  sbit DIO4       = 0x82  ;
  77      =1  sbit P0_3       = 0x83  ;
  78      =1  sbit INT0_N     = 0x83  ;
  79      =1  sbit DIO5       = 0x83  ;
  80      =1  sbit P0_4       = 0x84  ;
  81      =1  sbit INT1_N     = 0x84  ;
  82      =1  sbit DIO6       = 0x84  ;
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 3   

  83      =1  sbit P0_5       = 0x85  ;
  84      =1  sbit T0         = 0x85  ;
  85      =1  sbit DIO7       = 0x85  ;
  86      =1  sbit P0_6       = 0x86  ;
  87      =1  sbit T1         = 0x86  ;
  88      =1  sbit DIO8       = 0x86  ;
  89      =1  sbit P0_7       = 0x87  ;
  90      =1  sbit PWM        = 0x87  ;
  91      =1  sbit DIO9       = 0x87  ;
  92      =1  
  93      =1  /*  TCON  */
  94      =1  sbit IT0        = 0x88 ;
  95      =1  sbit IE0        = 0x89 ;
  96      =1  sbit IT1        = 0x8A ;
  97      =1  sbit IE1        = 0x8B ;
  98      =1  sbit TR0        = 0x8C ;
  99      =1  sbit TF0        = 0x8D ;
 100      =1  sbit TR1        = 0x8E ;
 101      =1  sbit TF1        = 0x8F ;
 102      =1  
 103      =1  /* P1 */
 104      =1  sbit P1_0       = 0x90 ;
 105      =1  sbit T2         = 0x90 ;
 106      =1  sbit DIO0       = 0x90 ;
 107      =1  sbit P1_1       = 0x91 ;
 108      =1  sbit DIO1       = 0x91 ;
 109      =1  sbit P1_2       = 0x92 ;
 110      =1  sbit DIN0       = 0x92 ;
 111      =1  
 112      =1  /*  SCON  */
 113      =1  sbit RI         = 0x98 ;
 114      =1  sbit TI         = 0x99 ;
 115      =1  sbit RB8        = 0x9A ;
 116      =1  sbit TB8        = 0x9B ;
 117      =1  sbit REN        = 0x9C ;
 118      =1  sbit SM2        = 0x9D ;
 119      =1  sbit SM1        = 0x9E ;
 120      =1  sbit SM0        = 0x9F ;
 121      =1  
 122      =1  /* P2 */
 123      =1  sbit DATA       = 0xA0 ;
 124      =1  sbit CLK1       = 0xA1 ;
 125      =1  sbit DR1        = 0xA2 ;
 126      =1  sbit CS         = 0xA3 ;
 127      =1  sbit DOUT2      = 0xA4 ;
 128      =1  sbit CLK2       = 0xA5 ;
 129      =1  sbit DR2_CE     = 0xA6 ;
 130      =1  sbit DR2        = 0xA6 ;
 131      =1  sbit CE         = 0xA6 ;
 132      =1  sbit PWR_UP     = 0xA7 ;
 133      =1  
 134      =1  /*  IE   */
 135      =1  sbit EX0        = 0xA8 ;
 136      =1  sbit ET0        = 0xA9 ;
 137      =1  sbit EX1        = 0xAA ;
 138      =1  sbit ET1        = 0xAB ;
 139      =1  sbit ES         = 0xAC ;
 140      =1  sbit ET2        = 0xAD ;
 141      =1  sbit EA         = 0xAF ;
 142      =1  
 143      =1  /*  IP   */
 144      =1  sbit PX0        = 0xB8 ;
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 4   

 145      =1  sbit PT0        = 0xB9 ;
 146      =1  sbit PX1        = 0xBA ;
 147      =1  sbit PT1        = 0xBB ;
 148      =1  sbit PS         = 0xBC ;
 149      =1  sbit PT2        = 0xBD ;
 150      =1  
 151      =1  /*  T2CON  */
 152      =1  sbit CP_RL2     = 0xC8 ;
 153      =1  sbit CPRL2      = 0xC8 ;
 154      =1  sbit C_T2       = 0xC9 ;
 155      =1  sbit CT2        = 0xC9 ;
 156      =1  sbit TR2        = 0xCA ;
 157      =1  sbit EXEN2      = 0xCB ;
 158      =1  sbit TCLK       = 0xCC ;
 159      =1  sbit RCLK       = 0xCD ;
 160      =1  sbit EXF2       = 0xCE ;
 161      =1  sbit TF2        = 0xCF ;
 162      =1  
 163      =1  /*  PSW   */
 164      =1  sbit P          = 0xD0 ;
 165      =1  sbit F1         = 0xD1 ;
 166      =1  sbit OV         = 0xD2 ;
 167      =1  sbit RS0        = 0xD3 ;
 168      =1  sbit RS1        = 0xD4 ;
 169      =1  sbit F0         = 0xD5 ;
 170      =1  sbit AC         = 0xD6 ;
 171      =1  sbit CY         = 0xD7 ;
 172      =1  
 173      =1  /*  EICON  */
 174      =1  sbit WDTI       = 0xDB ;
 175      =1  
 176      =1  /*  EIE  */
 177      =1  sbit EX2        = 0xE8 ;
 178      =1  sbit EX3        = 0xE9 ;
 179      =1  sbit EX4        = 0xEA ;
 180      =1  sbit EX5        = 0xEB ;
 181      =1  sbit EWDI       = 0xEC ;
 182      =1  
 183      =1  /*  EIP  */
 184      =1  sbit PX2        = 0xF8 ;
 185      =1  sbit PX3        = 0xF9 ;
 186      =1  sbit PX4        = 0xFA ;
 187      =1  sbit PX5        = 0xFB ;
 188      =1  sbit PWDI       = 0xFC ;
 189      =1  
 190      =1  
 191      =1  /* BIT definitions for bits that are not directly accessible */
 192      =1  /* PCON bits */
 193      =1  #define IDL             0x01
 194      =1  #define PD              0x02
 195      =1  #define GF0             0x04
 196      =1  #define GF1             0x08
 197      =1  #define SMOD            0x80
 198      =1  
 199      =1  /* TMOD bits */
 200      =1  #define T0_M0           0x01
 201      =1  #define T0_M1           0x02
 202      =1  #define T0_CT           0x04
 203      =1  #define T0_GATE         0x08
 204      =1  #define T1_M0           0x10
 205      =1  #define T1_M1           0x20
 206      =1  #define T1_CT           0x40
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 5   

 207      =1  #define T1_GATE         0x80
 208      =1  
 209      =1  #define T0_MASK         0x0F
 210      =1  #define T1_MASK         0xF0
 211      =1  
 212      =1  /* Interrupt numbers: address = (number * 8) + 3 */
 213      =1  #define IE0_VECTOR      0       /* 0x03 external interrupt 0 */
 214      =1  #define TF0_VECTOR      1       /* 0x0b timer 0 */
 215      =1  #define IE1_VECTOR      2       /* 0x13 external interrupt 1 */
 216      =1  #define TF1_VECTOR      3       /* 0x1b timer 1 */
 217      =1  #define SI0_VECTOR      4       /* 0x23 serial port 0 */
 218      =1  
 219      =1  #endif
  35          #include "Eco/eco_sys.h"
   1      =1  /*
   2      =1   * Author(s): Min-Hua Chen (Embedded Platform Lab, NTHU)
   3      =1   * Copyright (c) 2008 National Tsing Hua University (NTHU) 
   4      =1   * Permission to copy, modify, and distribute this program is granted 
   5      =1   * for noncommercial purposes, provided the author(s) and copyright
   6      =1   * notice are retained. All other uses require explicit written
   7      =1   * permission from NTHU. 
   8      =1   *
   9      =1   * Min-Hua Chen <orca.chen@gmail.com> 
  10      =1   */
  11      =1  #ifndef _ECO_SYS_H_
  12      =1  #define _ECO_SYS_H_
  13      =1  
  14      =1  #include <eco/reg24e1.h>
   1      =2  #ifndef REGnRF24E1_H
           =2 #define REGnRF24E1_H
           =2 
           =2 /*  BYTE Registers  */
           =2 sfr P0                  = 0x80 ;
           =2 sfr SP                  = 0x81 ;
           =2 sfr DPL                 = 0x82 ;
           =2 sfr DPL0                = 0x82 ;
           =2 sfr DPH                 = 0x83 ;
           =2 sfr DPH0                = 0x83 ;
           =2 sfr DPL1                = 0x84 ;
           =2 sfr DPH1                = 0x85 ;
           =2 sfr DPS                 = 0x86 ;
           =2 sfr PCON                = 0x87 ;
           =2 sfr TCON                = 0x88 ;
           =2 sfr TMOD                = 0x89 ;
           =2 sfr TL0                 = 0x8A ;
           =2 sfr TL1                 = 0x8B ;
           =2 sfr TH0                 = 0x8C ;
           =2 sfr TH1                 = 0x8D ;
           =2 sfr CKCON               = 0x8E ;
           =2 sfr SPC_FNC             = 0x8F ;
           =2 sfr P1          = 0x90 ;
           =2 sfr EXIF                = 0x91 ;
           =2 sfr MPAGE               = 0x92 ;
           =2 sfr P0_DIR              = 0x94 ;
           =2 sfr P0_ALT              = 0x95 ;
           =2 sfr P1_DIR              = 0x96 ;
           =2 sfr P1_ALT              = 0x97 ;
           =2 sfr SCON                = 0x98 ;
           =2 sfr SBUF                = 0x99 ;
           =2 sfr RADIO               = 0xA0 ;
           =2 sfr ADCCON              = 0xA1 ;
           =2 sfr ADCDATAH    = 0xA2 ;
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 6   

           =2 sfr ADCDATAL    = 0xA3 ;
           =2 sfr ADCSTATIC   = 0xA4 ;
           =2 sfr IE                  = 0xA8 ;
           =2 sfr PWMCON              = 0xA9 ;
           =2 sfr PWMDUTY             = 0xAA ;
           =2 sfr REGX_MSB    = 0xAB ;
           =2 sfr REGX_LSB    = 0xAC ;
           =2 sfr REGX_CTRL   = 0xAD ;
           =2 sfr RSTREAS             = 0xB1 ;
           =2 sfr SPI_DATA    = 0xB2 ;
           =2 sfr SPI_CTRL    = 0xB3 ;
           =2 sfr SPICLK              = 0xB4 ;
           =2 sfr TICK_DV             = 0xB5 ;
           =2 sfr CK_CTRL             = 0xB6 ;
           =2 sfr TEST_MODE   = 0xB7 ;
           =2 sfr IP                  = 0xB8 ;
           =2 sfr T1_1V2              = 0xBC ;
           =2 sfr T2_1V2              = 0xBD ;
           =2 sfr DEV_OFFSET  = 0xBE ;
           =2 sfr T2CON               = 0xC8 ;
           =2 sfr RCAP2L              = 0xCA ;
           =2 sfr RCAP2H              = 0xCB ;
           =2 sfr TL2                 = 0xCC ;
           =2 sfr TH2                 = 0xCD ;
           =2 sfr PSW                 = 0xD0 ;
           =2 sfr EICON               = 0xD8 ;
           =2 sfr ACC                 = 0xE0 ;
           =2 sfr EIE                 = 0xE8 ;
           =2 sfr B                   = 0xF0 ;
           =2 sfr EIP                 = 0xF8 ;
           =2 
           =2 
           =2 /*  BIT Registers  */
           =2 /* P0 */
           =2 sbit P0_0       = 0x80  ;
           =2 sbit DIO2       = 0x80  ;
           =2 sbit P0_1       = 0x81  ;
           =2 sbit RXD        = 0x81  ;
           =2 sbit DIO3       = 0x81  ;
           =2 sbit P0_2       = 0x82  ;
           =2 sbit TXD        = 0x82  ;
           =2 sbit DIO4       = 0x82  ;
           =2 sbit P0_3       = 0x83  ;
           =2 sbit INT0_N     = 0x83  ;
           =2 sbit DIO5       = 0x83  ;
           =2 sbit P0_4       = 0x84  ;
           =2 sbit INT1_N     = 0x84  ;
           =2 sbit DIO6       = 0x84  ;
           =2 sbit P0_5       = 0x85  ;
           =2 sbit T0         = 0x85  ;
           =2 sbit DIO7       = 0x85  ;
           =2 sbit P0_6       = 0x86  ;
           =2 sbit T1         = 0x86  ;
           =2 sbit DIO8       = 0x86  ;
           =2 sbit P0_7       = 0x87  ;
           =2 sbit PWM        = 0x87  ;
           =2 sbit DIO9       = 0x87  ;
           =2 
           =2 /*  TCON  */
           =2 sbit IT0        = 0x88 ;
           =2 sbit IE0        = 0x89 ;
           =2 sbit IT1        = 0x8A ;
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 7   

           =2 sbit IE1        = 0x8B ;
           =2 sbit TR0        = 0x8C ;
           =2 sbit TF0        = 0x8D ;
           =2 sbit TR1        = 0x8E ;
           =2 sbit TF1        = 0x8F ;
           =2 
           =2 /* P1 */
           =2 sbit P1_0       = 0x90 ;
           =2 sbit T2         = 0x90 ;
           =2 sbit DIO0       = 0x90 ;
           =2 sbit P1_1       = 0x91 ;
           =2 sbit DIO1       = 0x91 ;
           =2 sbit P1_2       = 0x92 ;
           =2 sbit DIN0       = 0x92 ;
           =2 
           =2 /*  SCON  */
           =2 sbit RI         = 0x98 ;
           =2 sbit TI         = 0x99 ;
           =2 sbit RB8        = 0x9A ;
           =2 sbit TB8        = 0x9B ;
           =2 sbit REN        = 0x9C ;
           =2 sbit SM2        = 0x9D ;
           =2 sbit SM1        = 0x9E ;
           =2 sbit SM0        = 0x9F ;
           =2 
           =2 /* P2 */
           =2 sbit DATA       = 0xA0 ;
           =2 sbit CLK1       = 0xA1 ;
           =2 sbit DR1        = 0xA2 ;
           =2 sbit CS         = 0xA3 ;
           =2 sbit DOUT2      = 0xA4 ;
           =2 sbit CLK2       = 0xA5 ;
           =2 sbit DR2_CE     = 0xA6 ;
           =2 sbit DR2        = 0xA6 ;
           =2 sbit CE         = 0xA6 ;
           =2 sbit PWR_UP     = 0xA7 ;
           =2 
           =2 /*  IE   */
           =2 sbit EX0        = 0xA8 ;
           =2 sbit ET0        = 0xA9 ;
           =2 sbit EX1        = 0xAA ;
           =2 sbit ET1        = 0xAB ;
           =2 sbit ES         = 0xAC ;
           =2 sbit ET2        = 0xAD ;
           =2 sbit EA         = 0xAF ;
           =2 
           =2 /*  IP   */
           =2 sbit PX0        = 0xB8 ;
           =2 sbit PT0        = 0xB9 ;
           =2 sbit PX1        = 0xBA ;
           =2 sbit PT1        = 0xBB ;
           =2 sbit PS         = 0xBC ;
           =2 sbit PT2        = 0xBD ;
           =2 
           =2 /*  T2CON  */
           =2 sbit CP_RL2     = 0xC8 ;
           =2 sbit CPRL2      = 0xC8 ;
           =2 sbit C_T2       = 0xC9 ;
           =2 sbit CT2        = 0xC9 ;
           =2 sbit TR2        = 0xCA ;
           =2 sbit EXEN2      = 0xCB ;
           =2 sbit TCLK       = 0xCC ;
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 8   

           =2 sbit RCLK       = 0xCD ;
           =2 sbit EXF2       = 0xCE ;
           =2 sbit TF2        = 0xCF ;
           =2 
           =2 /*  PSW   */
           =2 sbit P          = 0xD0 ;
           =2 sbit F1         = 0xD1 ;
           =2 sbit OV         = 0xD2 ;
           =2 sbit RS0        = 0xD3 ;
           =2 sbit RS1        = 0xD4 ;
           =2 sbit F0         = 0xD5 ;
           =2 sbit AC         = 0xD6 ;
           =2 sbit CY         = 0xD7 ;
           =2 
           =2 /*  EICON  */
           =2 sbit WDTI       = 0xDB ;
           =2 
           =2 /*  EIE  */
           =2 sbit EX2        = 0xE8 ;
           =2 sbit EX3        = 0xE9 ;
           =2 sbit EX4        = 0xEA ;
           =2 sbit EX5        = 0xEB ;
           =2 sbit EWDI       = 0xEC ;
           =2 
           =2 /*  EIP  */
           =2 sbit PX2        = 0xF8 ;
           =2 sbit PX3        = 0xF9 ;
           =2 sbit PX4        = 0xFA ;
           =2 sbit PX5        = 0xFB ;
           =2 sbit PWDI       = 0xFC ;
           =2 
           =2 
           =2 /* BIT definitions for bits that are not directly accessible */
           =2 /* PCON bits */
           =2 #define IDL             0x01
           =2 #define PD              0x02
           =2 #define GF0             0x04
           =2 #define GF1             0x08
           =2 #define SMOD            0x80
           =2 
           =2 /* TMOD bits */
           =2 #define T0_M0           0x01
           =2 #define T0_M1           0x02
           =2 #define T0_CT           0x04
           =2 #define T0_GATE         0x08
           =2 #define T1_M0           0x10
           =2 #define T1_M1           0x20
           =2 #define T1_CT           0x40
           =2 #define T1_GATE         0x80
           =2 
           =2 #define T0_MASK         0x0F
           =2 #define T1_MASK         0xF0
           =2 
           =2 /* Interrupt numbers: address = (number * 8) + 3 */
           =2 #define IE0_VECTOR      0       /* 0x03 external interrupt 0 */
           =2 #define TF0_VECTOR      1       /* 0x0b timer 0 */
           =2 #define IE1_VECTOR      2       /* 0x13 external interrupt 1 */
           =2 #define TF1_VECTOR      3       /* 0x1b timer 1 */
           =2 #define SI0_VECTOR      4       /* 0x23 serial port 0 */
           =2 
           =2 #endif
  15      =1  
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 9   

  16      =1  #define blink_led() P0 ^= 0x20
  17      =1  
  18      =1  #define eco_dev_blink_led() P0 ^= 0x08
  19      =1  
  20      =1  #endif 
  36          #include "rf/rf.h"
   1      =1  /*
   2      =1   * (C) 2006 The Regents of the University of California. All Rights Reserved.
   3      =1   * Created by Seung-mok Yoo, Department of Electrical Engineering & Computer
   4      =1   * Science
   5      =1   *
   6      =1   * Copyright (C) 2006 The Regents of the University of California. All Rights
   7      =1   * Reserved. Permission to use, copy, modify, and distribute this software and
   8      =1   * its documentation for educational, research and non-profit purposes, without
   9      =1   * fee, and without a written agreement is hereby granted, provided that the
  10      =1   * above copyright notice, this paragraph and the following two paragraphs
  11      =1   * appear in all copies. This software program and documentation are
  12      =1   * copyrighted by The Regents of the University of California ("The University
  13      =1   * of California").
  14      =1   *
  15      =1   * THE SOFTWARE PROGRAM AND DOCUMENTATION ARE SUPPLIED "AS IS," WITHOUT ANY
  16      =1   * ACCOMPANYING SERVICES FROM THE UNIVERSITY OF CALFORNIA. FURTHERMORE, THE
  17      =1   * UNIVERSITY OF CALIFORNIA DOES NOT WARRANT THAT THE OPERATION OF THE PROGRAM
  18      =1   * WILL BE UNINTERRUPTED OR ERROR-FREE. THE END-USER UNDERSTANDS THAT THE
  19      =1   * PROGRAM WAS DEVELOPED FOR RESEARCH PURPOSES AND IS ADVISED NOT TO RELY
  20      =1   * EXCLUSIVELY ON THE PROGRAM FOR ANY REASON.
  21      =1   *
  22      =1   * IN NO EVENT SHALL THE UNIVERSITY OF CALIFORNIA BE LIABLE TO ANY PARTY FOR
  23      =1   * DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING
  24      =1   * LOST PROFITS, ARISING OUT OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION,
  25      =1   * EVEN IF THE UNIVERSITY OF CALIFORNIA HAS BEEN ADVISED OF THE POSSIBILITY OF
  26      =1   * SUCH DAMAGES. THE UNIVERSITY OF CALIFORNIA SPECIFICALLY DISCLAIMS ANY
  27      =1   * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  28      =1   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE SOFTWARE PROVIDED
  29      =1   * HEREUNDER IS ON AN "AS IS" BASIS, AND THE UNIVERSITY OF CALIFORNIA HAS NO
  30      =1   * OBLIGATIONS TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR
  31      =1   * MODIFICATIONS. 
  32      =1   */
  33      =1  #ifndef _RF_H
  34      =1  #define _RF_H
  35      =1  
  36      =1  #define PAYLOAD_SZ                      11
  37      =1  
  38      =1  void    rf_init(void);
  39      =1  void    configRX(void);
  40      =1  void    configTX(void);
  41      =1  
  42      =1  void    Delay100us(volatile unsigned char n);
  43      =1  void    txPacket(char *buf);
  44      =1  char    rxPacket(char *buf);
  45      =1  
  46      =1  #endif // _RF_H
  37          #include "utils/utils.h"
   1      =1  /*
   2      =1   * Author(s): Min-Hua Chen (Embedded Platform Lab, NTHU)
   3      =1   * Copyright (c) 2008 National Tsing Hua University (NTHU) 
   4      =1   * Permission to copy, modify, and distribute this program is granted 
   5      =1   * for noncommercial purposes, provided the author(s) and copyright
   6      =1   * notice are retained. All other uses require explicit written
   7      =1   * permission from NTHU. 
   8      =1   *
   9      =1   * utils.h
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 10  

  10      =1   * utility functions
  11      =1   * Min-Hua Chen <orca.chen@gmail.com> 
  12      =1   * 2007/11/20
  13      =1   */
  14      =1  
  15      =1  void store_cpu_rate(int mhz);
  16      =1  void mdelay(unsigned int msec);
  17      =1  void wdt_load(unsigned int cnt);
  18      =1  void strncpy(char *src, char *dst, int n);
  38          
  39          
  40          void blink_fast()
  41          {
  42   1              int i;
  43   1              for(i=0;i<10;i++)
  44   1              {
  45   2                      P0 ^= 0x20;
  46   2                      mdelay(200);
  47   2              }
  48   1      }
  49          
  50          void blink_slow()
  51          {
  52   1              int i;
  53   1              for(i=0;i<10;i++)
  54   1              {
  55   2                      P0 ^= 0x20;
  56   2                      mdelay(500);
  57   2              }
  58   1      }
  59          
  60          void main(void)
  61          {
  62   1              int i;
  63   1      
  64   1              store_cpu_rate(16);
  65   1              
  66   1              //init LED
  67   1              P0_DIR &= ~0x28;
  68   1              P0_ALT &= ~0x28;
  69   1              
  70   1              for(i=0;i<6;i++)
  71   1              {
  72   2                      //LED blink
  73   2                      blink_led();
  74   2                      
  75   2                      mdelay(200);
  76   2              }
  77   1              
  78   1              while(1)
  79   1              {
  80   2                      blink_slow();
  81   2                      blink_fast();
  82   2              }
  83   1      
  84   1      }
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 11  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION blink_fast (BEGIN)
                                           ; SOURCE LINE # 40
                                           ; SOURCE LINE # 41
                                           ; SOURCE LINE # 43
0000 E4                CLR     A
0001 F500        R     MOV     i,A
0003 F500        R     MOV     i+01H,A
0005         ?C0001:
                                           ; SOURCE LINE # 44
                                           ; SOURCE LINE # 45
0005 638020            XRL     P0,#020H
                                           ; SOURCE LINE # 46
0008 7FC8              MOV     R7,#0C8H
000A 7E00              MOV     R6,#00H
000C 120000      E     LCALL   _mdelay
                                           ; SOURCE LINE # 47
000F 0500        R     INC     i+01H
0011 E500        R     MOV     A,i+01H
0013 7002              JNZ     ?C0015
0015 0500        R     INC     i
0017         ?C0015:
0017 C3                CLR     C
0018 940A              SUBB    A,#0AH
001A E500        R     MOV     A,i
001C 6480              XRL     A,#080H
001E 9480              SUBB    A,#080H
0020 40E3              JC      ?C0001
                                           ; SOURCE LINE # 48
0022         ?C0004:
0022 22                RET     
             ; FUNCTION blink_fast (END)

             ; FUNCTION blink_slow (BEGIN)
                                           ; SOURCE LINE # 50
                                           ; SOURCE LINE # 51
                                           ; SOURCE LINE # 53
0000 E4                CLR     A
0001 F500        R     MOV     i,A
0003 F500        R     MOV     i+01H,A
0005         ?C0005:
                                           ; SOURCE LINE # 54
                                           ; SOURCE LINE # 55
0005 638020            XRL     P0,#020H
                                           ; SOURCE LINE # 56
0008 7FF4              MOV     R7,#0F4H
000A 7E01              MOV     R6,#01H
000C 120000      E     LCALL   _mdelay
                                           ; SOURCE LINE # 57
000F 0500        R     INC     i+01H
0011 E500        R     MOV     A,i+01H
0013 7002              JNZ     ?C0016
0015 0500        R     INC     i
0017         ?C0016:
0017 C3                CLR     C
0018 940A              SUBB    A,#0AH
001A E500        R     MOV     A,i
001C 6480              XRL     A,#080H
001E 9480              SUBB    A,#080H
0020 40E3              JC      ?C0005
C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 12  

                                           ; SOURCE LINE # 58
0022         ?C0008:
0022 22                RET     
             ; FUNCTION blink_slow (END)

             ; FUNCTION main (BEGIN)
                                           ; SOURCE LINE # 60
                                           ; SOURCE LINE # 61
                                           ; SOURCE LINE # 64
0000 7F10              MOV     R7,#010H
0002 7E00              MOV     R6,#00H
0004 120000      E     LCALL   _store_cpu_rate
                                           ; SOURCE LINE # 67
0007 5394D7            ANL     P0_DIR,#0D7H
                                           ; SOURCE LINE # 68
000A 5395D7            ANL     P0_ALT,#0D7H
                                           ; SOURCE LINE # 70
000D E4                CLR     A
000E F500        R     MOV     i,A
0010 F500        R     MOV     i+01H,A
0012         ?C0009:
                                           ; SOURCE LINE # 71
                                           ; SOURCE LINE # 73
0012 638020            XRL     P0,#020H
                                           ; SOURCE LINE # 75
0015 7FC8              MOV     R7,#0C8H
0017 7E00              MOV     R6,#00H
0019 120000      E     LCALL   _mdelay
                                           ; SOURCE LINE # 76
001C 0500        R     INC     i+01H
001E E500        R     MOV     A,i+01H
0020 7002              JNZ     ?C0017
0022 0500        R     INC     i
0024         ?C0017:
0024 C3                CLR     C
0025 9406              SUBB    A,#06H
0027 E500        R     MOV     A,i
0029 6480              XRL     A,#080H
002B 9480              SUBB    A,#080H
002D 40E3              JC      ?C0009
002F         ?C0012:
                                           ; SOURCE LINE # 78
                                           ; SOURCE LINE # 79
                                           ; SOURCE LINE # 80
002F 120000      R     LCALL   blink_slow
                                           ; SOURCE LINE # 81
0032 120000      R     LCALL   blink_fast
                                           ; SOURCE LINE # 82
0035 80F8              SJMP    ?C0012
             ; FUNCTION main (END)

C51 COMPILER V8.08   PAGING                                                                11/21/2008 22:23:41 PAGE 13  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


_mdelay. . . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
P0 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0080H  1
blink_fast . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  AUTO     DATA   INT      0000H  2
main . . . . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  AUTO     DATA   INT      0000H  2
blink_slow . . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  AUTO     DATA   INT      0000H  2
P0_DIR . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0094H  1
P0_ALT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0095H  1
_store_cpu_rate. . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    125    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       6
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
