<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767147783" />
    <testcase name="test_uart_tx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="133" time="8.511543273925781e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="143" time="3.2901763916015625e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="154" time="2.5987625122070312e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="172" time="2.193450927734375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_tx_timing" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="184" time="2.2649765014648438e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="201" time="0.0003058910369873047" sim_time_ns="50.0" ratio_time="163456.89789555728" />
    <testcase name="test_uart_rx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="211" time="0.06830596923828125" sim_time_ns="86880.0" ratio_time="1271923.9763207864" />
    <testcase name="test_uart_rx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="226" time="0.2732248306274414" sim_time_ns="347340.0" ratio_time="1271260.738646478" />
    <testcase name="test_uart_rx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="242" time="0.13652992248535156" sim_time_ns="173700.00000000006" ratio_time="1272248.5799304289" />
    <testcase name="test_uart_rx_false_start" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="256" time="0.02451300621032715" sim_time_ns="52140.0" ratio_time="2127034.0958031416" />
    <testcase name="test_uart_rx_framing_error" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="272" time="0.07259893417358398" sim_time_ns="104210.0" ratio_time="1435420.522164058" />
    <testcase name="test_uart_loopback_single" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="288" time="0.06739425659179688" sim_time_ns="86860.0" ratio_time="1288833.8620026037" />
    <testcase name="test_uart_loopback_multiple" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="307" time="0.20283985137939453" sim_time_ns="260520.00000000012" ratio_time="1284362.9998166377" />
  </testsuite>
</testsuites>