static void T_1\r\nF_1 ( void * V_1 , const void * V_2 )\r\n{\r\nasm("\\r\nstmfd sp!, {r4, r5, lr} \n\\r\nmov lr, %2 \n\\r\n\n\\r\npld [r1, #0] \n\\r\npld [r1, #32] \n\\r\n1: pld [r1, #64] \n\\r\npld [r1, #96] \n\\r\n\n\\r\n2: ldrd r2, [r1], #8 \n\\r\nmov ip, r0 \n\\r\nldrd r4, [r1], #8 \n\\r\nmcr p15, 0, ip, c7, c6, 1 @ invalidate\n\\r\nstrd r2, [r0], #8 \n\\r\nldrd r2, [r1], #8 \n\\r\nstrd r4, [r0], #8 \n\\r\nldrd r4, [r1], #8 \n\\r\nstrd r2, [r0], #8 \n\\r\nstrd r4, [r0], #8 \n\\r\nldrd r2, [r1], #8 \n\\r\nmov ip, r0 \n\\r\nldrd r4, [r1], #8 \n\\r\nmcr p15, 0, ip, c7, c6, 1 @ invalidate\n\\r\nstrd r2, [r0], #8 \n\\r\nldrd r2, [r1], #8 \n\\r\nsubs lr, lr, #1 \n\\r\nstrd r4, [r0], #8 \n\\r\nldrd r4, [r1], #8 \n\\r\nstrd r2, [r0], #8 \n\\r\nstrd r4, [r0], #8 \n\\r\nbgt 1b \n\\r\nbeq 2b \n\\r\n\n\\r\nldmfd sp!, {r4, r5, pc}"\r\n:\r\n: "r" (kto), "r" (kfrom), "I" (PAGE_SIZE / 64 - 1));\r\n}\r\nvoid F_2 ( struct V_3 * V_4 , struct V_3 * V_5 ,\r\nunsigned long V_6 , struct V_7 * V_8 )\r\n{\r\nvoid * V_1 , * V_2 ;\r\nV_1 = F_3 ( V_4 , V_9 ) ;\r\nV_2 = F_3 ( V_5 , V_10 ) ;\r\nF_4 ( V_8 , V_6 , F_5 ( V_5 ) ) ;\r\nF_1 ( V_1 , V_2 ) ;\r\nF_6 ( V_2 , V_10 ) ;\r\nF_6 ( V_1 , V_9 ) ;\r\n}\r\nvoid F_7 ( struct V_3 * V_3 , unsigned long V_6 )\r\n{\r\nvoid * V_11 , * V_12 = F_3 ( V_3 , V_9 ) ;\r\nasm volatile ("\\r\nmov r1, %2 \n\\r\nmov r2, #0 \n\\r\nmov r3, #0 \n\\r\n1: mcr p15, 0, %0, c7, c6, 1 @ invalidate line\n\\r\nstrd r2, [%0], #8 \n\\r\nstrd r2, [%0], #8 \n\\r\nstrd r2, [%0], #8 \n\\r\nstrd r2, [%0], #8 \n\\r\nsubs r1, r1, #1 \n\\r\nbne 1b"\r\n: "=r" (ptr)\r\n: "0" (kaddr), "I" (PAGE_SIZE / 32)\r\n: "r1", "r2", "r3");\r\nF_6 ( V_12 , V_9 ) ;\r\n}
