

================================================================
== Vitis HLS Report for 'execute_contract_fpga'
================================================================
* Date:           Mon Aug 23 09:42:57 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_28_1          |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_28_1.1       |        3|        9|         2|          2|          1|  1 ~ 4|       yes|
        | + VITIS_LOOP_28_1.2       |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.3       |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.4       |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.5       |       20|       20|         2|          1|          1|     20|       yes|
        | + VITIS_LOOP_28_1.6       |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.7       |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.8       |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.9       |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.10      |        4|        4|         2|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.11      |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.12      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.13      |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.14      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.15      |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.16      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.17      |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.18      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.19      |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.20      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.21      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.22      |        4|        4|         2|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.23      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.24      |        4|        4|         2|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.25      |        4|        4|         2|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.26      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.27      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.28      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.29      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.30      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.31      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.32      |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.33      |       24|       36|     6 ~ 9|          -|          -|      4|        no|
        |  ++ VITIS_LOOP_28_1.33.1  |        1|        4|         2|          1|          1|  0 ~ 3|       yes|
        | + VITIS_LOOP_28_1.34      |        3|        3|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_28_1.35      |        4|        4|         1|          1|          1|      4|       yes|
        | + VITIS_LOOP_61_2         |        ?|        ?|         1|          1|          1|      ?|       yes|
        |- Loop 2                   |        ?|        ?|         2|          1|          1|      ?|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 2
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 1
  * Pipeline-11: initiation interval (II) = 1, depth = 1
  * Pipeline-12: initiation interval (II) = 1, depth = 1
  * Pipeline-13: initiation interval (II) = 1, depth = 1
  * Pipeline-14: initiation interval (II) = 1, depth = 1
  * Pipeline-15: initiation interval (II) = 1, depth = 1
  * Pipeline-16: initiation interval (II) = 1, depth = 1
  * Pipeline-17: initiation interval (II) = 1, depth = 1
  * Pipeline-18: initiation interval (II) = 1, depth = 1
  * Pipeline-19: initiation interval (II) = 1, depth = 1
  * Pipeline-20: initiation interval (II) = 1, depth = 2
  * Pipeline-21: initiation interval (II) = 1, depth = 1
  * Pipeline-22: initiation interval (II) = 1, depth = 2
  * Pipeline-23: initiation interval (II) = 1, depth = 2
  * Pipeline-24: initiation interval (II) = 2, depth = 2
  * Pipeline-25: initiation interval (II) = 1, depth = 1
  * Pipeline-26: initiation interval (II) = 1, depth = 1
  * Pipeline-27: initiation interval (II) = 1, depth = 1
  * Pipeline-28: initiation interval (II) = 1, depth = 1
  * Pipeline-29: initiation interval (II) = 1, depth = 1
  * Pipeline-30: initiation interval (II) = 1, depth = 1
  * Pipeline-31: initiation interval (II) = 1, depth = 1
  * Pipeline-32: initiation interval (II) = 1, depth = 2
  * Pipeline-33: initiation interval (II) = 1, depth = 1
  * Pipeline-34: initiation interval (II) = 1, depth = 1
  * Pipeline-35: initiation interval (II) = 1, depth = 1
  * Pipeline-36: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 248
* Pipeline : 37
  Pipeline-0 : II = 1, D = 1, States = { 36 }
  Pipeline-1 : II = 1, D = 1, States = { 53 }
  Pipeline-2 : II = 1, D = 1, States = { 55 }
  Pipeline-3 : II = 1, D = 2, States = { 59 60 }
  Pipeline-4 : II = 1, D = 1, States = { 62 }
  Pipeline-5 : II = 1, D = 1, States = { 64 }
  Pipeline-6 : II = 1, D = 1, States = { 70 }
  Pipeline-7 : II = 1, D = 1, States = { 72 }
  Pipeline-8 : II = 1, D = 2, States = { 82 83 }
  Pipeline-9 : II = 1, D = 1, States = { 104 }
  Pipeline-10 : II = 1, D = 1, States = { 106 }
  Pipeline-11 : II = 1, D = 1, States = { 118 }
  Pipeline-12 : II = 1, D = 1, States = { 121 }
  Pipeline-13 : II = 1, D = 1, States = { 126 }
  Pipeline-14 : II = 1, D = 1, States = { 129 }
  Pipeline-15 : II = 1, D = 1, States = { 131 }
  Pipeline-16 : II = 1, D = 1, States = { 134 }
  Pipeline-17 : II = 1, D = 1, States = { 136 }
  Pipeline-18 : II = 1, D = 1, States = { 139 }
  Pipeline-19 : II = 1, D = 1, States = { 143 }
  Pipeline-20 : II = 1, D = 2, States = { 145 146 }
  Pipeline-21 : II = 1, D = 1, States = { 153 }
  Pipeline-22 : II = 1, D = 2, States = { 160 161 }
  Pipeline-23 : II = 1, D = 2, States = { 164 165 }
  Pipeline-24 : II = 2, D = 2, States = { 173 174 }
  Pipeline-25 : II = 1, D = 1, States = { 185 }
  Pipeline-26 : II = 1, D = 1, States = { 189 }
  Pipeline-27 : II = 1, D = 1, States = { 195 }
  Pipeline-28 : II = 1, D = 1, States = { 201 }
  Pipeline-29 : II = 1, D = 1, States = { 207 }
  Pipeline-30 : II = 1, D = 1, States = { 213 }
  Pipeline-31 : II = 1, D = 1, States = { 224 }
  Pipeline-32 : II = 1, D = 2, States = { 228 229 }
  Pipeline-33 : II = 1, D = 1, States = { 233 }
  Pipeline-34 : II = 1, D = 1, States = { 236 }
  Pipeline-35 : II = 1, D = 1, States = { 240 }
  Pipeline-36 : II = 1, D = 2, States = { 246 247 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 244 
10 --> 11 107 
11 --> 12 15 22 27 31 41 43 48 49 51 68 76 78 81 86 89 93 95 107 108 110 115 117 123 141 150 155 157 168 170 180 193 219 221 238 239 46 59 
12 --> 13 
13 --> 14 
14 --> 107 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 20 
19 --> 107 
20 --> 21 
21 --> 107 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 107 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 107 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 36 
37 --> 38 39 107 
38 --> 39 
39 --> 40 107 
40 --> 107 
41 --> 42 
42 --> 107 
43 --> 44 
44 --> 45 46 
45 --> 46 
46 --> 47 
47 --> 107 
48 --> 107 
49 --> 50 
50 --> 107 
51 --> 52 
52 --> 107 53 
53 --> 54 53 
54 --> 55 
55 --> 56 55 
56 --> 57 
57 --> 58 
58 --> 107 
59 --> 61 60 
60 --> 59 
61 --> 62 
62 --> 63 62 
63 --> 64 
64 --> 65 64 
65 --> 66 
66 --> 67 
67 --> 107 
68 --> 69 
69 --> 70 
70 --> 71 70 
71 --> 72 
72 --> 73 72 
73 --> 74 
74 --> 75 
75 --> 107 
76 --> 77 
77 --> 107 
78 --> 79 
79 --> 80 
80 --> 107 
81 --> 82 
82 --> 84 83 
83 --> 82 
84 --> 85 
85 --> 107 
86 --> 87 
87 --> 88 
88 --> 107 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 107 
93 --> 94 
94 --> 107 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 107 
100 --> 101 
101 --> 102 107 
102 --> 103 
103 --> 104 
104 --> 105 104 
105 --> 106 
106 --> 107 106 
107 --> 9 
108 --> 109 
109 --> 107 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 107 
115 --> 116 
116 --> 107 
117 --> 118 
118 --> 119 118 
119 --> 120 
120 --> 121 
121 --> 122 121 
122 --> 107 
123 --> 124 
124 --> 125 
125 --> 126 131 136 
126 --> 127 126 
127 --> 128 
128 --> 129 
129 --> 130 129 
130 --> 107 
131 --> 132 131 
132 --> 133 
133 --> 134 
134 --> 135 134 
135 --> 107 
136 --> 137 136 
137 --> 138 
138 --> 139 
139 --> 140 139 
140 --> 107 
141 --> 142 
142 --> 143 145 
143 --> 144 143 
144 --> 107 
145 --> 147 146 
146 --> 145 
147 --> 148 
148 --> 149 
149 --> 107 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 153 
154 --> 107 
155 --> 156 
156 --> 107 
157 --> 158 
158 --> 159 
159 --> 160 164 
160 --> 162 161 
161 --> 160 
162 --> 163 
163 --> 107 
164 --> 166 165 
165 --> 164 
166 --> 167 
167 --> 107 
168 --> 169 
169 --> 107 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 173 
175 --> 176 
176 --> 177 107 
177 --> 178 
178 --> 179 
179 --> 107 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 189 
185 --> 186 185 
186 --> 187 
187 --> 188 
188 --> 107 
189 --> 190 189 
190 --> 191 
191 --> 192 
192 --> 107 
193 --> 194 
194 --> 195 201 207 213 
195 --> 196 195 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 107 
201 --> 202 201 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 107 
207 --> 208 207 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 107 
213 --> 214 213 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 107 
219 --> 220 
220 --> 107 
221 --> 222 
222 --> 223 
223 --> 224 233 
224 --> 225 224 
225 --> 226 
226 --> 227 
227 --> 228 107 
228 --> 229 
229 --> 230 228 
230 --> 231 
231 --> 232 
232 --> 227 
233 --> 234 233 
234 --> 235 
235 --> 236 
236 --> 237 236 
237 --> 107 
238 --> 107 
239 --> 241 240 
240 --> 241 240 
241 --> 242 
242 --> 243 
243 --> 107 
244 --> 245 
245 --> 246 
246 --> 248 247 
247 --> 246 
248 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%code_pos = alloca i32 1"   --->   Operation 249 'alloca' 'code_pos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0 = alloca i32 1"   --->   Operation 250 'alloca' 'z_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0 = alloca i32 1"   --->   Operation 251 'alloca' 'z_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0 = alloca i32 1"   --->   Operation 252 'alloca' 'z_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0 = alloca i32 1"   --->   Operation 253 'alloca' 'z_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_0_0 = alloca i32 1"   --->   Operation 254 'alloca' 'z_word_num_bits_11_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_1_0 = alloca i32 1"   --->   Operation 255 'alloca' 'z_word_num_bits_11_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_2_0 = alloca i32 1"   --->   Operation 256 'alloca' 'z_word_num_bits_11_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_3_0 = alloca i32 1"   --->   Operation 257 'alloca' 'z_word_num_bits_11_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_0_0 = alloca i32 1"   --->   Operation 258 'alloca' 'z_word_num_bits_12_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_1_0 = alloca i32 1"   --->   Operation 259 'alloca' 'z_word_num_bits_12_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_2_0 = alloca i32 1"   --->   Operation 260 'alloca' 'z_word_num_bits_12_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_3_0 = alloca i32 1"   --->   Operation 261 'alloca' 'z_word_num_bits_12_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_0_0 = alloca i32 1"   --->   Operation 262 'alloca' 'z_word_num_bits_6_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_1_0 = alloca i32 1"   --->   Operation 263 'alloca' 'z_word_num_bits_6_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_2_0 = alloca i32 1"   --->   Operation 264 'alloca' 'z_word_num_bits_6_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_3_0 = alloca i32 1"   --->   Operation 265 'alloca' 'z_word_num_bits_6_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_0_0 = alloca i32 1"   --->   Operation 266 'alloca' 'z_word_num_bits_7_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_1_0 = alloca i32 1"   --->   Operation 267 'alloca' 'z_word_num_bits_7_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_2_0 = alloca i32 1"   --->   Operation 268 'alloca' 'z_word_num_bits_7_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_3_0 = alloca i32 1"   --->   Operation 269 'alloca' 'z_word_num_bits_7_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_0_0 = alloca i32 1"   --->   Operation 270 'alloca' 'z_word_num_bits_8_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_1_0 = alloca i32 1"   --->   Operation 271 'alloca' 'z_word_num_bits_8_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_2_0 = alloca i32 1"   --->   Operation 272 'alloca' 'z_word_num_bits_8_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_3_0 = alloca i32 1"   --->   Operation 273 'alloca' 'z_word_num_bits_8_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_0_0 = alloca i32 1"   --->   Operation 274 'alloca' 'z_word_num_bits_9_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_1_0 = alloca i32 1"   --->   Operation 275 'alloca' 'z_word_num_bits_9_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_2_0 = alloca i32 1"   --->   Operation 276 'alloca' 'z_word_num_bits_9_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_3_0 = alloca i32 1"   --->   Operation 277 'alloca' 'z_word_num_bits_9_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_0_0 = alloca i32 1"   --->   Operation 278 'alloca' 'z_word_num_bits_10_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_1_0 = alloca i32 1"   --->   Operation 279 'alloca' 'z_word_num_bits_10_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_2_0 = alloca i32 1"   --->   Operation 280 'alloca' 'z_word_num_bits_10_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_3_0 = alloca i32 1"   --->   Operation 281 'alloca' 'z_word_num_bits_10_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0 = alloca i32 1"   --->   Operation 282 'alloca' 's_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0 = alloca i32 1"   --->   Operation 283 'alloca' 's_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0 = alloca i32 1"   --->   Operation 284 'alloca' 's_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0 = alloca i32 1"   --->   Operation 285 'alloca' 's_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_3_01206 = alloca i32 1"   --->   Operation 286 'alloca' 'ref_tmp_1_i_i_3_01206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_2_01207 = alloca i32 1"   --->   Operation 287 'alloca' 'ref_tmp_1_i_i_2_01207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_1_01208 = alloca i32 1"   --->   Operation 288 'alloca' 'ref_tmp_1_i_i_1_01208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_0_01209 = alloca i32 1"   --->   Operation 289 'alloca' 'ref_tmp_1_i_i_0_01209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_0_01210 = alloca i32 1"   --->   Operation 290 'alloca' 'ref_tmp_1_i_i247_0_01210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_1_01211 = alloca i32 1"   --->   Operation 291 'alloca' 'ref_tmp_1_i_i247_1_01211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_2_01212 = alloca i32 1"   --->   Operation 292 'alloca' 'ref_tmp_1_i_i247_2_01212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_3_01213 = alloca i32 1"   --->   Operation 293 'alloca' 'ref_tmp_1_i_i247_3_01213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_0 = alloca i32 1"   --->   Operation 294 'alloca' 'p_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_0 = alloca i32 1"   --->   Operation 295 'alloca' 'p_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_0 = alloca i32 1"   --->   Operation 296 'alloca' 'p_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_0 = alloca i32 1"   --->   Operation 297 'alloca' 'p_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%ref_tmp_i439_0_01202 = alloca i32 1"   --->   Operation 298 'alloca' 'ref_tmp_i439_0_01202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%ref_tmp_i439_1_01203 = alloca i32 1"   --->   Operation 299 'alloca' 'ref_tmp_i439_1_01203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%ref_tmp_i439_2_01204 = alloca i32 1"   --->   Operation 300 'alloca' 'ref_tmp_i439_2_01204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%ref_tmp_i439_3_01205 = alloca i32 1"   --->   Operation 301 'alloca' 'ref_tmp_i439_3_01205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%state_addr_31 = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:65]   --->   Operation 302 'getelementptr' 'state_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.29ns)   --->   "%store_ln65 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 0, i32 15" [./execution_state.hpp:65]   --->   Operation 303 'store' 'store_ln65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_1 : Operation 304 [1/1] (0.62ns)   --->   "%store_ln28 = store i64 0, i64 %code_pos" [executor_fpga.cpp:28]   --->   Operation 304 'store' 'store_ln28' <Predicate = true> <Delay = 0.62>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%state_addr_41 = getelementptr i256 %state, i64 0, i64 8719" [./execution_state.hpp:134]   --->   Operation 305 'getelementptr' 'state_addr_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (1.29ns)   --->   "%store_ln134 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_41, i256 3062541302288446171170371466885913903104, i32 983040" [./execution_state.hpp:134]   --->   Operation 306 'store' 'store_ln134' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%state_addr_42 = getelementptr i256 %state, i64 0, i64 8983" [./basic_string.hpp:24]   --->   Operation 307 'getelementptr' 'state_addr_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (1.29ns)   --->   "%store_ln136 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 0, i32 4278190080" [./execution_state.hpp:136]   --->   Operation 308 'store' 'store_ln136' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr i256 %msg, i64 0, i64 0" [./execution_state.hpp:129]   --->   Operation 309 'getelementptr' 'msg_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [2/2] (1.29ns)   --->   "%msg_load = load i4 %msg_addr" [./execution_state.hpp:129]   --->   Operation 310 'load' 'msg_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%state_addr_43 = getelementptr i256 %state, i64 0, i64 8984" [./execution_state.hpp:137]   --->   Operation 311 'getelementptr' 'state_addr_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.29ns)   --->   "%store_ln138 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_43, i256 0, i32 65535" [./execution_state.hpp:138]   --->   Operation 312 'store' 'store_ln138' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%state_addr_44 = getelementptr i256 %state, i64 0, i64 8985" [./analysis.hpp:149]   --->   Operation 313 'getelementptr' 'state_addr_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (1.29ns)   --->   "%store_ln149 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_44, i256 0, i32 15" [./analysis.hpp:149]   --->   Operation 314 'store' 'store_ln149' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 315 [1/2] (1.29ns)   --->   "%msg_load = load i4 %msg_addr" [./execution_state.hpp:129]   --->   Operation 315 'load' 'msg_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %msg_load, i32 128, i32 191" [./execution_state.hpp:129]   --->   Operation 316 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i64 %lshr_ln" [./execution_state.hpp:129]   --->   Operation 317 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 0" [./execution_state.hpp:129]   --->   Operation 318 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (1.29ns)   --->   "%store_ln129 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln129, i32 255" [./execution_state.hpp:129]   --->   Operation 319 'store' 'store_ln129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%msg_addr_1 = getelementptr i256 %msg, i64 0, i64 1" [./execution_state.hpp:132]   --->   Operation 320 'getelementptr' 'msg_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [2/2] (1.29ns)   --->   "%msg_load_1 = load i4 %msg_addr_1" [./execution_state.hpp:132]   --->   Operation 321 'load' 'msg_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%msg_addr_2 = getelementptr i256 %msg, i64 0, i64 2" [./execution_state.hpp:132]   --->   Operation 322 'getelementptr' 'msg_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [2/2] (1.29ns)   --->   "%msg_load_2 = load i4 %msg_addr_2" [./execution_state.hpp:132]   --->   Operation 323 'load' 'msg_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%state_addr_32 = getelementptr i256 %state, i64 0, i64 8706" [./execution_state.hpp:132]   --->   Operation 324 'getelementptr' 'state_addr_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_32, i256 %msg_load, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 325 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 5 <SV = 4> <Delay = 2.59>
ST_5 : Operation 326 [1/2] (1.29ns)   --->   "%msg_load_1 = load i4 %msg_addr_1" [./execution_state.hpp:132]   --->   Operation 326 'load' 'msg_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_5 : Operation 327 [1/2] (1.29ns)   --->   "%msg_load_2 = load i4 %msg_addr_2" [./execution_state.hpp:132]   --->   Operation 327 'load' 'msg_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%msg_addr_3 = getelementptr i256 %msg, i64 0, i64 3" [./execution_state.hpp:132]   --->   Operation 328 'getelementptr' 'msg_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [2/2] (1.29ns)   --->   "%msg_load_3 = load i4 %msg_addr_3" [./execution_state.hpp:132]   --->   Operation 329 'load' 'msg_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%msg_addr_4 = getelementptr i256 %msg, i64 0, i64 4" [./execution_state.hpp:132]   --->   Operation 330 'getelementptr' 'msg_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [2/2] (1.29ns)   --->   "%msg_load_4 = load i4 %msg_addr_4" [./execution_state.hpp:132]   --->   Operation 331 'load' 'msg_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%state_addr_33 = getelementptr i256 %state, i64 0, i64 8707" [./execution_state.hpp:132]   --->   Operation 332 'getelementptr' 'state_addr_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_33, i256 %msg_load_1, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 333 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%state_addr_34 = getelementptr i256 %state, i64 0, i64 8708" [./execution_state.hpp:132]   --->   Operation 334 'getelementptr' 'state_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_34, i256 %msg_load_2, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 335 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 6 <SV = 5> <Delay = 2.59>
ST_6 : Operation 336 [1/2] (1.29ns)   --->   "%msg_load_3 = load i4 %msg_addr_3" [./execution_state.hpp:132]   --->   Operation 336 'load' 'msg_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_6 : Operation 337 [1/2] (1.29ns)   --->   "%msg_load_4 = load i4 %msg_addr_4" [./execution_state.hpp:132]   --->   Operation 337 'load' 'msg_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%msg_addr_5 = getelementptr i256 %msg, i64 0, i64 5" [./execution_state.hpp:132]   --->   Operation 338 'getelementptr' 'msg_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [2/2] (1.29ns)   --->   "%msg_load_5 = load i4 %msg_addr_5" [./execution_state.hpp:132]   --->   Operation 339 'load' 'msg_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%msg_addr_6 = getelementptr i256 %msg, i64 0, i64 6" [./execution_state.hpp:132]   --->   Operation 340 'getelementptr' 'msg_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [2/2] (1.29ns)   --->   "%msg_load_6 = load i4 %msg_addr_6" [./execution_state.hpp:132]   --->   Operation 341 'load' 'msg_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%state_addr_35 = getelementptr i256 %state, i64 0, i64 8709" [./execution_state.hpp:132]   --->   Operation 342 'getelementptr' 'state_addr_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_35, i256 %msg_load_3, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 343 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%state_addr_36 = getelementptr i256 %state, i64 0, i64 8710" [./execution_state.hpp:132]   --->   Operation 344 'getelementptr' 'state_addr_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_36, i256 %msg_load_4, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 345 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 7 <SV = 6> <Delay = 2.59>
ST_7 : Operation 346 [1/2] (1.29ns)   --->   "%msg_load_5 = load i4 %msg_addr_5" [./execution_state.hpp:132]   --->   Operation 346 'load' 'msg_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_7 : Operation 347 [1/2] (1.29ns)   --->   "%msg_load_6 = load i4 %msg_addr_6" [./execution_state.hpp:132]   --->   Operation 347 'load' 'msg_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%msg_addr_7 = getelementptr i256 %msg, i64 0, i64 7" [./execution_state.hpp:132]   --->   Operation 348 'getelementptr' 'msg_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 349 [2/2] (1.29ns)   --->   "%msg_load_7 = load i4 %msg_addr_7" [./execution_state.hpp:132]   --->   Operation 349 'load' 'msg_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%msg_addr_8 = getelementptr i256 %msg, i64 0, i64 8" [./execution_state.hpp:132]   --->   Operation 350 'getelementptr' 'msg_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 351 [2/2] (1.29ns)   --->   "%msg_load_8 = load i4 %msg_addr_8" [./execution_state.hpp:132]   --->   Operation 351 'load' 'msg_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%state_addr_37 = getelementptr i256 %state, i64 0, i64 8711" [./execution_state.hpp:132]   --->   Operation 352 'getelementptr' 'state_addr_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_37, i256 %msg_load_5, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 353 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%state_addr_38 = getelementptr i256 %state, i64 0, i64 8712" [./execution_state.hpp:132]   --->   Operation 354 'getelementptr' 'state_addr_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_38, i256 %msg_load_6, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 355 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 8 <SV = 7> <Delay = 2.59>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 356 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%code_size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %code_size"   --->   Operation 357 'read' 'code_size_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %msg, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 358 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %msg"   --->   Operation 359 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %code"   --->   Operation 360 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %code, void @empty_15, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 361 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %code_size"   --->   Operation 362 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %code_size, void @empty_15, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 364 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %state"   --->   Operation 365 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %storage_stream_in_V, void @empty_19, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 366 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %storage_stream_in_V"   --->   Operation 367 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %storage_stream_out_V, void @empty_19, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 368 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %storage_stream_out_V"   --->   Operation 369 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %result, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 370 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %result"   --->   Operation 371 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 372 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i160 %result"   --->   Operation 373 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 374 [1/2] (1.29ns)   --->   "%msg_load_7 = load i4 %msg_addr_7" [./execution_state.hpp:132]   --->   Operation 374 'load' 'msg_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_8 : Operation 375 [1/2] (1.29ns)   --->   "%msg_load_8 = load i4 %msg_addr_8" [./execution_state.hpp:132]   --->   Operation 375 'load' 'msg_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9> <RAM>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i256 %msg_load_8" [./execution_state.hpp:132]   --->   Operation 376 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%state_addr_39 = getelementptr i256 %state, i64 0, i64 8713" [./execution_state.hpp:132]   --->   Operation 377 'getelementptr' 'state_addr_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 378 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_39, i256 %msg_load_7, i32 4294967295" [./execution_state.hpp:132]   --->   Operation 378 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i64 %trunc_ln132" [./execution_state.hpp:132]   --->   Operation 379 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%state_addr_40 = getelementptr i256 %state, i64 0, i64 8714" [./execution_state.hpp:132]   --->   Operation 380 'getelementptr' 'state_addr_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (1.29ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_40, i256 %zext_ln132, i32 255" [./execution_state.hpp:132]   --->   Operation 381 'store' 'store_ln132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i64 %code_size_read" [./execution_state.hpp:55]   --->   Operation 382 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%state_addr_45 = getelementptr i256 %state, i64 0, i64 8715" [./evmc/evmc.hpp:648]   --->   Operation 383 'getelementptr' 'state_addr_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%state_addr_46 = getelementptr i256 %state, i64 0, i64 8716" [./evmc/evmc.hpp:648]   --->   Operation 384 'getelementptr' 'state_addr_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln28 = br void" [executor_fpga.cpp:28]   --->   Operation 385 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%code_pos_3 = load i64 %code_pos" [executor_fpga.cpp:55]   --->   Operation 386 'load' 'code_pos_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0"   --->   Operation 387 'load' 'z_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0"   --->   Operation 388 'load' 'z_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0"   --->   Operation 389 'load' 'z_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0"   --->   Operation 390 'load' 'z_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_0_0_load = load i64 %z_word_num_bits_11_0_0"   --->   Operation 391 'load' 'z_word_num_bits_11_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_1_0_load = load i64 %z_word_num_bits_11_1_0"   --->   Operation 392 'load' 'z_word_num_bits_11_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_2_0_load = load i64 %z_word_num_bits_11_2_0"   --->   Operation 393 'load' 'z_word_num_bits_11_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_3_0_load = load i64 %z_word_num_bits_11_3_0"   --->   Operation 394 'load' 'z_word_num_bits_11_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_0_0_load = load i64 %z_word_num_bits_12_0_0"   --->   Operation 395 'load' 'z_word_num_bits_12_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_1_0_load = load i64 %z_word_num_bits_12_1_0"   --->   Operation 396 'load' 'z_word_num_bits_12_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_2_0_load = load i64 %z_word_num_bits_12_2_0"   --->   Operation 397 'load' 'z_word_num_bits_12_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_3_0_load = load i64 %z_word_num_bits_12_3_0"   --->   Operation 398 'load' 'z_word_num_bits_12_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_0_0_load = load i64 %z_word_num_bits_6_0_0"   --->   Operation 399 'load' 'z_word_num_bits_6_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_1_0_load = load i64 %z_word_num_bits_6_1_0"   --->   Operation 400 'load' 'z_word_num_bits_6_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_2_0_load = load i64 %z_word_num_bits_6_2_0"   --->   Operation 401 'load' 'z_word_num_bits_6_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_3_0_load = load i64 %z_word_num_bits_6_3_0"   --->   Operation 402 'load' 'z_word_num_bits_6_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_0_0_load = load i64 %z_word_num_bits_7_0_0"   --->   Operation 403 'load' 'z_word_num_bits_7_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_1_0_load = load i64 %z_word_num_bits_7_1_0"   --->   Operation 404 'load' 'z_word_num_bits_7_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_2_0_load = load i64 %z_word_num_bits_7_2_0"   --->   Operation 405 'load' 'z_word_num_bits_7_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_3_0_load = load i64 %z_word_num_bits_7_3_0"   --->   Operation 406 'load' 'z_word_num_bits_7_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_0_0_load = load i64 %z_word_num_bits_8_0_0"   --->   Operation 407 'load' 'z_word_num_bits_8_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_1_0_load = load i64 %z_word_num_bits_8_1_0"   --->   Operation 408 'load' 'z_word_num_bits_8_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_2_0_load = load i64 %z_word_num_bits_8_2_0"   --->   Operation 409 'load' 'z_word_num_bits_8_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_3_0_load = load i64 %z_word_num_bits_8_3_0"   --->   Operation 410 'load' 'z_word_num_bits_8_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_0_0_load = load i64 %z_word_num_bits_9_0_0"   --->   Operation 411 'load' 'z_word_num_bits_9_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_1_0_load = load i64 %z_word_num_bits_9_1_0"   --->   Operation 412 'load' 'z_word_num_bits_9_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_2_0_load = load i64 %z_word_num_bits_9_2_0"   --->   Operation 413 'load' 'z_word_num_bits_9_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_3_0_load = load i64 %z_word_num_bits_9_3_0"   --->   Operation 414 'load' 'z_word_num_bits_9_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_0_0_load = load i64 %z_word_num_bits_10_0_0"   --->   Operation 415 'load' 'z_word_num_bits_10_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_1_0_load = load i64 %z_word_num_bits_10_1_0"   --->   Operation 416 'load' 'z_word_num_bits_10_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_2_0_load = load i64 %z_word_num_bits_10_2_0"   --->   Operation 417 'load' 'z_word_num_bits_10_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_3_0_load = load i64 %z_word_num_bits_10_3_0"   --->   Operation 418 'load' 'z_word_num_bits_10_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0"   --->   Operation 419 'load' 's_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0"   --->   Operation 420 'load' 's_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0"   --->   Operation 421 'load' 's_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0"   --->   Operation 422 'load' 's_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_0_load = load i64 %p_word_num_bits_3_0"   --->   Operation 423 'load' 'p_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_0_load = load i64 %p_word_num_bits_2_0"   --->   Operation 424 'load' 'p_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_0_load = load i64 %p_word_num_bits_1_0"   --->   Operation 425 'load' 'p_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_0_load = load i64 %p_word_num_bits_0_0"   --->   Operation 426 'load' 'p_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (1.14ns)   --->   "%icmp_ln28 = icmp_ult  i64 %code_pos_3, i64 %code_size_read" [executor_fpga.cpp:28]   --->   Operation 427 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %_ifconv26, void" [executor_fpga.cpp:28]   --->   Operation 428 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%opcode = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %code" [executor_fpga.cpp:30]   --->   Operation 429 'read' 'opcode' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %opcode" [executor_fpga.cpp:32]   --->   Operation 430 'zext' 'zext_ln32' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%default_op_table_M_elems_gas_cost_addr = getelementptr i16 %default_op_table_M_elems_gas_cost, i64 0, i64 %zext_ln32" [executor_fpga.cpp:32]   --->   Operation 431 'getelementptr' 'default_op_table_M_elems_gas_cost_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 432 [2/2] (1.29ns)   --->   "%default_op_table_M_elems_gas_cost_load = load i8 %default_op_table_M_elems_gas_cost_addr" [executor_fpga.cpp:32]   --->   Operation 432 'load' 'default_op_table_M_elems_gas_cost_load' <Predicate = (icmp_ln28)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_9 : Operation 433 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr_42" [executor_fpga.cpp:358]   --->   Operation 433 'load' 'state_load' <Predicate = (!icmp_ln28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_9 : Operation 434 [2/2] (1.29ns)   --->   "%state_load_29 = load i14 %state_addr" [executor_fpga.cpp:358]   --->   Operation 434 'load' 'state_load_29' <Predicate = (!icmp_ln28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 10 <SV = 9> <Delay = 2.59>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [executor_fpga.cpp:30]   --->   Operation 435 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 436 [1/1] (1.36ns)   --->   "%code_pos_4 = add i64 %code_pos_3, i64 1" [executor_fpga.cpp:30]   --->   Operation 436 'add' 'code_pos_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [1/2] (1.29ns)   --->   "%default_op_table_M_elems_gas_cost_load = load i8 %default_op_table_M_elems_gas_cost_addr" [executor_fpga.cpp:32]   --->   Operation 437 'load' 'default_op_table_M_elems_gas_cost_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %default_op_table_M_elems_gas_cost_load, i32 15" [executor_fpga.cpp:33]   --->   Operation 438 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %tmp, void, void" [executor_fpga.cpp:33]   --->   Operation 439 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 440 [2/2] (1.29ns)   --->   "%state_load_31 = load i14 %state_addr" [executor_fpga.cpp:39]   --->   Operation 440 'load' 'state_load_31' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_10 : Operation 441 [1/1] (1.29ns)   --->   "%store_ln34 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 107839786668602559178668060348078522694548577690162289924414440996864, i32 4026531840" [executor_fpga.cpp:34]   --->   Operation 441 'store' 'store_ln34' <Predicate = (tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_10 : Operation 442 [1/1] (0.62ns)   --->   "%store_ln36 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:36]   --->   Operation 442 'store' 'store_ln36' <Predicate = (tmp)> <Delay = 0.62>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln36 = br void %.backedge" [executor_fpga.cpp:36]   --->   Operation 443 'br' 'br_ln36' <Predicate = (tmp)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.16>
ST_11 : Operation 444 [1/2] (1.29ns)   --->   "%state_load_31 = load i14 %state_addr" [executor_fpga.cpp:39]   --->   Operation 444 'load' 'state_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i256 %state_load_31" [executor_fpga.cpp:39]   --->   Operation 445 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i16 %default_op_table_M_elems_gas_cost_load" [executor_fpga.cpp:39]   --->   Operation 446 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (1.14ns)   --->   "%icmp_ln39 = icmp_slt  i64 %trunc_ln39, i64 %zext_ln39_1" [executor_fpga.cpp:39]   --->   Operation 447 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void, void" [executor_fpga.cpp:39]   --->   Operation 448 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (1.36ns)   --->   "%sub_ln45 = sub i64 %trunc_ln39, i64 %zext_ln39_1" [executor_fpga.cpp:45]   --->   Operation 449 'sub' 'sub_ln45' <Predicate = (!icmp_ln39)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i64 %sub_ln45" [executor_fpga.cpp:45]   --->   Operation 450 'zext' 'zext_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (1.29ns)   --->   "%store_ln45 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln45, i32 255" [executor_fpga.cpp:45]   --->   Operation 451 'store' 'store_ln45' <Predicate = (!icmp_ln39)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %opcode" [executor_fpga.cpp:47]   --->   Operation 452 'zext' 'zext_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.70ns)   --->   "%switch_ln47 = switch i8 %opcode, void, i8 91, void %..backedge_crit_edge49, i8 96, void %memset.loop2176, i8 97, void %memset.loop2176, i8 98, void %memset.loop2176, i8 99, void %memset.loop2176, i8 100, void %memset.loop2176, i8 101, void %memset.loop2176, i8 102, void %memset.loop2176, i8 103, void %memset.loop2176, i8 104, void %memset.loop2176, i8 105, void %memset.loop2176, i8 106, void %memset.loop2176, i8 107, void %memset.loop2176, i8 108, void %memset.loop2176, i8 109, void %memset.loop2176, i8 110, void %memset.loop2176, i8 111, void %memset.loop2176, i8 112, void %memset.loop2176, i8 113, void %memset.loop2176, i8 114, void %memset.loop2176, i8 115, void %memset.loop2176, i8 116, void %memset.loop2176, i8 117, void %memset.loop2176, i8 118, void %memset.loop2176, i8 119, void %memset.loop2176, i8 120, void %memset.loop2176, i8 121, void %memset.loop2176, i8 122, void %memset.loop2176, i8 123, void %memset.loop2176, i8 124, void %memset.loop2176, i8 125, void %memset.loop2176, i8 126, void %memset.loop2176, i8 127, void %memset.loop2176, i8 80, void, i8 1, void, i8 2, void, i8 3, void, i8 4, void %memset.loop2174, i8 5, void %memset.loop2172, i8 6, void %memset.loop2170, i8 7, void %memset.loop2168, i8 8, void %memset.loop2166, i8 9, void %memset.loop2162, i8 10, void, i8 11, void, i8 16, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477, i8 17, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531, i8 18, void, i8 19, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i8 20, void, i8 21, void %memset.loop2158, i8 22, void, i8 23, void, i8 24, void, i8 25, void, i8 26, void, i8 27, void, i8 28, void, i8 29, void, i8 32, void, i8 56, void, i8 57, void, i8 128, void %._crit_edge151, i8 129, void %._crit_edge151, i8 130, void %._crit_edge151, i8 131, void %._crit_edge151, i8 132, void %._crit_edge151, i8 133, void %._crit_edge151, i8 134, void %._crit_edge151, i8 135, void %._crit_edge151, i8 136, void %._crit_edge151, i8 137, void %._crit_edge151, i8 138, void %._crit_edge151, i8 139, void %._crit_edge151, i8 140, void %._crit_edge151, i8 141, void %._crit_edge151, i8 142, void %._crit_edge151, i8 143, void %._crit_edge151, i8 144, void, i8 145, void, i8 146, void, i8 147, void, i8 148, void, i8 149, void, i8 150, void, i8 151, void, i8 152, void, i8 153, void, i8 154, void, i8 155, void, i8 156, void, i8 157, void, i8 158, void, i8 159, void, i8 87, void %memset.loop2154, i8 86, void, i8 88, void, i8 50, void %memset.loop2152, i8 51, void %load-store-loop2178.preheader, i8 52, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i8 53, void, i8 54, void, i8 55, void, i8 59, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.i, i8 60, void, i8 81, void %.._crit_edge152_crit_edge, i8 82, void, i8 83, void %memset.loop2146, i8 84, void %split2143, i8 85, void, i8 243, void, i8 240, void %.backedge, i8 241, void %.backedge, i8 244, void %.backedge, i8 245, void %.backedge, i8 250, void %.backedge, i8 253, void, i8 255, void, i8 0, void, i8 254, void" [executor_fpga.cpp:47]   --->   Operation 453 'switch' 'switch_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.70>
ST_11 : Operation 454 [1/1] (1.29ns)   --->   "%store_ln346 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 107839786668602559178668060348078522694548577690162289924414440996864, i32 4026531840" [executor_fpga.cpp:346]   --->   Operation 454 'store' 'store_ln346' <Predicate = (!icmp_ln39 & opcode == 254)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 455 [1/1] (0.62ns)   --->   "%store_ln348 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:348]   --->   Operation 455 'store' 'store_ln348' <Predicate = (!icmp_ln39 & opcode == 254)> <Delay = 0.62>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln348 = br void %.backedge" [executor_fpga.cpp:348]   --->   Operation 456 'br' 'br_ln348' <Predicate = (!icmp_ln39 & opcode == 254)> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (1.29ns)   --->   "%store_ln342 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 0, i32 4026531840" [executor_fpga.cpp:342]   --->   Operation 457 'store' 'store_ln342' <Predicate = (!icmp_ln39 & opcode == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 458 [1/1] (0.62ns)   --->   "%store_ln344 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:344]   --->   Operation 458 'store' 'store_ln344' <Predicate = (!icmp_ln39 & opcode == 0)> <Delay = 0.62>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln344 = br void %.backedge" [executor_fpga.cpp:344]   --->   Operation 459 'br' 'br_ln344' <Predicate = (!icmp_ln39 & opcode == 0)> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.62ns)   --->   "%store_ln340 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:340]   --->   Operation 460 'store' 'store_ln340' <Predicate = (!icmp_ln39 & opcode == 255)> <Delay = 0.62>
ST_11 : Operation 461 [1/1] (1.29ns)   --->   "%store_ln335 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 53919893334301279589334030174039261347274288845081144962207220498432, i32 4026531840" [executor_fpga.cpp:335]   --->   Operation 461 'store' 'store_ln335' <Predicate = (!icmp_ln39 & opcode == 253)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 462 [1/1] (0.62ns)   --->   "%store_ln337 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:337]   --->   Operation 462 'store' 'store_ln337' <Predicate = (!icmp_ln39 & opcode == 253)> <Delay = 0.62>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln337 = br void %.backedge" [executor_fpga.cpp:337]   --->   Operation 463 'br' 'br_ln337' <Predicate = (!icmp_ln39 & opcode == 253)> <Delay = 0.00>
ST_11 : Operation 464 [2/2] (1.29ns)   --->   "%state_load_151 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 464 'load' 'state_load_151' <Predicate = (!icmp_ln39 & opcode == 243)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 465 [2/2] (1.29ns)   --->   "%state_load_148 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 465 'load' 'state_load_148' <Predicate = (!icmp_ln39 & opcode == 85)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 466 [1/1] (0.62ns)   --->   "%store_ln307 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:307]   --->   Operation 466 'store' 'store_ln307' <Predicate = (!icmp_ln39 & opcode == 85)> <Delay = 0.62>
ST_11 : Operation 467 [2/2] (1.29ns)   --->   "%state_load_145 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 467 'load' 'state_load_145' <Predicate = (!icmp_ln39 & opcode == 84)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 468 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 0" [D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 468 'write' 'write_ln174' <Predicate = (!icmp_ln39 & opcode == 84)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_11 : Operation 469 [1/1] (0.62ns)   --->   "%store_ln297 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:297]   --->   Operation 469 'store' 'store_ln297' <Predicate = (!icmp_ln39 & opcode == 84)> <Delay = 0.62>
ST_11 : Operation 470 [2/2] (1.29ns)   --->   "%state_load_142 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 470 'load' 'state_load_142' <Predicate = (!icmp_ln39 & opcode == 83)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 471 [1/1] (0.62ns)   --->   "%store_ln47 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:47]   --->   Operation 471 'store' 'store_ln47' <Predicate = (!icmp_ln39 & opcode == 81)> <Delay = 0.62>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln47 = br void %._crit_edge152" [executor_fpga.cpp:47]   --->   Operation 472 'br' 'br_ln47' <Predicate = (!icmp_ln39 & opcode == 81)> <Delay = 0.00>
ST_11 : Operation 473 [2/2] (1.29ns)   --->   "%state_load_141 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 473 'load' 'state_load_141' <Predicate = (!icmp_ln39 & opcode == 59)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 474 [1/1] (0.62ns)   --->   "%store_ln271 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:271]   --->   Operation 474 'store' 'store_ln271' <Predicate = (!icmp_ln39 & opcode == 59)> <Delay = 0.62>
ST_11 : Operation 475 [1/1] (0.62ns)   --->   "%store_ln265 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:265]   --->   Operation 475 'store' 'store_ln265' <Predicate = (!icmp_ln39 & opcode == 55)> <Delay = 0.62>
ST_11 : Operation 476 [2/2] (1.29ns)   --->   "%state_load_140 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 476 'load' 'state_load_140' <Predicate = (!icmp_ln39 & opcode == 54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 477 [1/1] (0.62ns)   --->   "%store_ln262 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:262]   --->   Operation 477 'store' 'store_ln262' <Predicate = (!icmp_ln39 & opcode == 54)> <Delay = 0.62>
ST_11 : Operation 478 [1/1] (0.46ns)   --->   "%br_ln0 = br void %load-store-loop2178"   --->   Operation 478 'br' 'br_ln0' <Predicate = (!icmp_ln39 & opcode == 51)> <Delay = 0.46>
ST_11 : Operation 479 [2/2] (1.29ns)   --->   "%state_load_134 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 479 'load' 'state_load_134' <Predicate = (!icmp_ln39 & opcode == 88)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 480 [1/1] (0.62ns)   --->   "%store_ln247 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:247]   --->   Operation 480 'store' 'store_ln247' <Predicate = (!icmp_ln39 & opcode == 88)> <Delay = 0.62>
ST_11 : Operation 481 [2/2] (1.29ns)   --->   "%state_load_132 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 481 'load' 'state_load_132' <Predicate = (!icmp_ln39 & opcode == 86)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 482 [2/2] (1.29ns)   --->   "%state_load_131 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 482 'load' 'state_load_131' <Predicate = (!icmp_ln39 & opcode == 87)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 483 [2/2] (1.29ns)   --->   "%state_load_128 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 483 'load' 'state_load_128' <Predicate = (!icmp_ln39 & opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 484 [1/1] (0.62ns)   --->   "%store_ln228 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:228]   --->   Operation 484 'store' 'store_ln228' <Predicate = (!icmp_ln39 & opcode == 159)> <Delay = 0.62>
ST_11 : Operation 485 [2/2] (1.29ns)   --->   "%state_load_125 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 485 'load' 'state_load_125' <Predicate = (!icmp_ln39 & opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 486 [1/1] (0.62ns)   --->   "%store_ln225 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:225]   --->   Operation 486 'store' 'store_ln225' <Predicate = (!icmp_ln39 & opcode == 158)> <Delay = 0.62>
ST_11 : Operation 487 [2/2] (1.29ns)   --->   "%state_load_122 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 487 'load' 'state_load_122' <Predicate = (!icmp_ln39 & opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 488 [1/1] (0.62ns)   --->   "%store_ln222 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:222]   --->   Operation 488 'store' 'store_ln222' <Predicate = (!icmp_ln39 & opcode == 157)> <Delay = 0.62>
ST_11 : Operation 489 [2/2] (1.29ns)   --->   "%state_load_119 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 489 'load' 'state_load_119' <Predicate = (!icmp_ln39 & opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 490 [1/1] (0.62ns)   --->   "%store_ln219 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:219]   --->   Operation 490 'store' 'store_ln219' <Predicate = (!icmp_ln39 & opcode == 156)> <Delay = 0.62>
ST_11 : Operation 491 [2/2] (1.29ns)   --->   "%state_load_116 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 491 'load' 'state_load_116' <Predicate = (!icmp_ln39 & opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 492 [1/1] (0.62ns)   --->   "%store_ln216 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:216]   --->   Operation 492 'store' 'store_ln216' <Predicate = (!icmp_ln39 & opcode == 155)> <Delay = 0.62>
ST_11 : Operation 493 [2/2] (1.29ns)   --->   "%state_load_113 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 493 'load' 'state_load_113' <Predicate = (!icmp_ln39 & opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 494 [1/1] (0.62ns)   --->   "%store_ln213 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:213]   --->   Operation 494 'store' 'store_ln213' <Predicate = (!icmp_ln39 & opcode == 154)> <Delay = 0.62>
ST_11 : Operation 495 [2/2] (1.29ns)   --->   "%state_load_110 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 495 'load' 'state_load_110' <Predicate = (!icmp_ln39 & opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 496 [1/1] (0.62ns)   --->   "%store_ln210 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:210]   --->   Operation 496 'store' 'store_ln210' <Predicate = (!icmp_ln39 & opcode == 153)> <Delay = 0.62>
ST_11 : Operation 497 [2/2] (1.29ns)   --->   "%state_load_107 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 497 'load' 'state_load_107' <Predicate = (!icmp_ln39 & opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 498 [1/1] (0.62ns)   --->   "%store_ln207 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:207]   --->   Operation 498 'store' 'store_ln207' <Predicate = (!icmp_ln39 & opcode == 152)> <Delay = 0.62>
ST_11 : Operation 499 [2/2] (1.29ns)   --->   "%state_load_104 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 499 'load' 'state_load_104' <Predicate = (!icmp_ln39 & opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 500 [1/1] (0.62ns)   --->   "%store_ln204 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:204]   --->   Operation 500 'store' 'store_ln204' <Predicate = (!icmp_ln39 & opcode == 151)> <Delay = 0.62>
ST_11 : Operation 501 [2/2] (1.29ns)   --->   "%state_load_101 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 501 'load' 'state_load_101' <Predicate = (!icmp_ln39 & opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 502 [1/1] (0.62ns)   --->   "%store_ln201 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:201]   --->   Operation 502 'store' 'store_ln201' <Predicate = (!icmp_ln39 & opcode == 150)> <Delay = 0.62>
ST_11 : Operation 503 [2/2] (1.29ns)   --->   "%state_load_98 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 503 'load' 'state_load_98' <Predicate = (!icmp_ln39 & opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 504 [1/1] (0.62ns)   --->   "%store_ln198 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:198]   --->   Operation 504 'store' 'store_ln198' <Predicate = (!icmp_ln39 & opcode == 149)> <Delay = 0.62>
ST_11 : Operation 505 [2/2] (1.29ns)   --->   "%state_load_95 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 505 'load' 'state_load_95' <Predicate = (!icmp_ln39 & opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 506 [1/1] (0.62ns)   --->   "%store_ln195 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:195]   --->   Operation 506 'store' 'store_ln195' <Predicate = (!icmp_ln39 & opcode == 148)> <Delay = 0.62>
ST_11 : Operation 507 [2/2] (1.29ns)   --->   "%state_load_92 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 507 'load' 'state_load_92' <Predicate = (!icmp_ln39 & opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 508 [1/1] (0.62ns)   --->   "%store_ln192 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:192]   --->   Operation 508 'store' 'store_ln192' <Predicate = (!icmp_ln39 & opcode == 147)> <Delay = 0.62>
ST_11 : Operation 509 [2/2] (1.29ns)   --->   "%state_load_89 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 509 'load' 'state_load_89' <Predicate = (!icmp_ln39 & opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 510 [1/1] (0.62ns)   --->   "%store_ln189 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:189]   --->   Operation 510 'store' 'store_ln189' <Predicate = (!icmp_ln39 & opcode == 146)> <Delay = 0.62>
ST_11 : Operation 511 [2/2] (1.29ns)   --->   "%state_load_86 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 511 'load' 'state_load_86' <Predicate = (!icmp_ln39 & opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 512 [1/1] (0.62ns)   --->   "%store_ln186 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:186]   --->   Operation 512 'store' 'store_ln186' <Predicate = (!icmp_ln39 & opcode == 145)> <Delay = 0.62>
ST_11 : Operation 513 [2/2] (1.29ns)   --->   "%state_load_83 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 513 'load' 'state_load_83' <Predicate = (!icmp_ln39 & opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 514 [1/1] (0.62ns)   --->   "%store_ln183 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:183]   --->   Operation 514 'store' 'store_ln183' <Predicate = (!icmp_ln39 & opcode == 144)> <Delay = 0.62>
ST_11 : Operation 515 [1/1] (0.62ns)   --->   "%store_ln156 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:156]   --->   Operation 515 'store' 'store_ln156' <Predicate = (!icmp_ln39 & opcode == 57)> <Delay = 0.62>
ST_11 : Operation 516 [2/2] (1.29ns)   --->   "%state_load_80 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 516 'load' 'state_load_80' <Predicate = (!icmp_ln39 & opcode == 56)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 517 [1/1] (0.62ns)   --->   "%store_ln153 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:153]   --->   Operation 517 'store' 'store_ln153' <Predicate = (!icmp_ln39 & opcode == 56)> <Delay = 0.62>
ST_11 : Operation 518 [2/2] (1.29ns)   --->   "%state_load_78 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 518 'load' 'state_load_78' <Predicate = (!icmp_ln39 & opcode == 32)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 519 [2/2] (1.29ns)   --->   "%state_load_76 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 519 'load' 'state_load_76' <Predicate = (!icmp_ln39 & opcode == 28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 520 [1/1] (0.62ns)   --->   "%store_ln143 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:143]   --->   Operation 520 'store' 'store_ln143' <Predicate = (!icmp_ln39 & opcode == 28)> <Delay = 0.62>
ST_11 : Operation 521 [2/2] (1.29ns)   --->   "%state_load_74 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 521 'load' 'state_load_74' <Predicate = (!icmp_ln39 & opcode == 27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 522 [1/1] (0.62ns)   --->   "%store_ln140 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:140]   --->   Operation 522 'store' 'store_ln140' <Predicate = (!icmp_ln39 & opcode == 27)> <Delay = 0.62>
ST_11 : Operation 523 [2/2] (1.29ns)   --->   "%state_load_73 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 523 'load' 'state_load_73' <Predicate = (!icmp_ln39 & opcode == 25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 524 [2/2] (1.29ns)   --->   "%state_load_71 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 524 'load' 'state_load_71' <Predicate = (!icmp_ln39 & opcode == 24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 525 [2/2] (1.29ns)   --->   "%state_load_69 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 525 'load' 'state_load_69' <Predicate = (!icmp_ln39 & opcode == 23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 526 [2/2] (1.29ns)   --->   "%state_load_67 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 526 'load' 'state_load_67' <Predicate = (!icmp_ln39 & opcode == 22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 527 [2/2] (1.29ns)   --->   "%state_load_65 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 527 'load' 'state_load_65' <Predicate = (!icmp_ln39 & opcode == 21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 528 [2/2] (1.29ns)   --->   "%state_load_63 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 528 'load' 'state_load_63' <Predicate = (!icmp_ln39 & opcode == 20)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 529 [2/2] (1.29ns)   --->   "%state_load_60 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 529 'load' 'state_load_60' <Predicate = (!icmp_ln39 & opcode == 19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 530 [2/2] (1.29ns)   --->   "%state_load_58 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 530 'load' 'state_load_58' <Predicate = (!icmp_ln39 & opcode == 17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 531 [2/2] (1.29ns)   --->   "%state_load_56 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 531 'load' 'state_load_56' <Predicate = (!icmp_ln39 & opcode == 16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 532 [2/2] (1.29ns)   --->   "%state_load_54 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 532 'load' 'state_load_54' <Predicate = (!icmp_ln39 & opcode == 10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 533 [2/2] (1.29ns)   --->   "%state_load_50 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 533 'load' 'state_load_50' <Predicate = (!icmp_ln39 & opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 534 [2/2] (1.29ns)   --->   "%state_load_46 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 534 'load' 'state_load_46' <Predicate = (!icmp_ln39 & opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 535 [2/2] (1.29ns)   --->   "%state_load_44 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 535 'load' 'state_load_44' <Predicate = (!icmp_ln39 & opcode == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 536 [2/2] (1.29ns)   --->   "%state_load_42 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 536 'load' 'state_load_42' <Predicate = (!icmp_ln39 & opcode == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 537 [2/2] (1.29ns)   --->   "%state_load_40 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 537 'load' 'state_load_40' <Predicate = (!icmp_ln39 & opcode == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 538 [2/2] (1.29ns)   --->   "%state_load_38 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 538 'load' 'state_load_38' <Predicate = (!icmp_ln39 & opcode == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 539 [2/2] (1.29ns)   --->   "%state_load_36 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 539 'load' 'state_load_36' <Predicate = (!icmp_ln39 & opcode == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 540 [2/2] (1.29ns)   --->   "%state_load_34 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 540 'load' 'state_load_34' <Predicate = (!icmp_ln39 & opcode == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 541 [2/2] (1.29ns)   --->   "%state_load_33 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 541 'load' 'state_load_33' <Predicate = (!icmp_ln39 & opcode == 80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 542 [1/1] (0.62ns)   --->   "%store_ln70 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:70]   --->   Operation 542 'store' 'store_ln70' <Predicate = (!icmp_ln39 & opcode == 80)> <Delay = 0.62>
ST_11 : Operation 543 [1/1] (0.62ns)   --->   "%store_ln47 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:47]   --->   Operation 543 'store' 'store_ln47' <Predicate = (!icmp_ln39 & opcode == 91)> <Delay = 0.62>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln47 = br void %.backedge" [executor_fpga.cpp:47]   --->   Operation 544 'br' 'br_ln47' <Predicate = (!icmp_ln39 & opcode == 91)> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (1.29ns)   --->   "%store_ln351 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 134799733335753198973335075435098153368185722112702862405518051246080, i32 4026531840" [executor_fpga.cpp:351]   --->   Operation 545 'store' 'store_ln351' <Predicate = 122.000000 bdd nodes> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 546 [1/1] (0.62ns)   --->   "%store_ln353 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:353]   --->   Operation 546 'store' 'store_ln353' <Predicate = 122.000000 bdd nodes> <Delay = 0.62>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln353 = br void %.backedge" [executor_fpga.cpp:353]   --->   Operation 547 'br' 'br_ln353' <Predicate = 122.000000 bdd nodes> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (1.29ns)   --->   "%store_ln40 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 80879840001451919384001045261058892020911433267621717443310830747648, i32 4026531840" [executor_fpga.cpp:40]   --->   Operation 548 'store' 'store_ln40' <Predicate = (icmp_ln39)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_11 : Operation 549 [1/1] (0.62ns)   --->   "%store_ln42 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:42]   --->   Operation 549 'store' 'store_ln42' <Predicate = (icmp_ln39)> <Delay = 0.62>
ST_11 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln42 = br void %.backedge" [executor_fpga.cpp:42]   --->   Operation 550 'br' 'br_ln42' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 551 [2/2] (0.00ns)   --->   "%tmp_6 = call i4 @selfdestruct, i256 %state" [executor_fpga.cpp:339]   --->   Operation 551 'call' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.48>
ST_13 : Operation 552 [1/2] (1.48ns)   --->   "%tmp_6 = call i4 @selfdestruct, i256 %state" [executor_fpga.cpp:339]   --->   Operation 552 'call' 'tmp_6' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln29 = bitconcatenate i228 @_ssdm_op_BitConcatenate.i228.i4.i224, i4 %tmp_6, i224 0" [executor_fpga.cpp:339]   --->   Operation 553 'bitconcatenate' 'shl_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i228 %shl_ln29" [executor_fpga.cpp:339]   --->   Operation 554 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 555 [1/1] (1.29ns)   --->   "%store_ln339 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 %zext_ln339, i32 4026531840" [executor_fpga.cpp:339]   --->   Operation 555 'store' 'store_ln339' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln340 = br void %.backedge" [executor_fpga.cpp:340]   --->   Operation 556 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 4.77>
ST_15 : Operation 557 [1/2] (1.29ns)   --->   "%state_load_151 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 557 'load' 'state_load_151' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_15 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln45_10 = trunc i256 %state_load_151" [./execution_state.hpp:45]   --->   Operation 558 'trunc' 'trunc_ln45_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 559 [1/1] (1.05ns)   --->   "%add_ln45_52 = add i14 %trunc_ln45_10, i14 16383" [./execution_state.hpp:45]   --->   Operation 559 'add' 'add_ln45_52' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln45_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_52, i5 0" [./execution_state.hpp:45]   --->   Operation 560 'bitconcatenate' 'shl_ln45_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 561 [1/1] (1.12ns)   --->   "%add_ln45_53 = add i19 %shl_ln45_16, i19 64" [./execution_state.hpp:45]   --->   Operation 561 'add' 'add_ln45_53' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "%lshr_ln310_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_53, i32 5, i32 18" [executor_fpga.cpp:310]   --->   Operation 562 'partselect' 'lshr_ln310_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i14 %lshr_ln310_3" [executor_fpga.cpp:310]   --->   Operation 563 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 564 [1/1] (0.00ns)   --->   "%state_addr_118 = getelementptr i256 %state, i64 0, i64 %zext_ln310" [executor_fpga.cpp:310]   --->   Operation 564 'getelementptr' 'state_addr_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 565 [2/2] (1.29ns)   --->   "%state_load_152 = load i14 %state_addr_118" [executor_fpga.cpp:310]   --->   Operation 565 'load' 'state_load_152' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_15 : Operation 566 [1/1] (1.05ns)   --->   "%add_ln45_54 = add i14 %trunc_ln45_10, i14 16382" [./execution_state.hpp:45]   --->   Operation 566 'add' 'add_ln45_54' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln45_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_54, i5 0" [./execution_state.hpp:45]   --->   Operation 567 'bitconcatenate' 'shl_ln45_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 568 [1/1] (1.12ns)   --->   "%add_ln45_55 = add i19 %shl_ln45_17, i19 64" [./execution_state.hpp:45]   --->   Operation 568 'add' 'add_ln45_55' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%lshr_ln311_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_55, i32 5, i32 18" [executor_fpga.cpp:311]   --->   Operation 569 'partselect' 'lshr_ln311_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i14 %lshr_ln311_3" [executor_fpga.cpp:311]   --->   Operation 570 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 571 [1/1] (0.00ns)   --->   "%state_addr_119 = getelementptr i256 %state, i64 0, i64 %zext_ln311" [executor_fpga.cpp:311]   --->   Operation 571 'getelementptr' 'state_addr_119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 572 [2/2] (1.29ns)   --->   "%state_load_153 = load i14 %state_addr_119" [executor_fpga.cpp:311]   --->   Operation 572 'load' 'state_load_153' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 16 <SV = 12> <Delay = 1.29>
ST_16 : Operation 573 [1/2] (1.29ns)   --->   "%state_load_152 = load i14 %state_addr_118" [executor_fpga.cpp:310]   --->   Operation 573 'load' 'state_load_152' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i256 %state_load_152" [executor_fpga.cpp:310]   --->   Operation 574 'trunc' 'trunc_ln310' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln310_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_152, i32 64, i32 127" [executor_fpga.cpp:310]   --->   Operation 575 'partselect' 'trunc_ln310_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln310_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_152, i32 128, i32 191" [executor_fpga.cpp:310]   --->   Operation 576 'partselect' 'trunc_ln310_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln310_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_152, i32 192, i32 255" [executor_fpga.cpp:310]   --->   Operation 577 'partselect' 'trunc_ln310_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 578 [1/2] (1.29ns)   --->   "%state_load_153 = load i14 %state_addr_119" [executor_fpga.cpp:311]   --->   Operation 578 'load' 'state_load_153' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_16 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i256 %state_load_153" [executor_fpga.cpp:311]   --->   Operation 579 'trunc' 'trunc_ln311' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln311_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_153, i32 64, i32 127" [executor_fpga.cpp:311]   --->   Operation 580 'partselect' 'trunc_ln311_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln311_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_153, i32 128, i32 191" [executor_fpga.cpp:311]   --->   Operation 581 'partselect' 'trunc_ln311_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln311_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_153, i32 192, i32 255" [executor_fpga.cpp:311]   --->   Operation 582 'partselect' 'trunc_ln311_5' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 583 [2/2] (0.00ns)   --->   "%tmp_1 = call i1 @check_memory, i256 %state, i64 %trunc_ln310, i64 %trunc_ln310_3, i64 %trunc_ln310_4, i64 %trunc_ln310_5, i64 %trunc_ln311, i64 %trunc_ln311_3, i64 %trunc_ln311_4, i64 %trunc_ln311_5" [executor_fpga.cpp:314]   --->   Operation 583 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 3.49>
ST_18 : Operation 584 [1/2] (2.86ns)   --->   "%tmp_1 = call i1 @check_memory, i256 %state, i64 %trunc_ln310, i64 %trunc_ln310_3, i64 %trunc_ln310_4, i64 %trunc_ln310_5, i64 %trunc_ln311, i64 %trunc_ln311_3, i64 %trunc_ln311_4, i64 %trunc_ln311_5" [executor_fpga.cpp:314]   --->   Operation 584 'call' 'tmp_1' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %tmp_1, void, void" [executor_fpga.cpp:314]   --->   Operation 585 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/1] (0.62ns)   --->   "%store_ln317 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:317]   --->   Operation 586 'store' 'store_ln317' <Predicate = (!tmp_1)> <Delay = 0.62>

State 19 <SV = 15> <Delay = 1.29>
ST_19 : Operation 587 [1/1] (1.29ns)   --->   "%store_ln316 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 80879840001451919384001045261058892020911433267621717443310830747648, i32 4026531840" [executor_fpga.cpp:316]   --->   Operation 587 'store' 'store_ln316' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_19 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln317 = br void %.backedge" [executor_fpga.cpp:317]   --->   Operation 588 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>

State 20 <SV = 15> <Delay = 1.29>
ST_20 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln31 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %trunc_ln311, i64 0" [executor_fpga.cpp:320]   --->   Operation 589 'bitconcatenate' 'shl_ln31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i128 %shl_ln31" [executor_fpga.cpp:320]   --->   Operation 590 'zext' 'zext_ln320' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 591 [1/1] (1.29ns)   --->   "%store_ln320 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_43, i256 %zext_ln320, i32 65280" [executor_fpga.cpp:320]   --->   Operation 591 'store' 'store_ln320' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_20 : Operation 592 [1/1] (1.14ns)   --->   "%icmp_ln321 = icmp_eq  i64 %trunc_ln311, i64 0" [executor_fpga.cpp:321]   --->   Operation 592 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void, void %._crit_edge163" [executor_fpga.cpp:321]   --->   Operation 593 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>

State 21 <SV = 16> <Delay = 1.29>
ST_21 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i64 %trunc_ln310" [executor_fpga.cpp:322]   --->   Operation 594 'zext' 'zext_ln322' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_21 : Operation 595 [1/1] (1.29ns)   --->   "%store_ln322 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_43, i256 %zext_ln322, i32 255" [executor_fpga.cpp:322]   --->   Operation 595 'store' 'store_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_21 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln322 = br void %._crit_edge163" [executor_fpga.cpp:322]   --->   Operation 596 'br' 'br_ln322' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_21 : Operation 597 [1/1] (1.29ns)   --->   "%store_ln325 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 0, i32 4026531840" [executor_fpga.cpp:325]   --->   Operation 597 'store' 'store_ln325' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_21 : Operation 598 [1/1] (0.62ns)   --->   "%store_ln326 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:326]   --->   Operation 598 'store' 'store_ln326' <Predicate = true> <Delay = 0.62>
ST_21 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln326 = br void %.backedge" [executor_fpga.cpp:326]   --->   Operation 599 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>

State 22 <SV = 11> <Delay = 3.73>
ST_22 : Operation 600 [1/2] (1.29ns)   --->   "%state_load_148 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 600 'load' 'state_load_148' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln60_126 = trunc i256 %state_load_148" [./execution_state.hpp:60]   --->   Operation 601 'trunc' 'trunc_ln60_126' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln60_127 = trunc i256 %state_load_148" [./execution_state.hpp:60]   --->   Operation 602 'trunc' 'trunc_ln60_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 603 [1/1] (1.14ns)   --->   "%add_ln60_51 = add i32 %trunc_ln60_126, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 603 'add' 'add_ln60_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln60_25 = zext i32 %add_ln60_51" [./execution_state.hpp:60]   --->   Operation 604 'zext' 'zext_ln60_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 605 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_25, i32 15" [./execution_state.hpp:60]   --->   Operation 605 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 23 <SV = 12> <Delay = 3.48>
ST_23 : Operation 606 [1/1] (1.05ns)   --->   "%add_ln60_80 = add i14 %trunc_ln60_127, i14 16383" [./execution_state.hpp:60]   --->   Operation 606 'add' 'add_ln60_80' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln60_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_80, i5 0" [./execution_state.hpp:60]   --->   Operation 607 'bitconcatenate' 'shl_ln60_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 608 [1/1] (1.12ns)   --->   "%add_ln60_52 = add i19 %shl_ln60_19, i19 64" [./execution_state.hpp:60]   --->   Operation 608 'add' 'add_ln60_52' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 609 [1/1] (0.00ns)   --->   "%lshr_ln60_20 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_52, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 609 'partselect' 'lshr_ln60_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln60_53 = zext i14 %lshr_ln60_20" [./execution_state.hpp:60]   --->   Operation 610 'zext' 'zext_ln60_53' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 611 [1/1] (0.00ns)   --->   "%state_addr_116 = getelementptr i256 %state, i64 0, i64 %zext_ln60_53" [./execution_state.hpp:60]   --->   Operation 611 'getelementptr' 'state_addr_116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 612 [2/2] (1.29ns)   --->   "%state_load_149 = load i14 %state_addr_116" [./execution_state.hpp:60]   --->   Operation 612 'load' 'state_load_149' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 24 <SV = 13> <Delay = 3.02>
ST_24 : Operation 613 [1/2] (1.29ns)   --->   "%state_load_149 = load i14 %state_addr_116" [./execution_state.hpp:60]   --->   Operation 613 'load' 'state_load_149' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_24 : Operation 614 [1/1] (1.14ns)   --->   "%add_ln60_53 = add i32 %trunc_ln60_126, i32 4294967294" [./execution_state.hpp:60]   --->   Operation 614 'add' 'add_ln60_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln60_26 = zext i32 %add_ln60_53" [./execution_state.hpp:60]   --->   Operation 615 'zext' 'zext_ln60_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 616 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_26, i32 15" [./execution_state.hpp:60]   --->   Operation 616 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_24 : Operation 617 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 %state_load_149" [D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 617 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>

State 25 <SV = 14> <Delay = 3.48>
ST_25 : Operation 618 [1/1] (1.05ns)   --->   "%add_ln60_81 = add i14 %trunc_ln60_127, i14 16382" [./execution_state.hpp:60]   --->   Operation 618 'add' 'add_ln60_81' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln60_20 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_81, i5 0" [./execution_state.hpp:60]   --->   Operation 619 'bitconcatenate' 'shl_ln60_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 620 [1/1] (1.12ns)   --->   "%add_ln60_54 = add i19 %shl_ln60_20, i19 64" [./execution_state.hpp:60]   --->   Operation 620 'add' 'add_ln60_54' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 621 [1/1] (0.00ns)   --->   "%lshr_ln60_21 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_54, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 621 'partselect' 'lshr_ln60_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln60_54 = zext i14 %lshr_ln60_21" [./execution_state.hpp:60]   --->   Operation 622 'zext' 'zext_ln60_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 623 [1/1] (0.00ns)   --->   "%state_addr_117 = getelementptr i256 %state, i64 0, i64 %zext_ln60_54" [./execution_state.hpp:60]   --->   Operation 623 'getelementptr' 'state_addr_117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 624 [2/2] (1.29ns)   --->   "%state_load_150 = load i14 %state_addr_117" [./execution_state.hpp:60]   --->   Operation 624 'load' 'state_load_150' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 26 <SV = 15> <Delay = 3.02>
ST_26 : Operation 625 [1/2] (1.29ns)   --->   "%state_load_150 = load i14 %state_addr_117" [./execution_state.hpp:60]   --->   Operation 625 'load' 'state_load_150' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_26 : Operation 626 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 %state_load_150" [D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 626 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_26 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln307 = br void %.backedge" [executor_fpga.cpp:307]   --->   Operation 627 'br' 'br_ln307' <Predicate = true> <Delay = 0.00>

State 27 <SV = 11> <Delay = 3.73>
ST_27 : Operation 628 [1/2] (1.29ns)   --->   "%state_load_145 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 628 'load' 'state_load_145' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_27 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln60_124 = trunc i256 %state_load_145" [./execution_state.hpp:60]   --->   Operation 629 'trunc' 'trunc_ln60_124' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln60_125 = trunc i256 %state_load_145" [./execution_state.hpp:60]   --->   Operation 630 'trunc' 'trunc_ln60_125' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 631 [1/1] (1.14ns)   --->   "%add_ln60_49 = add i32 %trunc_ln60_124, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 631 'add' 'add_ln60_49' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln60_24 = zext i32 %add_ln60_49" [./execution_state.hpp:60]   --->   Operation 632 'zext' 'zext_ln60_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 633 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_24, i32 15" [./execution_state.hpp:60]   --->   Operation 633 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 28 <SV = 12> <Delay = 3.48>
ST_28 : Operation 634 [1/1] (1.05ns)   --->   "%add_ln60_79 = add i14 %trunc_ln60_125, i14 16383" [./execution_state.hpp:60]   --->   Operation 634 'add' 'add_ln60_79' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln60_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_79, i5 0" [./execution_state.hpp:60]   --->   Operation 635 'bitconcatenate' 'shl_ln60_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 636 [1/1] (1.12ns)   --->   "%add_ln60_50 = add i19 %shl_ln60_18, i19 64" [./execution_state.hpp:60]   --->   Operation 636 'add' 'add_ln60_50' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 637 [1/1] (0.00ns)   --->   "%lshr_ln60_19 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_50, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 637 'partselect' 'lshr_ln60_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln60_52 = zext i14 %lshr_ln60_19" [./execution_state.hpp:60]   --->   Operation 638 'zext' 'zext_ln60_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 639 [1/1] (0.00ns)   --->   "%state_addr_114 = getelementptr i256 %state, i64 0, i64 %zext_ln60_52" [./execution_state.hpp:60]   --->   Operation 639 'getelementptr' 'state_addr_114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 640 [2/2] (1.29ns)   --->   "%state_load_146 = load i14 %state_addr_114" [./execution_state.hpp:60]   --->   Operation 640 'load' 'state_load_146' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_28 : Operation 641 [2/2] (1.29ns)   --->   "%state_load_147 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 641 'load' 'state_load_147' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 29 <SV = 13> <Delay = 3.73>
ST_29 : Operation 642 [1/2] (1.29ns)   --->   "%state_load_146 = load i14 %state_addr_114" [./execution_state.hpp:60]   --->   Operation 642 'load' 'state_load_146' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_29 : Operation 643 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %storage_stream_out_V, i256 %state_load_146" [D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 643 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_29 : Operation 644 [1/2] (1.29ns)   --->   "%state_load_147 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 644 'load' 'state_load_147' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = trunc i256 %state_load_147" [./execution_state.hpp:55]   --->   Operation 645 'trunc' 'trunc_ln55_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 646 [1/1] (1.14ns)   --->   "%add_ln55_9 = add i32 %trunc_ln55_6, i32 1" [./execution_state.hpp:55]   --->   Operation 646 'add' 'add_ln55_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i32 %add_ln55_9" [./execution_state.hpp:55]   --->   Operation 647 'zext' 'zext_ln55_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 648 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_7, i32 15" [./execution_state.hpp:55]   --->   Operation 648 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_29 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln55_7 = trunc i256 %state_load_147" [./execution_state.hpp:55]   --->   Operation 649 'trunc' 'trunc_ln55_7' <Predicate = true> <Delay = 0.00>

State 30 <SV = 14> <Delay = 3.02>
ST_30 : Operation 650 [1/1] (1.72ns)   --->   "%storage_stream_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %storage_stream_in_V" [D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 650 'read' 'storage_stream_in_V_read' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%shl_ln55_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_7, i5 0" [./execution_state.hpp:55]   --->   Operation 651 'bitconcatenate' 'shl_ln55_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 652 [1/1] (1.12ns)   --->   "%add_ln55_10 = add i19 %shl_ln55_4, i19 64" [./execution_state.hpp:55]   --->   Operation 652 'add' 'add_ln55_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [1/1] (0.00ns)   --->   "%lshr_ln55_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_10, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 653 'partselect' 'lshr_ln55_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln55_19 = zext i14 %lshr_ln55_8" [./execution_state.hpp:55]   --->   Operation 654 'zext' 'zext_ln55_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 655 [1/1] (0.00ns)   --->   "%state_addr_115 = getelementptr i256 %state, i64 0, i64 %zext_ln55_19" [./execution_state.hpp:55]   --->   Operation 655 'getelementptr' 'state_addr_115' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 656 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_115, i256 %storage_stream_in_V_read, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 656 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_30 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln297 = br void %.backedge" [executor_fpga.cpp:297]   --->   Operation 657 'br' 'br_ln297' <Predicate = true> <Delay = 0.00>

State 31 <SV = 11> <Delay = 3.73>
ST_31 : Operation 658 [1/2] (1.29ns)   --->   "%state_load_142 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 658 'load' 'state_load_142' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_31 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln60_120 = trunc i256 %state_load_142" [./execution_state.hpp:60]   --->   Operation 659 'trunc' 'trunc_ln60_120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln60_121 = trunc i256 %state_load_142" [./execution_state.hpp:60]   --->   Operation 660 'trunc' 'trunc_ln60_121' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 661 [1/1] (1.14ns)   --->   "%add_ln60_45 = add i32 %trunc_ln60_120, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 661 'add' 'add_ln60_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln60_22 = zext i32 %add_ln60_45" [./execution_state.hpp:60]   --->   Operation 662 'zext' 'zext_ln60_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 663 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_22, i32 15" [./execution_state.hpp:60]   --->   Operation 663 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 32 <SV = 12> <Delay = 3.48>
ST_32 : Operation 664 [1/1] (1.05ns)   --->   "%add_ln60_77 = add i14 %trunc_ln60_121, i14 16383" [./execution_state.hpp:60]   --->   Operation 664 'add' 'add_ln60_77' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln60_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_77, i5 0" [./execution_state.hpp:60]   --->   Operation 665 'bitconcatenate' 'shl_ln60_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 666 [1/1] (1.12ns)   --->   "%add_ln60_46 = add i19 %shl_ln60_16, i19 64" [./execution_state.hpp:60]   --->   Operation 666 'add' 'add_ln60_46' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 667 [1/1] (0.00ns)   --->   "%lshr_ln60_17 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_46, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 667 'partselect' 'lshr_ln60_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln60_50 = zext i14 %lshr_ln60_17" [./execution_state.hpp:60]   --->   Operation 668 'zext' 'zext_ln60_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 669 [1/1] (0.00ns)   --->   "%state_addr_112 = getelementptr i256 %state, i64 0, i64 %zext_ln60_50" [./execution_state.hpp:60]   --->   Operation 669 'getelementptr' 'state_addr_112' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 670 [2/2] (1.29ns)   --->   "%state_load_143 = load i14 %state_addr_112" [./execution_state.hpp:60]   --->   Operation 670 'load' 'state_load_143' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 33 <SV = 13> <Delay = 2.43>
ST_33 : Operation 671 [1/2] (1.29ns)   --->   "%state_load_143 = load i14 %state_addr_112" [./execution_state.hpp:60]   --->   Operation 671 'load' 'state_load_143' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_33 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln60_122 = trunc i256 %state_load_143" [./execution_state.hpp:60]   --->   Operation 672 'trunc' 'trunc_ln60_122' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln60_123 = trunc i256 %state_load_143" [./execution_state.hpp:60]   --->   Operation 673 'trunc' 'trunc_ln60_123' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln60_79 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_143, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 674 'partselect' 'trunc_ln60_79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln60_80 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_143, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 675 'partselect' 'trunc_ln60_80' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln60_81 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_143, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 676 'partselect' 'trunc_ln60_81' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 677 [1/1] (1.14ns)   --->   "%add_ln60_47 = add i32 %trunc_ln60_120, i32 4294967294" [./execution_state.hpp:60]   --->   Operation 677 'add' 'add_ln60_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln60_23 = zext i32 %add_ln60_47" [./execution_state.hpp:60]   --->   Operation 678 'zext' 'zext_ln60_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 679 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_23, i32 15" [./execution_state.hpp:60]   --->   Operation 679 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 34 <SV = 14> <Delay = 3.48>
ST_34 : Operation 680 [1/1] (1.05ns)   --->   "%add_ln60_78 = add i14 %trunc_ln60_121, i14 16382" [./execution_state.hpp:60]   --->   Operation 680 'add' 'add_ln60_78' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln60_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_78, i5 0" [./execution_state.hpp:60]   --->   Operation 681 'bitconcatenate' 'shl_ln60_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 682 [1/1] (1.12ns)   --->   "%add_ln60_48 = add i19 %shl_ln60_17, i19 64" [./execution_state.hpp:60]   --->   Operation 682 'add' 'add_ln60_48' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 683 [1/1] (0.00ns)   --->   "%lshr_ln60_18 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_48, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 683 'partselect' 'lshr_ln60_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln60_51 = zext i14 %lshr_ln60_18" [./execution_state.hpp:60]   --->   Operation 684 'zext' 'zext_ln60_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 685 [1/1] (0.00ns)   --->   "%state_addr_113 = getelementptr i256 %state, i64 0, i64 %zext_ln60_51" [./execution_state.hpp:60]   --->   Operation 685 'getelementptr' 'state_addr_113' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 686 [2/2] (1.29ns)   --->   "%state_load_144 = load i14 %state_addr_113" [./execution_state.hpp:60]   --->   Operation 686 'load' 'state_load_144' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 35 <SV = 15> <Delay = 1.29>
ST_35 : Operation 687 [1/2] (1.29ns)   --->   "%state_load_144 = load i14 %state_addr_113" [./execution_state.hpp:60]   --->   Operation 687 'load' 'state_load_144' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_35 : Operation 688 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i" [./intx/int128.hpp:211]   --->   Operation 688 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 36 <SV = 16> <Delay = 3.19>
ST_36 : Operation 689 [1/1] (0.00ns)   --->   "%i_110 = phi i3 %i_111, void %.split, i3 0, void %memset.loop2146"   --->   Operation 689 'phi' 'i_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 690 [1/1] (0.00ns)   --->   "%k_21 = phi i1 %k_25, void %.split, i1 0, void %memset.loop2146"   --->   Operation 690 'phi' 'k_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 691 [1/1] (0.71ns)   --->   "%i_111 = add i3 %i_110, i3 1" [./intx/int128.hpp:211]   --->   Operation 691 'add' 'i_111' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 692 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 692 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 693 [1/1] (0.56ns)   --->   "%icmp_ln211_4 = icmp_eq  i3 %i_110, i3 4" [./intx/int128.hpp:211]   --->   Operation 693 'icmp' 'icmp_ln211_4' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 694 [1/1] (0.00ns)   --->   "%empty_339 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 694 'speclooptripcount' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211_4, void %.split, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i.i" [./intx/int128.hpp:211]   --->   Operation 695 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln50_44 = trunc i3 %i_110" [./intx/intx.hpp:50]   --->   Operation 696 'trunc' 'trunc_ln50_44' <Predicate = (!icmp_ln211_4)> <Delay = 0.00>
ST_36 : Operation 697 [1/1] (0.54ns)   --->   "%tmp_45 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 4294967295, i64 0, i64 0, i64 0, i2 %trunc_ln50_44" [./intx/int128.hpp:213]   --->   Operation 697 'mux' 'tmp_45' <Predicate = (!icmp_ln211_4)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 698 [1/1] (0.54ns)   --->   "%tmp_46 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_122, i64 %trunc_ln60_79, i64 %trunc_ln60_80, i64 %trunc_ln60_81, i2 %trunc_ln50_44" [./intx/int128.hpp:213]   --->   Operation 698 'mux' 'tmp_46' <Predicate = (!icmp_ln211_4)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 699 [1/1] (1.36ns)   --->   "%sub_ln213_6 = sub i64 %tmp_45, i64 %tmp_46" [./intx/int128.hpp:213]   --->   Operation 699 'sub' 'sub_ln213_6' <Predicate = (!icmp_ln211_4)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 700 [1/1] (1.14ns)   --->   "%k1_4 = icmp_ult  i64 %tmp_45, i64 %tmp_46" [./intx/int128.hpp:214]   --->   Operation 700 'icmp' 'k1_4' <Predicate = (!icmp_ln211_4)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i1 %k_21" [./intx/int128.hpp:215]   --->   Operation 701 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln211_4)> <Delay = 0.00>
ST_36 : Operation 702 [1/1] (1.14ns)   --->   "%k2_4 = icmp_ult  i64 %sub_ln213_6, i64 %zext_ln215_5" [./intx/int128.hpp:215]   --->   Operation 702 'icmp' 'k2_4' <Predicate = (!icmp_ln211_4)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 703 [1/1] (0.14ns)   --->   "%k_25 = or i1 %k1_4, i1 %k2_4" [./intx/int128.hpp:217]   --->   Operation 703 'or' 'k_25' <Predicate = (!icmp_ln211_4)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.i"   --->   Operation 704 'br' 'br_ln0' <Predicate = (!icmp_ln211_4)> <Delay = 0.00>

State 37 <SV = 17> <Delay = 3.08>
ST_37 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %k_21, void, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i.i..backedge_crit_edge" [./instructions.hpp:26]   --->   Operation 705 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 706 [1/1] (1.36ns)   --->   "%new_size = add i64 %trunc_ln60_122, i64 1" [./instructions.hpp:29]   --->   Operation 706 'add' 'new_size' <Predicate = (!k_21)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 707 [1/1] (1.14ns)   --->   "%icmp_ln31 = icmp_ugt  i64 %new_size, i64 16384" [./instructions.hpp:31]   --->   Operation 707 'icmp' 'icmp_ln31' <Predicate = (!k_21)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 708 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.critedge, void" [./instructions.hpp:31]   --->   Operation 708 'br' 'br_ln31' <Predicate = (!k_21)> <Delay = 0.00>
ST_37 : Operation 709 [1/1] (1.36ns)   --->   "%add_ln21_1 = add i64 %trunc_ln60_122, i64 32" [./instructions.hpp:21]   --->   Operation 709 'add' 'add_ln21_1' <Predicate = (!k_21 & icmp_ln31)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21_1, i32 63" [./instructions.hpp:21]   --->   Operation 710 'bitselect' 'tmp_424' <Predicate = (!k_21 & icmp_ln31)> <Delay = 0.00>
ST_37 : Operation 711 [1/1] (1.36ns)   --->   "%sub_ln21_5 = sub i64 18446744073709551584, i64 %trunc_ln60_122" [./instructions.hpp:21]   --->   Operation 711 'sub' 'sub_ln21_5' <Predicate = (!k_21 & icmp_ln31)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln21_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21_5, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 712 'partselect' 'trunc_ln21_9' <Predicate = (!k_21 & icmp_ln31)> <Delay = 0.00>
ST_37 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i59 %trunc_ln21_9" [./instructions.hpp:21]   --->   Operation 713 'zext' 'zext_ln21_5' <Predicate = (!k_21 & icmp_ln31)> <Delay = 0.00>
ST_37 : Operation 714 [1/1] (1.34ns)   --->   "%sub_ln21_6 = sub i60 0, i60 %zext_ln21_5" [./instructions.hpp:21]   --->   Operation 714 'sub' 'sub_ln21_6' <Predicate = (!k_21 & icmp_ln31)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln21_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21_1, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 715 'partselect' 'trunc_ln21_s' <Predicate = (!k_21 & icmp_ln31)> <Delay = 0.00>
ST_37 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i59 %trunc_ln21_s" [./instructions.hpp:21]   --->   Operation 716 'zext' 'zext_ln21_6' <Predicate = (!k_21 & icmp_ln31)> <Delay = 0.00>
ST_37 : Operation 717 [1/1] (0.37ns)   --->   "%new_words = select i1 %tmp_424, i60 %sub_ln21_6, i60 %zext_ln21_6" [./instructions.hpp:21]   --->   Operation 717 'select' 'new_words' <Predicate = (!k_21 & icmp_ln31)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 718 [1/1] (0.62ns)   --->   "%store_ln26 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:26]   --->   Operation 718 'store' 'store_ln26' <Predicate = (k_21)> <Delay = 0.62>
ST_37 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln26 = br void %.backedge" [./instructions.hpp:26]   --->   Operation 719 'br' 'br_ln26' <Predicate = (k_21)> <Delay = 0.00>

State 38 <SV = 18> <Delay = 7.23>
ST_38 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i60 %new_words" [./instructions.hpp:33]   --->   Operation 720 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 721 [1/1] (4.54ns)   --->   "%mul_ln35 = mul i64 %sext_ln33, i64 %sext_ln33" [./instructions.hpp:35]   --->   Operation 721 'mul' 'mul_ln35' <Predicate = true> <Delay = 4.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 722 [2/2] (1.29ns)   --->   "%state_load_181 = load i14 %state_addr" [./instructions.hpp:39]   --->   Operation 722 'load' 'state_load_181' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_38 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_6)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln35, i32 63" [./instructions.hpp:35]   --->   Operation 723 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 724 [1/1] (1.36ns)   --->   "%p_neg = sub i64 0, i64 %mul_ln35" [./instructions.hpp:35]   --->   Operation 724 'sub' 'p_neg' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_6)   --->   "%p_lshr_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %p_neg, i32 9, i32 63" [./instructions.hpp:35]   --->   Operation 725 'partselect' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_6)   --->   "%p_lshr_cast_cast = zext i55 %p_lshr_cast" [./instructions.hpp:35]   --->   Operation 726 'zext' 'p_lshr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 727 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %mul_ln35, i32 9, i32 63" [./instructions.hpp:35]   --->   Operation 727 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 728 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast = zext i55 %p_lshr_f_cast" [./instructions.hpp:35]   --->   Operation 728 'zext' 'p_lshr_f_cast_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 729 [1/1] (1.32ns)   --->   "%p_neg_f = sub i56 0, i56 %p_lshr_f_cast_cast" [./instructions.hpp:35]   --->   Operation 729 'sub' 'p_neg_f' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_6)   --->   "%div5_i_i_neg = select i1 %tmp_425, i56 %p_lshr_cast_cast, i56 %p_neg_f" [./instructions.hpp:35]   --->   Operation 730 'select' 'div5_i_i_neg' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_6)   --->   "%sext_ln39 = sext i56 %div5_i_i_neg" [./instructions.hpp:39]   --->   Operation 731 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 732 [1/1] (1.33ns) (out node of the LUT)   --->   "%add_ln39_6 = add i57 %sext_ln39, i57 2048" [./instructions.hpp:39]   --->   Operation 732 'add' 'add_ln39_6' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 3.70>
ST_39 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i60 %new_words" [./instructions.hpp:33]   --->   Operation 733 'sext' 'sext_ln33_3' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 734 [1/2] (1.29ns)   --->   "%state_load_181 = load i14 %state_addr" [./instructions.hpp:39]   --->   Operation 734 'load' 'state_load_181' <Predicate = (icmp_ln31)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_39 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i256 %state_load_181" [./instructions.hpp:39]   --->   Operation 735 'trunc' 'trunc_ln39_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 736 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %new_words, i2 0" [./instructions.hpp:21]   --->   Operation 736 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 737 [1/1] (1.35ns)   --->   "%empty_340 = sub i62 %sext_ln33_3, i62 %p_shl" [./instructions.hpp:33]   --->   Operation 737 'sub' 'empty_340' <Predicate = (icmp_ln31)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 738 [1/1] (0.00ns)   --->   "%p_cast627 = sext i62 %empty_340" [./instructions.hpp:33]   --->   Operation 738 'sext' 'p_cast627' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_5 = add i64 %trunc_ln39_1, i64 %p_cast627" [./instructions.hpp:39]   --->   Operation 739 'add' 'add_ln39_5' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_39 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln39_3 = sext i57 %add_ln39_6" [./instructions.hpp:39]   --->   Operation 740 'sext' 'sext_ln39_3' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 741 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln39 = add i64 %sext_ln39_3, i64 %add_ln39_5" [./instructions.hpp:39]   --->   Operation 741 'add' 'add_ln39' <Predicate = (icmp_ln31)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_39 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i64 %add_ln39" [./instructions.hpp:39]   --->   Operation 742 'zext' 'zext_ln39' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 743 [1/1] (1.29ns)   --->   "%store_ln39 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln39, i32 255" [./instructions.hpp:39]   --->   Operation 743 'store' 'store_ln39' <Predicate = (icmp_ln31)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_39 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln39, i32 63" [./instructions.hpp:39]   --->   Operation 744 'bitselect' 'tmp_426' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %tmp_426, void %.critedge, void %..backedge_crit_edge" [./instructions.hpp:39]   --->   Operation 745 'br' 'br_ln39' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i256 %state_load_144" [./intx/intx.hpp:69]   --->   Operation 746 'trunc' 'trunc_ln69' <Predicate = (!tmp_426) | (!icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i256 %state_load_143" [./execution_state.hpp:88]   --->   Operation 747 'trunc' 'trunc_ln88' <Predicate = (!tmp_426) | (!icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 748 [1/1] (1.12ns)   --->   "%add_ln88_1 = add i19 %trunc_ln60_123, i19 262208" [./execution_state.hpp:88]   --->   Operation 748 'add' 'add_ln88_1' <Predicate = (!tmp_426) | (!icmp_ln31)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 749 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln88_1, i32 5, i32 18" [./instructions.hpp:633]   --->   Operation 749 'partselect' 'lshr_ln1' <Predicate = (!tmp_426) | (!icmp_ln31)> <Delay = 0.00>
ST_39 : Operation 750 [1/1] (0.62ns)   --->   "%store_ln634 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:634]   --->   Operation 750 'store' 'store_ln634' <Predicate = (!tmp_426) | (!icmp_ln31)> <Delay = 0.62>
ST_39 : Operation 751 [1/1] (0.62ns)   --->   "%store_ln39 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:39]   --->   Operation 751 'store' 'store_ln39' <Predicate = (icmp_ln31 & tmp_426)> <Delay = 0.62>
ST_39 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln39 = br void %.backedge" [./instructions.hpp:39]   --->   Operation 752 'br' 'br_ln39' <Predicate = (icmp_ln31 & tmp_426)> <Delay = 0.00>

State 40 <SV = 20> <Delay = 2.09>
ST_40 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln633 = zext i8 %trunc_ln69" [./instructions.hpp:633]   --->   Operation 753 'zext' 'zext_ln633' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln633_1 = zext i5 %trunc_ln88" [./instructions.hpp:633]   --->   Operation 754 'zext' 'zext_ln633_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 755 [1/1] (0.70ns)   --->   "%shl_ln633 = shl i32 1, i32 %zext_ln633_1" [./instructions.hpp:633]   --->   Operation 755 'shl' 'shl_ln633' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln633_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln88, i3 0" [./instructions.hpp:633]   --->   Operation 756 'bitconcatenate' 'shl_ln633_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln633_2 = zext i8 %shl_ln633_1" [./instructions.hpp:633]   --->   Operation 757 'zext' 'zext_ln633_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 758 [1/1] (0.79ns)   --->   "%shl_ln633_2 = shl i256 %zext_ln633, i256 %zext_ln633_2" [./instructions.hpp:633]   --->   Operation 758 'shl' 'shl_ln633_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln633_3 = zext i14 %lshr_ln1" [./instructions.hpp:633]   --->   Operation 759 'zext' 'zext_ln633_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 760 [1/1] (0.00ns)   --->   "%state_addr_149 = getelementptr i256 %state, i64 0, i64 %zext_ln633_3" [./instructions.hpp:633]   --->   Operation 760 'getelementptr' 'state_addr_149' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 761 [1/1] (1.29ns)   --->   "%store_ln633 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_149, i256 %shl_ln633_2, i32 %shl_ln633" [./instructions.hpp:633]   --->   Operation 761 'store' 'store_ln633' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_40 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln634 = br void %.backedge" [./instructions.hpp:634]   --->   Operation 762 'br' 'br_ln634' <Predicate = true> <Delay = 0.00>

State 41 <SV = 11> <Delay = 0.62>
ST_41 : Operation 763 [2/2] (0.00ns)   --->   "%call_ln281 = call void @mstore, i256 %state" [executor_fpga.cpp:281]   --->   Operation 763 'call' 'call_ln281' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 764 [1/1] (0.62ns)   --->   "%store_ln282 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:282]   --->   Operation 764 'store' 'store_ln282' <Predicate = true> <Delay = 0.62>

State 42 <SV = 12> <Delay = 0.00>
ST_42 : Operation 765 [1/2] (0.00ns)   --->   "%call_ln281 = call void @mstore, i256 %state" [executor_fpga.cpp:281]   --->   Operation 765 'call' 'call_ln281' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln282 = br void %.backedge" [executor_fpga.cpp:282]   --->   Operation 766 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>

State 43 <SV = 11> <Delay = 0.00>
ST_43 : Operation 767 [2/2] (0.00ns)   --->   "%tmp_s = call i1 @extcodecopy, i256 %state" [executor_fpga.cpp:273]   --->   Operation 767 'call' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 12> <Delay = 1.08>
ST_44 : Operation 768 [1/2] (0.46ns)   --->   "%tmp_s = call i1 @extcodecopy, i256 %state" [executor_fpga.cpp:273]   --->   Operation 768 'call' 'tmp_s' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_s, void %.._crit_edge152_crit_edge50, void" [executor_fpga.cpp:273]   --->   Operation 769 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 770 [1/1] (0.62ns)   --->   "%store_ln273 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:273]   --->   Operation 770 'store' 'store_ln273' <Predicate = (!tmp_s)> <Delay = 0.62>
ST_44 : Operation 771 [1/1] (0.00ns)   --->   "%br_ln273 = br void %._crit_edge152" [executor_fpga.cpp:273]   --->   Operation 771 'br' 'br_ln273' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_44 : Operation 772 [1/1] (0.62ns)   --->   "%store_ln276 = store i64 %code_size_read, i64 %code_pos" [executor_fpga.cpp:276]   --->   Operation 772 'store' 'store_ln276' <Predicate = (tmp_s)> <Delay = 0.62>

State 45 <SV = 13> <Delay = 1.29>
ST_45 : Operation 773 [1/1] (1.29ns)   --->   "%store_ln274 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_42, i256 80879840001451919384001045261058892020911433267621717443310830747648, i32 4026531840" [executor_fpga.cpp:274]   --->   Operation 773 'store' 'store_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_45 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln276 = br void %._crit_edge152" [executor_fpga.cpp:276]   --->   Operation 774 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>

State 46 <SV = 14> <Delay = 0.00>
ST_46 : Operation 775 [2/2] (0.00ns)   --->   "%call_ln278 = call void @mload, i256 %state" [executor_fpga.cpp:278]   --->   Operation 775 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 15> <Delay = 0.00>
ST_47 : Operation 776 [1/2] (0.00ns)   --->   "%call_ln278 = call void @mload, i256 %state" [executor_fpga.cpp:278]   --->   Operation 776 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln279 = br void %.backedge" [executor_fpga.cpp:279]   --->   Operation 777 'br' 'br_ln279' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 4.77>
ST_48 : Operation 778 [1/2] (1.29ns)   --->   "%state_load_141 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 778 'load' 'state_load_141' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_48 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = trunc i256 %state_load_141" [./execution_state.hpp:42]   --->   Operation 779 'trunc' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 780 [1/1] (1.05ns)   --->   "%add_ln42_44 = add i14 %trunc_ln42_17, i14 16383" [./execution_state.hpp:42]   --->   Operation 780 'add' 'add_ln42_44' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 781 [1/1] (0.00ns)   --->   "%shl_ln42_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_44, i5 0" [./execution_state.hpp:42]   --->   Operation 781 'bitconcatenate' 'shl_ln42_19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 782 [1/1] (1.12ns)   --->   "%x_49 = add i19 %shl_ln42_19, i19 64" [./execution_state.hpp:42]   --->   Operation 782 'add' 'x_49' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 783 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x_49, i32 5, i32 18" [./instructions.hpp:457]   --->   Operation 783 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln457 = zext i14 %lshr_ln6" [./instructions.hpp:457]   --->   Operation 784 'zext' 'zext_ln457' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 785 [1/1] (0.00ns)   --->   "%state_addr_111 = getelementptr i256 %state, i64 0, i64 %zext_ln457" [./instructions.hpp:457]   --->   Operation 785 'getelementptr' 'state_addr_111' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 786 [1/1] (1.29ns)   --->   "%store_ln457 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_111, i256 8192, i32 4294967295" [./instructions.hpp:457]   --->   Operation 786 'store' 'store_ln457' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_48 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.backedge" [executor_fpga.cpp:271]   --->   Operation 787 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>

State 49 <SV = 11> <Delay = 3.73>
ST_49 : Operation 788 [2/2] (0.00ns)   --->   "%call_ln264 = call void @calldatacopy, i256 %state" [executor_fpga.cpp:264]   --->   Operation 788 'call' 'call_ln264' <Predicate = (opcode == 55)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 789 [2/2] (1.29ns)   --->   "%state_load_139 = load i14 %state_addr_38" [./instructions.hpp:373]   --->   Operation 789 'load' 'state_load_139' <Predicate = (opcode == 54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_49 : Operation 790 [1/2] (1.29ns)   --->   "%state_load_140 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 790 'load' 'state_load_140' <Predicate = (opcode == 54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_49 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = trunc i256 %state_load_140" [./execution_state.hpp:55]   --->   Operation 791 'trunc' 'trunc_ln55_4' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_49 : Operation 792 [1/1] (1.14ns)   --->   "%add_ln55_7 = add i32 %trunc_ln55_4, i32 1" [./execution_state.hpp:55]   --->   Operation 792 'add' 'add_ln55_7' <Predicate = (opcode == 54)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i32 %add_ln55_7" [./execution_state.hpp:55]   --->   Operation 793 'zext' 'zext_ln55_5' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_49 : Operation 794 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_5, i32 15" [./execution_state.hpp:55]   --->   Operation 794 'store' 'store_ln55' <Predicate = (opcode == 54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_49 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = trunc i256 %state_load_140" [./execution_state.hpp:55]   --->   Operation 795 'trunc' 'trunc_ln55_5' <Predicate = (opcode == 54)> <Delay = 0.00>

State 50 <SV = 12> <Delay = 2.59>
ST_50 : Operation 796 [1/2] (0.00ns)   --->   "%call_ln264 = call void @calldatacopy, i256 %state" [executor_fpga.cpp:264]   --->   Operation 796 'call' 'call_ln264' <Predicate = (opcode == 55)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln265 = br void %.backedge" [executor_fpga.cpp:265]   --->   Operation 797 'br' 'br_ln265' <Predicate = (opcode == 55)> <Delay = 0.00>
ST_50 : Operation 798 [1/2] (1.29ns)   --->   "%state_load_139 = load i14 %state_addr_38" [./instructions.hpp:373]   --->   Operation 798 'load' 'state_load_139' <Predicate = (opcode == 54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_50 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln373 = trunc i256 %state_load_139" [./instructions.hpp:373]   --->   Operation 799 'trunc' 'trunc_ln373' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_50 : Operation 800 [1/1] (0.00ns)   --->   "%shl_ln55_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_5, i5 0" [./execution_state.hpp:55]   --->   Operation 800 'bitconcatenate' 'shl_ln55_3' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_50 : Operation 801 [1/1] (1.12ns)   --->   "%add_ln55_8 = add i19 %shl_ln55_3, i19 64" [./execution_state.hpp:55]   --->   Operation 801 'add' 'add_ln55_8' <Predicate = (opcode == 54)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i64 %trunc_ln373" [./execution_state.hpp:55]   --->   Operation 802 'zext' 'zext_ln55_6' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_50 : Operation 803 [1/1] (0.00ns)   --->   "%lshr_ln55_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_8, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 803 'partselect' 'lshr_ln55_7' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_50 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln55_18 = zext i14 %lshr_ln55_7" [./execution_state.hpp:55]   --->   Operation 804 'zext' 'zext_ln55_18' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_50 : Operation 805 [1/1] (0.00ns)   --->   "%state_addr_110 = getelementptr i256 %state, i64 0, i64 %zext_ln55_18" [./execution_state.hpp:55]   --->   Operation 805 'getelementptr' 'state_addr_110' <Predicate = (opcode == 54)> <Delay = 0.00>
ST_50 : Operation 806 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_110, i256 %zext_ln55_6, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 806 'store' 'store_ln55' <Predicate = (opcode == 54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_50 : Operation 807 [1/1] (0.00ns)   --->   "%br_ln262 = br void %.backedge" [executor_fpga.cpp:262]   --->   Operation 807 'br' 'br_ln262' <Predicate = (opcode == 54)> <Delay = 0.00>

State 51 <SV = 11> <Delay = 1.29>
ST_51 : Operation 808 [2/2] (0.00ns)   --->   "%call_ln258 = call void @calldataload, i256 %state" [executor_fpga.cpp:258]   --->   Operation 808 'call' 'call_ln258' <Predicate = (opcode == 53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 809 [1/1] (0.62ns)   --->   "%store_ln259 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:259]   --->   Operation 809 'store' 'store_ln259' <Predicate = (opcode == 53)> <Delay = 0.62>
ST_51 : Operation 810 [2/2] (1.29ns)   --->   "%state_load_137 = load i14 %state_addr_38" [./execution_state.hpp:132]   --->   Operation 810 'load' 'state_load_137' <Predicate = (opcode == 52)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_51 : Operation 811 [2/2] (1.29ns)   --->   "%state_load_138 = load i14 %state_addr_39" [./execution_state.hpp:132]   --->   Operation 811 'load' 'state_load_138' <Predicate = (opcode == 52)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 52 <SV = 12> <Delay = 1.29>
ST_52 : Operation 812 [1/2] (0.00ns)   --->   "%call_ln258 = call void @calldataload, i256 %state" [executor_fpga.cpp:258]   --->   Operation 812 'call' 'call_ln258' <Predicate = (opcode == 53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln259 = br void %.backedge" [executor_fpga.cpp:259]   --->   Operation 813 'br' 'br_ln259' <Predicate = (opcode == 53)> <Delay = 0.00>
ST_52 : Operation 814 [1/2] (1.29ns)   --->   "%state_load_137 = load i14 %state_addr_38" [./execution_state.hpp:132]   --->   Operation 814 'load' 'state_load_137' <Predicate = (opcode == 52)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_52 : Operation 815 [1/2] (1.29ns)   --->   "%state_load_138 = load i14 %state_addr_39" [./execution_state.hpp:132]   --->   Operation 815 'load' 'state_load_138' <Predicate = (opcode == 52)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_52 : Operation 816 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch0" [./intx/intx.hpp:29]   --->   Operation 816 'br' 'br_ln29' <Predicate = (opcode == 52)> <Delay = 0.46>

State 53 <SV = 13> <Delay = 0.62>
ST_53 : Operation 817 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_2 = phi i64 %z_word_num_bits_3_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_3_3, void %branch0" [./intx/intx.hpp:29]   --->   Operation 817 'phi' 'z_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 818 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_2 = phi i64 %z_word_num_bits_2_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_2_3, void %branch0" [./intx/intx.hpp:29]   --->   Operation 818 'phi' 'z_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 819 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2 = phi i64 %z_word_num_bits_1_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_1_3, void %branch0" [./intx/intx.hpp:29]   --->   Operation 819 'phi' 'z_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 820 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_2 = phi i64 %z_word_num_bits_0_0_load, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i64 %z_word_num_bits_0_3, void %branch0" [./intx/intx.hpp:29]   --->   Operation 820 'phi' 'z_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 821 [1/1] (0.00ns)   --->   "%phi_ln29_19 = phi i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i1271, i2 %add_ln29_26, void %branch0" [./intx/intx.hpp:29]   --->   Operation 821 'phi' 'phi_ln29_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 822 [1/1] (0.62ns)   --->   "%add_ln29_26 = add i2 %phi_ln29_19, i2 1" [./intx/intx.hpp:29]   --->   Operation 822 'add' 'add_ln29_26' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 823 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 823 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 824 [1/1] (0.54ns)   --->   "%z_word_num_bits_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_2, i64 %z_word_num_bits_0_2, i64 %z_word_num_bits_0_2, i2 %phi_ln29_19" [./intx/intx.hpp:29]   --->   Operation 824 'mux' 'z_word_num_bits_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 825 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_2, i64 0, i64 %z_word_num_bits_1_2, i64 %z_word_num_bits_1_2, i2 %phi_ln29_19" [./intx/intx.hpp:29]   --->   Operation 825 'mux' 'z_word_num_bits_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 826 [1/1] (0.54ns)   --->   "%z_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_2, i64 %z_word_num_bits_2_2, i64 0, i64 %z_word_num_bits_2_2, i2 %phi_ln29_19" [./intx/intx.hpp:29]   --->   Operation 826 'mux' 'z_word_num_bits_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 827 [1/1] (0.54ns)   --->   "%z_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_2, i64 %z_word_num_bits_3_2, i64 %z_word_num_bits_3_2, i64 0, i2 %phi_ln29_19" [./intx/intx.hpp:29]   --->   Operation 827 'mux' 'z_word_num_bits_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 828 [1/1] (0.39ns)   --->   "%icmp_ln29_37 = icmp_eq  i2 %phi_ln29_19, i2 3" [./intx/intx.hpp:29]   --->   Operation 828 'icmp' 'icmp_ln29_37' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 829 [1/1] (0.00ns)   --->   "%empty_335 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 829 'speclooptripcount' 'empty_335' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_37, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275" [./intx/intx.hpp:29]   --->   Operation 830 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 54 <SV = 14> <Delay = 0.46>
ST_54 : Operation 831 [1/1] (0.00ns)   --->   "%empty_336 = trunc i256 %state_load_138" [./execution_state.hpp:132]   --->   Operation 831 'trunc' 'empty_336' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i192 @_ssdm_op_PartSelect.i192.i256.i32.i32, i256 %state_load_137, i32 64, i32 255" [./execution_state.hpp:132]   --->   Operation 832 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 833 [1/1] (0.00ns)   --->   "%x_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i192, i64 %empty_336, i192 %tmp_329" [./execution_state.hpp:132]   --->   Operation 833 'bitconcatenate' 'x_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 834 [1/1] (0.46ns)   --->   "%br_ln740 = br void" [./intx/intx.hpp:740]   --->   Operation 834 'br' 'br_ln740' <Predicate = true> <Delay = 0.46>

State 55 <SV = 15> <Delay = 2.16>
ST_55 : Operation 835 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_4 = phi i64 %z_word_num_bits_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_3_5, void %.split173280" [./intx/intx.hpp:29]   --->   Operation 835 'phi' 'z_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 836 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_4 = phi i64 %z_word_num_bits_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_2_5, void %.split173280" [./intx/intx.hpp:29]   --->   Operation 836 'phi' 'z_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 837 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_4 = phi i64 %z_word_num_bits_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_1_5, void %.split173280" [./intx/intx.hpp:29]   --->   Operation 837 'phi' 'z_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 838 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_4 = phi i64 %z_word_num_bits_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i64 %z_word_num_bits_0_5, void %.split173280" [./intx/intx.hpp:29]   --->   Operation 838 'phi' 'z_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 839 [1/1] (0.00ns)   --->   "%i_120 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1275, i3 %i_130, void %.split173280"   --->   Operation 839 'phi' 'i_120' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 840 [1/1] (0.71ns)   --->   "%i_130 = add i3 %i_120, i3 1" [./intx/intx.hpp:740]   --->   Operation 840 'add' 'i_130' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 841 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 841 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 842 [1/1] (0.56ns)   --->   "%icmp_ln740_1 = icmp_eq  i3 %i_120, i3 4" [./intx/intx.hpp:740]   --->   Operation 842 'icmp' 'icmp_ln740_1' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 843 [1/1] (0.00ns)   --->   "%empty_337 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 843 'speclooptripcount' 'empty_337' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %icmp_ln740_1, void %.split173, void %_Z9callvalueR14ExecutionState.exit" [./intx/intx.hpp:740]   --->   Operation 844 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln50_51 = trunc i3 %i_120" [./intx/intx.hpp:50]   --->   Operation 845 'trunc' 'trunc_ln50_51' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln741_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_51, i6 0" [./intx/intx.hpp:741]   --->   Operation 846 'bitconcatenate' 'shl_ln741_3' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln741_3 = zext i8 %shl_ln741_3" [./intx/intx.hpp:741]   --->   Operation 847 'zext' 'zext_ln741_3' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 848 [1/1] (1.44ns)   --->   "%lshr_ln741_1 = lshr i256 %x_2, i256 %zext_ln741_3" [./intx/intx.hpp:741]   --->   Operation 848 'lshr' 'lshr_ln741_1' <Predicate = (!icmp_ln740_1)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 849 [1/1] (0.00ns)   --->   "%empty_338 = trunc i256 %lshr_ln741_1" [./intx/intx.hpp:741]   --->   Operation 849 'trunc' 'empty_338' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 850 [1/1] (0.00ns)   --->   "%p_14 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 56, i32 63" [./intx/intx.hpp:741]   --->   Operation 850 'partselect' 'p_14' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 851 [1/1] (0.00ns)   --->   "%p_15 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 8, i32 15" [./intx/intx.hpp:741]   --->   Operation 851 'partselect' 'p_15' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 852 [1/1] (0.00ns)   --->   "%p_16 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 48, i32 55" [./intx/intx.hpp:741]   --->   Operation 852 'partselect' 'p_16' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 853 [1/1] (0.00ns)   --->   "%p_17 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 16, i32 23" [./intx/intx.hpp:741]   --->   Operation 853 'partselect' 'p_17' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 854 [1/1] (0.00ns)   --->   "%p_18 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 40, i32 47" [./intx/intx.hpp:741]   --->   Operation 854 'partselect' 'p_18' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 855 [1/1] (0.00ns)   --->   "%p_19 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 24, i32 31" [./intx/intx.hpp:741]   --->   Operation 855 'partselect' 'p_19' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 856 [1/1] (0.00ns)   --->   "%p_20 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_1, i32 32, i32 39" [./intx/intx.hpp:741]   --->   Operation 856 'partselect' 'p_20' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_338, i8 %p_15, i8 %p_17, i8 %p_19, i8 %p_20, i8 %p_18, i8 %p_16, i8 %p_14" [./intx/int128.hpp:543]   --->   Operation 857 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 858 [1/1] (0.14ns)   --->   "%xor_ln48_2 = xor i2 %trunc_ln50_51, i2 3" [./intx/intx.hpp:48]   --->   Operation 858 'xor' 'xor_ln48_2' <Predicate = (!icmp_ln740_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 859 [1/1] (0.72ns)   --->   "%switch_ln741 = switch i2 %xor_ln48_2, void %branch7, i2 0, void %.split173280, i2 1, void %branch5, i2 2, void %branch6" [./intx/intx.hpp:741]   --->   Operation 859 'switch' 'switch_ln741' <Predicate = (!icmp_ln740_1)> <Delay = 0.72>
ST_55 : Operation 860 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split173280" [./intx/intx.hpp:741]   --->   Operation 860 'br' 'br_ln741' <Predicate = (!icmp_ln740_1 & xor_ln48_2 == 2)> <Delay = 0.46>
ST_55 : Operation 861 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split173280" [./intx/intx.hpp:741]   --->   Operation 861 'br' 'br_ln741' <Predicate = (!icmp_ln740_1 & xor_ln48_2 == 1)> <Delay = 0.46>
ST_55 : Operation 862 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split173280" [./intx/intx.hpp:741]   --->   Operation 862 'br' 'br_ln741' <Predicate = (!icmp_ln740_1 & xor_ln48_2 == 3)> <Delay = 0.46>
ST_55 : Operation 863 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_5 = phi i64 %tmp_4, void %branch7, i64 %z_word_num_bits_3_4, void %branch6, i64 %z_word_num_bits_3_4, void %branch5, i64 %z_word_num_bits_3_4, void %.split173" [./intx/int128.hpp:543]   --->   Operation 863 'phi' 'z_word_num_bits_3_5' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 864 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_5 = phi i64 %z_word_num_bits_2_4, void %branch7, i64 %tmp_4, void %branch6, i64 %z_word_num_bits_2_4, void %branch5, i64 %z_word_num_bits_2_4, void %.split173" [./intx/intx.hpp:29]   --->   Operation 864 'phi' 'z_word_num_bits_2_5' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 865 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_5 = phi i64 %z_word_num_bits_1_4, void %branch7, i64 %z_word_num_bits_1_4, void %branch6, i64 %tmp_4, void %branch5, i64 %z_word_num_bits_1_4, void %.split173" [./intx/intx.hpp:29]   --->   Operation 865 'phi' 'z_word_num_bits_1_5' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 866 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_5 = phi i64 %z_word_num_bits_0_4, void %branch7, i64 %z_word_num_bits_0_4, void %branch6, i64 %z_word_num_bits_0_4, void %branch5, i64 %tmp_4, void %.split173" [./intx/intx.hpp:29]   --->   Operation 866 'phi' 'z_word_num_bits_0_5' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>
ST_55 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 867 'br' 'br_ln0' <Predicate = (!icmp_ln740_1)> <Delay = 0.00>

State 56 <SV = 16> <Delay = 1.29>
ST_56 : Operation 868 [2/2] (1.29ns)   --->   "%state_load_180 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 868 'load' 'state_load_180' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_56 : Operation 869 [1/1] (0.00ns)   --->   "%or_ln55_8 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_4, i64 %z_word_num_bits_2_4, i64 %z_word_num_bits_1_4, i64 %z_word_num_bits_0_4" [./execution_state.hpp:55]   --->   Operation 869 'bitconcatenate' 'or_ln55_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 870 [1/1] (0.00ns)   --->   "%store_ln256 = store i64 %z_word_num_bits_3_4, i64 %z_word_num_bits_3_0" [executor_fpga.cpp:256]   --->   Operation 870 'store' 'store_ln256' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 871 [1/1] (0.00ns)   --->   "%store_ln256 = store i64 %z_word_num_bits_2_4, i64 %z_word_num_bits_2_0" [executor_fpga.cpp:256]   --->   Operation 871 'store' 'store_ln256' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 872 [1/1] (0.00ns)   --->   "%store_ln256 = store i64 %z_word_num_bits_1_4, i64 %z_word_num_bits_1_0" [executor_fpga.cpp:256]   --->   Operation 872 'store' 'store_ln256' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 873 [1/1] (0.00ns)   --->   "%store_ln256 = store i64 %z_word_num_bits_0_4, i64 %z_word_num_bits_0_0" [executor_fpga.cpp:256]   --->   Operation 873 'store' 'store_ln256' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 874 [1/1] (0.62ns)   --->   "%store_ln256 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:256]   --->   Operation 874 'store' 'store_ln256' <Predicate = true> <Delay = 0.62>

State 57 <SV = 17> <Delay = 3.73>
ST_57 : Operation 875 [1/2] (1.29ns)   --->   "%state_load_180 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 875 'load' 'state_load_180' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_57 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln55_12 = trunc i256 %state_load_180" [./execution_state.hpp:55]   --->   Operation 876 'trunc' 'trunc_ln55_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 877 [1/1] (1.14ns)   --->   "%add_ln55_15 = add i32 %trunc_ln55_12, i32 1" [./execution_state.hpp:55]   --->   Operation 877 'add' 'add_ln55_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i32 %add_ln55_15" [./execution_state.hpp:55]   --->   Operation 878 'zext' 'zext_ln55_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 879 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_11, i32 15" [./execution_state.hpp:55]   --->   Operation 879 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_57 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln55_13 = trunc i256 %state_load_180" [./execution_state.hpp:55]   --->   Operation 880 'trunc' 'trunc_ln55_13' <Predicate = true> <Delay = 0.00>

State 58 <SV = 18> <Delay = 2.42>
ST_58 : Operation 881 [1/1] (0.00ns)   --->   "%shl_ln55_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_13, i5 0" [./execution_state.hpp:55]   --->   Operation 881 'bitconcatenate' 'shl_ln55_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 882 [1/1] (1.12ns)   --->   "%add_ln55_16 = add i19 %shl_ln55_8, i19 64" [./execution_state.hpp:55]   --->   Operation 882 'add' 'add_ln55_16' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 883 [1/1] (0.00ns)   --->   "%lshr_ln55_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_16, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 883 'partselect' 'lshr_ln55_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln55_22 = zext i14 %lshr_ln55_1" [./execution_state.hpp:55]   --->   Operation 884 'zext' 'zext_ln55_22' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 885 [1/1] (0.00ns)   --->   "%state_addr_148 = getelementptr i256 %state, i64 0, i64 %zext_ln55_22" [./execution_state.hpp:55]   --->   Operation 885 'getelementptr' 'state_addr_148' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 886 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_148, i256 %or_ln55_8, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 886 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_58 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln256 = br void %.backedge" [executor_fpga.cpp:256]   --->   Operation 887 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 59 <SV = 11> <Delay = 2.42>
ST_59 : Operation 888 [1/1] (0.00ns)   --->   "%empty_288 = phi i256 %x_1, void %load-store-loop2178.split, i256 0, void %load-store-loop2178.preheader"   --->   Operation 888 'phi' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 889 [1/1] (0.00ns)   --->   "%loop_index2179 = phi i5 %empty_289, void %load-store-loop2178.split, i5 0, void %load-store-loop2178.preheader"   --->   Operation 889 'phi' 'loop_index2179' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 890 [1/1] (0.82ns)   --->   "%empty_289 = add i5 %loop_index2179, i5 1"   --->   Operation 890 'add' 'empty_289' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 891 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 891 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 892 [1/1] (0.72ns)   --->   "%exitcond2193175 = icmp_eq  i5 %loop_index2179, i5 20"   --->   Operation 892 'icmp' 'exitcond2193175' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 893 [1/1] (0.00ns)   --->   "%empty_290 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 893 'speclooptripcount' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 894 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2193175, void %load-store-loop2178.split, void %memcpy-split2177.preheader"   --->   Operation 894 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 895 [1/1] (0.00ns)   --->   "%loop_index2179_cast = zext i5 %loop_index2179"   --->   Operation 895 'zext' 'loop_index2179_cast' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_59 : Operation 896 [1/1] (1.12ns)   --->   "%empty_291 = add i19 %loop_index2179_cast, i19 278636"   --->   Operation 896 'add' 'empty_291' <Predicate = (!exitcond2193175)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_291, i32 5, i32 18"   --->   Operation 897 'partselect' 'tmp_233' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_59 : Operation 898 [1/1] (0.00ns)   --->   "%p_cast619 = zext i14 %tmp_233"   --->   Operation 898 'zext' 'p_cast619' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_59 : Operation 899 [1/1] (0.00ns)   --->   "%state_addr_138 = getelementptr i256 %state, i64 0, i64 %p_cast619"   --->   Operation 899 'getelementptr' 'state_addr_138' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_59 : Operation 900 [2/2] (1.29ns)   --->   "%state_load_171 = load i14 %state_addr_138"   --->   Operation 900 'load' 'state_load_171' <Predicate = (!exitcond2193175)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_59 : Operation 901 [1/1] (0.82ns)   --->   "%empty_292 = add i5 %loop_index2179, i5 12"   --->   Operation 901 'add' 'empty_292' <Predicate = (!exitcond2193175)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 12> <Delay = 3.13>
ST_60 : Operation 902 [1/2] (1.29ns)   --->   "%state_load_171 = load i14 %state_addr_138"   --->   Operation 902 'load' 'state_load_171' <Predicate = (!exitcond2193175)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_60 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_234 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_292, i3 0"   --->   Operation 903 'bitconcatenate' 'tmp_234' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 904 [1/1] (0.00ns)   --->   "%p_cast620 = zext i8 %tmp_234"   --->   Operation 904 'zext' 'p_cast620' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node empty_296)   --->   "%empty_293 = lshr i256 %state_load_171, i256 %p_cast620"   --->   Operation 905 'lshr' 'empty_293' <Predicate = (!exitcond2193175)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node empty_296)   --->   "%empty_294 = trunc i256 %empty_293"   --->   Operation 906 'trunc' 'empty_294' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node empty_296)   --->   "%p_cast299_cast = zext i8 %empty_294"   --->   Operation 907 'zext' 'p_cast299_cast' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 908 [1/1] (0.00ns)   --->   "%p_cast621 = zext i5 %empty_292"   --->   Operation 908 'zext' 'p_cast621' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 909 [1/1] (0.70ns)   --->   "%empty_295 = shl i32 1, i32 %p_cast621"   --->   Operation 909 'shl' 'empty_295' <Predicate = (!exitcond2193175)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 910 [1/1] (1.44ns) (out node of the LUT)   --->   "%empty_296 = shl i256 %p_cast299_cast, i256 %p_cast620"   --->   Operation 910 'shl' 'empty_296' <Predicate = (!exitcond2193175)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 911 [1/1] (0.00ns)   --->   "%empty_297 = trunc i32 %empty_295"   --->   Operation 911 'trunc' 'empty_297' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 912 [1/1] (0.00ns)   --->   "%empty_298 = trunc i256 %empty_296"   --->   Operation 912 'trunc' 'empty_298' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 913 [1/1] (0.00ns)   --->   "%empty_299 = trunc i256 %empty_288"   --->   Operation 913 'trunc' 'empty_299' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 914 [1/1] (0.40ns)   --->   "%empty_300 = select i1 %empty_297, i8 %empty_298, i8 %empty_299"   --->   Operation 914 'select' 'empty_300' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 1"   --->   Operation 915 'bitselect' 'tmp_235' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 8, i32 15"   --->   Operation 916 'partselect' 'tmp_236' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 8, i32 15"   --->   Operation 917 'partselect' 'tmp_237' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 918 [1/1] (0.40ns)   --->   "%empty_301 = select i1 %tmp_235, i8 %tmp_236, i8 %tmp_237"   --->   Operation 918 'select' 'empty_301' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 2"   --->   Operation 919 'bitselect' 'tmp_238' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 16, i32 23"   --->   Operation 920 'partselect' 'tmp_239' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 16, i32 23"   --->   Operation 921 'partselect' 'tmp_240' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 922 [1/1] (0.40ns)   --->   "%empty_302 = select i1 %tmp_238, i8 %tmp_239, i8 %tmp_240"   --->   Operation 922 'select' 'empty_302' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 3"   --->   Operation 923 'bitselect' 'tmp_242' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 24, i32 31"   --->   Operation 924 'partselect' 'tmp_243' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 24, i32 31"   --->   Operation 925 'partselect' 'tmp_244' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 926 [1/1] (0.40ns)   --->   "%empty_303 = select i1 %tmp_242, i8 %tmp_243, i8 %tmp_244"   --->   Operation 926 'select' 'empty_303' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 4"   --->   Operation 927 'bitselect' 'tmp_245' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 32, i32 39"   --->   Operation 928 'partselect' 'tmp_246' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 32, i32 39"   --->   Operation 929 'partselect' 'tmp_247' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 930 [1/1] (0.40ns)   --->   "%empty_304 = select i1 %tmp_245, i8 %tmp_246, i8 %tmp_247"   --->   Operation 930 'select' 'empty_304' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 5"   --->   Operation 931 'bitselect' 'tmp_248' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 40, i32 47"   --->   Operation 932 'partselect' 'tmp_249' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 40, i32 47"   --->   Operation 933 'partselect' 'tmp_250' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 934 [1/1] (0.40ns)   --->   "%empty_305 = select i1 %tmp_248, i8 %tmp_249, i8 %tmp_250"   --->   Operation 934 'select' 'empty_305' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 6"   --->   Operation 935 'bitselect' 'tmp_251' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 48, i32 55"   --->   Operation 936 'partselect' 'tmp_252' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 48, i32 55"   --->   Operation 937 'partselect' 'tmp_253' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 938 [1/1] (0.40ns)   --->   "%empty_306 = select i1 %tmp_251, i8 %tmp_252, i8 %tmp_253"   --->   Operation 938 'select' 'empty_306' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 7"   --->   Operation 939 'bitselect' 'tmp_254' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 56, i32 63"   --->   Operation 940 'partselect' 'tmp_255' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 56, i32 63"   --->   Operation 941 'partselect' 'tmp_256' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 942 [1/1] (0.40ns)   --->   "%empty_307 = select i1 %tmp_254, i8 %tmp_255, i8 %tmp_256"   --->   Operation 942 'select' 'empty_307' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 8"   --->   Operation 943 'bitselect' 'tmp_257' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 64, i32 71"   --->   Operation 944 'partselect' 'tmp_258' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 64, i32 71"   --->   Operation 945 'partselect' 'tmp_259' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 946 [1/1] (0.40ns)   --->   "%empty_308 = select i1 %tmp_257, i8 %tmp_258, i8 %tmp_259"   --->   Operation 946 'select' 'empty_308' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 9"   --->   Operation 947 'bitselect' 'tmp_260' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 72, i32 79"   --->   Operation 948 'partselect' 'tmp_261' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 72, i32 79"   --->   Operation 949 'partselect' 'tmp_262' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 950 [1/1] (0.40ns)   --->   "%empty_309 = select i1 %tmp_260, i8 %tmp_261, i8 %tmp_262"   --->   Operation 950 'select' 'empty_309' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 10"   --->   Operation 951 'bitselect' 'tmp_263' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 80, i32 87"   --->   Operation 952 'partselect' 'tmp_264' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 80, i32 87"   --->   Operation 953 'partselect' 'tmp_265' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 954 [1/1] (0.40ns)   --->   "%empty_310 = select i1 %tmp_263, i8 %tmp_264, i8 %tmp_265"   --->   Operation 954 'select' 'empty_310' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 11"   --->   Operation 955 'bitselect' 'tmp_266' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 88, i32 95"   --->   Operation 956 'partselect' 'tmp_267' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 88, i32 95"   --->   Operation 957 'partselect' 'tmp_268' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 958 [1/1] (0.40ns)   --->   "%empty_311 = select i1 %tmp_266, i8 %tmp_267, i8 %tmp_268"   --->   Operation 958 'select' 'empty_311' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 12"   --->   Operation 959 'bitselect' 'tmp_269' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 96, i32 103"   --->   Operation 960 'partselect' 'tmp_270' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 96, i32 103"   --->   Operation 961 'partselect' 'tmp_271' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 962 [1/1] (0.40ns)   --->   "%empty_312 = select i1 %tmp_269, i8 %tmp_270, i8 %tmp_271"   --->   Operation 962 'select' 'empty_312' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 13"   --->   Operation 963 'bitselect' 'tmp_272' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 104, i32 111"   --->   Operation 964 'partselect' 'tmp_273' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 104, i32 111"   --->   Operation 965 'partselect' 'tmp_274' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 966 [1/1] (0.40ns)   --->   "%empty_313 = select i1 %tmp_272, i8 %tmp_273, i8 %tmp_274"   --->   Operation 966 'select' 'empty_313' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 14"   --->   Operation 967 'bitselect' 'tmp_275' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 112, i32 119"   --->   Operation 968 'partselect' 'tmp_276' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 112, i32 119"   --->   Operation 969 'partselect' 'tmp_277' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 970 [1/1] (0.40ns)   --->   "%empty_314 = select i1 %tmp_275, i8 %tmp_276, i8 %tmp_277"   --->   Operation 970 'select' 'empty_314' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 15"   --->   Operation 971 'bitselect' 'tmp_278' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 120, i32 127"   --->   Operation 972 'partselect' 'tmp_279' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 120, i32 127"   --->   Operation 973 'partselect' 'tmp_280' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 974 [1/1] (0.40ns)   --->   "%empty_315 = select i1 %tmp_278, i8 %tmp_279, i8 %tmp_280"   --->   Operation 974 'select' 'empty_315' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 16"   --->   Operation 975 'bitselect' 'tmp_281' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 128, i32 135"   --->   Operation 976 'partselect' 'tmp_282' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 128, i32 135"   --->   Operation 977 'partselect' 'tmp_283' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 978 [1/1] (0.40ns)   --->   "%empty_316 = select i1 %tmp_281, i8 %tmp_282, i8 %tmp_283"   --->   Operation 978 'select' 'empty_316' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 17"   --->   Operation 979 'bitselect' 'tmp_284' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 136, i32 143"   --->   Operation 980 'partselect' 'tmp_285' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 136, i32 143"   --->   Operation 981 'partselect' 'tmp_286' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 982 [1/1] (0.40ns)   --->   "%empty_317 = select i1 %tmp_284, i8 %tmp_285, i8 %tmp_286"   --->   Operation 982 'select' 'empty_317' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 18"   --->   Operation 983 'bitselect' 'tmp_287' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 144, i32 151"   --->   Operation 984 'partselect' 'tmp_288' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 144, i32 151"   --->   Operation 985 'partselect' 'tmp_289' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 986 [1/1] (0.40ns)   --->   "%empty_318 = select i1 %tmp_287, i8 %tmp_288, i8 %tmp_289"   --->   Operation 986 'select' 'empty_318' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 19"   --->   Operation 987 'bitselect' 'tmp_290' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 152, i32 159"   --->   Operation 988 'partselect' 'tmp_291' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 152, i32 159"   --->   Operation 989 'partselect' 'tmp_292' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 990 [1/1] (0.40ns)   --->   "%empty_319 = select i1 %tmp_290, i8 %tmp_291, i8 %tmp_292"   --->   Operation 990 'select' 'empty_319' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 20"   --->   Operation 991 'bitselect' 'tmp_293' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 160, i32 167"   --->   Operation 992 'partselect' 'tmp_294' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 160, i32 167"   --->   Operation 993 'partselect' 'tmp_295' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 994 [1/1] (0.40ns)   --->   "%empty_320 = select i1 %tmp_293, i8 %tmp_294, i8 %tmp_295"   --->   Operation 994 'select' 'empty_320' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 21"   --->   Operation 995 'bitselect' 'tmp_296' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 168, i32 175"   --->   Operation 996 'partselect' 'tmp_297' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 168, i32 175"   --->   Operation 997 'partselect' 'tmp_298' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 998 [1/1] (0.40ns)   --->   "%empty_321 = select i1 %tmp_296, i8 %tmp_297, i8 %tmp_298"   --->   Operation 998 'select' 'empty_321' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 22"   --->   Operation 999 'bitselect' 'tmp_299' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 176, i32 183"   --->   Operation 1000 'partselect' 'tmp_300' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 176, i32 183"   --->   Operation 1001 'partselect' 'tmp_301' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1002 [1/1] (0.40ns)   --->   "%empty_322 = select i1 %tmp_299, i8 %tmp_300, i8 %tmp_301"   --->   Operation 1002 'select' 'empty_322' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 23"   --->   Operation 1003 'bitselect' 'tmp_302' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 184, i32 191"   --->   Operation 1004 'partselect' 'tmp_303' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 184, i32 191"   --->   Operation 1005 'partselect' 'tmp_304' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1006 [1/1] (0.40ns)   --->   "%empty_323 = select i1 %tmp_302, i8 %tmp_303, i8 %tmp_304"   --->   Operation 1006 'select' 'empty_323' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 24"   --->   Operation 1007 'bitselect' 'tmp_305' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 192, i32 199"   --->   Operation 1008 'partselect' 'tmp_306' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 192, i32 199"   --->   Operation 1009 'partselect' 'tmp_307' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1010 [1/1] (0.40ns)   --->   "%empty_324 = select i1 %tmp_305, i8 %tmp_306, i8 %tmp_307"   --->   Operation 1010 'select' 'empty_324' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 25"   --->   Operation 1011 'bitselect' 'tmp_308' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 200, i32 207"   --->   Operation 1012 'partselect' 'tmp_309' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 200, i32 207"   --->   Operation 1013 'partselect' 'tmp_310' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1014 [1/1] (0.40ns)   --->   "%empty_325 = select i1 %tmp_308, i8 %tmp_309, i8 %tmp_310"   --->   Operation 1014 'select' 'empty_325' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 26"   --->   Operation 1015 'bitselect' 'tmp_311' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 208, i32 215"   --->   Operation 1016 'partselect' 'tmp_312' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 208, i32 215"   --->   Operation 1017 'partselect' 'tmp_313' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1018 [1/1] (0.40ns)   --->   "%empty_326 = select i1 %tmp_311, i8 %tmp_312, i8 %tmp_313"   --->   Operation 1018 'select' 'empty_326' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 27"   --->   Operation 1019 'bitselect' 'tmp_314' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 216, i32 223"   --->   Operation 1020 'partselect' 'tmp_315' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 216, i32 223"   --->   Operation 1021 'partselect' 'tmp_316' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1022 [1/1] (0.40ns)   --->   "%empty_327 = select i1 %tmp_314, i8 %tmp_315, i8 %tmp_316"   --->   Operation 1022 'select' 'empty_327' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 28"   --->   Operation 1023 'bitselect' 'tmp_317' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 224, i32 231"   --->   Operation 1024 'partselect' 'tmp_318' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 224, i32 231"   --->   Operation 1025 'partselect' 'tmp_319' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1026 [1/1] (0.40ns)   --->   "%empty_328 = select i1 %tmp_317, i8 %tmp_318, i8 %tmp_319"   --->   Operation 1026 'select' 'empty_328' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 29"   --->   Operation 1027 'bitselect' 'tmp_320' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 232, i32 239"   --->   Operation 1028 'partselect' 'tmp_321' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 232, i32 239"   --->   Operation 1029 'partselect' 'tmp_322' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1030 [1/1] (0.40ns)   --->   "%empty_329 = select i1 %tmp_320, i8 %tmp_321, i8 %tmp_322"   --->   Operation 1030 'select' 'empty_329' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 30"   --->   Operation 1031 'bitselect' 'tmp_323' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 240, i32 247"   --->   Operation 1032 'partselect' 'tmp_324' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 240, i32 247"   --->   Operation 1033 'partselect' 'tmp_325' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1034 [1/1] (0.40ns)   --->   "%empty_330 = select i1 %tmp_323, i8 %tmp_324, i8 %tmp_325"   --->   Operation 1034 'select' 'empty_330' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_295, i32 31"   --->   Operation 1035 'bitselect' 'tmp_326' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_296, i32 248, i32 255"   --->   Operation 1036 'partselect' 'tmp_327' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty_288, i32 248, i32 255"   --->   Operation 1037 'partselect' 'tmp_328' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1038 [1/1] (0.40ns)   --->   "%empty_331 = select i1 %tmp_326, i8 %tmp_327, i8 %tmp_328"   --->   Operation 1038 'select' 'empty_331' <Predicate = (!exitcond2193175)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1039 [1/1] (0.00ns)   --->   "%x_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_331, i8 %empty_330, i8 %empty_329, i8 %empty_328, i8 %empty_327, i8 %empty_326, i8 %empty_325, i8 %empty_324, i8 %empty_323, i8 %empty_322, i8 %empty_321, i8 %empty_320, i8 %empty_319, i8 %empty_318, i8 %empty_317, i8 %empty_316, i8 %empty_315, i8 %empty_314, i8 %empty_313, i8 %empty_312, i8 %empty_311, i8 %empty_310, i8 %empty_309, i8 %empty_308, i8 %empty_307, i8 %empty_306, i8 %empty_305, i8 %empty_304, i8 %empty_303, i8 %empty_302, i8 %empty_301, i8 %empty_300"   --->   Operation 1039 'bitconcatenate' 'x_1' <Predicate = (!exitcond2193175)> <Delay = 0.00>
ST_60 : Operation 1040 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2178"   --->   Operation 1040 'br' 'br_ln0' <Predicate = (!exitcond2193175)> <Delay = 0.00>

State 61 <SV = 12> <Delay = 0.46>
ST_61 : Operation 1041 [1/1] (0.46ns)   --->   "%br_ln0 = br void %memcpy-split2177"   --->   Operation 1041 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 62 <SV = 13> <Delay = 0.62>
ST_62 : Operation 1042 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_3_2 = phi i64 %z_word_num_bits_11_3_3, void %memcpy-split2177, i64 %z_word_num_bits_11_3_0_load, void %memcpy-split2177.preheader" [./intx/intx.hpp:29]   --->   Operation 1042 'phi' 'z_word_num_bits_11_3_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1043 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_2_2 = phi i64 %z_word_num_bits_11_2_3, void %memcpy-split2177, i64 %z_word_num_bits_11_2_0_load, void %memcpy-split2177.preheader" [./intx/intx.hpp:29]   --->   Operation 1043 'phi' 'z_word_num_bits_11_2_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1044 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_1_2 = phi i64 %z_word_num_bits_11_1_3, void %memcpy-split2177, i64 %z_word_num_bits_11_1_0_load, void %memcpy-split2177.preheader" [./intx/intx.hpp:29]   --->   Operation 1044 'phi' 'z_word_num_bits_11_1_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1045 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_0_2 = phi i64 %z_word_num_bits_11_0_3, void %memcpy-split2177, i64 %z_word_num_bits_11_0_0_load, void %memcpy-split2177.preheader" [./intx/intx.hpp:29]   --->   Operation 1045 'phi' 'z_word_num_bits_11_0_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1046 [1/1] (0.00ns)   --->   "%phi_ln29_21 = phi i2 %add_ln29_28, void %memcpy-split2177, i2 0, void %memcpy-split2177.preheader" [./intx/intx.hpp:29]   --->   Operation 1046 'phi' 'phi_ln29_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1047 [1/1] (0.62ns)   --->   "%add_ln29_28 = add i2 %phi_ln29_21, i2 1" [./intx/intx.hpp:29]   --->   Operation 1047 'add' 'add_ln29_28' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1048 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1048 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1049 [1/1] (0.54ns)   --->   "%z_word_num_bits_11_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_11_0_2, i64 %z_word_num_bits_11_0_2, i64 %z_word_num_bits_11_0_2, i2 %phi_ln29_21" [./intx/intx.hpp:29]   --->   Operation 1049 'mux' 'z_word_num_bits_11_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1050 [1/1] (0.54ns)   --->   "%z_word_num_bits_11_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_11_1_2, i64 0, i64 %z_word_num_bits_11_1_2, i64 %z_word_num_bits_11_1_2, i2 %phi_ln29_21" [./intx/intx.hpp:29]   --->   Operation 1050 'mux' 'z_word_num_bits_11_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1051 [1/1] (0.54ns)   --->   "%z_word_num_bits_11_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_11_2_2, i64 %z_word_num_bits_11_2_2, i64 0, i64 %z_word_num_bits_11_2_2, i2 %phi_ln29_21" [./intx/intx.hpp:29]   --->   Operation 1051 'mux' 'z_word_num_bits_11_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1052 [1/1] (0.54ns)   --->   "%z_word_num_bits_11_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_11_3_2, i64 %z_word_num_bits_11_3_2, i64 %z_word_num_bits_11_3_2, i64 0, i2 %phi_ln29_21" [./intx/intx.hpp:29]   --->   Operation 1052 'mux' 'z_word_num_bits_11_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1053 [1/1] (0.39ns)   --->   "%icmp_ln29_39 = icmp_eq  i2 %phi_ln29_21, i2 3" [./intx/intx.hpp:29]   --->   Operation 1053 'icmp' 'icmp_ln29_39' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1054 [1/1] (0.00ns)   --->   "%empty_332 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1054 'speclooptripcount' 'empty_332' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1055 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_39, void %memcpy-split2177, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader" [./intx/intx.hpp:29]   --->   Operation 1055 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 63 <SV = 14> <Delay = 0.46>
ST_63 : Operation 1056 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247"   --->   Operation 1056 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 64 <SV = 15> <Delay = 2.16>
ST_64 : Operation 1057 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_3_4 = phi i64 %z_word_num_bits_11_3_5, void %.split176310, i64 %z_word_num_bits_11_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader" [./intx/int128.hpp:543]   --->   Operation 1057 'phi' 'z_word_num_bits_11_3_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1058 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_2_4 = phi i64 %z_word_num_bits_11_2_5, void %.split176310, i64 %z_word_num_bits_11_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader" [./intx/int128.hpp:543]   --->   Operation 1058 'phi' 'z_word_num_bits_11_2_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1059 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_1_4 = phi i64 %z_word_num_bits_11_1_5, void %.split176310, i64 %z_word_num_bits_11_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader" [./intx/int128.hpp:543]   --->   Operation 1059 'phi' 'z_word_num_bits_11_1_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1060 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_0_4 = phi i64 %z_word_num_bits_11_0_5, void %.split176310, i64 %z_word_num_bits_11_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader" [./intx/int128.hpp:543]   --->   Operation 1060 'phi' 'z_word_num_bits_11_0_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1061 [1/1] (0.00ns)   --->   "%i_129 = phi i3 %i_133, void %.split176310, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247.preheader"   --->   Operation 1061 'phi' 'i_129' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1062 [1/1] (0.71ns)   --->   "%i_133 = add i3 %i_129, i3 1" [./intx/intx.hpp:740]   --->   Operation 1062 'add' 'i_133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1063 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1063 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1064 [1/1] (0.56ns)   --->   "%icmp_ln740_3 = icmp_eq  i3 %i_129, i3 4" [./intx/intx.hpp:740]   --->   Operation 1064 'icmp' 'icmp_ln740_3' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1065 [1/1] (0.00ns)   --->   "%empty_333 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1065 'speclooptripcount' 'empty_333' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1066 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %icmp_ln740_3, void %.split176, void %_Z6callerR14ExecutionState.exit" [./intx/intx.hpp:740]   --->   Operation 1066 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln50_54 = trunc i3 %i_129" [./intx/intx.hpp:50]   --->   Operation 1067 'trunc' 'trunc_ln50_54' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1068 [1/1] (0.00ns)   --->   "%shl_ln741_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_54, i6 0" [./intx/intx.hpp:741]   --->   Operation 1068 'bitconcatenate' 'shl_ln741_5' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln741_5 = zext i8 %shl_ln741_5" [./intx/intx.hpp:741]   --->   Operation 1069 'zext' 'zext_ln741_5' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1070 [1/1] (1.44ns)   --->   "%lshr_ln741_3 = lshr i256 %empty_288, i256 %zext_ln741_5" [./intx/intx.hpp:741]   --->   Operation 1070 'lshr' 'lshr_ln741_3' <Predicate = (!icmp_ln740_3)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1071 [1/1] (0.00ns)   --->   "%empty_334 = trunc i256 %lshr_ln741_3" [./intx/intx.hpp:741]   --->   Operation 1071 'trunc' 'empty_334' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1072 [1/1] (0.00ns)   --->   "%p_21 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 56, i32 63" [./intx/intx.hpp:741]   --->   Operation 1072 'partselect' 'p_21' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1073 [1/1] (0.00ns)   --->   "%p_22 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 8, i32 15" [./intx/intx.hpp:741]   --->   Operation 1073 'partselect' 'p_22' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1074 [1/1] (0.00ns)   --->   "%p_23 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 48, i32 55" [./intx/intx.hpp:741]   --->   Operation 1074 'partselect' 'p_23' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1075 [1/1] (0.00ns)   --->   "%p_24 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 16, i32 23" [./intx/intx.hpp:741]   --->   Operation 1075 'partselect' 'p_24' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1076 [1/1] (0.00ns)   --->   "%p_25 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 40, i32 47" [./intx/intx.hpp:741]   --->   Operation 1076 'partselect' 'p_25' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1077 [1/1] (0.00ns)   --->   "%p_26 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 24, i32 31" [./intx/intx.hpp:741]   --->   Operation 1077 'partselect' 'p_26' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1078 [1/1] (0.00ns)   --->   "%p_27 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_3, i32 32, i32 39" [./intx/intx.hpp:741]   --->   Operation 1078 'partselect' 'p_27' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_334, i8 %p_22, i8 %p_24, i8 %p_26, i8 %p_27, i8 %p_25, i8 %p_23, i8 %p_21" [./intx/int128.hpp:543]   --->   Operation 1079 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1080 [1/1] (0.14ns)   --->   "%xor_ln48 = xor i2 %trunc_ln50_54, i2 3" [./intx/intx.hpp:48]   --->   Operation 1080 'xor' 'xor_ln48' <Predicate = (!icmp_ln740_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1081 [1/1] (0.72ns)   --->   "%switch_ln741 = switch i2 %xor_ln48, void %branch15, i2 0, void %.split176310, i2 1, void %branch13, i2 2, void %branch14" [./intx/intx.hpp:741]   --->   Operation 1081 'switch' 'switch_ln741' <Predicate = (!icmp_ln740_3)> <Delay = 0.72>
ST_64 : Operation 1082 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split176310" [./intx/intx.hpp:741]   --->   Operation 1082 'br' 'br_ln741' <Predicate = (!icmp_ln740_3 & xor_ln48 == 2)> <Delay = 0.46>
ST_64 : Operation 1083 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split176310" [./intx/intx.hpp:741]   --->   Operation 1083 'br' 'br_ln741' <Predicate = (!icmp_ln740_3 & xor_ln48 == 1)> <Delay = 0.46>
ST_64 : Operation 1084 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split176310" [./intx/intx.hpp:741]   --->   Operation 1084 'br' 'br_ln741' <Predicate = (!icmp_ln740_3 & xor_ln48 == 3)> <Delay = 0.46>
ST_64 : Operation 1085 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_3_5 = phi i64 %tmp_2, void %branch15, i64 %z_word_num_bits_11_3_4, void %branch14, i64 %z_word_num_bits_11_3_4, void %branch13, i64 %z_word_num_bits_11_3_4, void %.split176" [./intx/int128.hpp:543]   --->   Operation 1085 'phi' 'z_word_num_bits_11_3_5' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1086 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_2_5 = phi i64 %z_word_num_bits_11_2_4, void %branch15, i64 %tmp_2, void %branch14, i64 %z_word_num_bits_11_2_4, void %branch13, i64 %z_word_num_bits_11_2_4, void %.split176" [./intx/intx.hpp:29]   --->   Operation 1086 'phi' 'z_word_num_bits_11_2_5' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1087 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_1_5 = phi i64 %z_word_num_bits_11_1_4, void %branch15, i64 %z_word_num_bits_11_1_4, void %branch14, i64 %tmp_2, void %branch13, i64 %z_word_num_bits_11_1_4, void %.split176" [./intx/intx.hpp:29]   --->   Operation 1087 'phi' 'z_word_num_bits_11_1_5' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1088 [1/1] (0.00ns)   --->   "%z_word_num_bits_11_0_5 = phi i64 %z_word_num_bits_11_0_4, void %branch15, i64 %z_word_num_bits_11_0_4, void %branch14, i64 %z_word_num_bits_11_0_4, void %branch13, i64 %tmp_2, void %.split176" [./intx/intx.hpp:29]   --->   Operation 1088 'phi' 'z_word_num_bits_11_0_5' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>
ST_64 : Operation 1089 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1247"   --->   Operation 1089 'br' 'br_ln0' <Predicate = (!icmp_ln740_3)> <Delay = 0.00>

State 65 <SV = 16> <Delay = 1.29>
ST_65 : Operation 1090 [2/2] (1.29ns)   --->   "%state_load_183 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 1090 'load' 'state_load_183' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_65 : Operation 1091 [1/1] (0.00ns)   --->   "%or_ln55_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_11_3_4, i64 %z_word_num_bits_11_2_4, i64 %z_word_num_bits_11_1_4, i64 %z_word_num_bits_11_0_4" [./execution_state.hpp:55]   --->   Operation 1091 'bitconcatenate' 'or_ln55_s' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1092 [1/1] (0.00ns)   --->   "%store_ln253 = store i64 %z_word_num_bits_11_3_4, i64 %z_word_num_bits_11_3_0" [executor_fpga.cpp:253]   --->   Operation 1092 'store' 'store_ln253' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1093 [1/1] (0.00ns)   --->   "%store_ln253 = store i64 %z_word_num_bits_11_2_4, i64 %z_word_num_bits_11_2_0" [executor_fpga.cpp:253]   --->   Operation 1093 'store' 'store_ln253' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1094 [1/1] (0.00ns)   --->   "%store_ln253 = store i64 %z_word_num_bits_11_1_4, i64 %z_word_num_bits_11_1_0" [executor_fpga.cpp:253]   --->   Operation 1094 'store' 'store_ln253' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1095 [1/1] (0.00ns)   --->   "%store_ln253 = store i64 %z_word_num_bits_11_0_4, i64 %z_word_num_bits_11_0_0" [executor_fpga.cpp:253]   --->   Operation 1095 'store' 'store_ln253' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1096 [1/1] (0.62ns)   --->   "%store_ln253 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:253]   --->   Operation 1096 'store' 'store_ln253' <Predicate = true> <Delay = 0.62>

State 66 <SV = 17> <Delay = 3.73>
ST_66 : Operation 1097 [1/2] (1.29ns)   --->   "%state_load_183 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 1097 'load' 'state_load_183' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_66 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln55_14 = trunc i256 %state_load_183" [./execution_state.hpp:55]   --->   Operation 1098 'trunc' 'trunc_ln55_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1099 [1/1] (1.14ns)   --->   "%add_ln55_17 = add i32 %trunc_ln55_14, i32 1" [./execution_state.hpp:55]   --->   Operation 1099 'add' 'add_ln55_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i32 %add_ln55_17" [./execution_state.hpp:55]   --->   Operation 1100 'zext' 'zext_ln55_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1101 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_9, i32 15" [./execution_state.hpp:55]   --->   Operation 1101 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_66 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln55_15 = trunc i256 %state_load_183" [./execution_state.hpp:55]   --->   Operation 1102 'trunc' 'trunc_ln55_15' <Predicate = true> <Delay = 0.00>

State 67 <SV = 18> <Delay = 2.42>
ST_67 : Operation 1103 [1/1] (0.00ns)   --->   "%shl_ln55_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_15, i5 0" [./execution_state.hpp:55]   --->   Operation 1103 'bitconcatenate' 'shl_ln55_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1104 [1/1] (1.12ns)   --->   "%add_ln55_18 = add i19 %shl_ln55_6, i19 64" [./execution_state.hpp:55]   --->   Operation 1104 'add' 'add_ln55_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1105 [1/1] (0.00ns)   --->   "%lshr_ln55_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_18, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 1105 'partselect' 'lshr_ln55_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln55_23 = zext i14 %lshr_ln55_2" [./execution_state.hpp:55]   --->   Operation 1106 'zext' 'zext_ln55_23' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1107 [1/1] (0.00ns)   --->   "%state_addr_151 = getelementptr i256 %state, i64 0, i64 %zext_ln55_23" [./execution_state.hpp:55]   --->   Operation 1107 'getelementptr' 'state_addr_151' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1108 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_151, i256 %or_ln55_s, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 1108 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_67 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln253 = br void %.backedge" [executor_fpga.cpp:253]   --->   Operation 1109 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>

State 68 <SV = 11> <Delay = 1.29>
ST_68 : Operation 1110 [2/2] (1.29ns)   --->   "%state_load_135 = load i14 %state_addr_45" [./evmc/evmc.hpp:648]   --->   Operation 1110 'load' 'state_load_135' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_68 : Operation 1111 [2/2] (1.29ns)   --->   "%state_load_136 = load i14 %state_addr_46" [./evmc/evmc.hpp:648]   --->   Operation 1111 'load' 'state_load_136' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 69 <SV = 12> <Delay = 1.29>
ST_69 : Operation 1112 [1/2] (1.29ns)   --->   "%state_load_135 = load i14 %state_addr_45" [./evmc/evmc.hpp:648]   --->   Operation 1112 'load' 'state_load_135' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_69 : Operation 1113 [1/2] (1.29ns)   --->   "%state_load_136 = load i14 %state_addr_46" [./evmc/evmc.hpp:648]   --->   Operation 1113 'load' 'state_load_136' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_69 : Operation 1114 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch16" [./intx/intx.hpp:29]   --->   Operation 1114 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 70 <SV = 13> <Delay = 0.62>
ST_70 : Operation 1115 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_3_2 = phi i64 %z_word_num_bits_12_3_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_3_3, void %branch16" [./intx/intx.hpp:29]   --->   Operation 1115 'phi' 'z_word_num_bits_12_3_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1116 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_2_2 = phi i64 %z_word_num_bits_12_2_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_2_3, void %branch16" [./intx/intx.hpp:29]   --->   Operation 1116 'phi' 'z_word_num_bits_12_2_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1117 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_1_2 = phi i64 %z_word_num_bits_12_1_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_1_3, void %branch16" [./intx/intx.hpp:29]   --->   Operation 1117 'phi' 'z_word_num_bits_12_1_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1118 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_0_2 = phi i64 %z_word_num_bits_12_0_0_load, void %memset.loop2152, i64 %z_word_num_bits_12_0_3, void %branch16" [./intx/intx.hpp:29]   --->   Operation 1118 'phi' 'z_word_num_bits_12_0_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1119 [1/1] (0.00ns)   --->   "%phi_ln29_18 = phi i2 0, void %memset.loop2152, i2 %add_ln29_25, void %branch16" [./intx/intx.hpp:29]   --->   Operation 1119 'phi' 'phi_ln29_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1120 [1/1] (0.62ns)   --->   "%add_ln29_25 = add i2 %phi_ln29_18, i2 1" [./intx/intx.hpp:29]   --->   Operation 1120 'add' 'add_ln29_25' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1122 [1/1] (0.54ns)   --->   "%z_word_num_bits_12_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_12_0_2, i64 %z_word_num_bits_12_0_2, i64 %z_word_num_bits_12_0_2, i2 %phi_ln29_18" [./intx/intx.hpp:29]   --->   Operation 1122 'mux' 'z_word_num_bits_12_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1123 [1/1] (0.54ns)   --->   "%z_word_num_bits_12_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_12_1_2, i64 0, i64 %z_word_num_bits_12_1_2, i64 %z_word_num_bits_12_1_2, i2 %phi_ln29_18" [./intx/intx.hpp:29]   --->   Operation 1123 'mux' 'z_word_num_bits_12_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1124 [1/1] (0.54ns)   --->   "%z_word_num_bits_12_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_12_2_2, i64 %z_word_num_bits_12_2_2, i64 0, i64 %z_word_num_bits_12_2_2, i2 %phi_ln29_18" [./intx/intx.hpp:29]   --->   Operation 1124 'mux' 'z_word_num_bits_12_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1125 [1/1] (0.54ns)   --->   "%z_word_num_bits_12_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_12_3_2, i64 %z_word_num_bits_12_3_2, i64 %z_word_num_bits_12_3_2, i64 0, i2 %phi_ln29_18" [./intx/intx.hpp:29]   --->   Operation 1125 'mux' 'z_word_num_bits_12_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1126 [1/1] (0.39ns)   --->   "%icmp_ln29_36 = icmp_eq  i2 %phi_ln29_18, i2 3" [./intx/intx.hpp:29]   --->   Operation 1126 'icmp' 'icmp_ln29_36' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1127 [1/1] (0.00ns)   --->   "%empty_285 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1127 'speclooptripcount' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1128 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_36, void %branch16, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221" [./intx/intx.hpp:29]   --->   Operation 1128 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 71 <SV = 14> <Delay = 0.46>
ST_71 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln951 = trunc i256 %state_load_136" [./intx/intx.hpp:951]   --->   Operation 1129 'trunc' 'trunc_ln951' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32.i32, i256 %state_load_135, i32 128, i32 255" [./intx/intx.hpp:951]   --->   Operation 1130 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1131 [1/1] (0.00ns)   --->   "%x = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i128.i96, i32 %trunc_ln951, i128 %tmp_232, i96 0" [./intx/intx.hpp:951]   --->   Operation 1131 'bitconcatenate' 'x' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1132 [1/1] (0.46ns)   --->   "%br_ln740 = br void" [./intx/intx.hpp:740]   --->   Operation 1132 'br' 'br_ln740' <Predicate = true> <Delay = 0.46>

State 72 <SV = 15> <Delay = 2.16>
ST_72 : Operation 1133 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_3_4 = phi i64 %z_word_num_bits_12_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_3_5, void %.split178339" [./intx/intx.hpp:29]   --->   Operation 1133 'phi' 'z_word_num_bits_12_3_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1134 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_2_4 = phi i64 %z_word_num_bits_12_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_2_5, void %.split178339" [./intx/intx.hpp:29]   --->   Operation 1134 'phi' 'z_word_num_bits_12_2_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1135 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_1_4 = phi i64 %z_word_num_bits_12_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_1_5, void %.split178339" [./intx/intx.hpp:29]   --->   Operation 1135 'phi' 'z_word_num_bits_12_1_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1136 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_0_4 = phi i64 %z_word_num_bits_12_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i64 %z_word_num_bits_12_0_5, void %.split178339" [./intx/intx.hpp:29]   --->   Operation 1136 'phi' 'z_word_num_bits_12_0_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1137 [1/1] (0.00ns)   --->   "%i_119 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i1221, i3 %i_128, void %.split178339"   --->   Operation 1137 'phi' 'i_119' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1138 [1/1] (0.71ns)   --->   "%i_128 = add i3 %i_119, i3 1" [./intx/intx.hpp:740]   --->   Operation 1138 'add' 'i_128' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1139 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1140 [1/1] (0.56ns)   --->   "%icmp_ln740 = icmp_eq  i3 %i_119, i3 4" [./intx/intx.hpp:740]   --->   Operation 1140 'icmp' 'icmp_ln740' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1141 [1/1] (0.00ns)   --->   "%empty_286 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1141 'speclooptripcount' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1142 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %icmp_ln740, void %.split178, void %_Z6originR14ExecutionState.exit" [./intx/intx.hpp:740]   --->   Operation 1142 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln50_50 = trunc i3 %i_119" [./intx/intx.hpp:50]   --->   Operation 1143 'trunc' 'trunc_ln50_50' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1144 [1/1] (0.00ns)   --->   "%shl_ln41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_50, i6 0" [./intx/intx.hpp:741]   --->   Operation 1144 'bitconcatenate' 'shl_ln41' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln741 = zext i8 %shl_ln41" [./intx/intx.hpp:741]   --->   Operation 1145 'zext' 'zext_ln741' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1146 [1/1] (1.44ns)   --->   "%lshr_ln741 = lshr i256 %x, i256 %zext_ln741" [./intx/intx.hpp:741]   --->   Operation 1146 'lshr' 'lshr_ln741' <Predicate = (!icmp_ln740)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1147 [1/1] (0.00ns)   --->   "%empty_287 = trunc i256 %lshr_ln741" [./intx/intx.hpp:741]   --->   Operation 1147 'trunc' 'empty_287' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1148 [1/1] (0.00ns)   --->   "%p_8 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 56, i32 63" [./intx/intx.hpp:741]   --->   Operation 1148 'partselect' 'p_8' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1149 [1/1] (0.00ns)   --->   "%p_9 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 8, i32 15" [./intx/intx.hpp:741]   --->   Operation 1149 'partselect' 'p_9' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1150 [1/1] (0.00ns)   --->   "%p_s = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 48, i32 55" [./intx/intx.hpp:741]   --->   Operation 1150 'partselect' 'p_s' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1151 [1/1] (0.00ns)   --->   "%p_10 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 16, i32 23" [./intx/intx.hpp:741]   --->   Operation 1151 'partselect' 'p_10' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1152 [1/1] (0.00ns)   --->   "%p_11 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 40, i32 47" [./intx/intx.hpp:741]   --->   Operation 1152 'partselect' 'p_11' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1153 [1/1] (0.00ns)   --->   "%p_12 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 24, i32 31" [./intx/intx.hpp:741]   --->   Operation 1153 'partselect' 'p_12' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1154 [1/1] (0.00ns)   --->   "%p_13 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741, i32 32, i32 39" [./intx/intx.hpp:741]   --->   Operation 1154 'partselect' 'p_13' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_287, i8 %p_9, i8 %p_10, i8 %p_12, i8 %p_13, i8 %p_11, i8 %p_s, i8 %p_8" [./intx/int128.hpp:543]   --->   Operation 1155 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1156 [1/1] (0.14ns)   --->   "%xor_ln48_1 = xor i2 %trunc_ln50_50, i2 3" [./intx/intx.hpp:48]   --->   Operation 1156 'xor' 'xor_ln48_1' <Predicate = (!icmp_ln740)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1157 [1/1] (0.72ns)   --->   "%switch_ln741 = switch i2 %xor_ln48_1, void %branch23, i2 0, void %.split178339, i2 1, void %branch21, i2 2, void %branch22" [./intx/intx.hpp:741]   --->   Operation 1157 'switch' 'switch_ln741' <Predicate = (!icmp_ln740)> <Delay = 0.72>
ST_72 : Operation 1158 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split178339" [./intx/intx.hpp:741]   --->   Operation 1158 'br' 'br_ln741' <Predicate = (!icmp_ln740 & xor_ln48_1 == 2)> <Delay = 0.46>
ST_72 : Operation 1159 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split178339" [./intx/intx.hpp:741]   --->   Operation 1159 'br' 'br_ln741' <Predicate = (!icmp_ln740 & xor_ln48_1 == 1)> <Delay = 0.46>
ST_72 : Operation 1160 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split178339" [./intx/intx.hpp:741]   --->   Operation 1160 'br' 'br_ln741' <Predicate = (!icmp_ln740 & xor_ln48_1 == 3)> <Delay = 0.46>
ST_72 : Operation 1161 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_3_5 = phi i64 %tmp_3, void %branch23, i64 %z_word_num_bits_12_3_4, void %branch22, i64 %z_word_num_bits_12_3_4, void %branch21, i64 %z_word_num_bits_12_3_4, void %.split178" [./intx/int128.hpp:543]   --->   Operation 1161 'phi' 'z_word_num_bits_12_3_5' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1162 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_2_5 = phi i64 %z_word_num_bits_12_2_4, void %branch23, i64 %tmp_3, void %branch22, i64 %z_word_num_bits_12_2_4, void %branch21, i64 %z_word_num_bits_12_2_4, void %.split178" [./intx/intx.hpp:29]   --->   Operation 1162 'phi' 'z_word_num_bits_12_2_5' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1163 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_1_5 = phi i64 %z_word_num_bits_12_1_4, void %branch23, i64 %z_word_num_bits_12_1_4, void %branch22, i64 %tmp_3, void %branch21, i64 %z_word_num_bits_12_1_4, void %.split178" [./intx/intx.hpp:29]   --->   Operation 1163 'phi' 'z_word_num_bits_12_1_5' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1164 [1/1] (0.00ns)   --->   "%z_word_num_bits_12_0_5 = phi i64 %z_word_num_bits_12_0_4, void %branch23, i64 %z_word_num_bits_12_0_4, void %branch22, i64 %z_word_num_bits_12_0_4, void %branch21, i64 %tmp_3, void %.split178" [./intx/intx.hpp:29]   --->   Operation 1164 'phi' 'z_word_num_bits_12_0_5' <Predicate = (!icmp_ln740)> <Delay = 0.00>
ST_72 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1165 'br' 'br_ln0' <Predicate = (!icmp_ln740)> <Delay = 0.00>

State 73 <SV = 16> <Delay = 1.29>
ST_73 : Operation 1166 [2/2] (1.29ns)   --->   "%state_load_179 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 1166 'load' 'state_load_179' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_73 : Operation 1167 [1/1] (0.00ns)   --->   "%or_ln55_5 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_12_3_4, i64 %z_word_num_bits_12_2_4, i64 %z_word_num_bits_12_1_4, i64 %z_word_num_bits_12_0_4" [./execution_state.hpp:55]   --->   Operation 1167 'bitconcatenate' 'or_ln55_5' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1168 [1/1] (0.00ns)   --->   "%store_ln250 = store i64 %z_word_num_bits_12_3_4, i64 %z_word_num_bits_12_3_0" [executor_fpga.cpp:250]   --->   Operation 1168 'store' 'store_ln250' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1169 [1/1] (0.00ns)   --->   "%store_ln250 = store i64 %z_word_num_bits_12_2_4, i64 %z_word_num_bits_12_2_0" [executor_fpga.cpp:250]   --->   Operation 1169 'store' 'store_ln250' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1170 [1/1] (0.00ns)   --->   "%store_ln250 = store i64 %z_word_num_bits_12_1_4, i64 %z_word_num_bits_12_1_0" [executor_fpga.cpp:250]   --->   Operation 1170 'store' 'store_ln250' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1171 [1/1] (0.00ns)   --->   "%store_ln250 = store i64 %z_word_num_bits_12_0_4, i64 %z_word_num_bits_12_0_0" [executor_fpga.cpp:250]   --->   Operation 1171 'store' 'store_ln250' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1172 [1/1] (0.62ns)   --->   "%store_ln250 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:250]   --->   Operation 1172 'store' 'store_ln250' <Predicate = true> <Delay = 0.62>

State 74 <SV = 17> <Delay = 3.73>
ST_74 : Operation 1173 [1/2] (1.29ns)   --->   "%state_load_179 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 1173 'load' 'state_load_179' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_74 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln55_10 = trunc i256 %state_load_179" [./execution_state.hpp:55]   --->   Operation 1174 'trunc' 'trunc_ln55_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1175 [1/1] (1.14ns)   --->   "%add_ln55_13 = add i32 %trunc_ln55_10, i32 1" [./execution_state.hpp:55]   --->   Operation 1175 'add' 'add_ln55_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln55_10 = zext i32 %add_ln55_13" [./execution_state.hpp:55]   --->   Operation 1176 'zext' 'zext_ln55_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1177 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_10, i32 15" [./execution_state.hpp:55]   --->   Operation 1177 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_74 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln55_11 = trunc i256 %state_load_179" [./execution_state.hpp:55]   --->   Operation 1178 'trunc' 'trunc_ln55_11' <Predicate = true> <Delay = 0.00>

State 75 <SV = 18> <Delay = 2.42>
ST_75 : Operation 1179 [1/1] (0.00ns)   --->   "%shl_ln55_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_11, i5 0" [./execution_state.hpp:55]   --->   Operation 1179 'bitconcatenate' 'shl_ln55_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1180 [1/1] (1.12ns)   --->   "%add_ln55_14 = add i19 %shl_ln55_7, i19 64" [./execution_state.hpp:55]   --->   Operation 1180 'add' 'add_ln55_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1181 [1/1] (0.00ns)   --->   "%lshr_ln55_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_14, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 1181 'partselect' 'lshr_ln55_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln55_21 = zext i14 %lshr_ln55_s" [./execution_state.hpp:55]   --->   Operation 1182 'zext' 'zext_ln55_21' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1183 [1/1] (0.00ns)   --->   "%state_addr_147 = getelementptr i256 %state, i64 0, i64 %zext_ln55_21" [./execution_state.hpp:55]   --->   Operation 1183 'getelementptr' 'state_addr_147' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1184 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_147, i256 %or_ln55_5, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 1184 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_75 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln250 = br void %.backedge" [executor_fpga.cpp:250]   --->   Operation 1185 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>

State 76 <SV = 11> <Delay = 3.73>
ST_76 : Operation 1186 [1/2] (1.29ns)   --->   "%state_load_134 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 1186 'load' 'state_load_134' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_76 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i256 %state_load_134" [./execution_state.hpp:55]   --->   Operation 1187 'trunc' 'trunc_ln55_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1188 [1/1] (1.14ns)   --->   "%add_ln55_5 = add i32 %trunc_ln55_2, i32 1" [./execution_state.hpp:55]   --->   Operation 1188 'add' 'add_ln55_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i32 %add_ln55_5" [./execution_state.hpp:55]   --->   Operation 1189 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1190 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_3, i32 15" [./execution_state.hpp:55]   --->   Operation 1190 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_76 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = trunc i256 %state_load_134" [./execution_state.hpp:55]   --->   Operation 1191 'trunc' 'trunc_ln55_3' <Predicate = true> <Delay = 0.00>

State 77 <SV = 12> <Delay = 2.42>
ST_77 : Operation 1192 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_3, i5 0" [./execution_state.hpp:55]   --->   Operation 1192 'bitconcatenate' 'shl_ln55_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1193 [1/1] (1.12ns)   --->   "%add_ln55_6 = add i19 %shl_ln55_2, i19 64" [./execution_state.hpp:55]   --->   Operation 1193 'add' 'add_ln55_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i64 %code_pos_3" [./execution_state.hpp:55]   --->   Operation 1194 'zext' 'zext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1195 [1/1] (0.00ns)   --->   "%lshr_ln55_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_6, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 1195 'partselect' 'lshr_ln55_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln55_17 = zext i14 %lshr_ln55_6" [./execution_state.hpp:55]   --->   Operation 1196 'zext' 'zext_ln55_17' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1197 [1/1] (0.00ns)   --->   "%state_addr_109 = getelementptr i256 %state, i64 0, i64 %zext_ln55_17" [./execution_state.hpp:55]   --->   Operation 1197 'getelementptr' 'state_addr_109' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1198 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_109, i256 %zext_ln55_4, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 1198 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_77 : Operation 1199 [1/1] (0.00ns)   --->   "%br_ln247 = br void %.backedge" [executor_fpga.cpp:247]   --->   Operation 1199 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>

State 78 <SV = 11> <Delay = 3.73>
ST_78 : Operation 1200 [1/2] (1.29ns)   --->   "%state_load_132 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 1200 'load' 'state_load_132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_78 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln60_117 = trunc i256 %state_load_132" [./execution_state.hpp:60]   --->   Operation 1201 'trunc' 'trunc_ln60_117' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln60_118 = trunc i256 %state_load_132" [./execution_state.hpp:60]   --->   Operation 1202 'trunc' 'trunc_ln60_118' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1203 [1/1] (1.14ns)   --->   "%add_ln60_43 = add i32 %trunc_ln60_117, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 1203 'add' 'add_ln60_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln60_21 = zext i32 %add_ln60_43" [./execution_state.hpp:60]   --->   Operation 1204 'zext' 'zext_ln60_21' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1205 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_21, i32 15" [./execution_state.hpp:60]   --->   Operation 1205 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 79 <SV = 12> <Delay = 3.48>
ST_79 : Operation 1206 [1/1] (1.05ns)   --->   "%add_ln60_76 = add i14 %trunc_ln60_118, i14 16383" [./execution_state.hpp:60]   --->   Operation 1206 'add' 'add_ln60_76' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1207 [1/1] (0.00ns)   --->   "%shl_ln60_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_76, i5 0" [./execution_state.hpp:60]   --->   Operation 1207 'bitconcatenate' 'shl_ln60_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1208 [1/1] (1.12ns)   --->   "%add_ln60_44 = add i19 %shl_ln60_15, i19 64" [./execution_state.hpp:60]   --->   Operation 1208 'add' 'add_ln60_44' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1209 [1/1] (0.00ns)   --->   "%lshr_ln60_16 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_44, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 1209 'partselect' 'lshr_ln60_16' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln60_49 = zext i14 %lshr_ln60_16" [./execution_state.hpp:60]   --->   Operation 1210 'zext' 'zext_ln60_49' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1211 [1/1] (0.00ns)   --->   "%state_addr_108 = getelementptr i256 %state, i64 0, i64 %zext_ln60_49" [./execution_state.hpp:60]   --->   Operation 1211 'getelementptr' 'state_addr_108' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1212 [2/2] (1.29ns)   --->   "%state_load_133 = load i14 %state_addr_108" [./execution_state.hpp:60]   --->   Operation 1212 'load' 'state_load_133' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 80 <SV = 13> <Delay = 1.92>
ST_80 : Operation 1213 [1/2] (1.29ns)   --->   "%state_load_133 = load i14 %state_addr_108" [./execution_state.hpp:60]   --->   Operation 1213 'load' 'state_load_133' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_80 : Operation 1214 [1/1] (0.00ns)   --->   "%code_pos_6 = trunc i256 %state_load_133" [./execution_state.hpp:60]   --->   Operation 1214 'trunc' 'code_pos_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1215 [1/1] (0.62ns)   --->   "%store_ln244 = store i64 %code_pos_6, i64 %code_pos" [executor_fpga.cpp:244]   --->   Operation 1215 'store' 'store_ln244' <Predicate = true> <Delay = 0.62>
ST_80 : Operation 1216 [1/1] (0.00ns)   --->   "%br_ln244 = br void %.backedge" [executor_fpga.cpp:244]   --->   Operation 1216 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>

State 81 <SV = 11> <Delay = 2.43>
ST_81 : Operation 1217 [1/2] (1.29ns)   --->   "%state_load_131 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 1217 'load' 'state_load_131' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_81 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln45_8 = trunc i256 %state_load_131" [./execution_state.hpp:45]   --->   Operation 1218 'trunc' 'trunc_ln45_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln45_9 = trunc i256 %state_load_131" [./execution_state.hpp:45]   --->   Operation 1219 'trunc' 'trunc_ln45_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1220 [1/1] (1.05ns)   --->   "%add_ln45_50 = add i14 %trunc_ln45_9, i14 16383" [./execution_state.hpp:45]   --->   Operation 1220 'add' 'add_ln45_50' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1221 [1/1] (1.14ns)   --->   "%add_ln45_51 = add i32 %trunc_ln45_8, i32 4294967294" [./execution_state.hpp:45]   --->   Operation 1221 'add' 'add_ln45_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1222 [1/1] (1.05ns)   --->   "%add_ln50_13 = add i14 %trunc_ln45_9, i14 16382" [./intx/intx.hpp:50]   --->   Operation 1222 'add' 'add_ln50_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1223 [1/1] (0.00ns)   --->   "%shl_ln50_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln50_13, i5 0" [./intx/intx.hpp:50]   --->   Operation 1223 'bitconcatenate' 'shl_ln50_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1224 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 1224 'br' 'br_ln82' <Predicate = true> <Delay = 0.46>

State 82 <SV = 12> <Delay = 2.42>
ST_82 : Operation 1225 [1/1] (0.00ns)   --->   "%i_108 = phi i3 0, void %memset.loop2154, i3 %i_109, void %.split180"   --->   Operation 1225 'phi' 'i_108' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1226 [1/1] (0.00ns)   --->   "%result_36 = phi i1 1, void %memset.loop2154, i1 %result_37, void %.split180"   --->   Operation 1226 'phi' 'result_36' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1227 [1/1] (0.71ns)   --->   "%i_109 = add i3 %i_108, i3 1" [./intx/intx.hpp:82]   --->   Operation 1227 'add' 'i_109' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1228 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1228 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1229 [1/1] (0.56ns)   --->   "%icmp_ln82_11 = icmp_eq  i3 %i_108, i3 4" [./intx/intx.hpp:82]   --->   Operation 1229 'icmp' 'icmp_ln82_11' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1230 [1/1] (0.00ns)   --->   "%empty_284 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1230 'speclooptripcount' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1231 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_11, void %.split180, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit_ifconv" [./intx/intx.hpp:82]   --->   Operation 1231 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln50_43 = trunc i3 %i_108" [./intx/intx.hpp:50]   --->   Operation 1232 'trunc' 'trunc_ln50_43' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_82 : Operation 1233 [1/1] (0.00ns)   --->   "%or_ln50_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_43, i3 0" [./intx/intx.hpp:50]   --->   Operation 1233 'bitconcatenate' 'or_ln50_3' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_82 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i7 %or_ln50_3" [./intx/intx.hpp:50]   --->   Operation 1234 'zext' 'zext_ln50_6' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_82 : Operation 1235 [1/1] (1.12ns)   --->   "%add_ln50_24 = add i19 %zext_ln50_6, i19 %shl_ln50_11" [./intx/intx.hpp:50]   --->   Operation 1235 'add' 'add_ln50_24' <Predicate = (!icmp_ln82_11)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1236 [1/1] (0.00ns)   --->   "%lshr_ln83_16 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_24, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 1236 'partselect' 'lshr_ln83_16' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_82 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln83_17 = zext i14 %lshr_ln83_16" [./intx/intx.hpp:83]   --->   Operation 1237 'zext' 'zext_ln83_17' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_82 : Operation 1238 [1/1] (0.00ns)   --->   "%state_addr_137 = getelementptr i256 %state, i64 0, i64 %zext_ln83_17" [./intx/intx.hpp:83]   --->   Operation 1238 'getelementptr' 'state_addr_137' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_82 : Operation 1239 [2/2] (1.29ns)   --->   "%state_load_170 = load i14 %state_addr_137" [./intx/intx.hpp:83]   --->   Operation 1239 'load' 'state_load_170' <Predicate = (!icmp_ln82_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 83 <SV = 13> <Delay = 2.88>
ST_83 : Operation 1240 [1/2] (1.29ns)   --->   "%state_load_170 = load i14 %state_addr_137" [./intx/intx.hpp:83]   --->   Operation 1240 'load' 'state_load_170' <Predicate = (!icmp_ln82_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_83 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_11)   --->   "%shl_ln83_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_43, i6 0" [./intx/intx.hpp:83]   --->   Operation 1241 'bitconcatenate' 'shl_ln83_8' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_83 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_11)   --->   "%zext_ln83_18 = zext i8 %shl_ln83_8" [./intx/intx.hpp:83]   --->   Operation 1242 'zext' 'zext_ln83_18' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_83 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_11)   --->   "%lshr_ln83_9 = lshr i256 %state_load_170, i256 %zext_ln83_18" [./intx/intx.hpp:83]   --->   Operation 1243 'lshr' 'lshr_ln83_9' <Predicate = (!icmp_ln82_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_11)   --->   "%trunc_ln83_9 = trunc i256 %lshr_ln83_9" [./intx/intx.hpp:83]   --->   Operation 1244 'trunc' 'trunc_ln83_9' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>
ST_83 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_11)   --->   "%tmp_44 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_43" [./intx/intx.hpp:83]   --->   Operation 1245 'mux' 'tmp_44' <Predicate = (!icmp_ln82_11)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1246 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_11 = icmp_eq  i64 %trunc_ln83_9, i64 %tmp_44" [./intx/intx.hpp:83]   --->   Operation 1246 'icmp' 'icmp_ln83_11' <Predicate = (!icmp_ln82_11)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1247 [1/1] (0.14ns)   --->   "%result_37 = and i1 %icmp_ln83_11, i1 %result_36" [./intx/intx.hpp:83]   --->   Operation 1247 'and' 'result_37' <Predicate = (!icmp_ln82_11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1248 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1248 'br' 'br_ln0' <Predicate = (!icmp_ln82_11)> <Delay = 0.00>

State 84 <SV = 13> <Delay = 2.42>
ST_84 : Operation 1249 [1/1] (0.00ns)   --->   "%shl_ln35 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_50, i5 0" [./intx/intx.hpp:69]   --->   Operation 1249 'bitconcatenate' 'shl_ln35' <Predicate = (!result_36)> <Delay = 0.00>
ST_84 : Operation 1250 [1/1] (1.12ns)   --->   "%add_ln69 = add i19 %shl_ln35, i19 64" [./intx/intx.hpp:69]   --->   Operation 1250 'add' 'add_ln69' <Predicate = (!result_36)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1251 [1/1] (0.00ns)   --->   "%lshr_ln69_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln69, i32 5, i32 18" [./intx/intx.hpp:69]   --->   Operation 1251 'partselect' 'lshr_ln69_1' <Predicate = (!result_36)> <Delay = 0.00>
ST_84 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i14 %lshr_ln69_1" [./intx/intx.hpp:69]   --->   Operation 1252 'zext' 'zext_ln69_1' <Predicate = (!result_36)> <Delay = 0.00>
ST_84 : Operation 1253 [1/1] (0.00ns)   --->   "%state_addr_136 = getelementptr i256 %state, i64 0, i64 %zext_ln69_1" [./intx/intx.hpp:69]   --->   Operation 1253 'getelementptr' 'state_addr_136' <Predicate = (!result_36)> <Delay = 0.00>
ST_84 : Operation 1254 [2/2] (1.29ns)   --->   "%state_load_169 = load i14 %state_addr_136" [./intx/intx.hpp:69]   --->   Operation 1254 'load' 'state_load_169' <Predicate = (!result_36)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 85 <SV = 14> <Delay = 2.36>
ST_85 : Operation 1255 [1/2] (1.29ns)   --->   "%state_load_169 = load i14 %state_addr_136" [./intx/intx.hpp:69]   --->   Operation 1255 'load' 'state_load_169' <Predicate = (!result_36)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_85 : Operation 1256 [1/1] (0.00ns)   --->   "%code_pos_8 = trunc i256 %state_load_169" [./intx/intx.hpp:69]   --->   Operation 1256 'trunc' 'code_pos_8' <Predicate = (!result_36)> <Delay = 0.00>
ST_85 : Operation 1257 [1/1] (0.43ns)   --->   "%code_pos_2 = select i1 %result_36, i64 %code_pos_4, i64 %code_pos_8" [./intx/intx.hpp:83]   --->   Operation 1257 'select' 'code_pos_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln60_32 = zext i32 %add_ln45_51" [./execution_state.hpp:60]   --->   Operation 1258 'zext' 'zext_ln60_32' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1259 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_32, i32 15" [./execution_state.hpp:60]   --->   Operation 1259 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_85 : Operation 1260 [1/1] (0.62ns)   --->   "%store_ln240 = store i64 %code_pos_2, i64 %code_pos" [executor_fpga.cpp:240]   --->   Operation 1260 'store' 'store_ln240' <Predicate = true> <Delay = 0.62>
ST_85 : Operation 1261 [1/1] (0.00ns)   --->   "%br_ln240 = br void %.backedge" [executor_fpga.cpp:240]   --->   Operation 1261 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>

State 86 <SV = 11> <Delay = 4.77>
ST_86 : Operation 1262 [1/2] (1.29ns)   --->   "%state_load_128 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1262 'load' 'state_load_128' <Predicate = (opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = trunc i256 %state_load_128" [./execution_state.hpp:42]   --->   Operation 1263 'trunc' 'trunc_ln42_16' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1264 [1/1] (1.05ns)   --->   "%add_ln42_42 = add i14 %trunc_ln42_16, i14 16383" [./execution_state.hpp:42]   --->   Operation 1264 'add' 'add_ln42_42' <Predicate = (opcode == 159)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1265 [1/1] (0.00ns)   --->   "%shl_ln42_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_42, i5 0" [./execution_state.hpp:42]   --->   Operation 1265 'bitconcatenate' 'shl_ln42_18' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1266 [1/1] (1.12ns)   --->   "%add_ln42_43 = add i19 %shl_ln42_18, i19 64" [./execution_state.hpp:42]   --->   Operation 1266 'add' 'add_ln42_43' <Predicate = (opcode == 159)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1267 [1/1] (1.05ns)   --->   "%add_ln45_48 = add i14 %trunc_ln42_16, i14 16367" [./execution_state.hpp:45]   --->   Operation 1267 'add' 'add_ln45_48' <Predicate = (opcode == 159)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1268 [1/1] (0.00ns)   --->   "%shl_ln45_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_48, i5 0" [./execution_state.hpp:45]   --->   Operation 1268 'bitconcatenate' 'shl_ln45_15' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1269 [1/1] (1.12ns)   --->   "%add_ln45_49 = add i19 %shl_ln45_15, i19 64" [./execution_state.hpp:45]   --->   Operation 1269 'add' 'add_ln45_49' <Predicate = (opcode == 159)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1270 [1/1] (0.00ns)   --->   "%lshr_ln190_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_43, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1270 'partselect' 'lshr_ln190_14' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln190_15 = zext i14 %lshr_ln190_14" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1271 'zext' 'zext_ln190_15' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1272 [1/1] (0.00ns)   --->   "%state_addr_106 = getelementptr i256 %state, i64 0, i64 %zext_ln190_15" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1272 'getelementptr' 'state_addr_106' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1273 [2/2] (1.29ns)   --->   "%state_load_129 = load i14 %state_addr_106" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1273 'load' 'state_load_129' <Predicate = (opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1274 [1/1] (0.00ns)   --->   "%lshr_ln191_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_49, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1274 'partselect' 'lshr_ln191_14' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln191_15 = zext i14 %lshr_ln191_14" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1275 'zext' 'zext_ln191_15' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1276 [1/1] (0.00ns)   --->   "%state_addr_107 = getelementptr i256 %state, i64 0, i64 %zext_ln191_15" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1276 'getelementptr' 'state_addr_107' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_86 : Operation 1277 [2/2] (1.29ns)   --->   "%state_load_130 = load i14 %state_addr_107" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1277 'load' 'state_load_130' <Predicate = (opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1278 [1/2] (1.29ns)   --->   "%state_load_125 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1278 'load' 'state_load_125' <Predicate = (opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = trunc i256 %state_load_125" [./execution_state.hpp:42]   --->   Operation 1279 'trunc' 'trunc_ln42_15' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1280 [1/1] (1.05ns)   --->   "%add_ln42_40 = add i14 %trunc_ln42_15, i14 16383" [./execution_state.hpp:42]   --->   Operation 1280 'add' 'add_ln42_40' <Predicate = (opcode == 158)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln42_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_40, i5 0" [./execution_state.hpp:42]   --->   Operation 1281 'bitconcatenate' 'shl_ln42_17' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1282 [1/1] (1.12ns)   --->   "%add_ln42_41 = add i19 %shl_ln42_17, i19 64" [./execution_state.hpp:42]   --->   Operation 1282 'add' 'add_ln42_41' <Predicate = (opcode == 158)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1283 [1/1] (1.05ns)   --->   "%add_ln45_46 = add i14 %trunc_ln42_15, i14 16368" [./execution_state.hpp:45]   --->   Operation 1283 'add' 'add_ln45_46' <Predicate = (opcode == 158)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1284 [1/1] (0.00ns)   --->   "%shl_ln45_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_46, i5 0" [./execution_state.hpp:45]   --->   Operation 1284 'bitconcatenate' 'shl_ln45_14' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1285 [1/1] (1.12ns)   --->   "%add_ln45_47 = add i19 %shl_ln45_14, i19 64" [./execution_state.hpp:45]   --->   Operation 1285 'add' 'add_ln45_47' <Predicate = (opcode == 158)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1286 [1/1] (0.00ns)   --->   "%lshr_ln190_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_41, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1286 'partselect' 'lshr_ln190_13' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln190_14 = zext i14 %lshr_ln190_13" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1287 'zext' 'zext_ln190_14' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1288 [1/1] (0.00ns)   --->   "%state_addr_104 = getelementptr i256 %state, i64 0, i64 %zext_ln190_14" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1288 'getelementptr' 'state_addr_104' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1289 [2/2] (1.29ns)   --->   "%state_load_126 = load i14 %state_addr_104" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1289 'load' 'state_load_126' <Predicate = (opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1290 [1/1] (0.00ns)   --->   "%lshr_ln191_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_47, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1290 'partselect' 'lshr_ln191_13' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln191_14 = zext i14 %lshr_ln191_13" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1291 'zext' 'zext_ln191_14' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1292 [1/1] (0.00ns)   --->   "%state_addr_105 = getelementptr i256 %state, i64 0, i64 %zext_ln191_14" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1292 'getelementptr' 'state_addr_105' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_86 : Operation 1293 [2/2] (1.29ns)   --->   "%state_load_127 = load i14 %state_addr_105" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1293 'load' 'state_load_127' <Predicate = (opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1294 [1/2] (1.29ns)   --->   "%state_load_122 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1294 'load' 'state_load_122' <Predicate = (opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1295 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = trunc i256 %state_load_122" [./execution_state.hpp:42]   --->   Operation 1295 'trunc' 'trunc_ln42_14' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1296 [1/1] (1.05ns)   --->   "%add_ln42_38 = add i14 %trunc_ln42_14, i14 16383" [./execution_state.hpp:42]   --->   Operation 1296 'add' 'add_ln42_38' <Predicate = (opcode == 157)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1297 [1/1] (0.00ns)   --->   "%shl_ln42_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_38, i5 0" [./execution_state.hpp:42]   --->   Operation 1297 'bitconcatenate' 'shl_ln42_16' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1298 [1/1] (1.12ns)   --->   "%add_ln42_39 = add i19 %shl_ln42_16, i19 64" [./execution_state.hpp:42]   --->   Operation 1298 'add' 'add_ln42_39' <Predicate = (opcode == 157)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1299 [1/1] (1.05ns)   --->   "%add_ln45_44 = add i14 %trunc_ln42_14, i14 16369" [./execution_state.hpp:45]   --->   Operation 1299 'add' 'add_ln45_44' <Predicate = (opcode == 157)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1300 [1/1] (0.00ns)   --->   "%shl_ln45_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_44, i5 0" [./execution_state.hpp:45]   --->   Operation 1300 'bitconcatenate' 'shl_ln45_13' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1301 [1/1] (1.12ns)   --->   "%add_ln45_45 = add i19 %shl_ln45_13, i19 64" [./execution_state.hpp:45]   --->   Operation 1301 'add' 'add_ln45_45' <Predicate = (opcode == 157)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1302 [1/1] (0.00ns)   --->   "%lshr_ln190_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_39, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1302 'partselect' 'lshr_ln190_12' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln190_13 = zext i14 %lshr_ln190_12" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1303 'zext' 'zext_ln190_13' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1304 [1/1] (0.00ns)   --->   "%state_addr_102 = getelementptr i256 %state, i64 0, i64 %zext_ln190_13" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1304 'getelementptr' 'state_addr_102' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1305 [2/2] (1.29ns)   --->   "%state_load_123 = load i14 %state_addr_102" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1305 'load' 'state_load_123' <Predicate = (opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1306 [1/1] (0.00ns)   --->   "%lshr_ln191_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_45, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1306 'partselect' 'lshr_ln191_12' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln191_13 = zext i14 %lshr_ln191_12" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1307 'zext' 'zext_ln191_13' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1308 [1/1] (0.00ns)   --->   "%state_addr_103 = getelementptr i256 %state, i64 0, i64 %zext_ln191_13" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1308 'getelementptr' 'state_addr_103' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_86 : Operation 1309 [2/2] (1.29ns)   --->   "%state_load_124 = load i14 %state_addr_103" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1309 'load' 'state_load_124' <Predicate = (opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1310 [1/2] (1.29ns)   --->   "%state_load_119 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1310 'load' 'state_load_119' <Predicate = (opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = trunc i256 %state_load_119" [./execution_state.hpp:42]   --->   Operation 1311 'trunc' 'trunc_ln42_13' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1312 [1/1] (1.05ns)   --->   "%add_ln42_36 = add i14 %trunc_ln42_13, i14 16383" [./execution_state.hpp:42]   --->   Operation 1312 'add' 'add_ln42_36' <Predicate = (opcode == 156)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1313 [1/1] (0.00ns)   --->   "%shl_ln42_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_36, i5 0" [./execution_state.hpp:42]   --->   Operation 1313 'bitconcatenate' 'shl_ln42_15' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1314 [1/1] (1.12ns)   --->   "%add_ln42_37 = add i19 %shl_ln42_15, i19 64" [./execution_state.hpp:42]   --->   Operation 1314 'add' 'add_ln42_37' <Predicate = (opcode == 156)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1315 [1/1] (1.05ns)   --->   "%add_ln45_42 = add i14 %trunc_ln42_13, i14 16370" [./execution_state.hpp:45]   --->   Operation 1315 'add' 'add_ln45_42' <Predicate = (opcode == 156)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1316 [1/1] (0.00ns)   --->   "%shl_ln45_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_42, i5 0" [./execution_state.hpp:45]   --->   Operation 1316 'bitconcatenate' 'shl_ln45_12' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1317 [1/1] (1.12ns)   --->   "%add_ln45_43 = add i19 %shl_ln45_12, i19 64" [./execution_state.hpp:45]   --->   Operation 1317 'add' 'add_ln45_43' <Predicate = (opcode == 156)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1318 [1/1] (0.00ns)   --->   "%lshr_ln190_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_37, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1318 'partselect' 'lshr_ln190_11' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln190_12 = zext i14 %lshr_ln190_11" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1319 'zext' 'zext_ln190_12' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1320 [1/1] (0.00ns)   --->   "%state_addr_100 = getelementptr i256 %state, i64 0, i64 %zext_ln190_12" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1320 'getelementptr' 'state_addr_100' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1321 [2/2] (1.29ns)   --->   "%state_load_120 = load i14 %state_addr_100" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1321 'load' 'state_load_120' <Predicate = (opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1322 [1/1] (0.00ns)   --->   "%lshr_ln191_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_43, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1322 'partselect' 'lshr_ln191_11' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln191_12 = zext i14 %lshr_ln191_11" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1323 'zext' 'zext_ln191_12' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1324 [1/1] (0.00ns)   --->   "%state_addr_101 = getelementptr i256 %state, i64 0, i64 %zext_ln191_12" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1324 'getelementptr' 'state_addr_101' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_86 : Operation 1325 [2/2] (1.29ns)   --->   "%state_load_121 = load i14 %state_addr_101" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1325 'load' 'state_load_121' <Predicate = (opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1326 [1/2] (1.29ns)   --->   "%state_load_116 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1326 'load' 'state_load_116' <Predicate = (opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = trunc i256 %state_load_116" [./execution_state.hpp:42]   --->   Operation 1327 'trunc' 'trunc_ln42_12' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1328 [1/1] (1.05ns)   --->   "%add_ln42_34 = add i14 %trunc_ln42_12, i14 16383" [./execution_state.hpp:42]   --->   Operation 1328 'add' 'add_ln42_34' <Predicate = (opcode == 155)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1329 [1/1] (0.00ns)   --->   "%shl_ln42_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_34, i5 0" [./execution_state.hpp:42]   --->   Operation 1329 'bitconcatenate' 'shl_ln42_14' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1330 [1/1] (1.12ns)   --->   "%add_ln42_35 = add i19 %shl_ln42_14, i19 64" [./execution_state.hpp:42]   --->   Operation 1330 'add' 'add_ln42_35' <Predicate = (opcode == 155)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1331 [1/1] (1.05ns)   --->   "%add_ln45_40 = add i14 %trunc_ln42_12, i14 16371" [./execution_state.hpp:45]   --->   Operation 1331 'add' 'add_ln45_40' <Predicate = (opcode == 155)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1332 [1/1] (0.00ns)   --->   "%shl_ln45_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_40, i5 0" [./execution_state.hpp:45]   --->   Operation 1332 'bitconcatenate' 'shl_ln45_11' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1333 [1/1] (1.12ns)   --->   "%add_ln45_41 = add i19 %shl_ln45_11, i19 64" [./execution_state.hpp:45]   --->   Operation 1333 'add' 'add_ln45_41' <Predicate = (opcode == 155)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1334 [1/1] (0.00ns)   --->   "%lshr_ln190_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_35, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1334 'partselect' 'lshr_ln190_10' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln190_11 = zext i14 %lshr_ln190_10" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1335 'zext' 'zext_ln190_11' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1336 [1/1] (0.00ns)   --->   "%state_addr_98 = getelementptr i256 %state, i64 0, i64 %zext_ln190_11" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1336 'getelementptr' 'state_addr_98' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1337 [2/2] (1.29ns)   --->   "%state_load_117 = load i14 %state_addr_98" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1337 'load' 'state_load_117' <Predicate = (opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1338 [1/1] (0.00ns)   --->   "%lshr_ln191_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_41, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1338 'partselect' 'lshr_ln191_10' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln191_11 = zext i14 %lshr_ln191_10" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1339 'zext' 'zext_ln191_11' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1340 [1/1] (0.00ns)   --->   "%state_addr_99 = getelementptr i256 %state, i64 0, i64 %zext_ln191_11" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1340 'getelementptr' 'state_addr_99' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_86 : Operation 1341 [2/2] (1.29ns)   --->   "%state_load_118 = load i14 %state_addr_99" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1341 'load' 'state_load_118' <Predicate = (opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1342 [1/2] (1.29ns)   --->   "%state_load_113 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1342 'load' 'state_load_113' <Predicate = (opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = trunc i256 %state_load_113" [./execution_state.hpp:42]   --->   Operation 1343 'trunc' 'trunc_ln42_11' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1344 [1/1] (1.05ns)   --->   "%add_ln42_32 = add i14 %trunc_ln42_11, i14 16383" [./execution_state.hpp:42]   --->   Operation 1344 'add' 'add_ln42_32' <Predicate = (opcode == 154)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1345 [1/1] (0.00ns)   --->   "%shl_ln42_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_32, i5 0" [./execution_state.hpp:42]   --->   Operation 1345 'bitconcatenate' 'shl_ln42_13' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1346 [1/1] (1.12ns)   --->   "%add_ln42_33 = add i19 %shl_ln42_13, i19 64" [./execution_state.hpp:42]   --->   Operation 1346 'add' 'add_ln42_33' <Predicate = (opcode == 154)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1347 [1/1] (1.05ns)   --->   "%add_ln45_38 = add i14 %trunc_ln42_11, i14 16372" [./execution_state.hpp:45]   --->   Operation 1347 'add' 'add_ln45_38' <Predicate = (opcode == 154)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1348 [1/1] (0.00ns)   --->   "%shl_ln45_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_38, i5 0" [./execution_state.hpp:45]   --->   Operation 1348 'bitconcatenate' 'shl_ln45_10' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1349 [1/1] (1.12ns)   --->   "%add_ln45_39 = add i19 %shl_ln45_10, i19 64" [./execution_state.hpp:45]   --->   Operation 1349 'add' 'add_ln45_39' <Predicate = (opcode == 154)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1350 [1/1] (0.00ns)   --->   "%lshr_ln190_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_33, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1350 'partselect' 'lshr_ln190_s' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln190_10 = zext i14 %lshr_ln190_s" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1351 'zext' 'zext_ln190_10' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1352 [1/1] (0.00ns)   --->   "%state_addr_96 = getelementptr i256 %state, i64 0, i64 %zext_ln190_10" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1352 'getelementptr' 'state_addr_96' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1353 [2/2] (1.29ns)   --->   "%state_load_114 = load i14 %state_addr_96" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1353 'load' 'state_load_114' <Predicate = (opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1354 [1/1] (0.00ns)   --->   "%lshr_ln191_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_39, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1354 'partselect' 'lshr_ln191_s' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln191_10 = zext i14 %lshr_ln191_s" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1355 'zext' 'zext_ln191_10' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1356 [1/1] (0.00ns)   --->   "%state_addr_97 = getelementptr i256 %state, i64 0, i64 %zext_ln191_10" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1356 'getelementptr' 'state_addr_97' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_86 : Operation 1357 [2/2] (1.29ns)   --->   "%state_load_115 = load i14 %state_addr_97" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1357 'load' 'state_load_115' <Predicate = (opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1358 [1/2] (1.29ns)   --->   "%state_load_110 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1358 'load' 'state_load_110' <Predicate = (opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = trunc i256 %state_load_110" [./execution_state.hpp:42]   --->   Operation 1359 'trunc' 'trunc_ln42_10' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1360 [1/1] (1.05ns)   --->   "%add_ln42_30 = add i14 %trunc_ln42_10, i14 16383" [./execution_state.hpp:42]   --->   Operation 1360 'add' 'add_ln42_30' <Predicate = (opcode == 153)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1361 [1/1] (0.00ns)   --->   "%shl_ln42_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_30, i5 0" [./execution_state.hpp:42]   --->   Operation 1361 'bitconcatenate' 'shl_ln42_12' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1362 [1/1] (1.12ns)   --->   "%add_ln42_31 = add i19 %shl_ln42_12, i19 64" [./execution_state.hpp:42]   --->   Operation 1362 'add' 'add_ln42_31' <Predicate = (opcode == 153)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1363 [1/1] (1.05ns)   --->   "%add_ln45_36 = add i14 %trunc_ln42_10, i14 16373" [./execution_state.hpp:45]   --->   Operation 1363 'add' 'add_ln45_36' <Predicate = (opcode == 153)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1364 [1/1] (0.00ns)   --->   "%shl_ln45_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_36, i5 0" [./execution_state.hpp:45]   --->   Operation 1364 'bitconcatenate' 'shl_ln45_s' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1365 [1/1] (1.12ns)   --->   "%add_ln45_37 = add i19 %shl_ln45_s, i19 64" [./execution_state.hpp:45]   --->   Operation 1365 'add' 'add_ln45_37' <Predicate = (opcode == 153)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1366 [1/1] (0.00ns)   --->   "%lshr_ln190_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_31, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1366 'partselect' 'lshr_ln190_9' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln190_9 = zext i14 %lshr_ln190_9" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1367 'zext' 'zext_ln190_9' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1368 [1/1] (0.00ns)   --->   "%state_addr_94 = getelementptr i256 %state, i64 0, i64 %zext_ln190_9" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1368 'getelementptr' 'state_addr_94' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1369 [2/2] (1.29ns)   --->   "%state_load_111 = load i14 %state_addr_94" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1369 'load' 'state_load_111' <Predicate = (opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1370 [1/1] (0.00ns)   --->   "%lshr_ln191_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_37, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1370 'partselect' 'lshr_ln191_9' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln191_9 = zext i14 %lshr_ln191_9" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1371 'zext' 'zext_ln191_9' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1372 [1/1] (0.00ns)   --->   "%state_addr_95 = getelementptr i256 %state, i64 0, i64 %zext_ln191_9" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1372 'getelementptr' 'state_addr_95' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_86 : Operation 1373 [2/2] (1.29ns)   --->   "%state_load_112 = load i14 %state_addr_95" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1373 'load' 'state_load_112' <Predicate = (opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1374 [1/2] (1.29ns)   --->   "%state_load_107 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1374 'load' 'state_load_107' <Predicate = (opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = trunc i256 %state_load_107" [./execution_state.hpp:42]   --->   Operation 1375 'trunc' 'trunc_ln42_9' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1376 [1/1] (1.05ns)   --->   "%add_ln42_28 = add i14 %trunc_ln42_9, i14 16383" [./execution_state.hpp:42]   --->   Operation 1376 'add' 'add_ln42_28' <Predicate = (opcode == 152)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1377 [1/1] (0.00ns)   --->   "%shl_ln42_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_28, i5 0" [./execution_state.hpp:42]   --->   Operation 1377 'bitconcatenate' 'shl_ln42_11' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1378 [1/1] (1.12ns)   --->   "%add_ln42_29 = add i19 %shl_ln42_11, i19 64" [./execution_state.hpp:42]   --->   Operation 1378 'add' 'add_ln42_29' <Predicate = (opcode == 152)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1379 [1/1] (1.05ns)   --->   "%add_ln45_34 = add i14 %trunc_ln42_9, i14 16374" [./execution_state.hpp:45]   --->   Operation 1379 'add' 'add_ln45_34' <Predicate = (opcode == 152)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1380 [1/1] (0.00ns)   --->   "%shl_ln45_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_34, i5 0" [./execution_state.hpp:45]   --->   Operation 1380 'bitconcatenate' 'shl_ln45_9' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1381 [1/1] (1.12ns)   --->   "%add_ln45_35 = add i19 %shl_ln45_9, i19 64" [./execution_state.hpp:45]   --->   Operation 1381 'add' 'add_ln45_35' <Predicate = (opcode == 152)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1382 [1/1] (0.00ns)   --->   "%lshr_ln190_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_29, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1382 'partselect' 'lshr_ln190_8' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln190_8 = zext i14 %lshr_ln190_8" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1383 'zext' 'zext_ln190_8' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1384 [1/1] (0.00ns)   --->   "%state_addr_92 = getelementptr i256 %state, i64 0, i64 %zext_ln190_8" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1384 'getelementptr' 'state_addr_92' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1385 [2/2] (1.29ns)   --->   "%state_load_108 = load i14 %state_addr_92" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1385 'load' 'state_load_108' <Predicate = (opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1386 [1/1] (0.00ns)   --->   "%lshr_ln191_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_35, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1386 'partselect' 'lshr_ln191_8' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln191_8 = zext i14 %lshr_ln191_8" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1387 'zext' 'zext_ln191_8' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1388 [1/1] (0.00ns)   --->   "%state_addr_93 = getelementptr i256 %state, i64 0, i64 %zext_ln191_8" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1388 'getelementptr' 'state_addr_93' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_86 : Operation 1389 [2/2] (1.29ns)   --->   "%state_load_109 = load i14 %state_addr_93" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1389 'load' 'state_load_109' <Predicate = (opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1390 [1/2] (1.29ns)   --->   "%state_load_104 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1390 'load' 'state_load_104' <Predicate = (opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = trunc i256 %state_load_104" [./execution_state.hpp:42]   --->   Operation 1391 'trunc' 'trunc_ln42_8' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1392 [1/1] (1.05ns)   --->   "%add_ln42_26 = add i14 %trunc_ln42_8, i14 16383" [./execution_state.hpp:42]   --->   Operation 1392 'add' 'add_ln42_26' <Predicate = (opcode == 151)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1393 [1/1] (0.00ns)   --->   "%shl_ln42_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_26, i5 0" [./execution_state.hpp:42]   --->   Operation 1393 'bitconcatenate' 'shl_ln42_10' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1394 [1/1] (1.12ns)   --->   "%add_ln42_27 = add i19 %shl_ln42_10, i19 64" [./execution_state.hpp:42]   --->   Operation 1394 'add' 'add_ln42_27' <Predicate = (opcode == 151)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1395 [1/1] (1.05ns)   --->   "%add_ln45_32 = add i14 %trunc_ln42_8, i14 16375" [./execution_state.hpp:45]   --->   Operation 1395 'add' 'add_ln45_32' <Predicate = (opcode == 151)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1396 [1/1] (0.00ns)   --->   "%shl_ln45_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_32, i5 0" [./execution_state.hpp:45]   --->   Operation 1396 'bitconcatenate' 'shl_ln45_8' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1397 [1/1] (1.12ns)   --->   "%add_ln45_33 = add i19 %shl_ln45_8, i19 64" [./execution_state.hpp:45]   --->   Operation 1397 'add' 'add_ln45_33' <Predicate = (opcode == 151)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1398 [1/1] (0.00ns)   --->   "%lshr_ln190_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_27, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1398 'partselect' 'lshr_ln190_7' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln190_7 = zext i14 %lshr_ln190_7" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1399 'zext' 'zext_ln190_7' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1400 [1/1] (0.00ns)   --->   "%state_addr_90 = getelementptr i256 %state, i64 0, i64 %zext_ln190_7" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1400 'getelementptr' 'state_addr_90' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1401 [2/2] (1.29ns)   --->   "%state_load_105 = load i14 %state_addr_90" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1401 'load' 'state_load_105' <Predicate = (opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1402 [1/1] (0.00ns)   --->   "%lshr_ln191_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_33, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1402 'partselect' 'lshr_ln191_7' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln191_7 = zext i14 %lshr_ln191_7" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1403 'zext' 'zext_ln191_7' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1404 [1/1] (0.00ns)   --->   "%state_addr_91 = getelementptr i256 %state, i64 0, i64 %zext_ln191_7" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1404 'getelementptr' 'state_addr_91' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_86 : Operation 1405 [2/2] (1.29ns)   --->   "%state_load_106 = load i14 %state_addr_91" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1405 'load' 'state_load_106' <Predicate = (opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1406 [1/2] (1.29ns)   --->   "%state_load_101 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1406 'load' 'state_load_101' <Predicate = (opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = trunc i256 %state_load_101" [./execution_state.hpp:42]   --->   Operation 1407 'trunc' 'trunc_ln42_7' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1408 [1/1] (1.05ns)   --->   "%add_ln42_24 = add i14 %trunc_ln42_7, i14 16383" [./execution_state.hpp:42]   --->   Operation 1408 'add' 'add_ln42_24' <Predicate = (opcode == 150)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1409 [1/1] (0.00ns)   --->   "%shl_ln42_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_24, i5 0" [./execution_state.hpp:42]   --->   Operation 1409 'bitconcatenate' 'shl_ln42_s' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1410 [1/1] (1.12ns)   --->   "%add_ln42_25 = add i19 %shl_ln42_s, i19 64" [./execution_state.hpp:42]   --->   Operation 1410 'add' 'add_ln42_25' <Predicate = (opcode == 150)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1411 [1/1] (1.05ns)   --->   "%add_ln45_30 = add i14 %trunc_ln42_7, i14 16376" [./execution_state.hpp:45]   --->   Operation 1411 'add' 'add_ln45_30' <Predicate = (opcode == 150)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1412 [1/1] (0.00ns)   --->   "%shl_ln45_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_30, i5 0" [./execution_state.hpp:45]   --->   Operation 1412 'bitconcatenate' 'shl_ln45_7' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1413 [1/1] (1.12ns)   --->   "%add_ln45_31 = add i19 %shl_ln45_7, i19 64" [./execution_state.hpp:45]   --->   Operation 1413 'add' 'add_ln45_31' <Predicate = (opcode == 150)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1414 [1/1] (0.00ns)   --->   "%lshr_ln190_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_25, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1414 'partselect' 'lshr_ln190_6' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln190_6 = zext i14 %lshr_ln190_6" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1415 'zext' 'zext_ln190_6' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1416 [1/1] (0.00ns)   --->   "%state_addr_88 = getelementptr i256 %state, i64 0, i64 %zext_ln190_6" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1416 'getelementptr' 'state_addr_88' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1417 [2/2] (1.29ns)   --->   "%state_load_102 = load i14 %state_addr_88" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1417 'load' 'state_load_102' <Predicate = (opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1418 [1/1] (0.00ns)   --->   "%lshr_ln191_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_31, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1418 'partselect' 'lshr_ln191_6' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln191_6 = zext i14 %lshr_ln191_6" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1419 'zext' 'zext_ln191_6' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1420 [1/1] (0.00ns)   --->   "%state_addr_89 = getelementptr i256 %state, i64 0, i64 %zext_ln191_6" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1420 'getelementptr' 'state_addr_89' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_86 : Operation 1421 [2/2] (1.29ns)   --->   "%state_load_103 = load i14 %state_addr_89" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1421 'load' 'state_load_103' <Predicate = (opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1422 [1/2] (1.29ns)   --->   "%state_load_98 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1422 'load' 'state_load_98' <Predicate = (opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i256 %state_load_98" [./execution_state.hpp:42]   --->   Operation 1423 'trunc' 'trunc_ln42_6' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1424 [1/1] (1.05ns)   --->   "%add_ln42_22 = add i14 %trunc_ln42_6, i14 16383" [./execution_state.hpp:42]   --->   Operation 1424 'add' 'add_ln42_22' <Predicate = (opcode == 149)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1425 [1/1] (0.00ns)   --->   "%shl_ln42_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_22, i5 0" [./execution_state.hpp:42]   --->   Operation 1425 'bitconcatenate' 'shl_ln42_9' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1426 [1/1] (1.12ns)   --->   "%add_ln42_23 = add i19 %shl_ln42_9, i19 64" [./execution_state.hpp:42]   --->   Operation 1426 'add' 'add_ln42_23' <Predicate = (opcode == 149)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1427 [1/1] (1.05ns)   --->   "%add_ln45_28 = add i14 %trunc_ln42_6, i14 16377" [./execution_state.hpp:45]   --->   Operation 1427 'add' 'add_ln45_28' <Predicate = (opcode == 149)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1428 [1/1] (0.00ns)   --->   "%shl_ln45_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_28, i5 0" [./execution_state.hpp:45]   --->   Operation 1428 'bitconcatenate' 'shl_ln45_6' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1429 [1/1] (1.12ns)   --->   "%add_ln45_29 = add i19 %shl_ln45_6, i19 64" [./execution_state.hpp:45]   --->   Operation 1429 'add' 'add_ln45_29' <Predicate = (opcode == 149)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1430 [1/1] (0.00ns)   --->   "%lshr_ln190_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_23, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1430 'partselect' 'lshr_ln190_5' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln190_5 = zext i14 %lshr_ln190_5" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1431 'zext' 'zext_ln190_5' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1432 [1/1] (0.00ns)   --->   "%state_addr_86 = getelementptr i256 %state, i64 0, i64 %zext_ln190_5" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1432 'getelementptr' 'state_addr_86' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1433 [2/2] (1.29ns)   --->   "%state_load_99 = load i14 %state_addr_86" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1433 'load' 'state_load_99' <Predicate = (opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1434 [1/1] (0.00ns)   --->   "%lshr_ln191_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_29, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1434 'partselect' 'lshr_ln191_5' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln191_5 = zext i14 %lshr_ln191_5" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1435 'zext' 'zext_ln191_5' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1436 [1/1] (0.00ns)   --->   "%state_addr_87 = getelementptr i256 %state, i64 0, i64 %zext_ln191_5" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1436 'getelementptr' 'state_addr_87' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_86 : Operation 1437 [2/2] (1.29ns)   --->   "%state_load_100 = load i14 %state_addr_87" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1437 'load' 'state_load_100' <Predicate = (opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1438 [1/2] (1.29ns)   --->   "%state_load_95 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1438 'load' 'state_load_95' <Predicate = (opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i256 %state_load_95" [./execution_state.hpp:42]   --->   Operation 1439 'trunc' 'trunc_ln42_5' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1440 [1/1] (1.05ns)   --->   "%add_ln42_20 = add i14 %trunc_ln42_5, i14 16383" [./execution_state.hpp:42]   --->   Operation 1440 'add' 'add_ln42_20' <Predicate = (opcode == 148)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1441 [1/1] (0.00ns)   --->   "%shl_ln42_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_20, i5 0" [./execution_state.hpp:42]   --->   Operation 1441 'bitconcatenate' 'shl_ln42_8' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1442 [1/1] (1.12ns)   --->   "%add_ln42_21 = add i19 %shl_ln42_8, i19 64" [./execution_state.hpp:42]   --->   Operation 1442 'add' 'add_ln42_21' <Predicate = (opcode == 148)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1443 [1/1] (1.05ns)   --->   "%add_ln45_26 = add i14 %trunc_ln42_5, i14 16378" [./execution_state.hpp:45]   --->   Operation 1443 'add' 'add_ln45_26' <Predicate = (opcode == 148)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1444 [1/1] (0.00ns)   --->   "%shl_ln45_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_26, i5 0" [./execution_state.hpp:45]   --->   Operation 1444 'bitconcatenate' 'shl_ln45_5' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1445 [1/1] (1.12ns)   --->   "%add_ln45_27 = add i19 %shl_ln45_5, i19 64" [./execution_state.hpp:45]   --->   Operation 1445 'add' 'add_ln45_27' <Predicate = (opcode == 148)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1446 [1/1] (0.00ns)   --->   "%lshr_ln190_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_21, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1446 'partselect' 'lshr_ln190_4' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln190_4 = zext i14 %lshr_ln190_4" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1447 'zext' 'zext_ln190_4' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1448 [1/1] (0.00ns)   --->   "%state_addr_84 = getelementptr i256 %state, i64 0, i64 %zext_ln190_4" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1448 'getelementptr' 'state_addr_84' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1449 [2/2] (1.29ns)   --->   "%state_load_96 = load i14 %state_addr_84" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1449 'load' 'state_load_96' <Predicate = (opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1450 [1/1] (0.00ns)   --->   "%lshr_ln191_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_27, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1450 'partselect' 'lshr_ln191_4' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln191_4 = zext i14 %lshr_ln191_4" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1451 'zext' 'zext_ln191_4' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1452 [1/1] (0.00ns)   --->   "%state_addr_85 = getelementptr i256 %state, i64 0, i64 %zext_ln191_4" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1452 'getelementptr' 'state_addr_85' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_86 : Operation 1453 [2/2] (1.29ns)   --->   "%state_load_97 = load i14 %state_addr_85" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1453 'load' 'state_load_97' <Predicate = (opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1454 [1/2] (1.29ns)   --->   "%state_load_92 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1454 'load' 'state_load_92' <Predicate = (opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i256 %state_load_92" [./execution_state.hpp:42]   --->   Operation 1455 'trunc' 'trunc_ln42_4' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1456 [1/1] (1.05ns)   --->   "%add_ln42_18 = add i14 %trunc_ln42_4, i14 16383" [./execution_state.hpp:42]   --->   Operation 1456 'add' 'add_ln42_18' <Predicate = (opcode == 147)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1457 [1/1] (0.00ns)   --->   "%shl_ln42_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_18, i5 0" [./execution_state.hpp:42]   --->   Operation 1457 'bitconcatenate' 'shl_ln42_7' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1458 [1/1] (1.12ns)   --->   "%add_ln42_19 = add i19 %shl_ln42_7, i19 64" [./execution_state.hpp:42]   --->   Operation 1458 'add' 'add_ln42_19' <Predicate = (opcode == 147)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1459 [1/1] (1.05ns)   --->   "%add_ln45_24 = add i14 %trunc_ln42_4, i14 16379" [./execution_state.hpp:45]   --->   Operation 1459 'add' 'add_ln45_24' <Predicate = (opcode == 147)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1460 [1/1] (0.00ns)   --->   "%shl_ln45_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_24, i5 0" [./execution_state.hpp:45]   --->   Operation 1460 'bitconcatenate' 'shl_ln45_4' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1461 [1/1] (1.12ns)   --->   "%add_ln45_25 = add i19 %shl_ln45_4, i19 64" [./execution_state.hpp:45]   --->   Operation 1461 'add' 'add_ln45_25' <Predicate = (opcode == 147)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1462 [1/1] (0.00ns)   --->   "%lshr_ln190_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_19, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1462 'partselect' 'lshr_ln190_3' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln190_3 = zext i14 %lshr_ln190_3" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1463 'zext' 'zext_ln190_3' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1464 [1/1] (0.00ns)   --->   "%state_addr_82 = getelementptr i256 %state, i64 0, i64 %zext_ln190_3" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1464 'getelementptr' 'state_addr_82' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1465 [2/2] (1.29ns)   --->   "%state_load_93 = load i14 %state_addr_82" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1465 'load' 'state_load_93' <Predicate = (opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1466 [1/1] (0.00ns)   --->   "%lshr_ln191_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_25, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1466 'partselect' 'lshr_ln191_3' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln191_3 = zext i14 %lshr_ln191_3" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1467 'zext' 'zext_ln191_3' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1468 [1/1] (0.00ns)   --->   "%state_addr_83 = getelementptr i256 %state, i64 0, i64 %zext_ln191_3" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1468 'getelementptr' 'state_addr_83' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_86 : Operation 1469 [2/2] (1.29ns)   --->   "%state_load_94 = load i14 %state_addr_83" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1469 'load' 'state_load_94' <Predicate = (opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1470 [1/2] (1.29ns)   --->   "%state_load_89 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1470 'load' 'state_load_89' <Predicate = (opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i256 %state_load_89" [./execution_state.hpp:42]   --->   Operation 1471 'trunc' 'trunc_ln42_3' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1472 [1/1] (1.05ns)   --->   "%add_ln42_16 = add i14 %trunc_ln42_3, i14 16383" [./execution_state.hpp:42]   --->   Operation 1472 'add' 'add_ln42_16' <Predicate = (opcode == 146)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1473 [1/1] (0.00ns)   --->   "%shl_ln42_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_16, i5 0" [./execution_state.hpp:42]   --->   Operation 1473 'bitconcatenate' 'shl_ln42_6' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1474 [1/1] (1.12ns)   --->   "%add_ln42_17 = add i19 %shl_ln42_6, i19 64" [./execution_state.hpp:42]   --->   Operation 1474 'add' 'add_ln42_17' <Predicate = (opcode == 146)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1475 [1/1] (1.05ns)   --->   "%add_ln45_22 = add i14 %trunc_ln42_3, i14 16380" [./execution_state.hpp:45]   --->   Operation 1475 'add' 'add_ln45_22' <Predicate = (opcode == 146)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln45_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_22, i5 0" [./execution_state.hpp:45]   --->   Operation 1476 'bitconcatenate' 'shl_ln45_3' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1477 [1/1] (1.12ns)   --->   "%add_ln45_23 = add i19 %shl_ln45_3, i19 64" [./execution_state.hpp:45]   --->   Operation 1477 'add' 'add_ln45_23' <Predicate = (opcode == 146)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1478 [1/1] (0.00ns)   --->   "%lshr_ln190_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_17, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1478 'partselect' 'lshr_ln190_2' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln190_2 = zext i14 %lshr_ln190_2" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1479 'zext' 'zext_ln190_2' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1480 [1/1] (0.00ns)   --->   "%state_addr_80 = getelementptr i256 %state, i64 0, i64 %zext_ln190_2" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1480 'getelementptr' 'state_addr_80' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1481 [2/2] (1.29ns)   --->   "%state_load_90 = load i14 %state_addr_80" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1481 'load' 'state_load_90' <Predicate = (opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1482 [1/1] (0.00ns)   --->   "%lshr_ln191_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_23, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1482 'partselect' 'lshr_ln191_2' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln191_2 = zext i14 %lshr_ln191_2" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1483 'zext' 'zext_ln191_2' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1484 [1/1] (0.00ns)   --->   "%state_addr_81 = getelementptr i256 %state, i64 0, i64 %zext_ln191_2" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1484 'getelementptr' 'state_addr_81' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_86 : Operation 1485 [2/2] (1.29ns)   --->   "%state_load_91 = load i14 %state_addr_81" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1485 'load' 'state_load_91' <Predicate = (opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1486 [1/2] (1.29ns)   --->   "%state_load_86 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1486 'load' 'state_load_86' <Predicate = (opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i256 %state_load_86" [./execution_state.hpp:42]   --->   Operation 1487 'trunc' 'trunc_ln42_2' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1488 [1/1] (1.05ns)   --->   "%add_ln42_14 = add i14 %trunc_ln42_2, i14 16383" [./execution_state.hpp:42]   --->   Operation 1488 'add' 'add_ln42_14' <Predicate = (opcode == 145)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1489 [1/1] (0.00ns)   --->   "%shl_ln42_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_14, i5 0" [./execution_state.hpp:42]   --->   Operation 1489 'bitconcatenate' 'shl_ln42_5' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1490 [1/1] (1.12ns)   --->   "%add_ln42_15 = add i19 %shl_ln42_5, i19 64" [./execution_state.hpp:42]   --->   Operation 1490 'add' 'add_ln42_15' <Predicate = (opcode == 145)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1491 [1/1] (1.05ns)   --->   "%add_ln45_20 = add i14 %trunc_ln42_2, i14 16381" [./execution_state.hpp:45]   --->   Operation 1491 'add' 'add_ln45_20' <Predicate = (opcode == 145)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln45_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_20, i5 0" [./execution_state.hpp:45]   --->   Operation 1492 'bitconcatenate' 'shl_ln45_2' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1493 [1/1] (1.12ns)   --->   "%add_ln45_21 = add i19 %shl_ln45_2, i19 64" [./execution_state.hpp:45]   --->   Operation 1493 'add' 'add_ln45_21' <Predicate = (opcode == 145)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1494 [1/1] (0.00ns)   --->   "%lshr_ln190_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_15, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1494 'partselect' 'lshr_ln190_1' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln190_1 = zext i14 %lshr_ln190_1" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1495 'zext' 'zext_ln190_1' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1496 [1/1] (0.00ns)   --->   "%state_addr_78 = getelementptr i256 %state, i64 0, i64 %zext_ln190_1" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1496 'getelementptr' 'state_addr_78' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1497 [2/2] (1.29ns)   --->   "%state_load_87 = load i14 %state_addr_78" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1497 'load' 'state_load_87' <Predicate = (opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1498 [1/1] (0.00ns)   --->   "%lshr_ln191_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_21, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1498 'partselect' 'lshr_ln191_1' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln191_1 = zext i14 %lshr_ln191_1" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1499 'zext' 'zext_ln191_1' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1500 [1/1] (0.00ns)   --->   "%state_addr_79 = getelementptr i256 %state, i64 0, i64 %zext_ln191_1" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1500 'getelementptr' 'state_addr_79' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_86 : Operation 1501 [2/2] (1.29ns)   --->   "%state_load_88 = load i14 %state_addr_79" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1501 'load' 'state_load_88' <Predicate = (opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1502 [1/2] (1.29ns)   --->   "%state_load_83 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1502 'load' 'state_load_83' <Predicate = (opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i256 %state_load_83" [./execution_state.hpp:42]   --->   Operation 1503 'trunc' 'trunc_ln42_1' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1504 [1/1] (1.05ns)   --->   "%add_ln42_12 = add i14 %trunc_ln42_1, i14 16383" [./execution_state.hpp:42]   --->   Operation 1504 'add' 'add_ln42_12' <Predicate = (opcode == 144)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1505 [1/1] (0.00ns)   --->   "%shl_ln42_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_12, i5 0" [./execution_state.hpp:42]   --->   Operation 1505 'bitconcatenate' 'shl_ln42_4' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1506 [1/1] (1.12ns)   --->   "%add_ln42_13 = add i19 %shl_ln42_4, i19 64" [./execution_state.hpp:42]   --->   Operation 1506 'add' 'add_ln42_13' <Predicate = (opcode == 144)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1507 [1/1] (1.05ns)   --->   "%add_ln45_18 = add i14 %trunc_ln42_1, i14 16382" [./execution_state.hpp:45]   --->   Operation 1507 'add' 'add_ln45_18' <Predicate = (opcode == 144)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln45_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_18, i5 0" [./execution_state.hpp:45]   --->   Operation 1508 'bitconcatenate' 'shl_ln45_1' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1509 [1/1] (1.12ns)   --->   "%add_ln45_19 = add i19 %shl_ln45_1, i19 64" [./execution_state.hpp:45]   --->   Operation 1509 'add' 'add_ln45_19' <Predicate = (opcode == 144)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1510 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln42_13, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1510 'partselect' 'lshr_ln4' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i14 %lshr_ln4" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1511 'zext' 'zext_ln190' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1512 [1/1] (0.00ns)   --->   "%state_addr_76 = getelementptr i256 %state, i64 0, i64 %zext_ln190" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1512 'getelementptr' 'state_addr_76' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1513 [2/2] (1.29ns)   --->   "%state_load_84 = load i14 %state_addr_76" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1513 'load' 'state_load_84' <Predicate = (opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_86 : Operation 1514 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_19, i32 5, i32 18" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1514 'partselect' 'lshr_ln5' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i14 %lshr_ln5" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1515 'zext' 'zext_ln191' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1516 [1/1] (0.00ns)   --->   "%state_addr_77 = getelementptr i256 %state, i64 0, i64 %zext_ln191" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1516 'getelementptr' 'state_addr_77' <Predicate = (opcode == 144)> <Delay = 0.00>
ST_86 : Operation 1517 [2/2] (1.29ns)   --->   "%state_load_85 = load i14 %state_addr_77" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1517 'load' 'state_load_85' <Predicate = (opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 87 <SV = 12> <Delay = 2.59>
ST_87 : Operation 1518 [1/2] (1.29ns)   --->   "%state_load_129 = load i14 %state_addr_106" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1518 'load' 'state_load_129' <Predicate = (opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1519 [1/2] (1.29ns)   --->   "%state_load_130 = load i14 %state_addr_107" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1519 'load' 'state_load_130' <Predicate = (opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1520 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_106, i256 %state_load_130, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1520 'store' 'store_ln191' <Predicate = (opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1521 [1/2] (1.29ns)   --->   "%state_load_126 = load i14 %state_addr_104" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1521 'load' 'state_load_126' <Predicate = (opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1522 [1/2] (1.29ns)   --->   "%state_load_127 = load i14 %state_addr_105" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1522 'load' 'state_load_127' <Predicate = (opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1523 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_104, i256 %state_load_127, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1523 'store' 'store_ln191' <Predicate = (opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1524 [1/2] (1.29ns)   --->   "%state_load_123 = load i14 %state_addr_102" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1524 'load' 'state_load_123' <Predicate = (opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1525 [1/2] (1.29ns)   --->   "%state_load_124 = load i14 %state_addr_103" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1525 'load' 'state_load_124' <Predicate = (opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1526 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_102, i256 %state_load_124, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1526 'store' 'store_ln191' <Predicate = (opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1527 [1/2] (1.29ns)   --->   "%state_load_120 = load i14 %state_addr_100" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1527 'load' 'state_load_120' <Predicate = (opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1528 [1/2] (1.29ns)   --->   "%state_load_121 = load i14 %state_addr_101" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1528 'load' 'state_load_121' <Predicate = (opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1529 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_100, i256 %state_load_121, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1529 'store' 'store_ln191' <Predicate = (opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1530 [1/2] (1.29ns)   --->   "%state_load_117 = load i14 %state_addr_98" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1530 'load' 'state_load_117' <Predicate = (opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1531 [1/2] (1.29ns)   --->   "%state_load_118 = load i14 %state_addr_99" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1531 'load' 'state_load_118' <Predicate = (opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1532 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_98, i256 %state_load_118, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1532 'store' 'store_ln191' <Predicate = (opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1533 [1/2] (1.29ns)   --->   "%state_load_114 = load i14 %state_addr_96" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1533 'load' 'state_load_114' <Predicate = (opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1534 [1/2] (1.29ns)   --->   "%state_load_115 = load i14 %state_addr_97" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1534 'load' 'state_load_115' <Predicate = (opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1535 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_96, i256 %state_load_115, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1535 'store' 'store_ln191' <Predicate = (opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1536 [1/2] (1.29ns)   --->   "%state_load_111 = load i14 %state_addr_94" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1536 'load' 'state_load_111' <Predicate = (opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1537 [1/2] (1.29ns)   --->   "%state_load_112 = load i14 %state_addr_95" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1537 'load' 'state_load_112' <Predicate = (opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1538 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_94, i256 %state_load_112, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1538 'store' 'store_ln191' <Predicate = (opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1539 [1/2] (1.29ns)   --->   "%state_load_108 = load i14 %state_addr_92" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1539 'load' 'state_load_108' <Predicate = (opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1540 [1/2] (1.29ns)   --->   "%state_load_109 = load i14 %state_addr_93" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1540 'load' 'state_load_109' <Predicate = (opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1541 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_92, i256 %state_load_109, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1541 'store' 'store_ln191' <Predicate = (opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1542 [1/2] (1.29ns)   --->   "%state_load_105 = load i14 %state_addr_90" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1542 'load' 'state_load_105' <Predicate = (opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1543 [1/2] (1.29ns)   --->   "%state_load_106 = load i14 %state_addr_91" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1543 'load' 'state_load_106' <Predicate = (opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1544 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_90, i256 %state_load_106, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1544 'store' 'store_ln191' <Predicate = (opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1545 [1/2] (1.29ns)   --->   "%state_load_102 = load i14 %state_addr_88" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1545 'load' 'state_load_102' <Predicate = (opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1546 [1/2] (1.29ns)   --->   "%state_load_103 = load i14 %state_addr_89" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1546 'load' 'state_load_103' <Predicate = (opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1547 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_88, i256 %state_load_103, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1547 'store' 'store_ln191' <Predicate = (opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1548 [1/2] (1.29ns)   --->   "%state_load_99 = load i14 %state_addr_86" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1548 'load' 'state_load_99' <Predicate = (opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1549 [1/2] (1.29ns)   --->   "%state_load_100 = load i14 %state_addr_87" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1549 'load' 'state_load_100' <Predicate = (opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1550 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_86, i256 %state_load_100, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1550 'store' 'store_ln191' <Predicate = (opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1551 [1/2] (1.29ns)   --->   "%state_load_96 = load i14 %state_addr_84" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1551 'load' 'state_load_96' <Predicate = (opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1552 [1/2] (1.29ns)   --->   "%state_load_97 = load i14 %state_addr_85" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1552 'load' 'state_load_97' <Predicate = (opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1553 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_84, i256 %state_load_97, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1553 'store' 'store_ln191' <Predicate = (opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1554 [1/2] (1.29ns)   --->   "%state_load_93 = load i14 %state_addr_82" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1554 'load' 'state_load_93' <Predicate = (opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1555 [1/2] (1.29ns)   --->   "%state_load_94 = load i14 %state_addr_83" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1555 'load' 'state_load_94' <Predicate = (opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1556 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_82, i256 %state_load_94, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1556 'store' 'store_ln191' <Predicate = (opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1557 [1/2] (1.29ns)   --->   "%state_load_90 = load i14 %state_addr_80" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1557 'load' 'state_load_90' <Predicate = (opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1558 [1/2] (1.29ns)   --->   "%state_load_91 = load i14 %state_addr_81" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1558 'load' 'state_load_91' <Predicate = (opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1559 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_80, i256 %state_load_91, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1559 'store' 'store_ln191' <Predicate = (opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1560 [1/2] (1.29ns)   --->   "%state_load_87 = load i14 %state_addr_78" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1560 'load' 'state_load_87' <Predicate = (opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1561 [1/2] (1.29ns)   --->   "%state_load_88 = load i14 %state_addr_79" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1561 'load' 'state_load_88' <Predicate = (opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1562 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_78, i256 %state_load_88, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1562 'store' 'store_ln191' <Predicate = (opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1563 [1/2] (1.29ns)   --->   "%state_load_84 = load i14 %state_addr_76" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190]   --->   Operation 1563 'load' 'state_load_84' <Predicate = (opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1564 [1/2] (1.29ns)   --->   "%state_load_85 = load i14 %state_addr_77" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1564 'load' 'state_load_85' <Predicate = (opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_87 : Operation 1565 [1/1] (1.29ns)   --->   "%store_ln191 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_76, i256 %state_load_85, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191]   --->   Operation 1565 'store' 'store_ln191' <Predicate = (opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 88 <SV = 13> <Delay = 1.29>
ST_88 : Operation 1566 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_107, i256 %state_load_129, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1566 'store' 'store_ln192' <Predicate = (opcode == 159)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1567 [1/1] (0.00ns)   --->   "%br_ln228 = br void %.backedge" [executor_fpga.cpp:228]   --->   Operation 1567 'br' 'br_ln228' <Predicate = (opcode == 159)> <Delay = 0.00>
ST_88 : Operation 1568 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_105, i256 %state_load_126, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1568 'store' 'store_ln192' <Predicate = (opcode == 158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1569 [1/1] (0.00ns)   --->   "%br_ln225 = br void %.backedge" [executor_fpga.cpp:225]   --->   Operation 1569 'br' 'br_ln225' <Predicate = (opcode == 158)> <Delay = 0.00>
ST_88 : Operation 1570 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_103, i256 %state_load_123, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1570 'store' 'store_ln192' <Predicate = (opcode == 157)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln222 = br void %.backedge" [executor_fpga.cpp:222]   --->   Operation 1571 'br' 'br_ln222' <Predicate = (opcode == 157)> <Delay = 0.00>
ST_88 : Operation 1572 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_101, i256 %state_load_120, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1572 'store' 'store_ln192' <Predicate = (opcode == 156)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1573 [1/1] (0.00ns)   --->   "%br_ln219 = br void %.backedge" [executor_fpga.cpp:219]   --->   Operation 1573 'br' 'br_ln219' <Predicate = (opcode == 156)> <Delay = 0.00>
ST_88 : Operation 1574 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_99, i256 %state_load_117, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1574 'store' 'store_ln192' <Predicate = (opcode == 155)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1575 [1/1] (0.00ns)   --->   "%br_ln216 = br void %.backedge" [executor_fpga.cpp:216]   --->   Operation 1575 'br' 'br_ln216' <Predicate = (opcode == 155)> <Delay = 0.00>
ST_88 : Operation 1576 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_97, i256 %state_load_114, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1576 'store' 'store_ln192' <Predicate = (opcode == 154)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1577 [1/1] (0.00ns)   --->   "%br_ln213 = br void %.backedge" [executor_fpga.cpp:213]   --->   Operation 1577 'br' 'br_ln213' <Predicate = (opcode == 154)> <Delay = 0.00>
ST_88 : Operation 1578 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_95, i256 %state_load_111, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1578 'store' 'store_ln192' <Predicate = (opcode == 153)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1579 [1/1] (0.00ns)   --->   "%br_ln210 = br void %.backedge" [executor_fpga.cpp:210]   --->   Operation 1579 'br' 'br_ln210' <Predicate = (opcode == 153)> <Delay = 0.00>
ST_88 : Operation 1580 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_93, i256 %state_load_108, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1580 'store' 'store_ln192' <Predicate = (opcode == 152)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1581 [1/1] (0.00ns)   --->   "%br_ln207 = br void %.backedge" [executor_fpga.cpp:207]   --->   Operation 1581 'br' 'br_ln207' <Predicate = (opcode == 152)> <Delay = 0.00>
ST_88 : Operation 1582 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_91, i256 %state_load_105, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1582 'store' 'store_ln192' <Predicate = (opcode == 151)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1583 [1/1] (0.00ns)   --->   "%br_ln204 = br void %.backedge" [executor_fpga.cpp:204]   --->   Operation 1583 'br' 'br_ln204' <Predicate = (opcode == 151)> <Delay = 0.00>
ST_88 : Operation 1584 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_89, i256 %state_load_102, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1584 'store' 'store_ln192' <Predicate = (opcode == 150)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1585 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.backedge" [executor_fpga.cpp:201]   --->   Operation 1585 'br' 'br_ln201' <Predicate = (opcode == 150)> <Delay = 0.00>
ST_88 : Operation 1586 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_87, i256 %state_load_99, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1586 'store' 'store_ln192' <Predicate = (opcode == 149)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1587 [1/1] (0.00ns)   --->   "%br_ln198 = br void %.backedge" [executor_fpga.cpp:198]   --->   Operation 1587 'br' 'br_ln198' <Predicate = (opcode == 149)> <Delay = 0.00>
ST_88 : Operation 1588 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_85, i256 %state_load_96, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1588 'store' 'store_ln192' <Predicate = (opcode == 148)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1589 [1/1] (0.00ns)   --->   "%br_ln195 = br void %.backedge" [executor_fpga.cpp:195]   --->   Operation 1589 'br' 'br_ln195' <Predicate = (opcode == 148)> <Delay = 0.00>
ST_88 : Operation 1590 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_83, i256 %state_load_93, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1590 'store' 'store_ln192' <Predicate = (opcode == 147)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1591 [1/1] (0.00ns)   --->   "%br_ln192 = br void %.backedge" [executor_fpga.cpp:192]   --->   Operation 1591 'br' 'br_ln192' <Predicate = (opcode == 147)> <Delay = 0.00>
ST_88 : Operation 1592 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_81, i256 %state_load_90, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1592 'store' 'store_ln192' <Predicate = (opcode == 146)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1593 [1/1] (0.00ns)   --->   "%br_ln189 = br void %.backedge" [executor_fpga.cpp:189]   --->   Operation 1593 'br' 'br_ln189' <Predicate = (opcode == 146)> <Delay = 0.00>
ST_88 : Operation 1594 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_79, i256 %state_load_87, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1594 'store' 'store_ln192' <Predicate = (opcode == 145)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1595 [1/1] (0.00ns)   --->   "%br_ln186 = br void %.backedge" [executor_fpga.cpp:186]   --->   Operation 1595 'br' 'br_ln186' <Predicate = (opcode == 145)> <Delay = 0.00>
ST_88 : Operation 1596 [1/1] (1.29ns)   --->   "%store_ln192 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_77, i256 %state_load_84, i32 4294967295" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192]   --->   Operation 1596 'store' 'store_ln192' <Predicate = (opcode == 144)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_88 : Operation 1597 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.backedge" [executor_fpga.cpp:183]   --->   Operation 1597 'br' 'br_ln183' <Predicate = (opcode == 144)> <Delay = 0.00>

State 89 <SV = 11> <Delay = 1.29>
ST_89 : Operation 1598 [2/2] (1.29ns)   --->   "%state_load_81 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 1598 'load' 'state_load_81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_89 : Operation 1599 [1/1] (0.62ns)   --->   "%store_ln180 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:180]   --->   Operation 1599 'store' 'store_ln180' <Predicate = true> <Delay = 0.62>

State 90 <SV = 12> <Delay = 3.73>
ST_90 : Operation 1600 [1/2] (1.29ns)   --->   "%state_load_81 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 1600 'load' 'state_load_81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_90 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln45_6 = trunc i256 %state_load_81" [./execution_state.hpp:45]   --->   Operation 1601 'trunc' 'trunc_ln45_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln45_7 = trunc i256 %state_load_81" [./execution_state.hpp:45]   --->   Operation 1602 'trunc' 'trunc_ln45_7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1603 [1/1] (1.14ns)   --->   "%add_ln55_3 = add i32 %trunc_ln45_6, i32 1" [./execution_state.hpp:55]   --->   Operation 1603 'add' 'add_ln55_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i32 %add_ln55_3" [./execution_state.hpp:55]   --->   Operation 1604 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1605 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_2, i32 15" [./execution_state.hpp:55]   --->   Operation 1605 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 91 <SV = 13> <Delay = 4.35>
ST_91 : Operation 1606 [1/1] (0.87ns)   --->   "%sub_ln45_1 = sub i8 127, i8 %opcode" [./execution_state.hpp:45]   --->   Operation 1606 'sub' 'sub_ln45_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i8 %sub_ln45_1" [./execution_state.hpp:45]   --->   Operation 1607 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1608 [1/1] (1.05ns)   --->   "%add_ln45_16 = add i14 %sext_ln45, i14 %trunc_ln45_7" [./execution_state.hpp:45]   --->   Operation 1608 'add' 'add_ln45_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1609 [1/1] (0.00ns)   --->   "%shl_ln28 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_16, i5 0" [./execution_state.hpp:45]   --->   Operation 1609 'bitconcatenate' 'shl_ln28' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1610 [1/1] (1.12ns)   --->   "%add_ln45_17 = add i19 %shl_ln28, i19 64" [./execution_state.hpp:45]   --->   Operation 1610 'add' 'add_ln45_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1611 [1/1] (0.00ns)   --->   "%lshr_ln55_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_17, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 1611 'partselect' 'lshr_ln55_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln55_15 = zext i14 %lshr_ln55_4" [./execution_state.hpp:55]   --->   Operation 1612 'zext' 'zext_ln55_15' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1613 [1/1] (0.00ns)   --->   "%state_addr_74 = getelementptr i256 %state, i64 0, i64 %zext_ln55_15" [./execution_state.hpp:55]   --->   Operation 1613 'getelementptr' 'state_addr_74' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1614 [2/2] (1.29ns)   --->   "%state_load_82 = load i14 %state_addr_74" [./execution_state.hpp:55]   --->   Operation 1614 'load' 'state_load_82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 92 <SV = 14> <Delay = 2.59>
ST_92 : Operation 1615 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln45_7, i5 0" [./execution_state.hpp:55]   --->   Operation 1615 'bitconcatenate' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1616 [1/1] (1.12ns)   --->   "%add_ln55_4 = add i19 %shl_ln55_1, i19 64" [./execution_state.hpp:55]   --->   Operation 1616 'add' 'add_ln55_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1617 [1/2] (1.29ns)   --->   "%state_load_82 = load i14 %state_addr_74" [./execution_state.hpp:55]   --->   Operation 1617 'load' 'state_load_82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_92 : Operation 1618 [1/1] (0.00ns)   --->   "%lshr_ln55_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_4, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 1618 'partselect' 'lshr_ln55_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln55_16 = zext i14 %lshr_ln55_5" [./execution_state.hpp:55]   --->   Operation 1619 'zext' 'zext_ln55_16' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1620 [1/1] (0.00ns)   --->   "%state_addr_75 = getelementptr i256 %state, i64 0, i64 %zext_ln55_16" [./execution_state.hpp:55]   --->   Operation 1620 'getelementptr' 'state_addr_75' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1621 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_75, i256 %state_load_82, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 1621 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_92 : Operation 1622 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.backedge" [executor_fpga.cpp:180]   --->   Operation 1622 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>

State 93 <SV = 11> <Delay = 3.73>
ST_93 : Operation 1623 [2/2] (0.00ns)   --->   "%call_ln155 = call void @codecopy, i256 %state" [executor_fpga.cpp:155]   --->   Operation 1623 'call' 'call_ln155' <Predicate = (opcode == 57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 1624 [1/2] (1.29ns)   --->   "%state_load_80 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 1624 'load' 'state_load_80' <Predicate = (opcode == 56)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_93 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i256 %state_load_80" [./execution_state.hpp:55]   --->   Operation 1625 'trunc' 'trunc_ln55' <Predicate = (opcode == 56)> <Delay = 0.00>
ST_93 : Operation 1626 [1/1] (1.14ns)   --->   "%add_ln55_1 = add i32 %trunc_ln55, i32 1" [./execution_state.hpp:55]   --->   Operation 1626 'add' 'add_ln55_1' <Predicate = (opcode == 56)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %add_ln55_1" [./execution_state.hpp:55]   --->   Operation 1627 'zext' 'zext_ln55_1' <Predicate = (opcode == 56)> <Delay = 0.00>
ST_93 : Operation 1628 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_1, i32 15" [./execution_state.hpp:55]   --->   Operation 1628 'store' 'store_ln55' <Predicate = (opcode == 56)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_93 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i256 %state_load_80" [./execution_state.hpp:55]   --->   Operation 1629 'trunc' 'trunc_ln55_1' <Predicate = (opcode == 56)> <Delay = 0.00>

State 94 <SV = 12> <Delay = 2.42>
ST_94 : Operation 1630 [1/2] (0.00ns)   --->   "%call_ln155 = call void @codecopy, i256 %state" [executor_fpga.cpp:155]   --->   Operation 1630 'call' 'call_ln155' <Predicate = (opcode == 57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1631 [1/1] (0.00ns)   --->   "%br_ln156 = br void %.backedge" [executor_fpga.cpp:156]   --->   Operation 1631 'br' 'br_ln156' <Predicate = (opcode == 57)> <Delay = 0.00>
ST_94 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln27 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_1, i5 0" [./execution_state.hpp:55]   --->   Operation 1632 'bitconcatenate' 'shl_ln27' <Predicate = (opcode == 56)> <Delay = 0.00>
ST_94 : Operation 1633 [1/1] (1.12ns)   --->   "%add_ln55_2 = add i19 %shl_ln27, i19 64" [./execution_state.hpp:55]   --->   Operation 1633 'add' 'add_ln55_2' <Predicate = (opcode == 56)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1634 [1/1] (0.00ns)   --->   "%lshr_ln55_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_2, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 1634 'partselect' 'lshr_ln55_3' <Predicate = (opcode == 56)> <Delay = 0.00>
ST_94 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i14 %lshr_ln55_3" [./execution_state.hpp:55]   --->   Operation 1635 'zext' 'zext_ln55_14' <Predicate = (opcode == 56)> <Delay = 0.00>
ST_94 : Operation 1636 [1/1] (0.00ns)   --->   "%state_addr_73 = getelementptr i256 %state, i64 0, i64 %zext_ln55_14" [./execution_state.hpp:55]   --->   Operation 1636 'getelementptr' 'state_addr_73' <Predicate = (opcode == 56)> <Delay = 0.00>
ST_94 : Operation 1637 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_73, i256 %zext_ln55, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 1637 'store' 'store_ln55' <Predicate = (opcode == 56)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_94 : Operation 1638 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.backedge" [executor_fpga.cpp:153]   --->   Operation 1638 'br' 'br_ln153' <Predicate = (opcode == 56)> <Delay = 0.00>

State 95 <SV = 11> <Delay = 3.73>
ST_95 : Operation 1639 [1/2] (1.29ns)   --->   "%state_load_78 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 1639 'load' 'state_load_78' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_95 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln60_110 = trunc i256 %state_load_78" [./execution_state.hpp:60]   --->   Operation 1640 'trunc' 'trunc_ln60_110' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln60_114 = trunc i256 %state_load_78" [./execution_state.hpp:60]   --->   Operation 1641 'trunc' 'trunc_ln60_114' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1642 [1/1] (1.14ns)   --->   "%add_ln60_41 = add i32 %trunc_ln60_110, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 1642 'add' 'add_ln60_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln60_20 = zext i32 %add_ln60_41" [./execution_state.hpp:60]   --->   Operation 1643 'zext' 'zext_ln60_20' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1644 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_20, i32 15" [./execution_state.hpp:60]   --->   Operation 1644 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 96 <SV = 12> <Delay = 3.48>
ST_96 : Operation 1645 [1/1] (1.05ns)   --->   "%add_ln60_75 = add i14 %trunc_ln60_114, i14 16383" [./execution_state.hpp:60]   --->   Operation 1645 'add' 'add_ln60_75' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1646 [1/1] (0.00ns)   --->   "%shl_ln60_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_75, i5 0" [./execution_state.hpp:60]   --->   Operation 1646 'bitconcatenate' 'shl_ln60_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1647 [1/1] (1.12ns)   --->   "%add_ln60_42 = add i19 %shl_ln60_14, i19 64" [./execution_state.hpp:60]   --->   Operation 1647 'add' 'add_ln60_42' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1648 [1/1] (0.00ns)   --->   "%lshr_ln60_15 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_42, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 1648 'partselect' 'lshr_ln60_15' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln60_48 = zext i14 %lshr_ln60_15" [./execution_state.hpp:60]   --->   Operation 1649 'zext' 'zext_ln60_48' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1650 [1/1] (0.00ns)   --->   "%state_addr_72 = getelementptr i256 %state, i64 0, i64 %zext_ln60_48" [./execution_state.hpp:60]   --->   Operation 1650 'getelementptr' 'state_addr_72' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1651 [2/2] (1.29ns)   --->   "%state_load_79 = load i14 %state_addr_72" [./execution_state.hpp:60]   --->   Operation 1651 'load' 'state_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 97 <SV = 13> <Delay = 1.29>
ST_97 : Operation 1652 [1/2] (1.29ns)   --->   "%state_load_79 = load i14 %state_addr_72" [./execution_state.hpp:60]   --->   Operation 1652 'load' 'state_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_97 : Operation 1653 [1/1] (0.00ns)   --->   "%i_84 = trunc i256 %state_load_79" [./execution_state.hpp:60]   --->   Operation 1653 'trunc' 'i_84' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1654 [1/1] (0.00ns)   --->   "%trunc_ln60_116 = trunc i256 %state_load_79" [./execution_state.hpp:60]   --->   Operation 1654 'trunc' 'trunc_ln60_116' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln60_73 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_79, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 1655 'partselect' 'trunc_ln60_73' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln60_74 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_79, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 1656 'partselect' 'trunc_ln60_74' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln60_75 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_79, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 1657 'partselect' 'trunc_ln60_75' <Predicate = true> <Delay = 0.00>

State 98 <SV = 14> <Delay = 2.18>
ST_98 : Operation 1658 [1/1] (1.05ns)   --->   "%add_ln42_10 = add i14 %trunc_ln60_114, i14 16382" [./execution_state.hpp:42]   --->   Operation 1658 'add' 'add_ln42_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1659 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_10, i5 0" [./execution_state.hpp:42]   --->   Operation 1659 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1660 [1/1] (1.12ns)   --->   "%size = add i19 %shl_ln42_1, i19 64" [./execution_state.hpp:42]   --->   Operation 1660 'add' 'size' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1661 [2/2] (0.00ns)   --->   "%tmp1 = call i1 @check_memory.1, i256 %state, i64 %i_84, i64 %trunc_ln60_73, i64 %trunc_ln60_74, i64 %trunc_ln60_75, i19 %size" [./instructions.hpp:290]   --->   Operation 1661 'call' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 15> <Delay = 3.49>
ST_99 : Operation 1662 [1/2] (2.86ns)   --->   "%tmp1 = call i1 @check_memory.1, i256 %state, i64 %i_84, i64 %trunc_ln60_73, i64 %trunc_ln60_74, i64 %trunc_ln60_75, i19 %size" [./instructions.hpp:290]   --->   Operation 1662 'call' 'tmp1' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 1663 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %tmp1, void %..backedge_crit_edge52, void" [./instructions.hpp:290]   --->   Operation 1663 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1664 [1/1] (0.62ns)   --->   "%store_ln290 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:290]   --->   Operation 1664 'store' 'store_ln290' <Predicate = (!tmp1)> <Delay = 0.62>
ST_99 : Operation 1665 [1/1] (0.00ns)   --->   "%br_ln290 = br void %.backedge" [./instructions.hpp:290]   --->   Operation 1665 'br' 'br_ln290' <Predicate = (!tmp1)> <Delay = 0.00>
ST_99 : Operation 1666 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %size, i32 5, i32 18" [./intx/intx.hpp:69]   --->   Operation 1666 'partselect' 'lshr_ln7' <Predicate = (tmp1)> <Delay = 0.00>

State 100 <SV = 16> <Delay = 1.29>
ST_100 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i14 %lshr_ln7" [./intx/intx.hpp:69]   --->   Operation 1667 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1668 [1/1] (0.00ns)   --->   "%state_addr_120 = getelementptr i256 %state, i64 0, i64 %zext_ln69" [./intx/intx.hpp:69]   --->   Operation 1668 'getelementptr' 'state_addr_120' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1669 [2/2] (1.29ns)   --->   "%state_load_154 = load i14 %state_addr_120" [./intx/intx.hpp:69]   --->   Operation 1669 'load' 'state_load_154' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_100 : Operation 1670 [2/2] (1.29ns)   --->   "%state_load_155 = load i14 %state_addr" [./instructions.hpp:297]   --->   Operation 1670 'load' 'state_load_155' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 101 <SV = 17> <Delay = 6.73>
ST_101 : Operation 1671 [1/2] (1.29ns)   --->   "%state_load_154 = load i14 %state_addr_120" [./intx/intx.hpp:69]   --->   Operation 1671 'load' 'state_load_154' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_101 : Operation 1672 [1/1] (0.00ns)   --->   "%s = trunc i256 %state_load_154" [./intx/intx.hpp:69]   --->   Operation 1672 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i256 %state_load_154" [./instructions.hpp:294]   --->   Operation 1673 'trunc' 'trunc_ln294' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1674 [1/1] (1.36ns)   --->   "%add_ln21 = add i64 %s, i64 31" [./instructions.hpp:21]   --->   Operation 1674 'add' 'add_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63" [./instructions.hpp:21]   --->   Operation 1675 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1676 [1/1] (1.36ns)   --->   "%sub_ln21 = sub i64 18446744073709551585, i64 %s" [./instructions.hpp:21]   --->   Operation 1676 'sub' 'sub_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1677 [1/1] (0.00ns)   --->   "%trunc_ln21_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 1677 'partselect' 'trunc_ln21_7' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i59 %trunc_ln21_7" [./instructions.hpp:21]   --->   Operation 1678 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1679 [1/1] (1.34ns)   --->   "%sub_ln21_4 = sub i60 0, i60 %zext_ln21" [./instructions.hpp:21]   --->   Operation 1679 'sub' 'sub_ln21_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1680 [1/1] (0.00ns)   --->   "%trunc_ln21_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 1680 'partselect' 'trunc_ln21_8' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i59 %trunc_ln21_8" [./instructions.hpp:21]   --->   Operation 1681 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1682 [1/1] (0.37ns)   --->   "%w = select i1 %tmp_224, i60 %sub_ln21_4, i60 %zext_ln21_4" [./instructions.hpp:21]   --->   Operation 1682 'select' 'w' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1683 [1/2] (1.29ns)   --->   "%state_load_155 = load i14 %state_addr" [./instructions.hpp:297]   --->   Operation 1683 'load' 'state_load_155' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_101 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i256 %state_load_155" [./instructions.hpp:297]   --->   Operation 1684 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1685 [1/1] (0.00ns)   --->   "%shl_ln30 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %w, i3 0" [./instructions.hpp:297]   --->   Operation 1685 'bitconcatenate' 'shl_ln30' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln297 = sext i63 %shl_ln30" [./instructions.hpp:297]   --->   Operation 1686 'sext' 'sext_ln297' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1687 [1/1] (0.00ns)   --->   "%shl_ln297_1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i60.i1, i60 %w, i1 0" [./instructions.hpp:297]   --->   Operation 1687 'bitconcatenate' 'shl_ln297_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln297_1 = sext i61 %shl_ln297_1" [./instructions.hpp:297]   --->   Operation 1688 'sext' 'sext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln297 = sub i64 %sext_ln297_1, i64 %sext_ln297" [./instructions.hpp:297]   --->   Operation 1689 'sub' 'sub_ln297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_101 : Operation 1690 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln297 = add i64 %trunc_ln297, i64 %sub_ln297" [./instructions.hpp:297]   --->   Operation 1690 'add' 'add_ln297' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_101 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i64 %add_ln297" [./instructions.hpp:297]   --->   Operation 1691 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1692 [1/1] (1.29ns)   --->   "%store_ln297 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln297, i32 255" [./instructions.hpp:297]   --->   Operation 1692 'store' 'store_ln297' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_101 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln297, i32 63" [./instructions.hpp:297]   --->   Operation 1693 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1694 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %tmp_225, void %memset.loop2156, void %..backedge_crit_edge51" [./instructions.hpp:297]   --->   Operation 1694 'br' 'br_ln297' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1695 [1/1] (1.14ns)   --->   "%icmp_ln300 = icmp_ne  i64 %s, i64 0" [./instructions.hpp:300]   --->   Operation 1695 'icmp' 'icmp_ln300' <Predicate = (!tmp_225)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1696 [1/1] (1.12ns)   --->   "%add_ln88 = add i19 %trunc_ln60_116, i19 262208" [./execution_state.hpp:88]   --->   Operation 1696 'add' 'add_ln88' <Predicate = (!tmp_225)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1697 [1/1] (0.39ns)   --->   "%data = select i1 %icmp_ln300, i19 %add_ln88, i19 0" [./instructions.hpp:300]   --->   Operation 1697 'select' 'data' <Predicate = (!tmp_225)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1698 [1/1] (0.62ns)   --->   "%store_ln297 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:297]   --->   Operation 1698 'store' 'store_ln297' <Predicate = (tmp_225)> <Delay = 0.62>
ST_101 : Operation 1699 [1/1] (0.00ns)   --->   "%br_ln297 = br void %.backedge" [./instructions.hpp:297]   --->   Operation 1699 'br' 'br_ln297' <Predicate = (tmp_225)> <Delay = 0.00>

State 102 <SV = 18> <Delay = 1.30>
ST_102 : Operation 1700 [2/2] (1.30ns)   --->   "%hashValue = call i256 @compute_keccak.1, i256 %state, i19 %data, i16 %trunc_ln294, i7 %constants" [./instructions.hpp:303]   --->   Operation 1700 'call' 'hashValue' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 19> <Delay = 1.29>
ST_103 : Operation 1701 [1/2] (1.29ns)   --->   "%hashValue = call i256 @compute_keccak.1, i256 %state, i19 %data, i16 %trunc_ln294, i7 %constants" [./instructions.hpp:303]   --->   Operation 1701 'call' 'hashValue' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 1702 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch24" [./intx/intx.hpp:29]   --->   Operation 1702 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 104 <SV = 20> <Delay = 0.62>
ST_104 : Operation 1703 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_3_2 = phi i64 %z_word_num_bits_6_3_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_3_3, void %branch24" [./intx/intx.hpp:29]   --->   Operation 1703 'phi' 'z_word_num_bits_6_3_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1704 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_2_2 = phi i64 %z_word_num_bits_6_2_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_2_3, void %branch24" [./intx/intx.hpp:29]   --->   Operation 1704 'phi' 'z_word_num_bits_6_2_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1705 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_1_2 = phi i64 %z_word_num_bits_6_1_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_1_3, void %branch24" [./intx/intx.hpp:29]   --->   Operation 1705 'phi' 'z_word_num_bits_6_1_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1706 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_0_2 = phi i64 %z_word_num_bits_6_0_0_load, void %memset.loop2156, i64 %z_word_num_bits_6_0_3, void %branch24" [./intx/intx.hpp:29]   --->   Operation 1706 'phi' 'z_word_num_bits_6_0_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1707 [1/1] (0.00ns)   --->   "%phi_ln29_20 = phi i2 0, void %memset.loop2156, i2 %add_ln29_27, void %branch24" [./intx/intx.hpp:29]   --->   Operation 1707 'phi' 'phi_ln29_20' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1708 [1/1] (0.62ns)   --->   "%add_ln29_27 = add i2 %phi_ln29_20, i2 1" [./intx/intx.hpp:29]   --->   Operation 1708 'add' 'add_ln29_27' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1709 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1709 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1710 [1/1] (0.54ns)   --->   "%z_word_num_bits_6_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_6_0_2, i64 %z_word_num_bits_6_0_2, i64 %z_word_num_bits_6_0_2, i2 %phi_ln29_20" [./intx/intx.hpp:29]   --->   Operation 1710 'mux' 'z_word_num_bits_6_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1711 [1/1] (0.54ns)   --->   "%z_word_num_bits_6_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_6_1_2, i64 0, i64 %z_word_num_bits_6_1_2, i64 %z_word_num_bits_6_1_2, i2 %phi_ln29_20" [./intx/intx.hpp:29]   --->   Operation 1711 'mux' 'z_word_num_bits_6_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1712 [1/1] (0.54ns)   --->   "%z_word_num_bits_6_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_6_2_2, i64 %z_word_num_bits_6_2_2, i64 0, i64 %z_word_num_bits_6_2_2, i2 %phi_ln29_20" [./intx/intx.hpp:29]   --->   Operation 1712 'mux' 'z_word_num_bits_6_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1713 [1/1] (0.54ns)   --->   "%z_word_num_bits_6_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_6_3_2, i64 %z_word_num_bits_6_3_2, i64 %z_word_num_bits_6_3_2, i64 0, i2 %phi_ln29_20" [./intx/intx.hpp:29]   --->   Operation 1713 'mux' 'z_word_num_bits_6_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1714 [1/1] (0.39ns)   --->   "%icmp_ln29_38 = icmp_eq  i2 %phi_ln29_20, i2 3" [./intx/intx.hpp:29]   --->   Operation 1714 'icmp' 'icmp_ln29_38' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1715 [1/1] (0.00ns)   --->   "%empty_281 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1715 'speclooptripcount' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1716 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_38, void %branch24, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader" [./intx/intx.hpp:29]   --->   Operation 1716 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 105 <SV = 21> <Delay = 0.46>
ST_105 : Operation 1717 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851"   --->   Operation 1717 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 106 <SV = 22> <Delay = 2.16>
ST_106 : Operation 1718 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_3_4 = phi i64 %z_word_num_bits_6_3_5, void %.split182412, i64 %z_word_num_bits_6_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader" [./intx/int128.hpp:543]   --->   Operation 1718 'phi' 'z_word_num_bits_6_3_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1719 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_2_4 = phi i64 %z_word_num_bits_6_2_5, void %.split182412, i64 %z_word_num_bits_6_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader" [./intx/int128.hpp:543]   --->   Operation 1719 'phi' 'z_word_num_bits_6_2_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1720 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_1_4 = phi i64 %z_word_num_bits_6_1_5, void %.split182412, i64 %z_word_num_bits_6_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader" [./intx/int128.hpp:543]   --->   Operation 1720 'phi' 'z_word_num_bits_6_1_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1721 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_0_4 = phi i64 %z_word_num_bits_6_0_5, void %.split182412, i64 %z_word_num_bits_6_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader" [./intx/int128.hpp:543]   --->   Operation 1721 'phi' 'z_word_num_bits_6_0_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1722 [1/1] (0.00ns)   --->   "%i_127 = phi i3 %i_132, void %.split182412, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851.preheader"   --->   Operation 1722 'phi' 'i_127' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1723 [1/1] (0.71ns)   --->   "%i_132 = add i3 %i_127, i3 1" [./intx/intx.hpp:740]   --->   Operation 1723 'add' 'i_132' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1724 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1724 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1725 [1/1] (0.56ns)   --->   "%icmp_ln740_2 = icmp_eq  i3 %i_127, i3 4" [./intx/intx.hpp:740]   --->   Operation 1725 'icmp' 'icmp_ln740_2' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1726 [1/1] (0.00ns)   --->   "%empty_282 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1726 'speclooptripcount' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1727 [1/1] (0.00ns)   --->   "%br_ln740 = br i1 %icmp_ln740_2, void %.split182, void %_ZN4intx2be4loadINS_4uintILj256EEELj32EEET_RAT0__Kh.exit.i" [./intx/intx.hpp:740]   --->   Operation 1727 'br' 'br_ln740' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1728 [1/1] (0.00ns)   --->   "%trunc_ln50_53 = trunc i3 %i_127" [./intx/intx.hpp:50]   --->   Operation 1728 'trunc' 'trunc_ln50_53' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1729 [1/1] (0.00ns)   --->   "%shl_ln741_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_53, i6 0" [./intx/intx.hpp:741]   --->   Operation 1729 'bitconcatenate' 'shl_ln741_4' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln741_4 = zext i8 %shl_ln741_4" [./intx/intx.hpp:741]   --->   Operation 1730 'zext' 'zext_ln741_4' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1731 [1/1] (1.44ns)   --->   "%lshr_ln741_2 = lshr i256 %hashValue, i256 %zext_ln741_4" [./intx/intx.hpp:741]   --->   Operation 1731 'lshr' 'lshr_ln741_2' <Predicate = (!icmp_ln740_2)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1732 [1/1] (0.00ns)   --->   "%empty_283 = trunc i256 %lshr_ln741_2" [./intx/intx.hpp:741]   --->   Operation 1732 'trunc' 'empty_283' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1733 [1/1] (0.00ns)   --->   "%p_7 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 56, i32 63" [./intx/intx.hpp:741]   --->   Operation 1733 'partselect' 'p_7' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1734 [1/1] (0.00ns)   --->   "%p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 8, i32 15" [./intx/intx.hpp:741]   --->   Operation 1734 'partselect' 'p_1' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1735 [1/1] (0.00ns)   --->   "%p_6 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 48, i32 55" [./intx/intx.hpp:741]   --->   Operation 1735 'partselect' 'p_6' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1736 [1/1] (0.00ns)   --->   "%p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 16, i32 23" [./intx/intx.hpp:741]   --->   Operation 1736 'partselect' 'p_2' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1737 [1/1] (0.00ns)   --->   "%p_5 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 40, i32 47" [./intx/intx.hpp:741]   --->   Operation 1737 'partselect' 'p_5' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1738 [1/1] (0.00ns)   --->   "%p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 24, i32 31" [./intx/intx.hpp:741]   --->   Operation 1738 'partselect' 'p_3' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1739 [1/1] (0.00ns)   --->   "%p_4 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %lshr_ln741_2, i32 32, i32 39" [./intx/intx.hpp:741]   --->   Operation 1739 'partselect' 'p_4' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_283, i8 %p_1, i8 %p_2, i8 %p_3, i8 %p_4, i8 %p_5, i8 %p_6, i8 %p_7" [./intx/int128.hpp:543]   --->   Operation 1740 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1741 [1/1] (0.14ns)   --->   "%xor_ln48_3 = xor i2 %trunc_ln50_53, i2 3" [./intx/intx.hpp:48]   --->   Operation 1741 'xor' 'xor_ln48_3' <Predicate = (!icmp_ln740_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1742 [1/1] (0.72ns)   --->   "%switch_ln741 = switch i2 %xor_ln48_3, void %branch31, i2 0, void %.split182412, i2 1, void %branch29, i2 2, void %branch30" [./intx/intx.hpp:741]   --->   Operation 1742 'switch' 'switch_ln741' <Predicate = (!icmp_ln740_2)> <Delay = 0.72>
ST_106 : Operation 1743 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split182412" [./intx/intx.hpp:741]   --->   Operation 1743 'br' 'br_ln741' <Predicate = (!icmp_ln740_2 & xor_ln48_3 == 2)> <Delay = 0.46>
ST_106 : Operation 1744 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split182412" [./intx/intx.hpp:741]   --->   Operation 1744 'br' 'br_ln741' <Predicate = (!icmp_ln740_2 & xor_ln48_3 == 1)> <Delay = 0.46>
ST_106 : Operation 1745 [1/1] (0.46ns)   --->   "%br_ln741 = br void %.split182412" [./intx/intx.hpp:741]   --->   Operation 1745 'br' 'br_ln741' <Predicate = (!icmp_ln740_2 & xor_ln48_3 == 3)> <Delay = 0.46>
ST_106 : Operation 1746 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_3_5 = phi i64 %tmp_5, void %branch31, i64 %z_word_num_bits_6_3_4, void %branch30, i64 %z_word_num_bits_6_3_4, void %branch29, i64 %z_word_num_bits_6_3_4, void %.split182" [./intx/int128.hpp:543]   --->   Operation 1746 'phi' 'z_word_num_bits_6_3_5' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1747 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_2_5 = phi i64 %z_word_num_bits_6_2_4, void %branch31, i64 %tmp_5, void %branch30, i64 %z_word_num_bits_6_2_4, void %branch29, i64 %z_word_num_bits_6_2_4, void %.split182" [./intx/intx.hpp:29]   --->   Operation 1747 'phi' 'z_word_num_bits_6_2_5' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1748 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_1_5 = phi i64 %z_word_num_bits_6_1_4, void %branch31, i64 %z_word_num_bits_6_1_4, void %branch30, i64 %tmp_5, void %branch29, i64 %z_word_num_bits_6_1_4, void %.split182" [./intx/intx.hpp:29]   --->   Operation 1748 'phi' 'z_word_num_bits_6_1_5' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1749 [1/1] (0.00ns)   --->   "%z_word_num_bits_6_0_5 = phi i64 %z_word_num_bits_6_0_4, void %branch31, i64 %z_word_num_bits_6_0_4, void %branch30, i64 %z_word_num_bits_6_0_4, void %branch29, i64 %tmp_5, void %.split182" [./intx/intx.hpp:29]   --->   Operation 1749 'phi' 'z_word_num_bits_6_0_5' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>
ST_106 : Operation 1750 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i851"   --->   Operation 1750 'br' 'br_ln0' <Predicate = (!icmp_ln740_2)> <Delay = 0.00>

State 107 <SV = 23> <Delay = 1.29>
ST_107 : Operation 1751 [1/1] (0.00ns)   --->   "%or_ln304_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_6_3_4, i64 %z_word_num_bits_6_2_4, i64 %z_word_num_bits_6_1_4, i64 %z_word_num_bits_6_0_4" [./instructions.hpp:304]   --->   Operation 1751 'bitconcatenate' 'or_ln304_2' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 0.00>
ST_107 : Operation 1752 [1/1] (1.29ns)   --->   "%store_ln304 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_120, i256 %or_ln304_2, i32 4294967295" [./instructions.hpp:304]   --->   Operation 1752 'store' 'store_ln304' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_107 : Operation 1753 [1/1] (0.00ns)   --->   "%store_ln305 = store i64 %z_word_num_bits_6_3_4, i64 %z_word_num_bits_6_3_0" [./instructions.hpp:305]   --->   Operation 1753 'store' 'store_ln305' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 0.00>
ST_107 : Operation 1754 [1/1] (0.00ns)   --->   "%store_ln305 = store i64 %z_word_num_bits_6_2_4, i64 %z_word_num_bits_6_2_0" [./instructions.hpp:305]   --->   Operation 1754 'store' 'store_ln305' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 0.00>
ST_107 : Operation 1755 [1/1] (0.00ns)   --->   "%store_ln305 = store i64 %z_word_num_bits_6_1_4, i64 %z_word_num_bits_6_1_0" [./instructions.hpp:305]   --->   Operation 1755 'store' 'store_ln305' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 0.00>
ST_107 : Operation 1756 [1/1] (0.00ns)   --->   "%store_ln305 = store i64 %z_word_num_bits_6_0_4, i64 %z_word_num_bits_6_0_0" [./instructions.hpp:305]   --->   Operation 1756 'store' 'store_ln305' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 0.00>
ST_107 : Operation 1757 [1/1] (0.62ns)   --->   "%store_ln305 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:305]   --->   Operation 1757 'store' 'store_ln305' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 0.62>
ST_107 : Operation 1758 [1/1] (0.00ns)   --->   "%br_ln305 = br void %.backedge" [./instructions.hpp:305]   --->   Operation 1758 'br' 'br_ln305' <Predicate = (!tmp & !icmp_ln39 & opcode == 32 & tmp1 & !tmp_225)> <Delay = 0.00>
ST_107 : Operation 1759 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [executor_fpga.cpp:25]   --->   Operation 1759 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 108 <SV = 11> <Delay = 0.62>
ST_108 : Operation 1760 [2/2] (0.00ns)   --->   "%call_ln145 = call void @sar, i256 %state" [executor_fpga.cpp:145]   --->   Operation 1760 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 1761 [1/1] (0.62ns)   --->   "%store_ln146 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:146]   --->   Operation 1761 'store' 'store_ln146' <Predicate = true> <Delay = 0.62>

State 109 <SV = 12> <Delay = 0.00>
ST_109 : Operation 1762 [1/2] (0.00ns)   --->   "%call_ln145 = call void @sar, i256 %state" [executor_fpga.cpp:145]   --->   Operation 1762 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 1763 [1/1] (0.00ns)   --->   "%br_ln146 = br void %.backedge" [executor_fpga.cpp:146]   --->   Operation 1763 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>

State 110 <SV = 11> <Delay = 3.73>
ST_110 : Operation 1764 [1/2] (1.29ns)   --->   "%state_load_76 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 1764 'load' 'state_load_76' <Predicate = (opcode == 28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_110 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln60_107 = trunc i256 %state_load_76" [./execution_state.hpp:60]   --->   Operation 1765 'trunc' 'trunc_ln60_107' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_110 : Operation 1766 [1/1] (0.00ns)   --->   "%trunc_ln60_108 = trunc i256 %state_load_76" [./execution_state.hpp:60]   --->   Operation 1766 'trunc' 'trunc_ln60_108' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_110 : Operation 1767 [1/1] (1.14ns)   --->   "%add_ln60_39 = add i32 %trunc_ln60_107, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 1767 'add' 'add_ln60_39' <Predicate = (opcode == 28)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln60_19 = zext i32 %add_ln60_39" [./execution_state.hpp:60]   --->   Operation 1768 'zext' 'zext_ln60_19' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_110 : Operation 1769 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_19, i32 15" [./execution_state.hpp:60]   --->   Operation 1769 'store' 'store_ln60' <Predicate = (opcode == 28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_110 : Operation 1770 [1/2] (1.29ns)   --->   "%state_load_74 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 1770 'load' 'state_load_74' <Predicate = (opcode == 27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_110 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln60_101 = trunc i256 %state_load_74" [./execution_state.hpp:60]   --->   Operation 1771 'trunc' 'trunc_ln60_101' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_110 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln60_102 = trunc i256 %state_load_74" [./execution_state.hpp:60]   --->   Operation 1772 'trunc' 'trunc_ln60_102' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_110 : Operation 1773 [1/1] (1.14ns)   --->   "%add_ln60_37 = add i32 %trunc_ln60_101, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 1773 'add' 'add_ln60_37' <Predicate = (opcode == 27)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln60_18 = zext i32 %add_ln60_37" [./execution_state.hpp:60]   --->   Operation 1774 'zext' 'zext_ln60_18' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_110 : Operation 1775 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_18, i32 15" [./execution_state.hpp:60]   --->   Operation 1775 'store' 'store_ln60' <Predicate = (opcode == 27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 111 <SV = 12> <Delay = 3.48>
ST_111 : Operation 1776 [1/1] (1.05ns)   --->   "%add_ln60_74 = add i14 %trunc_ln60_108, i14 16383" [./execution_state.hpp:60]   --->   Operation 1776 'add' 'add_ln60_74' <Predicate = (opcode == 28)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1777 [1/1] (0.00ns)   --->   "%shl_ln60_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_74, i5 0" [./execution_state.hpp:60]   --->   Operation 1777 'bitconcatenate' 'shl_ln60_13' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_111 : Operation 1778 [1/1] (1.12ns)   --->   "%add_ln60_40 = add i19 %shl_ln60_13, i19 64" [./execution_state.hpp:60]   --->   Operation 1778 'add' 'add_ln60_40' <Predicate = (opcode == 28)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1779 [1/1] (0.00ns)   --->   "%lshr_ln60_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_40, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 1779 'partselect' 'lshr_ln60_14' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_111 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln60_47 = zext i14 %lshr_ln60_14" [./execution_state.hpp:60]   --->   Operation 1780 'zext' 'zext_ln60_47' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_111 : Operation 1781 [1/1] (0.00ns)   --->   "%state_addr_71 = getelementptr i256 %state, i64 0, i64 %zext_ln60_47" [./execution_state.hpp:60]   --->   Operation 1781 'getelementptr' 'state_addr_71' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_111 : Operation 1782 [2/2] (1.29ns)   --->   "%state_load_77 = load i14 %state_addr_71" [./execution_state.hpp:60]   --->   Operation 1782 'load' 'state_load_77' <Predicate = (opcode == 28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_111 : Operation 1783 [1/1] (1.05ns)   --->   "%add_ln60_73 = add i14 %trunc_ln60_102, i14 16383" [./execution_state.hpp:60]   --->   Operation 1783 'add' 'add_ln60_73' <Predicate = (opcode == 27)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1784 [1/1] (0.00ns)   --->   "%shl_ln60_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_73, i5 0" [./execution_state.hpp:60]   --->   Operation 1784 'bitconcatenate' 'shl_ln60_12' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_111 : Operation 1785 [1/1] (1.12ns)   --->   "%add_ln60_38 = add i19 %shl_ln60_12, i19 64" [./execution_state.hpp:60]   --->   Operation 1785 'add' 'add_ln60_38' <Predicate = (opcode == 27)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1786 [1/1] (0.00ns)   --->   "%lshr_ln60_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_38, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 1786 'partselect' 'lshr_ln60_13' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_111 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln60_46 = zext i14 %lshr_ln60_13" [./execution_state.hpp:60]   --->   Operation 1787 'zext' 'zext_ln60_46' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_111 : Operation 1788 [1/1] (0.00ns)   --->   "%state_addr_70 = getelementptr i256 %state, i64 0, i64 %zext_ln60_46" [./execution_state.hpp:60]   --->   Operation 1788 'getelementptr' 'state_addr_70' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_111 : Operation 1789 [2/2] (1.29ns)   --->   "%state_load_75 = load i14 %state_addr_70" [./execution_state.hpp:60]   --->   Operation 1789 'load' 'state_load_75' <Predicate = (opcode == 27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 112 <SV = 13> <Delay = 1.29>
ST_112 : Operation 1790 [1/2] (1.29ns)   --->   "%state_load_77 = load i14 %state_addr_71" [./execution_state.hpp:60]   --->   Operation 1790 'load' 'state_load_77' <Predicate = (opcode == 28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_112 : Operation 1791 [1/1] (0.00ns)   --->   "%trunc_ln60_109 = trunc i256 %state_load_77" [./execution_state.hpp:60]   --->   Operation 1791 'trunc' 'trunc_ln60_109' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_112 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln60_67 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_77, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 1792 'partselect' 'trunc_ln60_67' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_112 : Operation 1793 [1/1] (0.00ns)   --->   "%trunc_ln60_68 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_77, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 1793 'partselect' 'trunc_ln60_68' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_112 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln60_69 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_77, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 1794 'partselect' 'trunc_ln60_69' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_112 : Operation 1795 [1/2] (1.29ns)   --->   "%state_load_75 = load i14 %state_addr_70" [./execution_state.hpp:60]   --->   Operation 1795 'load' 'state_load_75' <Predicate = (opcode == 27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_112 : Operation 1796 [1/1] (0.00ns)   --->   "%trunc_ln60_103 = trunc i256 %state_load_75" [./execution_state.hpp:60]   --->   Operation 1796 'trunc' 'trunc_ln60_103' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_112 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln60_62 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_75, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 1797 'partselect' 'trunc_ln60_62' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_112 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln60_63 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_75, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 1798 'partselect' 'trunc_ln60_63' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_112 : Operation 1799 [1/1] (0.00ns)   --->   "%trunc_ln60_64 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_75, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 1799 'partselect' 'trunc_ln60_64' <Predicate = (opcode == 27)> <Delay = 0.00>

State 113 <SV = 14> <Delay = 2.18>
ST_113 : Operation 1800 [1/1] (1.05ns)   --->   "%add_ln42_8 = add i14 %trunc_ln60_108, i14 16382" [./execution_state.hpp:42]   --->   Operation 1800 'add' 'add_ln42_8' <Predicate = (opcode == 28)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1801 [1/1] (0.00ns)   --->   "%shl_ln42_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_8, i5 0" [./execution_state.hpp:42]   --->   Operation 1801 'bitconcatenate' 'shl_ln42_3' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_113 : Operation 1802 [1/1] (1.12ns)   --->   "%add_ln42_9 = add i19 %shl_ln42_3, i19 64" [./execution_state.hpp:42]   --->   Operation 1802 'add' 'add_ln42_9' <Predicate = (opcode == 28)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1803 [2/2] (0.00ns)   --->   "%call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_9, i64 %trunc_ln60_109, i64 %trunc_ln60_67, i64 %trunc_ln60_68, i64 %trunc_ln60_69" [./instructions.hpp:263]   --->   Operation 1803 'call' 'call_ln263' <Predicate = (opcode == 28)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 1804 [1/1] (1.05ns)   --->   "%add_ln42_6 = add i14 %trunc_ln60_102, i14 16382" [./execution_state.hpp:42]   --->   Operation 1804 'add' 'add_ln42_6' <Predicate = (opcode == 27)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1805 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_6, i5 0" [./execution_state.hpp:42]   --->   Operation 1805 'bitconcatenate' 'shl_ln42_2' <Predicate = (opcode == 27)> <Delay = 0.00>
ST_113 : Operation 1806 [1/1] (1.12ns)   --->   "%add_ln42_7 = add i19 %shl_ln42_2, i19 64" [./execution_state.hpp:42]   --->   Operation 1806 'add' 'add_ln42_7' <Predicate = (opcode == 27)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1807 [2/2] (0.00ns)   --->   "%call_ln258 = call void @operator<<=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_7, i64 %trunc_ln60_103, i64 %trunc_ln60_62, i64 %trunc_ln60_63, i64 %trunc_ln60_64" [./instructions.hpp:258]   --->   Operation 1807 'call' 'call_ln258' <Predicate = (opcode == 27)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 15> <Delay = 0.00>
ST_114 : Operation 1808 [1/2] (0.00ns)   --->   "%call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_9, i64 %trunc_ln60_109, i64 %trunc_ln60_67, i64 %trunc_ln60_68, i64 %trunc_ln60_69" [./instructions.hpp:263]   --->   Operation 1808 'call' 'call_ln263' <Predicate = (opcode == 28)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 1809 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.backedge" [executor_fpga.cpp:143]   --->   Operation 1809 'br' 'br_ln143' <Predicate = (opcode == 28)> <Delay = 0.00>
ST_114 : Operation 1810 [1/2] (0.00ns)   --->   "%call_ln258 = call void @operator<<=<256u, uint<256u>, void>, i256 %state, i19 %add_ln42_7, i64 %trunc_ln60_103, i64 %trunc_ln60_62, i64 %trunc_ln60_63, i64 %trunc_ln60_64" [./instructions.hpp:258]   --->   Operation 1810 'call' 'call_ln258' <Predicate = (opcode == 27)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 1811 [1/1] (0.00ns)   --->   "%br_ln140 = br void %.backedge" [executor_fpga.cpp:140]   --->   Operation 1811 'br' 'br_ln140' <Predicate = (opcode == 27)> <Delay = 0.00>

State 115 <SV = 11> <Delay = 0.62>
ST_115 : Operation 1812 [2/2] (0.00ns)   --->   "%call_ln136 = call void @byte, i256 %state" [executor_fpga.cpp:136]   --->   Operation 1812 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 1813 [1/1] (0.62ns)   --->   "%store_ln137 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:137]   --->   Operation 1813 'store' 'store_ln137' <Predicate = true> <Delay = 0.62>

State 116 <SV = 12> <Delay = 0.00>
ST_116 : Operation 1814 [1/2] (0.00ns)   --->   "%call_ln136 = call void @byte, i256 %state" [executor_fpga.cpp:136]   --->   Operation 1814 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 1815 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.backedge" [executor_fpga.cpp:137]   --->   Operation 1815 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 117 <SV = 11> <Delay = 1.29>
ST_117 : Operation 1816 [1/2] (1.29ns)   --->   "%state_load_73 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 1816 'load' 'state_load_73' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_117 : Operation 1817 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch32" [./intx/intx.hpp:29]   --->   Operation 1817 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 118 <SV = 12> <Delay = 0.62>
ST_118 : Operation 1818 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_3_2 = phi i64 %z_word_num_bits_7_3_0_load, void, i64 %z_word_num_bits_7_3_3, void %branch32" [./intx/intx.hpp:29]   --->   Operation 1818 'phi' 'z_word_num_bits_7_3_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1819 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_2_2 = phi i64 %z_word_num_bits_7_2_0_load, void, i64 %z_word_num_bits_7_2_3, void %branch32" [./intx/intx.hpp:29]   --->   Operation 1819 'phi' 'z_word_num_bits_7_2_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1820 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_1_2 = phi i64 %z_word_num_bits_7_1_0_load, void, i64 %z_word_num_bits_7_1_3, void %branch32" [./intx/intx.hpp:29]   --->   Operation 1820 'phi' 'z_word_num_bits_7_1_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1821 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_0_2 = phi i64 %z_word_num_bits_7_0_0_load, void, i64 %z_word_num_bits_7_0_3, void %branch32" [./intx/intx.hpp:29]   --->   Operation 1821 'phi' 'z_word_num_bits_7_0_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1822 [1/1] (0.00ns)   --->   "%phi_ln29_17 = phi i2 0, void, i2 %add_ln29_24, void %branch32" [./intx/intx.hpp:29]   --->   Operation 1822 'phi' 'phi_ln29_17' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1823 [1/1] (0.62ns)   --->   "%add_ln29_24 = add i2 %phi_ln29_17, i2 1" [./intx/intx.hpp:29]   --->   Operation 1823 'add' 'add_ln29_24' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1824 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1824 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1825 [1/1] (0.54ns)   --->   "%z_word_num_bits_7_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_7_0_2, i64 %z_word_num_bits_7_0_2, i64 %z_word_num_bits_7_0_2, i2 %phi_ln29_17" [./intx/intx.hpp:29]   --->   Operation 1825 'mux' 'z_word_num_bits_7_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1826 [1/1] (0.54ns)   --->   "%z_word_num_bits_7_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_7_1_2, i64 0, i64 %z_word_num_bits_7_1_2, i64 %z_word_num_bits_7_1_2, i2 %phi_ln29_17" [./intx/intx.hpp:29]   --->   Operation 1826 'mux' 'z_word_num_bits_7_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1827 [1/1] (0.54ns)   --->   "%z_word_num_bits_7_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_7_2_2, i64 %z_word_num_bits_7_2_2, i64 0, i64 %z_word_num_bits_7_2_2, i2 %phi_ln29_17" [./intx/intx.hpp:29]   --->   Operation 1827 'mux' 'z_word_num_bits_7_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1828 [1/1] (0.54ns)   --->   "%z_word_num_bits_7_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_7_3_2, i64 %z_word_num_bits_7_3_2, i64 %z_word_num_bits_7_3_2, i64 0, i2 %phi_ln29_17" [./intx/intx.hpp:29]   --->   Operation 1828 'mux' 'z_word_num_bits_7_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1829 [1/1] (0.39ns)   --->   "%icmp_ln29_35 = icmp_eq  i2 %phi_ln29_17, i2 3" [./intx/intx.hpp:29]   --->   Operation 1829 'icmp' 'icmp_ln29_35' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1830 [1/1] (0.00ns)   --->   "%empty_279 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1830 'speclooptripcount' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1831 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_35, void %branch32, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/intx.hpp:29]   --->   Operation 1831 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 119 <SV = 13> <Delay = 3.48>
ST_119 : Operation 1832 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = trunc i256 %state_load_73" [./execution_state.hpp:42]   --->   Operation 1832 'trunc' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1833 [1/1] (1.05ns)   --->   "%add_ln42_51 = add i14 %trunc_ln42_18, i14 16383" [./execution_state.hpp:42]   --->   Operation 1833 'add' 'add_ln42_51' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1834 [1/1] (0.00ns)   --->   "%shl_ln50_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_51, i5 0" [./intx/intx.hpp:50]   --->   Operation 1834 'bitconcatenate' 'shl_ln50_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1835 [1/1] (1.12ns)   --->   "%add_ln50_23 = add i19 %shl_ln50_18, i19 64" [./intx/intx.hpp:50]   --->   Operation 1835 'add' 'add_ln50_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_23, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 1836 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i14 %tmp_231" [./intx/intx.hpp:238]   --->   Operation 1837 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1838 [1/1] (0.00ns)   --->   "%state_addr_135 = getelementptr i256 %state, i64 0, i64 %zext_ln238" [./intx/intx.hpp:238]   --->   Operation 1838 'getelementptr' 'state_addr_135' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1839 [2/2] (1.29ns)   --->   "%state_load_168 = load i14 %state_addr_135" [./intx/intx.hpp:238]   --->   Operation 1839 'load' 'state_load_168' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 120 <SV = 14> <Delay = 1.29>
ST_120 : Operation 1840 [1/2] (1.29ns)   --->   "%state_load_168 = load i14 %state_addr_135" [./intx/intx.hpp:238]   --->   Operation 1840 'load' 'state_load_168' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_120 : Operation 1841 [1/1] (0.46ns)   --->   "%br_ln237 = br void" [./intx/intx.hpp:237]   --->   Operation 1841 'br' 'br_ln237' <Predicate = true> <Delay = 0.46>

State 121 <SV = 15> <Delay = 2.16>
ST_121 : Operation 1842 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_3_4 = phi i64 %z_word_num_bits_7_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_3_5, void %.split184481" [./intx/intx.hpp:29]   --->   Operation 1842 'phi' 'z_word_num_bits_7_3_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1843 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_2_4 = phi i64 %z_word_num_bits_7_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_2_5, void %.split184481" [./intx/intx.hpp:29]   --->   Operation 1843 'phi' 'z_word_num_bits_7_2_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1844 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_1_4 = phi i64 %z_word_num_bits_7_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_1_5, void %.split184481" [./intx/intx.hpp:29]   --->   Operation 1844 'phi' 'z_word_num_bits_7_1_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1845 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_0_4 = phi i64 %z_word_num_bits_7_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 %z_word_num_bits_7_0_5, void %.split184481" [./intx/intx.hpp:29]   --->   Operation 1845 'phi' 'z_word_num_bits_7_0_4' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1846 [1/1] (0.00ns)   --->   "%i_118 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i3 %i_126, void %.split184481"   --->   Operation 1846 'phi' 'i_118' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1847 [1/1] (0.00ns)   --->   "%phi_ln238 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i14 %tmp_231, void %.split184481" [./instructions.hpp:238]   --->   Operation 1847 'phi' 'phi_ln238' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1848 [1/1] (0.71ns)   --->   "%i_126 = add i3 %i_118, i3 1" [./intx/intx.hpp:237]   --->   Operation 1848 'add' 'i_126' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1849 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1849 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1850 [1/1] (0.56ns)   --->   "%icmp_ln237 = icmp_eq  i3 %i_118, i3 4" [./intx/intx.hpp:237]   --->   Operation 1850 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1851 [1/1] (0.00ns)   --->   "%empty_280 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1851 'speclooptripcount' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1852 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.split184, void %_Z4not_R5Stack.exit" [./intx/intx.hpp:237]   --->   Operation 1852 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1853 [1/1] (0.00ns)   --->   "%trunc_ln50_49 = trunc i3 %i_118" [./intx/intx.hpp:50]   --->   Operation 1853 'trunc' 'trunc_ln50_49' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln238)   --->   "%shl_ln40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_49, i6 0" [./intx/intx.hpp:238]   --->   Operation 1854 'bitconcatenate' 'shl_ln40' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln238)   --->   "%zext_ln238_2 = zext i8 %shl_ln40" [./intx/intx.hpp:238]   --->   Operation 1855 'zext' 'zext_ln238_2' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln238)   --->   "%lshr_ln238 = lshr i256 %state_load_168, i256 %zext_ln238_2" [./intx/intx.hpp:238]   --->   Operation 1856 'lshr' 'lshr_ln238' <Predicate = (!icmp_ln237)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln238)   --->   "%trunc_ln238 = trunc i256 %lshr_ln238" [./intx/intx.hpp:238]   --->   Operation 1857 'trunc' 'trunc_ln238' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1858 [1/1] (1.44ns) (out node of the LUT)   --->   "%xor_ln238 = xor i64 %trunc_ln238, i64 18446744073709551615" [./intx/intx.hpp:238]   --->   Operation 1858 'xor' 'xor_ln238' <Predicate = (!icmp_ln237)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1859 [1/1] (0.72ns)   --->   "%switch_ln238 = switch i2 %trunc_ln50_49, void %branch39, i2 0, void %.split184481, i2 1, void %branch37, i2 2, void %branch38" [./intx/intx.hpp:238]   --->   Operation 1859 'switch' 'switch_ln238' <Predicate = (!icmp_ln237)> <Delay = 0.72>
ST_121 : Operation 1860 [1/1] (0.46ns)   --->   "%br_ln238 = br void %.split184481" [./intx/intx.hpp:238]   --->   Operation 1860 'br' 'br_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_49 == 2)> <Delay = 0.46>
ST_121 : Operation 1861 [1/1] (0.46ns)   --->   "%br_ln238 = br void %.split184481" [./intx/intx.hpp:238]   --->   Operation 1861 'br' 'br_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_49 == 1)> <Delay = 0.46>
ST_121 : Operation 1862 [1/1] (0.46ns)   --->   "%br_ln238 = br void %.split184481" [./intx/intx.hpp:238]   --->   Operation 1862 'br' 'br_ln238' <Predicate = (!icmp_ln237 & trunc_ln50_49 == 3)> <Delay = 0.46>
ST_121 : Operation 1863 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_3_5 = phi i64 %xor_ln238, void %branch39, i64 %z_word_num_bits_7_3_4, void %branch38, i64 %z_word_num_bits_7_3_4, void %branch37, i64 %z_word_num_bits_7_3_4, void %.split184" [./intx/intx.hpp:238]   --->   Operation 1863 'phi' 'z_word_num_bits_7_3_5' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1864 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_2_5 = phi i64 %z_word_num_bits_7_2_4, void %branch39, i64 %xor_ln238, void %branch38, i64 %z_word_num_bits_7_2_4, void %branch37, i64 %z_word_num_bits_7_2_4, void %.split184" [./intx/intx.hpp:29]   --->   Operation 1864 'phi' 'z_word_num_bits_7_2_5' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1865 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_1_5 = phi i64 %z_word_num_bits_7_1_4, void %branch39, i64 %z_word_num_bits_7_1_4, void %branch38, i64 %xor_ln238, void %branch37, i64 %z_word_num_bits_7_1_4, void %.split184" [./intx/intx.hpp:29]   --->   Operation 1865 'phi' 'z_word_num_bits_7_1_5' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1866 [1/1] (0.00ns)   --->   "%z_word_num_bits_7_0_5 = phi i64 %z_word_num_bits_7_0_4, void %branch39, i64 %z_word_num_bits_7_0_4, void %branch38, i64 %z_word_num_bits_7_0_4, void %branch37, i64 %xor_ln238, void %.split184" [./intx/intx.hpp:29]   --->   Operation 1866 'phi' 'z_word_num_bits_7_0_5' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_121 : Operation 1867 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1867 'br' 'br_ln0' <Predicate = (!icmp_ln237)> <Delay = 0.00>

State 122 <SV = 16> <Delay = 1.29>
ST_122 : Operation 1868 [1/1] (0.00ns)   --->   "%phi_ln238_cast = zext i14 %phi_ln238" [./instructions.hpp:238]   --->   Operation 1868 'zext' 'phi_ln238_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1869 [1/1] (0.00ns)   --->   "%or_ln238_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_7_3_4, i64 %z_word_num_bits_7_2_4, i64 %z_word_num_bits_7_1_4, i64 %z_word_num_bits_7_0_4" [./instructions.hpp:238]   --->   Operation 1869 'bitconcatenate' 'or_ln238_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1870 [1/1] (0.00ns)   --->   "%state_addr_146 = getelementptr i256 %state, i64 0, i64 %phi_ln238_cast" [./instructions.hpp:238]   --->   Operation 1870 'getelementptr' 'state_addr_146' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1871 [1/1] (1.29ns)   --->   "%store_ln238 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_146, i256 %or_ln238_2, i32 4294967295" [./instructions.hpp:238]   --->   Operation 1871 'store' 'store_ln238' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_122 : Operation 1872 [1/1] (0.00ns)   --->   "%store_ln134 = store i64 %z_word_num_bits_7_3_4, i64 %z_word_num_bits_7_3_0" [executor_fpga.cpp:134]   --->   Operation 1872 'store' 'store_ln134' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1873 [1/1] (0.00ns)   --->   "%store_ln134 = store i64 %z_word_num_bits_7_2_4, i64 %z_word_num_bits_7_2_0" [executor_fpga.cpp:134]   --->   Operation 1873 'store' 'store_ln134' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1874 [1/1] (0.00ns)   --->   "%store_ln134 = store i64 %z_word_num_bits_7_1_4, i64 %z_word_num_bits_7_1_0" [executor_fpga.cpp:134]   --->   Operation 1874 'store' 'store_ln134' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1875 [1/1] (0.00ns)   --->   "%store_ln134 = store i64 %z_word_num_bits_7_0_4, i64 %z_word_num_bits_7_0_0" [executor_fpga.cpp:134]   --->   Operation 1875 'store' 'store_ln134' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1876 [1/1] (0.62ns)   --->   "%store_ln134 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:134]   --->   Operation 1876 'store' 'store_ln134' <Predicate = true> <Delay = 0.62>
ST_122 : Operation 1877 [1/1] (0.00ns)   --->   "%br_ln134 = br void %.backedge" [executor_fpga.cpp:134]   --->   Operation 1877 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 123 <SV = 11> <Delay = 3.73>
ST_123 : Operation 1878 [1/2] (1.29ns)   --->   "%state_load_71 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 1878 'load' 'state_load_71' <Predicate = (opcode == 24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_123 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln60_95 = trunc i256 %state_load_71" [./execution_state.hpp:60]   --->   Operation 1879 'trunc' 'trunc_ln60_95' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_123 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln60_96 = trunc i256 %state_load_71" [./execution_state.hpp:60]   --->   Operation 1880 'trunc' 'trunc_ln60_96' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_123 : Operation 1881 [1/1] (1.14ns)   --->   "%add_ln60_35 = add i32 %trunc_ln60_95, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 1881 'add' 'add_ln60_35' <Predicate = (opcode == 24)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln60_17 = zext i32 %add_ln60_35" [./execution_state.hpp:60]   --->   Operation 1882 'zext' 'zext_ln60_17' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_123 : Operation 1883 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_17, i32 15" [./execution_state.hpp:60]   --->   Operation 1883 'store' 'store_ln60' <Predicate = (opcode == 24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_123 : Operation 1884 [1/2] (1.29ns)   --->   "%state_load_69 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 1884 'load' 'state_load_69' <Predicate = (opcode == 23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_123 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln60_89 = trunc i256 %state_load_69" [./execution_state.hpp:60]   --->   Operation 1885 'trunc' 'trunc_ln60_89' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_123 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln60_90 = trunc i256 %state_load_69" [./execution_state.hpp:60]   --->   Operation 1886 'trunc' 'trunc_ln60_90' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_123 : Operation 1887 [1/1] (1.14ns)   --->   "%add_ln60_33 = add i32 %trunc_ln60_89, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 1887 'add' 'add_ln60_33' <Predicate = (opcode == 23)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1888 [1/1] (0.00ns)   --->   "%zext_ln60_16 = zext i32 %add_ln60_33" [./execution_state.hpp:60]   --->   Operation 1888 'zext' 'zext_ln60_16' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_123 : Operation 1889 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_16, i32 15" [./execution_state.hpp:60]   --->   Operation 1889 'store' 'store_ln60' <Predicate = (opcode == 23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_123 : Operation 1890 [1/2] (1.29ns)   --->   "%state_load_67 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 1890 'load' 'state_load_67' <Predicate = (opcode == 22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_123 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln60_83 = trunc i256 %state_load_67" [./execution_state.hpp:60]   --->   Operation 1891 'trunc' 'trunc_ln60_83' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_123 : Operation 1892 [1/1] (0.00ns)   --->   "%trunc_ln60_84 = trunc i256 %state_load_67" [./execution_state.hpp:60]   --->   Operation 1892 'trunc' 'trunc_ln60_84' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_123 : Operation 1893 [1/1] (1.14ns)   --->   "%add_ln60_31 = add i32 %trunc_ln60_83, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 1893 'add' 'add_ln60_31' <Predicate = (opcode == 22)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i32 %add_ln60_31" [./execution_state.hpp:60]   --->   Operation 1894 'zext' 'zext_ln60_15' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_123 : Operation 1895 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_15, i32 15" [./execution_state.hpp:60]   --->   Operation 1895 'store' 'store_ln60' <Predicate = (opcode == 22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 124 <SV = 12> <Delay = 3.48>
ST_124 : Operation 1896 [1/1] (1.05ns)   --->   "%add_ln60_72 = add i14 %trunc_ln60_96, i14 16383" [./execution_state.hpp:60]   --->   Operation 1896 'add' 'add_ln60_72' <Predicate = (opcode == 24)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1897 [1/1] (0.00ns)   --->   "%shl_ln60_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_72, i5 0" [./execution_state.hpp:60]   --->   Operation 1897 'bitconcatenate' 'shl_ln60_11' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_124 : Operation 1898 [1/1] (1.12ns)   --->   "%add_ln60_36 = add i19 %shl_ln60_11, i19 64" [./execution_state.hpp:60]   --->   Operation 1898 'add' 'add_ln60_36' <Predicate = (opcode == 24)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1899 [1/1] (0.00ns)   --->   "%lshr_ln60_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_36, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 1899 'partselect' 'lshr_ln60_12' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_124 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln60_45 = zext i14 %lshr_ln60_12" [./execution_state.hpp:60]   --->   Operation 1900 'zext' 'zext_ln60_45' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_124 : Operation 1901 [1/1] (0.00ns)   --->   "%state_addr_69 = getelementptr i256 %state, i64 0, i64 %zext_ln60_45" [./execution_state.hpp:60]   --->   Operation 1901 'getelementptr' 'state_addr_69' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_124 : Operation 1902 [2/2] (1.29ns)   --->   "%state_load_72 = load i14 %state_addr_69" [./execution_state.hpp:60]   --->   Operation 1902 'load' 'state_load_72' <Predicate = (opcode == 24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_124 : Operation 1903 [1/1] (1.05ns)   --->   "%add_ln60_71 = add i14 %trunc_ln60_90, i14 16383" [./execution_state.hpp:60]   --->   Operation 1903 'add' 'add_ln60_71' <Predicate = (opcode == 23)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1904 [1/1] (0.00ns)   --->   "%shl_ln60_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_71, i5 0" [./execution_state.hpp:60]   --->   Operation 1904 'bitconcatenate' 'shl_ln60_10' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_124 : Operation 1905 [1/1] (1.12ns)   --->   "%add_ln60_34 = add i19 %shl_ln60_10, i19 64" [./execution_state.hpp:60]   --->   Operation 1905 'add' 'add_ln60_34' <Predicate = (opcode == 23)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1906 [1/1] (0.00ns)   --->   "%lshr_ln60_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_34, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 1906 'partselect' 'lshr_ln60_11' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_124 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln60_44 = zext i14 %lshr_ln60_11" [./execution_state.hpp:60]   --->   Operation 1907 'zext' 'zext_ln60_44' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_124 : Operation 1908 [1/1] (0.00ns)   --->   "%state_addr_68 = getelementptr i256 %state, i64 0, i64 %zext_ln60_44" [./execution_state.hpp:60]   --->   Operation 1908 'getelementptr' 'state_addr_68' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_124 : Operation 1909 [2/2] (1.29ns)   --->   "%state_load_70 = load i14 %state_addr_68" [./execution_state.hpp:60]   --->   Operation 1909 'load' 'state_load_70' <Predicate = (opcode == 23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_124 : Operation 1910 [1/1] (1.05ns)   --->   "%add_ln60_70 = add i14 %trunc_ln60_84, i14 16383" [./execution_state.hpp:60]   --->   Operation 1910 'add' 'add_ln60_70' <Predicate = (opcode == 22)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1911 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_70, i5 0" [./execution_state.hpp:60]   --->   Operation 1911 'bitconcatenate' 'shl_ln60_2' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_124 : Operation 1912 [1/1] (1.12ns)   --->   "%add_ln60_32 = add i19 %shl_ln60_2, i19 64" [./execution_state.hpp:60]   --->   Operation 1912 'add' 'add_ln60_32' <Predicate = (opcode == 22)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1913 [1/1] (0.00ns)   --->   "%lshr_ln60_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_32, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 1913 'partselect' 'lshr_ln60_10' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_124 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln60_43 = zext i14 %lshr_ln60_10" [./execution_state.hpp:60]   --->   Operation 1914 'zext' 'zext_ln60_43' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_124 : Operation 1915 [1/1] (0.00ns)   --->   "%state_addr_67 = getelementptr i256 %state, i64 0, i64 %zext_ln60_43" [./execution_state.hpp:60]   --->   Operation 1915 'getelementptr' 'state_addr_67' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_124 : Operation 1916 [2/2] (1.29ns)   --->   "%state_load_68 = load i14 %state_addr_67" [./execution_state.hpp:60]   --->   Operation 1916 'load' 'state_load_68' <Predicate = (opcode == 22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 125 <SV = 13> <Delay = 1.29>
ST_125 : Operation 1917 [1/2] (1.29ns)   --->   "%state_load_72 = load i14 %state_addr_69" [./execution_state.hpp:60]   --->   Operation 1917 'load' 'state_load_72' <Predicate = (opcode == 24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_125 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln60_98 = trunc i256 %state_load_72" [./execution_state.hpp:60]   --->   Operation 1918 'trunc' 'trunc_ln60_98' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_125 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln60_54 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_72, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 1919 'partselect' 'trunc_ln60_54' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_125 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln60_55 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_72, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 1920 'partselect' 'trunc_ln60_55' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_125 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln60_61 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_72, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 1921 'partselect' 'trunc_ln60_61' <Predicate = (opcode == 24)> <Delay = 0.00>
ST_125 : Operation 1922 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch40" [./intx/intx.hpp:29]   --->   Operation 1922 'br' 'br_ln29' <Predicate = (opcode == 24)> <Delay = 0.46>
ST_125 : Operation 1923 [1/2] (1.29ns)   --->   "%state_load_70 = load i14 %state_addr_68" [./execution_state.hpp:60]   --->   Operation 1923 'load' 'state_load_70' <Predicate = (opcode == 23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_125 : Operation 1924 [1/1] (0.00ns)   --->   "%trunc_ln60_93 = trunc i256 %state_load_70" [./execution_state.hpp:60]   --->   Operation 1924 'trunc' 'trunc_ln60_93' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_125 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln60_50 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_70, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 1925 'partselect' 'trunc_ln60_50' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_125 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln60_51 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_70, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 1926 'partselect' 'trunc_ln60_51' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_125 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln60_53 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_70, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 1927 'partselect' 'trunc_ln60_53' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_125 : Operation 1928 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch48" [./intx/intx.hpp:29]   --->   Operation 1928 'br' 'br_ln29' <Predicate = (opcode == 23)> <Delay = 0.46>
ST_125 : Operation 1929 [1/2] (1.29ns)   --->   "%state_load_68 = load i14 %state_addr_67" [./execution_state.hpp:60]   --->   Operation 1929 'load' 'state_load_68' <Predicate = (opcode == 22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_125 : Operation 1930 [1/1] (0.00ns)   --->   "%trunc_ln60_88 = trunc i256 %state_load_68" [./execution_state.hpp:60]   --->   Operation 1930 'trunc' 'trunc_ln60_88' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_125 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln60_44 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_68, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 1931 'partselect' 'trunc_ln60_44' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_125 : Operation 1932 [1/1] (0.00ns)   --->   "%trunc_ln60_45 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_68, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 1932 'partselect' 'trunc_ln60_45' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_125 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln60_49 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_68, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 1933 'partselect' 'trunc_ln60_49' <Predicate = (opcode == 22)> <Delay = 0.00>
ST_125 : Operation 1934 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch56" [./intx/intx.hpp:29]   --->   Operation 1934 'br' 'br_ln29' <Predicate = (opcode == 22)> <Delay = 0.46>

State 126 <SV = 14> <Delay = 0.62>
ST_126 : Operation 1935 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_3_2 = phi i64 %z_word_num_bits_8_3_0_load, void, i64 %z_word_num_bits_8_3_3, void %branch40" [./intx/intx.hpp:29]   --->   Operation 1935 'phi' 'z_word_num_bits_8_3_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1936 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_2_2 = phi i64 %z_word_num_bits_8_2_0_load, void, i64 %z_word_num_bits_8_2_3, void %branch40" [./intx/intx.hpp:29]   --->   Operation 1936 'phi' 'z_word_num_bits_8_2_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1937 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_1_2 = phi i64 %z_word_num_bits_8_1_0_load, void, i64 %z_word_num_bits_8_1_3, void %branch40" [./intx/intx.hpp:29]   --->   Operation 1937 'phi' 'z_word_num_bits_8_1_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1938 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_0_2 = phi i64 %z_word_num_bits_8_0_0_load, void, i64 %z_word_num_bits_8_0_3, void %branch40" [./intx/intx.hpp:29]   --->   Operation 1938 'phi' 'z_word_num_bits_8_0_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1939 [1/1] (0.00ns)   --->   "%phi_ln29_16 = phi i2 0, void, i2 %add_ln29_23, void %branch40" [./intx/intx.hpp:29]   --->   Operation 1939 'phi' 'phi_ln29_16' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1940 [1/1] (0.62ns)   --->   "%add_ln29_23 = add i2 %phi_ln29_16, i2 1" [./intx/intx.hpp:29]   --->   Operation 1940 'add' 'add_ln29_23' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1941 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1941 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1942 [1/1] (0.54ns)   --->   "%z_word_num_bits_8_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_8_0_2, i64 %z_word_num_bits_8_0_2, i64 %z_word_num_bits_8_0_2, i2 %phi_ln29_16" [./intx/intx.hpp:29]   --->   Operation 1942 'mux' 'z_word_num_bits_8_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1943 [1/1] (0.54ns)   --->   "%z_word_num_bits_8_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_8_1_2, i64 0, i64 %z_word_num_bits_8_1_2, i64 %z_word_num_bits_8_1_2, i2 %phi_ln29_16" [./intx/intx.hpp:29]   --->   Operation 1943 'mux' 'z_word_num_bits_8_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1944 [1/1] (0.54ns)   --->   "%z_word_num_bits_8_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_8_2_2, i64 %z_word_num_bits_8_2_2, i64 0, i64 %z_word_num_bits_8_2_2, i2 %phi_ln29_16" [./intx/intx.hpp:29]   --->   Operation 1944 'mux' 'z_word_num_bits_8_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1945 [1/1] (0.54ns)   --->   "%z_word_num_bits_8_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_8_3_2, i64 %z_word_num_bits_8_3_2, i64 %z_word_num_bits_8_3_2, i64 0, i2 %phi_ln29_16" [./intx/intx.hpp:29]   --->   Operation 1945 'mux' 'z_word_num_bits_8_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1946 [1/1] (0.39ns)   --->   "%icmp_ln29_34 = icmp_eq  i2 %phi_ln29_16, i2 3" [./intx/intx.hpp:29]   --->   Operation 1946 'icmp' 'icmp_ln29_34' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1947 [1/1] (0.00ns)   --->   "%empty_277 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1947 'speclooptripcount' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1948 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_34, void %branch40, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762" [./intx/intx.hpp:29]   --->   Operation 1948 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 127 <SV = 15> <Delay = 3.48>
ST_127 : Operation 1949 [1/1] (1.05ns)   --->   "%add_ln42_50 = add i14 %trunc_ln60_96, i14 16382" [./execution_state.hpp:42]   --->   Operation 1949 'add' 'add_ln42_50' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1950 [1/1] (0.00ns)   --->   "%shl_ln50_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_50, i5 0" [./intx/intx.hpp:50]   --->   Operation 1950 'bitconcatenate' 'shl_ln50_17' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1951 [1/1] (1.12ns)   --->   "%add_ln50_22 = add i19 %shl_ln50_17, i19 64" [./intx/intx.hpp:50]   --->   Operation 1951 'add' 'add_ln50_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1952 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_22, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 1952 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i14 %tmp_230" [./intx/intx.hpp:229]   --->   Operation 1953 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1954 [1/1] (0.00ns)   --->   "%state_addr_134 = getelementptr i256 %state, i64 0, i64 %zext_ln229" [./intx/intx.hpp:229]   --->   Operation 1954 'getelementptr' 'state_addr_134' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1955 [2/2] (1.29ns)   --->   "%state_load_167 = load i14 %state_addr_134" [./intx/intx.hpp:229]   --->   Operation 1955 'load' 'state_load_167' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 128 <SV = 16> <Delay = 1.29>
ST_128 : Operation 1956 [1/2] (1.29ns)   --->   "%state_load_167 = load i14 %state_addr_134" [./intx/intx.hpp:229]   --->   Operation 1956 'load' 'state_load_167' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_128 : Operation 1957 [1/1] (0.46ns)   --->   "%br_ln228 = br void" [./intx/intx.hpp:228]   --->   Operation 1957 'br' 'br_ln228' <Predicate = true> <Delay = 0.46>

State 129 <SV = 17> <Delay = 2.70>
ST_129 : Operation 1958 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_3_4 = phi i64 %z_word_num_bits_8_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_3_5, void %.split186510" [./intx/intx.hpp:29]   --->   Operation 1958 'phi' 'z_word_num_bits_8_3_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1959 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_2_4 = phi i64 %z_word_num_bits_8_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_2_5, void %.split186510" [./intx/intx.hpp:29]   --->   Operation 1959 'phi' 'z_word_num_bits_8_2_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1960 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_1_4 = phi i64 %z_word_num_bits_8_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_1_5, void %.split186510" [./intx/intx.hpp:29]   --->   Operation 1960 'phi' 'z_word_num_bits_8_1_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1961 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_0_4 = phi i64 %z_word_num_bits_8_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i64 %z_word_num_bits_8_0_5, void %.split186510" [./intx/intx.hpp:29]   --->   Operation 1961 'phi' 'z_word_num_bits_8_0_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1962 [1/1] (0.00ns)   --->   "%i_117 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i3 %i_125, void %.split186510"   --->   Operation 1962 'phi' 'i_117' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1963 [1/1] (0.00ns)   --->   "%phi_ln878 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i762, i14 %tmp_230, void %.split186510" [./intx/intx.hpp:878]   --->   Operation 1963 'phi' 'phi_ln878' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1964 [1/1] (0.71ns)   --->   "%i_125 = add i3 %i_117, i3 1" [./intx/intx.hpp:228]   --->   Operation 1964 'add' 'i_125' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1965 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1965 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1966 [1/1] (0.56ns)   --->   "%icmp_ln228 = icmp_eq  i3 %i_117, i3 4" [./intx/intx.hpp:228]   --->   Operation 1966 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1967 [1/1] (0.00ns)   --->   "%empty_278 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1967 'speclooptripcount' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1968 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp_ln228, void %.split186, void %_Z4xor_R5Stack.exit" [./intx/intx.hpp:228]   --->   Operation 1968 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln50_48 = trunc i3 %i_117" [./intx/intx.hpp:50]   --->   Operation 1969 'trunc' 'trunc_ln50_48' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%shl_ln39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_48, i6 0" [./intx/intx.hpp:229]   --->   Operation 1970 'bitconcatenate' 'shl_ln39' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%zext_ln229_1 = zext i8 %shl_ln39" [./intx/intx.hpp:229]   --->   Operation 1971 'zext' 'zext_ln229_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%lshr_ln229 = lshr i256 %state_load_167, i256 %zext_ln229_1" [./intx/intx.hpp:229]   --->   Operation 1972 'lshr' 'lshr_ln229' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln229)   --->   "%trunc_ln229 = trunc i256 %lshr_ln229" [./intx/intx.hpp:229]   --->   Operation 1973 'trunc' 'trunc_ln229' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1974 [1/1] (0.54ns)   --->   "%tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_98, i64 %trunc_ln60_54, i64 %trunc_ln60_55, i64 %trunc_ln60_61, i2 %trunc_ln50_48" [./intx/intx.hpp:229]   --->   Operation 1974 'mux' 'tmp_50' <Predicate = (!icmp_ln228)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1975 [1/1] (1.44ns) (out node of the LUT)   --->   "%xor_ln229 = xor i64 %trunc_ln229, i64 %tmp_50" [./intx/intx.hpp:229]   --->   Operation 1975 'xor' 'xor_ln229' <Predicate = (!icmp_ln228)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1976 [1/1] (0.72ns)   --->   "%switch_ln229 = switch i2 %trunc_ln50_48, void %branch47, i2 0, void %.split186510, i2 1, void %branch45, i2 2, void %branch46" [./intx/intx.hpp:229]   --->   Operation 1976 'switch' 'switch_ln229' <Predicate = (!icmp_ln228)> <Delay = 0.72>
ST_129 : Operation 1977 [1/1] (0.46ns)   --->   "%br_ln229 = br void %.split186510" [./intx/intx.hpp:229]   --->   Operation 1977 'br' 'br_ln229' <Predicate = (!icmp_ln228 & trunc_ln50_48 == 2)> <Delay = 0.46>
ST_129 : Operation 1978 [1/1] (0.46ns)   --->   "%br_ln229 = br void %.split186510" [./intx/intx.hpp:229]   --->   Operation 1978 'br' 'br_ln229' <Predicate = (!icmp_ln228 & trunc_ln50_48 == 1)> <Delay = 0.46>
ST_129 : Operation 1979 [1/1] (0.46ns)   --->   "%br_ln229 = br void %.split186510" [./intx/intx.hpp:229]   --->   Operation 1979 'br' 'br_ln229' <Predicate = (!icmp_ln228 & trunc_ln50_48 == 3)> <Delay = 0.46>
ST_129 : Operation 1980 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_3_5 = phi i64 %xor_ln229, void %branch47, i64 %z_word_num_bits_8_3_4, void %branch46, i64 %z_word_num_bits_8_3_4, void %branch45, i64 %z_word_num_bits_8_3_4, void %.split186" [./intx/intx.hpp:229]   --->   Operation 1980 'phi' 'z_word_num_bits_8_3_5' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1981 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_2_5 = phi i64 %z_word_num_bits_8_2_4, void %branch47, i64 %xor_ln229, void %branch46, i64 %z_word_num_bits_8_2_4, void %branch45, i64 %z_word_num_bits_8_2_4, void %.split186" [./intx/intx.hpp:29]   --->   Operation 1981 'phi' 'z_word_num_bits_8_2_5' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1982 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_1_5 = phi i64 %z_word_num_bits_8_1_4, void %branch47, i64 %z_word_num_bits_8_1_4, void %branch46, i64 %xor_ln229, void %branch45, i64 %z_word_num_bits_8_1_4, void %.split186" [./intx/intx.hpp:29]   --->   Operation 1982 'phi' 'z_word_num_bits_8_1_5' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1983 [1/1] (0.00ns)   --->   "%z_word_num_bits_8_0_5 = phi i64 %z_word_num_bits_8_0_4, void %branch47, i64 %z_word_num_bits_8_0_4, void %branch46, i64 %z_word_num_bits_8_0_4, void %branch45, i64 %xor_ln229, void %.split186" [./intx/intx.hpp:29]   --->   Operation 1983 'phi' 'z_word_num_bits_8_0_5' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_129 : Operation 1984 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1984 'br' 'br_ln0' <Predicate = (!icmp_ln228)> <Delay = 0.00>

State 130 <SV = 18> <Delay = 1.29>
ST_130 : Operation 1985 [1/1] (0.00ns)   --->   "%phi_ln878_cast = zext i14 %phi_ln878" [./intx/intx.hpp:878]   --->   Operation 1985 'zext' 'phi_ln878_cast' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1986 [1/1] (0.00ns)   --->   "%or_ln878_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_8_3_4, i64 %z_word_num_bits_8_2_4, i64 %z_word_num_bits_8_1_4, i64 %z_word_num_bits_8_0_4" [./intx/intx.hpp:878]   --->   Operation 1986 'bitconcatenate' 'or_ln878_2' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1987 [1/1] (0.00ns)   --->   "%state_addr_145 = getelementptr i256 %state, i64 0, i64 %phi_ln878_cast" [./intx/intx.hpp:878]   --->   Operation 1987 'getelementptr' 'state_addr_145' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1988 [1/1] (1.29ns)   --->   "%store_ln878 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_145, i256 %or_ln878_2, i32 4294967295" [./intx/intx.hpp:878]   --->   Operation 1988 'store' 'store_ln878' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_130 : Operation 1989 [1/1] (0.00ns)   --->   "%store_ln131 = store i64 %z_word_num_bits_8_3_4, i64 %z_word_num_bits_8_3_0" [executor_fpga.cpp:131]   --->   Operation 1989 'store' 'store_ln131' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1990 [1/1] (0.00ns)   --->   "%store_ln131 = store i64 %z_word_num_bits_8_2_4, i64 %z_word_num_bits_8_2_0" [executor_fpga.cpp:131]   --->   Operation 1990 'store' 'store_ln131' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1991 [1/1] (0.00ns)   --->   "%store_ln131 = store i64 %z_word_num_bits_8_1_4, i64 %z_word_num_bits_8_1_0" [executor_fpga.cpp:131]   --->   Operation 1991 'store' 'store_ln131' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1992 [1/1] (0.00ns)   --->   "%store_ln131 = store i64 %z_word_num_bits_8_0_4, i64 %z_word_num_bits_8_0_0" [executor_fpga.cpp:131]   --->   Operation 1992 'store' 'store_ln131' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1993 [1/1] (0.62ns)   --->   "%store_ln131 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:131]   --->   Operation 1993 'store' 'store_ln131' <Predicate = true> <Delay = 0.62>
ST_130 : Operation 1994 [1/1] (0.00ns)   --->   "%br_ln131 = br void %.backedge" [executor_fpga.cpp:131]   --->   Operation 1994 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 131 <SV = 14> <Delay = 0.62>
ST_131 : Operation 1995 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_3_2 = phi i64 %z_word_num_bits_9_3_0_load, void, i64 %z_word_num_bits_9_3_3, void %branch48" [./intx/intx.hpp:29]   --->   Operation 1995 'phi' 'z_word_num_bits_9_3_2' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1996 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_2_2 = phi i64 %z_word_num_bits_9_2_0_load, void, i64 %z_word_num_bits_9_2_3, void %branch48" [./intx/intx.hpp:29]   --->   Operation 1996 'phi' 'z_word_num_bits_9_2_2' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1997 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_1_2 = phi i64 %z_word_num_bits_9_1_0_load, void, i64 %z_word_num_bits_9_1_3, void %branch48" [./intx/intx.hpp:29]   --->   Operation 1997 'phi' 'z_word_num_bits_9_1_2' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1998 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_0_2 = phi i64 %z_word_num_bits_9_0_0_load, void, i64 %z_word_num_bits_9_0_3, void %branch48" [./intx/intx.hpp:29]   --->   Operation 1998 'phi' 'z_word_num_bits_9_0_2' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1999 [1/1] (0.00ns)   --->   "%phi_ln29_15 = phi i2 0, void, i2 %add_ln29_22, void %branch48" [./intx/intx.hpp:29]   --->   Operation 1999 'phi' 'phi_ln29_15' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2000 [1/1] (0.62ns)   --->   "%add_ln29_22 = add i2 %phi_ln29_15, i2 1" [./intx/intx.hpp:29]   --->   Operation 2000 'add' 'add_ln29_22' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2001 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2001 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2002 [1/1] (0.54ns)   --->   "%z_word_num_bits_9_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_9_0_2, i64 %z_word_num_bits_9_0_2, i64 %z_word_num_bits_9_0_2, i2 %phi_ln29_15" [./intx/intx.hpp:29]   --->   Operation 2002 'mux' 'z_word_num_bits_9_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2003 [1/1] (0.54ns)   --->   "%z_word_num_bits_9_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_9_1_2, i64 0, i64 %z_word_num_bits_9_1_2, i64 %z_word_num_bits_9_1_2, i2 %phi_ln29_15" [./intx/intx.hpp:29]   --->   Operation 2003 'mux' 'z_word_num_bits_9_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2004 [1/1] (0.54ns)   --->   "%z_word_num_bits_9_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_9_2_2, i64 %z_word_num_bits_9_2_2, i64 0, i64 %z_word_num_bits_9_2_2, i2 %phi_ln29_15" [./intx/intx.hpp:29]   --->   Operation 2004 'mux' 'z_word_num_bits_9_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2005 [1/1] (0.54ns)   --->   "%z_word_num_bits_9_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_9_3_2, i64 %z_word_num_bits_9_3_2, i64 %z_word_num_bits_9_3_2, i64 0, i2 %phi_ln29_15" [./intx/intx.hpp:29]   --->   Operation 2005 'mux' 'z_word_num_bits_9_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2006 [1/1] (0.39ns)   --->   "%icmp_ln29_33 = icmp_eq  i2 %phi_ln29_15, i2 3" [./intx/intx.hpp:29]   --->   Operation 2006 'icmp' 'icmp_ln29_33' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2007 [1/1] (0.00ns)   --->   "%empty_275 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2007 'speclooptripcount' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2008 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_33, void %branch48, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728" [./intx/intx.hpp:29]   --->   Operation 2008 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 132 <SV = 15> <Delay = 3.48>
ST_132 : Operation 2009 [1/1] (1.05ns)   --->   "%add_ln42_49 = add i14 %trunc_ln60_90, i14 16382" [./execution_state.hpp:42]   --->   Operation 2009 'add' 'add_ln42_49' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2010 [1/1] (0.00ns)   --->   "%shl_ln50_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_49, i5 0" [./intx/intx.hpp:50]   --->   Operation 2010 'bitconcatenate' 'shl_ln50_16' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2011 [1/1] (1.12ns)   --->   "%add_ln50_21 = add i19 %shl_ln50_16, i19 64" [./intx/intx.hpp:50]   --->   Operation 2011 'add' 'add_ln50_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_21, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 2012 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i14 %tmp_229" [./intx/intx.hpp:211]   --->   Operation 2013 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2014 [1/1] (0.00ns)   --->   "%state_addr_133 = getelementptr i256 %state, i64 0, i64 %zext_ln211" [./intx/intx.hpp:211]   --->   Operation 2014 'getelementptr' 'state_addr_133' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2015 [2/2] (1.29ns)   --->   "%state_load_166 = load i14 %state_addr_133" [./intx/intx.hpp:211]   --->   Operation 2015 'load' 'state_load_166' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 133 <SV = 16> <Delay = 1.29>
ST_133 : Operation 2016 [1/2] (1.29ns)   --->   "%state_load_166 = load i14 %state_addr_133" [./intx/intx.hpp:211]   --->   Operation 2016 'load' 'state_load_166' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_133 : Operation 2017 [1/1] (0.46ns)   --->   "%br_ln210 = br void" [./intx/intx.hpp:210]   --->   Operation 2017 'br' 'br_ln210' <Predicate = true> <Delay = 0.46>

State 134 <SV = 17> <Delay = 2.70>
ST_134 : Operation 2018 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_3_4 = phi i64 %z_word_num_bits_9_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_3_5, void %.split189564" [./intx/intx.hpp:29]   --->   Operation 2018 'phi' 'z_word_num_bits_9_3_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2019 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_2_4 = phi i64 %z_word_num_bits_9_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_2_5, void %.split189564" [./intx/intx.hpp:29]   --->   Operation 2019 'phi' 'z_word_num_bits_9_2_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2020 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_1_4 = phi i64 %z_word_num_bits_9_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_1_5, void %.split189564" [./intx/intx.hpp:29]   --->   Operation 2020 'phi' 'z_word_num_bits_9_1_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2021 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_0_4 = phi i64 %z_word_num_bits_9_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i64 %z_word_num_bits_9_0_5, void %.split189564" [./intx/intx.hpp:29]   --->   Operation 2021 'phi' 'z_word_num_bits_9_0_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2022 [1/1] (0.00ns)   --->   "%i_116 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i3 %i_124, void %.split189564"   --->   Operation 2022 'phi' 'i_116' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2023 [1/1] (0.00ns)   --->   "%phi_ln864 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i728, i14 %tmp_229, void %.split189564" [./intx/intx.hpp:864]   --->   Operation 2023 'phi' 'phi_ln864' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2024 [1/1] (0.71ns)   --->   "%i_124 = add i3 %i_116, i3 1" [./intx/intx.hpp:210]   --->   Operation 2024 'add' 'i_124' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2025 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2025 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2026 [1/1] (0.56ns)   --->   "%icmp_ln210 = icmp_eq  i3 %i_116, i3 4" [./intx/intx.hpp:210]   --->   Operation 2026 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2027 [1/1] (0.00ns)   --->   "%empty_276 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2027 'speclooptripcount' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2028 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %.split189, void %_Z3or_R5Stack.exit" [./intx/intx.hpp:210]   --->   Operation 2028 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln50_47 = trunc i3 %i_116" [./intx/intx.hpp:50]   --->   Operation 2029 'trunc' 'trunc_ln50_47' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%shl_ln38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_47, i6 0" [./intx/intx.hpp:211]   --->   Operation 2030 'bitconcatenate' 'shl_ln38' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%zext_ln211_1 = zext i8 %shl_ln38" [./intx/intx.hpp:211]   --->   Operation 2031 'zext' 'zext_ln211_1' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%lshr_ln211 = lshr i256 %state_load_166, i256 %zext_ln211_1" [./intx/intx.hpp:211]   --->   Operation 2032 'lshr' 'lshr_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node or_ln211)   --->   "%trunc_ln211 = trunc i256 %lshr_ln211" [./intx/intx.hpp:211]   --->   Operation 2033 'trunc' 'trunc_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2034 [1/1] (0.54ns)   --->   "%tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_93, i64 %trunc_ln60_50, i64 %trunc_ln60_51, i64 %trunc_ln60_53, i2 %trunc_ln50_47" [./intx/intx.hpp:211]   --->   Operation 2034 'mux' 'tmp_49' <Predicate = (!icmp_ln210)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2035 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln211 = or i64 %tmp_49, i64 %trunc_ln211" [./intx/intx.hpp:211]   --->   Operation 2035 'or' 'or_ln211' <Predicate = (!icmp_ln210)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2036 [1/1] (0.72ns)   --->   "%switch_ln211 = switch i2 %trunc_ln50_47, void %branch55, i2 0, void %.split189564, i2 1, void %branch53, i2 2, void %branch54" [./intx/intx.hpp:211]   --->   Operation 2036 'switch' 'switch_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.72>
ST_134 : Operation 2037 [1/1] (0.46ns)   --->   "%br_ln211 = br void %.split189564" [./intx/intx.hpp:211]   --->   Operation 2037 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_47 == 2)> <Delay = 0.46>
ST_134 : Operation 2038 [1/1] (0.46ns)   --->   "%br_ln211 = br void %.split189564" [./intx/intx.hpp:211]   --->   Operation 2038 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_47 == 1)> <Delay = 0.46>
ST_134 : Operation 2039 [1/1] (0.46ns)   --->   "%br_ln211 = br void %.split189564" [./intx/intx.hpp:211]   --->   Operation 2039 'br' 'br_ln211' <Predicate = (!icmp_ln210 & trunc_ln50_47 == 3)> <Delay = 0.46>
ST_134 : Operation 2040 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_3_5 = phi i64 %or_ln211, void %branch55, i64 %z_word_num_bits_9_3_4, void %branch54, i64 %z_word_num_bits_9_3_4, void %branch53, i64 %z_word_num_bits_9_3_4, void %.split189" [./intx/intx.hpp:211]   --->   Operation 2040 'phi' 'z_word_num_bits_9_3_5' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2041 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_2_5 = phi i64 %z_word_num_bits_9_2_4, void %branch55, i64 %or_ln211, void %branch54, i64 %z_word_num_bits_9_2_4, void %branch53, i64 %z_word_num_bits_9_2_4, void %.split189" [./intx/intx.hpp:29]   --->   Operation 2041 'phi' 'z_word_num_bits_9_2_5' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2042 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_1_5 = phi i64 %z_word_num_bits_9_1_4, void %branch55, i64 %z_word_num_bits_9_1_4, void %branch54, i64 %or_ln211, void %branch53, i64 %z_word_num_bits_9_1_4, void %.split189" [./intx/intx.hpp:29]   --->   Operation 2042 'phi' 'z_word_num_bits_9_1_5' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2043 [1/1] (0.00ns)   --->   "%z_word_num_bits_9_0_5 = phi i64 %z_word_num_bits_9_0_4, void %branch55, i64 %z_word_num_bits_9_0_4, void %branch54, i64 %z_word_num_bits_9_0_4, void %branch53, i64 %or_ln211, void %.split189" [./intx/intx.hpp:29]   --->   Operation 2043 'phi' 'z_word_num_bits_9_0_5' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_134 : Operation 2044 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2044 'br' 'br_ln0' <Predicate = (!icmp_ln210)> <Delay = 0.00>

State 135 <SV = 18> <Delay = 1.29>
ST_135 : Operation 2045 [1/1] (0.00ns)   --->   "%phi_ln864_cast = zext i14 %phi_ln864" [./intx/intx.hpp:864]   --->   Operation 2045 'zext' 'phi_ln864_cast' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2046 [1/1] (0.00ns)   --->   "%or_ln864_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_9_3_4, i64 %z_word_num_bits_9_2_4, i64 %z_word_num_bits_9_1_4, i64 %z_word_num_bits_9_0_4" [./intx/intx.hpp:864]   --->   Operation 2046 'bitconcatenate' 'or_ln864_2' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2047 [1/1] (0.00ns)   --->   "%state_addr_144 = getelementptr i256 %state, i64 0, i64 %phi_ln864_cast" [./intx/intx.hpp:864]   --->   Operation 2047 'getelementptr' 'state_addr_144' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2048 [1/1] (1.29ns)   --->   "%store_ln864 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_144, i256 %or_ln864_2, i32 4294967295" [./intx/intx.hpp:864]   --->   Operation 2048 'store' 'store_ln864' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_135 : Operation 2049 [1/1] (0.00ns)   --->   "%store_ln128 = store i64 %z_word_num_bits_9_3_4, i64 %z_word_num_bits_9_3_0" [executor_fpga.cpp:128]   --->   Operation 2049 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2050 [1/1] (0.00ns)   --->   "%store_ln128 = store i64 %z_word_num_bits_9_2_4, i64 %z_word_num_bits_9_2_0" [executor_fpga.cpp:128]   --->   Operation 2050 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2051 [1/1] (0.00ns)   --->   "%store_ln128 = store i64 %z_word_num_bits_9_1_4, i64 %z_word_num_bits_9_1_0" [executor_fpga.cpp:128]   --->   Operation 2051 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2052 [1/1] (0.00ns)   --->   "%store_ln128 = store i64 %z_word_num_bits_9_0_4, i64 %z_word_num_bits_9_0_0" [executor_fpga.cpp:128]   --->   Operation 2052 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2053 [1/1] (0.62ns)   --->   "%store_ln128 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:128]   --->   Operation 2053 'store' 'store_ln128' <Predicate = true> <Delay = 0.62>
ST_135 : Operation 2054 [1/1] (0.00ns)   --->   "%br_ln128 = br void %.backedge" [executor_fpga.cpp:128]   --->   Operation 2054 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 136 <SV = 14> <Delay = 0.62>
ST_136 : Operation 2055 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_3_2 = phi i64 %z_word_num_bits_10_3_0_load, void, i64 %z_word_num_bits_10_3_3, void %branch56" [./intx/intx.hpp:29]   --->   Operation 2055 'phi' 'z_word_num_bits_10_3_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2056 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_2_2 = phi i64 %z_word_num_bits_10_2_0_load, void, i64 %z_word_num_bits_10_2_3, void %branch56" [./intx/intx.hpp:29]   --->   Operation 2056 'phi' 'z_word_num_bits_10_2_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2057 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_1_2 = phi i64 %z_word_num_bits_10_1_0_load, void, i64 %z_word_num_bits_10_1_3, void %branch56" [./intx/intx.hpp:29]   --->   Operation 2057 'phi' 'z_word_num_bits_10_1_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2058 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_0_2 = phi i64 %z_word_num_bits_10_0_0_load, void, i64 %z_word_num_bits_10_0_3, void %branch56" [./intx/intx.hpp:29]   --->   Operation 2058 'phi' 'z_word_num_bits_10_0_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2059 [1/1] (0.00ns)   --->   "%phi_ln29_14 = phi i2 0, void, i2 %add_ln29_21, void %branch56" [./intx/intx.hpp:29]   --->   Operation 2059 'phi' 'phi_ln29_14' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2060 [1/1] (0.62ns)   --->   "%add_ln29_21 = add i2 %phi_ln29_14, i2 1" [./intx/intx.hpp:29]   --->   Operation 2060 'add' 'add_ln29_21' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2061 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2061 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2062 [1/1] (0.54ns)   --->   "%z_word_num_bits_10_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_10_0_2, i64 %z_word_num_bits_10_0_2, i64 %z_word_num_bits_10_0_2, i2 %phi_ln29_14" [./intx/intx.hpp:29]   --->   Operation 2062 'mux' 'z_word_num_bits_10_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2063 [1/1] (0.54ns)   --->   "%z_word_num_bits_10_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_10_1_2, i64 0, i64 %z_word_num_bits_10_1_2, i64 %z_word_num_bits_10_1_2, i2 %phi_ln29_14" [./intx/intx.hpp:29]   --->   Operation 2063 'mux' 'z_word_num_bits_10_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2064 [1/1] (0.54ns)   --->   "%z_word_num_bits_10_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_10_2_2, i64 %z_word_num_bits_10_2_2, i64 0, i64 %z_word_num_bits_10_2_2, i2 %phi_ln29_14" [./intx/intx.hpp:29]   --->   Operation 2064 'mux' 'z_word_num_bits_10_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2065 [1/1] (0.54ns)   --->   "%z_word_num_bits_10_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_10_3_2, i64 %z_word_num_bits_10_3_2, i64 %z_word_num_bits_10_3_2, i64 0, i2 %phi_ln29_14" [./intx/intx.hpp:29]   --->   Operation 2065 'mux' 'z_word_num_bits_10_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2066 [1/1] (0.39ns)   --->   "%icmp_ln29_32 = icmp_eq  i2 %phi_ln29_14, i2 3" [./intx/intx.hpp:29]   --->   Operation 2066 'icmp' 'icmp_ln29_32' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2067 [1/1] (0.00ns)   --->   "%empty_273 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2067 'speclooptripcount' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2068 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_32, void %branch56, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696" [./intx/intx.hpp:29]   --->   Operation 2068 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 137 <SV = 15> <Delay = 3.48>
ST_137 : Operation 2069 [1/1] (1.05ns)   --->   "%add_ln42_48 = add i14 %trunc_ln60_84, i14 16382" [./execution_state.hpp:42]   --->   Operation 2069 'add' 'add_ln42_48' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2070 [1/1] (0.00ns)   --->   "%shl_ln50_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_48, i5 0" [./intx/intx.hpp:50]   --->   Operation 2070 'bitconcatenate' 'shl_ln50_15' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2071 [1/1] (1.12ns)   --->   "%add_ln50_20 = add i19 %shl_ln50_15, i19 64" [./intx/intx.hpp:50]   --->   Operation 2071 'add' 'add_ln50_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_20, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 2072 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i14 %tmp_228" [./intx/intx.hpp:220]   --->   Operation 2073 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2074 [1/1] (0.00ns)   --->   "%state_addr_132 = getelementptr i256 %state, i64 0, i64 %zext_ln220" [./intx/intx.hpp:220]   --->   Operation 2074 'getelementptr' 'state_addr_132' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2075 [2/2] (1.29ns)   --->   "%state_load_165 = load i14 %state_addr_132" [./intx/intx.hpp:220]   --->   Operation 2075 'load' 'state_load_165' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 138 <SV = 16> <Delay = 1.29>
ST_138 : Operation 2076 [1/2] (1.29ns)   --->   "%state_load_165 = load i14 %state_addr_132" [./intx/intx.hpp:220]   --->   Operation 2076 'load' 'state_load_165' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_138 : Operation 2077 [1/1] (0.46ns)   --->   "%br_ln219 = br void" [./intx/intx.hpp:219]   --->   Operation 2077 'br' 'br_ln219' <Predicate = true> <Delay = 0.46>

State 139 <SV = 17> <Delay = 2.70>
ST_139 : Operation 2078 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_3_4 = phi i64 %z_word_num_bits_10_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_3_5, void %.split192618" [./intx/intx.hpp:29]   --->   Operation 2078 'phi' 'z_word_num_bits_10_3_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2079 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_2_4 = phi i64 %z_word_num_bits_10_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_2_5, void %.split192618" [./intx/intx.hpp:29]   --->   Operation 2079 'phi' 'z_word_num_bits_10_2_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2080 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_1_4 = phi i64 %z_word_num_bits_10_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_1_5, void %.split192618" [./intx/intx.hpp:29]   --->   Operation 2080 'phi' 'z_word_num_bits_10_1_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2081 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_0_4 = phi i64 %z_word_num_bits_10_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i64 %z_word_num_bits_10_0_5, void %.split192618" [./intx/intx.hpp:29]   --->   Operation 2081 'phi' 'z_word_num_bits_10_0_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2082 [1/1] (0.00ns)   --->   "%i_115 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i3 %i_123, void %.split192618"   --->   Operation 2082 'phi' 'i_115' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2083 [1/1] (0.00ns)   --->   "%phi_ln871 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i696, i14 %tmp_228, void %.split192618" [./intx/intx.hpp:871]   --->   Operation 2083 'phi' 'phi_ln871' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2084 [1/1] (0.71ns)   --->   "%i_123 = add i3 %i_115, i3 1" [./intx/intx.hpp:219]   --->   Operation 2084 'add' 'i_123' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2085 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2085 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2086 [1/1] (0.56ns)   --->   "%icmp_ln219 = icmp_eq  i3 %i_115, i3 4" [./intx/intx.hpp:219]   --->   Operation 2086 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2087 [1/1] (0.00ns)   --->   "%empty_274 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2087 'speclooptripcount' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2088 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %.split192, void %_Z4and_R5Stack.exit" [./intx/intx.hpp:219]   --->   Operation 2088 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2089 [1/1] (0.00ns)   --->   "%trunc_ln50_46 = trunc i3 %i_115" [./intx/intx.hpp:50]   --->   Operation 2089 'trunc' 'trunc_ln50_46' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%shl_ln37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_46, i6 0" [./intx/intx.hpp:220]   --->   Operation 2090 'bitconcatenate' 'shl_ln37' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%zext_ln220_7 = zext i8 %shl_ln37" [./intx/intx.hpp:220]   --->   Operation 2091 'zext' 'zext_ln220_7' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%lshr_ln220 = lshr i256 %state_load_165, i256 %zext_ln220_7" [./intx/intx.hpp:220]   --->   Operation 2092 'lshr' 'lshr_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%trunc_ln220 = trunc i256 %lshr_ln220" [./intx/intx.hpp:220]   --->   Operation 2093 'trunc' 'trunc_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2094 [1/1] (0.54ns)   --->   "%tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_88, i64 %trunc_ln60_44, i64 %trunc_ln60_45, i64 %trunc_ln60_49, i2 %trunc_ln50_46" [./intx/intx.hpp:220]   --->   Operation 2094 'mux' 'tmp_48' <Predicate = (!icmp_ln219)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2095 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln220 = and i64 %tmp_48, i64 %trunc_ln220" [./intx/intx.hpp:220]   --->   Operation 2095 'and' 'and_ln220' <Predicate = (!icmp_ln219)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2096 [1/1] (0.72ns)   --->   "%switch_ln220 = switch i2 %trunc_ln50_46, void %branch63, i2 0, void %.split192618, i2 1, void %branch61, i2 2, void %branch62" [./intx/intx.hpp:220]   --->   Operation 2096 'switch' 'switch_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.72>
ST_139 : Operation 2097 [1/1] (0.46ns)   --->   "%br_ln220 = br void %.split192618" [./intx/intx.hpp:220]   --->   Operation 2097 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_46 == 2)> <Delay = 0.46>
ST_139 : Operation 2098 [1/1] (0.46ns)   --->   "%br_ln220 = br void %.split192618" [./intx/intx.hpp:220]   --->   Operation 2098 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_46 == 1)> <Delay = 0.46>
ST_139 : Operation 2099 [1/1] (0.46ns)   --->   "%br_ln220 = br void %.split192618" [./intx/intx.hpp:220]   --->   Operation 2099 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_46 == 3)> <Delay = 0.46>
ST_139 : Operation 2100 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_3_5 = phi i64 %and_ln220, void %branch63, i64 %z_word_num_bits_10_3_4, void %branch62, i64 %z_word_num_bits_10_3_4, void %branch61, i64 %z_word_num_bits_10_3_4, void %.split192" [./intx/intx.hpp:220]   --->   Operation 2100 'phi' 'z_word_num_bits_10_3_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2101 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_2_5 = phi i64 %z_word_num_bits_10_2_4, void %branch63, i64 %and_ln220, void %branch62, i64 %z_word_num_bits_10_2_4, void %branch61, i64 %z_word_num_bits_10_2_4, void %.split192" [./intx/intx.hpp:29]   --->   Operation 2101 'phi' 'z_word_num_bits_10_2_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2102 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_1_5 = phi i64 %z_word_num_bits_10_1_4, void %branch63, i64 %z_word_num_bits_10_1_4, void %branch62, i64 %and_ln220, void %branch61, i64 %z_word_num_bits_10_1_4, void %.split192" [./intx/intx.hpp:29]   --->   Operation 2102 'phi' 'z_word_num_bits_10_1_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2103 [1/1] (0.00ns)   --->   "%z_word_num_bits_10_0_5 = phi i64 %z_word_num_bits_10_0_4, void %branch63, i64 %z_word_num_bits_10_0_4, void %branch62, i64 %z_word_num_bits_10_0_4, void %branch61, i64 %and_ln220, void %.split192" [./intx/intx.hpp:29]   --->   Operation 2103 'phi' 'z_word_num_bits_10_0_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_139 : Operation 2104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2104 'br' 'br_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 140 <SV = 18> <Delay = 1.29>
ST_140 : Operation 2105 [1/1] (0.00ns)   --->   "%phi_ln871_cast = zext i14 %phi_ln871" [./intx/intx.hpp:871]   --->   Operation 2105 'zext' 'phi_ln871_cast' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2106 [1/1] (0.00ns)   --->   "%or_ln871_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_10_3_4, i64 %z_word_num_bits_10_2_4, i64 %z_word_num_bits_10_1_4, i64 %z_word_num_bits_10_0_4" [./intx/intx.hpp:871]   --->   Operation 2106 'bitconcatenate' 'or_ln871_2' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2107 [1/1] (0.00ns)   --->   "%state_addr_143 = getelementptr i256 %state, i64 0, i64 %phi_ln871_cast" [./intx/intx.hpp:871]   --->   Operation 2107 'getelementptr' 'state_addr_143' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2108 [1/1] (1.29ns)   --->   "%store_ln871 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_143, i256 %or_ln871_2, i32 4294967295" [./intx/intx.hpp:871]   --->   Operation 2108 'store' 'store_ln871' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_140 : Operation 2109 [1/1] (0.00ns)   --->   "%store_ln125 = store i64 %z_word_num_bits_10_3_4, i64 %z_word_num_bits_10_3_0" [executor_fpga.cpp:125]   --->   Operation 2109 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2110 [1/1] (0.00ns)   --->   "%store_ln125 = store i64 %z_word_num_bits_10_2_4, i64 %z_word_num_bits_10_2_0" [executor_fpga.cpp:125]   --->   Operation 2110 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2111 [1/1] (0.00ns)   --->   "%store_ln125 = store i64 %z_word_num_bits_10_1_4, i64 %z_word_num_bits_10_1_0" [executor_fpga.cpp:125]   --->   Operation 2111 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2112 [1/1] (0.00ns)   --->   "%store_ln125 = store i64 %z_word_num_bits_10_0_4, i64 %z_word_num_bits_10_0_0" [executor_fpga.cpp:125]   --->   Operation 2112 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2113 [1/1] (0.62ns)   --->   "%store_ln125 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:125]   --->   Operation 2113 'store' 'store_ln125' <Predicate = true> <Delay = 0.62>
ST_140 : Operation 2114 [1/1] (0.00ns)   --->   "%br_ln125 = br void %.backedge" [executor_fpga.cpp:125]   --->   Operation 2114 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 141 <SV = 11> <Delay = 4.77>
ST_141 : Operation 2115 [1/2] (1.29ns)   --->   "%state_load_65 = load i14 %state_addr_31" [./execution_state.hpp:42]   --->   Operation 2115 'load' 'state_load_65' <Predicate = (opcode == 21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_141 : Operation 2116 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i256 %state_load_65" [./execution_state.hpp:42]   --->   Operation 2116 'trunc' 'trunc_ln42' <Predicate = (opcode == 21)> <Delay = 0.00>
ST_141 : Operation 2117 [1/1] (1.05ns)   --->   "%add_ln42_5 = add i14 %trunc_ln42, i14 16383" [./execution_state.hpp:42]   --->   Operation 2117 'add' 'add_ln42_5' <Predicate = (opcode == 21)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2118 [1/1] (0.00ns)   --->   "%shl_ln50_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_5, i5 0" [./intx/intx.hpp:50]   --->   Operation 2118 'bitconcatenate' 'shl_ln50_10' <Predicate = (opcode == 21)> <Delay = 0.00>
ST_141 : Operation 2119 [1/1] (1.12ns)   --->   "%add_ln50_12 = add i19 %shl_ln50_10, i19 64" [./intx/intx.hpp:50]   --->   Operation 2119 'add' 'add_ln50_12' <Predicate = (opcode == 21)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_12, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 2120 'partselect' 'tmp_223' <Predicate = (opcode == 21)> <Delay = 0.00>
ST_141 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln83_10 = zext i14 %tmp_223" [./intx/intx.hpp:83]   --->   Operation 2121 'zext' 'zext_ln83_10' <Predicate = (opcode == 21)> <Delay = 0.00>
ST_141 : Operation 2122 [1/1] (0.00ns)   --->   "%state_addr_66 = getelementptr i256 %state, i64 0, i64 %zext_ln83_10" [./intx/intx.hpp:83]   --->   Operation 2122 'getelementptr' 'state_addr_66' <Predicate = (opcode == 21)> <Delay = 0.00>
ST_141 : Operation 2123 [2/2] (1.29ns)   --->   "%state_load_66 = load i14 %state_addr_66" [./intx/intx.hpp:83]   --->   Operation 2123 'load' 'state_load_66' <Predicate = (opcode == 21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_141 : Operation 2124 [1/2] (1.29ns)   --->   "%state_load_63 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2124 'load' 'state_load_63' <Predicate = (opcode == 20)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_141 : Operation 2125 [1/1] (0.00ns)   --->   "%trunc_ln45_5 = trunc i256 %state_load_63" [./execution_state.hpp:45]   --->   Operation 2125 'trunc' 'trunc_ln45_5' <Predicate = (opcode == 20)> <Delay = 0.00>
ST_141 : Operation 2126 [1/1] (1.05ns)   --->   "%add_ln45_15 = add i14 %trunc_ln45_5, i14 16382" [./execution_state.hpp:45]   --->   Operation 2126 'add' 'add_ln45_15' <Predicate = (opcode == 20)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2127 [1/1] (0.00ns)   --->   "%shl_ln50_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_15, i5 0" [./intx/intx.hpp:50]   --->   Operation 2127 'bitconcatenate' 'shl_ln50_9' <Predicate = (opcode == 20)> <Delay = 0.00>
ST_141 : Operation 2128 [1/1] (1.12ns)   --->   "%add_ln50_11 = add i19 %shl_ln50_9, i19 64" [./intx/intx.hpp:50]   --->   Operation 2128 'add' 'add_ln50_11' <Predicate = (opcode == 20)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_11, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 2129 'partselect' 'tmp_222' <Predicate = (opcode == 20)> <Delay = 0.00>
ST_141 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln83_9 = zext i14 %tmp_222" [./intx/intx.hpp:83]   --->   Operation 2130 'zext' 'zext_ln83_9' <Predicate = (opcode == 20)> <Delay = 0.00>
ST_141 : Operation 2131 [1/1] (0.00ns)   --->   "%state_addr_65 = getelementptr i256 %state, i64 0, i64 %zext_ln83_9" [./intx/intx.hpp:83]   --->   Operation 2131 'getelementptr' 'state_addr_65' <Predicate = (opcode == 20)> <Delay = 0.00>
ST_141 : Operation 2132 [2/2] (1.29ns)   --->   "%state_load_64 = load i14 %state_addr_65" [./intx/intx.hpp:83]   --->   Operation 2132 'load' 'state_load_64' <Predicate = (opcode == 20)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 142 <SV = 12> <Delay = 1.29>
ST_142 : Operation 2133 [1/2] (1.29ns)   --->   "%state_load_66 = load i14 %state_addr_66" [./intx/intx.hpp:83]   --->   Operation 2133 'load' 'state_load_66' <Predicate = (opcode == 21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_142 : Operation 2134 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2134 'br' 'br_ln82' <Predicate = (opcode == 21)> <Delay = 0.46>
ST_142 : Operation 2135 [1/1] (1.05ns)   --->   "%add_ln45_14 = add i14 %trunc_ln45_5, i14 16383" [./execution_state.hpp:45]   --->   Operation 2135 'add' 'add_ln45_14' <Predicate = (opcode == 20)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2136 [1/1] (0.00ns)   --->   "%shl_ln50_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_14, i5 0" [./intx/intx.hpp:50]   --->   Operation 2136 'bitconcatenate' 'shl_ln50_8' <Predicate = (opcode == 20)> <Delay = 0.00>
ST_142 : Operation 2137 [1/2] (1.29ns)   --->   "%state_load_64 = load i14 %state_addr_65" [./intx/intx.hpp:83]   --->   Operation 2137 'load' 'state_load_64' <Predicate = (opcode == 20)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_142 : Operation 2138 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2138 'br' 'br_ln82' <Predicate = (opcode == 20)> <Delay = 0.46>

State 143 <SV = 13> <Delay = 1.58>
ST_143 : Operation 2139 [1/1] (0.00ns)   --->   "%i_106 = phi i3 0, void %memset.loop2158, i3 %i_107, void %.split195"   --->   Operation 2139 'phi' 'i_106' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2140 [1/1] (0.00ns)   --->   "%result_34 = phi i1 1, void %memset.loop2158, i1 %result_35, void %.split195"   --->   Operation 2140 'phi' 'result_34' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2141 [1/1] (0.00ns)   --->   "%phi_ln121 = phi i14 16383, void %memset.loop2158, i14 %tmp_223, void %.split195" [executor_fpga.cpp:121]   --->   Operation 2141 'phi' 'phi_ln121' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2142 [1/1] (0.71ns)   --->   "%i_107 = add i3 %i_106, i3 1" [./intx/intx.hpp:82]   --->   Operation 2142 'add' 'i_107' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2143 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2144 [1/1] (0.56ns)   --->   "%icmp_ln82_10 = icmp_eq  i3 %i_106, i3 4" [./intx/intx.hpp:82]   --->   Operation 2144 'icmp' 'icmp_ln82_10' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2145 [1/1] (0.00ns)   --->   "%empty_272 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2145 'speclooptripcount' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2146 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_10, void %.split195, void %split2141" [./intx/intx.hpp:82]   --->   Operation 2146 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln50_42 = trunc i3 %i_106" [./intx/intx.hpp:50]   --->   Operation 2147 'trunc' 'trunc_ln50_42' <Predicate = (!icmp_ln82_10)> <Delay = 0.00>
ST_143 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_10)   --->   "%shl_ln83_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_42, i6 0" [./intx/intx.hpp:83]   --->   Operation 2148 'bitconcatenate' 'shl_ln83_7' <Predicate = (!icmp_ln82_10)> <Delay = 0.00>
ST_143 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_10)   --->   "%zext_ln83_16 = zext i8 %shl_ln83_7" [./intx/intx.hpp:83]   --->   Operation 2149 'zext' 'zext_ln83_16' <Predicate = (!icmp_ln82_10)> <Delay = 0.00>
ST_143 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_10)   --->   "%lshr_ln83_8 = lshr i256 %state_load_66, i256 %zext_ln83_16" [./intx/intx.hpp:83]   --->   Operation 2150 'lshr' 'lshr_ln83_8' <Predicate = (!icmp_ln82_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_10)   --->   "%trunc_ln83_8 = trunc i256 %lshr_ln83_8" [./intx/intx.hpp:83]   --->   Operation 2151 'trunc' 'trunc_ln83_8' <Predicate = (!icmp_ln82_10)> <Delay = 0.00>
ST_143 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_10)   --->   "%tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_42" [./intx/intx.hpp:83]   --->   Operation 2152 'mux' 'tmp_43' <Predicate = (!icmp_ln82_10)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2153 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_10 = icmp_eq  i64 %trunc_ln83_8, i64 %tmp_43" [./intx/intx.hpp:83]   --->   Operation 2153 'icmp' 'icmp_ln83_10' <Predicate = (!icmp_ln82_10)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2154 [1/1] (0.14ns)   --->   "%result_35 = and i1 %icmp_ln83_10, i1 %result_34" [./intx/intx.hpp:83]   --->   Operation 2154 'and' 'result_35' <Predicate = (!icmp_ln82_10)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2155 'br' 'br_ln0' <Predicate = (!icmp_ln82_10)> <Delay = 0.00>

State 144 <SV = 14> <Delay = 1.29>
ST_144 : Operation 2156 [1/1] (0.00ns)   --->   "%phi_ln121_cast = zext i14 %phi_ln121" [executor_fpga.cpp:121]   --->   Operation 2156 'zext' 'phi_ln121_cast' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i1 %result_34" [executor_fpga.cpp:121]   --->   Operation 2157 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2158 [1/1] (0.00ns)   --->   "%state_addr_131 = getelementptr i256 %state, i64 0, i64 %phi_ln121_cast" [executor_fpga.cpp:121]   --->   Operation 2158 'getelementptr' 'state_addr_131' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2159 [1/1] (1.29ns)   --->   "%store_ln121 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_131, i256 %zext_ln121, i32 4294967295" [executor_fpga.cpp:121]   --->   Operation 2159 'store' 'store_ln121' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_144 : Operation 2160 [1/1] (0.62ns)   --->   "%store_ln122 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:122]   --->   Operation 2160 'store' 'store_ln122' <Predicate = true> <Delay = 0.62>
ST_144 : Operation 2161 [1/1] (0.00ns)   --->   "%br_ln122 = br void %.backedge" [executor_fpga.cpp:122]   --->   Operation 2161 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 145 <SV = 13> <Delay = 2.42>
ST_145 : Operation 2162 [1/1] (0.00ns)   --->   "%i_104 = phi i3 0, void, i3 %i_105, void %.split198"   --->   Operation 2162 'phi' 'i_104' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2163 [1/1] (0.00ns)   --->   "%result_32 = phi i1 1, void, i1 %result_33, void %.split198"   --->   Operation 2163 'phi' 'result_32' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2164 [1/1] (0.00ns)   --->   "%phi_ln212 = phi i14 16383, void, i14 %tmp_222, void %.split198" [./instructions.hpp:212]   --->   Operation 2164 'phi' 'phi_ln212' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2165 [1/1] (0.71ns)   --->   "%i_105 = add i3 %i_104, i3 1" [./intx/intx.hpp:82]   --->   Operation 2165 'add' 'i_105' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2167 [1/1] (0.56ns)   --->   "%icmp_ln82_9 = icmp_eq  i3 %i_104, i3 4" [./intx/intx.hpp:82]   --->   Operation 2167 'icmp' 'icmp_ln82_9' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2168 [1/1] (0.00ns)   --->   "%empty_271 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2168 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2169 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_9, void %.split198, void %split2133" [./intx/intx.hpp:82]   --->   Operation 2169 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2170 [1/1] (0.00ns)   --->   "%trunc_ln50_41 = trunc i3 %i_104" [./intx/intx.hpp:50]   --->   Operation 2170 'trunc' 'trunc_ln50_41' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_145 : Operation 2171 [1/1] (0.00ns)   --->   "%or_ln50_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_41, i3 0" [./intx/intx.hpp:50]   --->   Operation 2171 'bitconcatenate' 'or_ln50_2' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_145 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i7 %or_ln50_2" [./intx/intx.hpp:50]   --->   Operation 2172 'zext' 'zext_ln50_5' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_145 : Operation 2173 [1/1] (1.12ns)   --->   "%add_ln50_19 = add i19 %zext_ln50_5, i19 %shl_ln50_8" [./intx/intx.hpp:50]   --->   Operation 2173 'add' 'add_ln50_19' <Predicate = (!icmp_ln82_9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2174 [1/1] (0.00ns)   --->   "%lshr_ln83_15 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_19, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 2174 'partselect' 'lshr_ln83_15' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_145 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln83_14 = zext i14 %lshr_ln83_15" [./intx/intx.hpp:83]   --->   Operation 2175 'zext' 'zext_ln83_14' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_145 : Operation 2176 [1/1] (0.00ns)   --->   "%state_addr_130 = getelementptr i256 %state, i64 0, i64 %zext_ln83_14" [./intx/intx.hpp:83]   --->   Operation 2176 'getelementptr' 'state_addr_130' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_145 : Operation 2177 [2/2] (1.29ns)   --->   "%state_load_164 = load i14 %state_addr_130" [./intx/intx.hpp:83]   --->   Operation 2177 'load' 'state_load_164' <Predicate = (!icmp_ln82_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 146 <SV = 14> <Delay = 2.88>
ST_146 : Operation 2178 [1/2] (1.29ns)   --->   "%state_load_164 = load i14 %state_addr_130" [./intx/intx.hpp:83]   --->   Operation 2178 'load' 'state_load_164' <Predicate = (!icmp_ln82_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_146 : Operation 2179 [1/1] (0.00ns)   --->   "%shl_ln83_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_41, i6 0" [./intx/intx.hpp:83]   --->   Operation 2179 'bitconcatenate' 'shl_ln83_6' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_146 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln83_15 = zext i8 %shl_ln83_6" [./intx/intx.hpp:83]   --->   Operation 2180 'zext' 'zext_ln83_15' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_146 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_9)   --->   "%lshr_ln83_6 = lshr i256 %state_load_164, i256 %zext_ln83_15" [./intx/intx.hpp:83]   --->   Operation 2181 'lshr' 'lshr_ln83_6' <Predicate = (!icmp_ln82_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_9)   --->   "%trunc_ln83_6 = trunc i256 %lshr_ln83_6" [./intx/intx.hpp:83]   --->   Operation 2182 'trunc' 'trunc_ln83_6' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_146 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_9)   --->   "%lshr_ln83_7 = lshr i256 %state_load_64, i256 %zext_ln83_15" [./intx/intx.hpp:83]   --->   Operation 2183 'lshr' 'lshr_ln83_7' <Predicate = (!icmp_ln82_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_9)   --->   "%trunc_ln83_7 = trunc i256 %lshr_ln83_7" [./intx/intx.hpp:83]   --->   Operation 2184 'trunc' 'trunc_ln83_7' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>
ST_146 : Operation 2185 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_9 = icmp_eq  i64 %trunc_ln83_6, i64 %trunc_ln83_7" [./intx/intx.hpp:83]   --->   Operation 2185 'icmp' 'icmp_ln83_9' <Predicate = (!icmp_ln82_9)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2186 [1/1] (0.14ns)   --->   "%result_33 = and i1 %icmp_ln83_9, i1 %result_32" [./intx/intx.hpp:83]   --->   Operation 2186 'and' 'result_33' <Predicate = (!icmp_ln82_9)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2187 'br' 'br_ln0' <Predicate = (!icmp_ln82_9)> <Delay = 0.00>

State 147 <SV = 14> <Delay = 1.29>
ST_147 : Operation 2188 [1/1] (0.00ns)   --->   "%phi_ln212_cast = zext i14 %phi_ln212" [./instructions.hpp:212]   --->   Operation 2188 'zext' 'phi_ln212_cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i1 %result_32" [./instructions.hpp:212]   --->   Operation 2189 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2190 [1/1] (0.00ns)   --->   "%state_addr_129 = getelementptr i256 %state, i64 0, i64 %phi_ln212_cast" [./instructions.hpp:212]   --->   Operation 2190 'getelementptr' 'state_addr_129' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2191 [1/1] (1.29ns)   --->   "%store_ln212 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_129, i256 %zext_ln212, i32 4294967295" [./instructions.hpp:212]   --->   Operation 2191 'store' 'store_ln212' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_147 : Operation 2192 [1/1] (0.62ns)   --->   "%store_ln119 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:119]   --->   Operation 2192 'store' 'store_ln119' <Predicate = true> <Delay = 0.62>

State 148 <SV = 15> <Delay = 1.29>
ST_148 : Operation 2193 [2/2] (1.29ns)   --->   "%state_load_163 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2193 'load' 'state_load_163' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 149 <SV = 16> <Delay = 3.73>
ST_149 : Operation 2194 [1/2] (1.29ns)   --->   "%state_load_163 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2194 'load' 'state_load_163' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_149 : Operation 2195 [1/1] (0.00ns)   --->   "%trunc_ln60_128 = trunc i256 %state_load_163" [./execution_state.hpp:60]   --->   Operation 2195 'trunc' 'trunc_ln60_128' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2196 [1/1] (1.14ns)   --->   "%add_ln60_55 = add i32 %trunc_ln60_128, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2196 'add' 'add_ln60_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln60_27 = zext i32 %add_ln60_55" [./execution_state.hpp:60]   --->   Operation 2197 'zext' 'zext_ln60_27' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2198 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_27, i32 15" [./execution_state.hpp:60]   --->   Operation 2198 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_149 : Operation 2199 [1/1] (0.00ns)   --->   "%br_ln119 = br void %.backedge" [executor_fpga.cpp:119]   --->   Operation 2199 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>

State 150 <SV = 11> <Delay = 3.73>
ST_150 : Operation 2200 [1/2] (1.29ns)   --->   "%state_load_60 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2200 'load' 'state_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_150 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln60_77 = trunc i256 %state_load_60" [./execution_state.hpp:60]   --->   Operation 2201 'trunc' 'trunc_ln60_77' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2202 [1/1] (0.00ns)   --->   "%trunc_ln60_78 = trunc i256 %state_load_60" [./execution_state.hpp:60]   --->   Operation 2202 'trunc' 'trunc_ln60_78' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2203 [1/1] (1.14ns)   --->   "%add_ln60_29 = add i32 %trunc_ln60_77, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2203 'add' 'add_ln60_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i32 %add_ln60_29" [./execution_state.hpp:60]   --->   Operation 2204 'zext' 'zext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2205 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_14, i32 15" [./execution_state.hpp:60]   --->   Operation 2205 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 151 <SV = 12> <Delay = 3.48>
ST_151 : Operation 2206 [1/1] (1.05ns)   --->   "%add_ln60_69 = add i14 %trunc_ln60_78, i14 16383" [./execution_state.hpp:60]   --->   Operation 2206 'add' 'add_ln60_69' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2207 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_69, i5 0" [./execution_state.hpp:60]   --->   Operation 2207 'bitconcatenate' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2208 [1/1] (1.12ns)   --->   "%add_ln60_30 = add i19 %shl_ln60_1, i19 64" [./execution_state.hpp:60]   --->   Operation 2208 'add' 'add_ln60_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2209 [1/1] (0.00ns)   --->   "%lshr_ln60_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_30, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2209 'partselect' 'lshr_ln60_2' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln60_42 = zext i14 %lshr_ln60_2" [./execution_state.hpp:60]   --->   Operation 2210 'zext' 'zext_ln60_42' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2211 [1/1] (0.00ns)   --->   "%state_addr_63 = getelementptr i256 %state, i64 0, i64 %zext_ln60_42" [./execution_state.hpp:60]   --->   Operation 2211 'getelementptr' 'state_addr_63' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2212 [2/2] (1.29ns)   --->   "%state_load_61 = load i14 %state_addr_63" [./execution_state.hpp:60]   --->   Operation 2212 'load' 'state_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_151 : Operation 2213 [1/1] (1.05ns)   --->   "%add_ln45_13 = add i14 %trunc_ln60_78, i14 16382" [./execution_state.hpp:45]   --->   Operation 2213 'add' 'add_ln45_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2214 [1/1] (0.00ns)   --->   "%shl_ln50_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_13, i5 0" [./intx/intx.hpp:50]   --->   Operation 2214 'bitconcatenate' 'shl_ln50_7' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2215 [1/1] (1.12ns)   --->   "%y = add i19 %shl_ln50_7, i19 64" [./intx/intx.hpp:50]   --->   Operation 2215 'add' 'y' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %y, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 2216 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2217 [1/1] (0.00ns)   --->   "%zext_ln213_5 = zext i14 %tmp_221" [./intx/int128.hpp:213]   --->   Operation 2217 'zext' 'zext_ln213_5' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2218 [1/1] (0.00ns)   --->   "%state_addr_64 = getelementptr i256 %state, i64 0, i64 %zext_ln213_5" [./intx/int128.hpp:213]   --->   Operation 2218 'getelementptr' 'state_addr_64' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2219 [2/2] (1.29ns)   --->   "%state_load_62 = load i14 %state_addr_64" [./intx/int128.hpp:213]   --->   Operation 2219 'load' 'state_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 152 <SV = 13> <Delay = 1.29>
ST_152 : Operation 2220 [1/2] (1.29ns)   --->   "%state_load_61 = load i14 %state_addr_63" [./execution_state.hpp:60]   --->   Operation 2220 'load' 'state_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_152 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln60_82 = trunc i256 %state_load_61" [./execution_state.hpp:60]   --->   Operation 2221 'trunc' 'trunc_ln60_82' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln60_40 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_61, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2222 'partselect' 'trunc_ln60_40' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2223 [1/1] (0.00ns)   --->   "%trunc_ln60_41 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_61, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2223 'partselect' 'trunc_ln60_41' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2224 [1/1] (0.00ns)   --->   "%trunc_ln60_43 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_61, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2224 'partselect' 'trunc_ln60_43' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2225 [1/2] (1.29ns)   --->   "%state_load_62 = load i14 %state_addr_64" [./intx/int128.hpp:213]   --->   Operation 2225 'load' 'state_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_152 : Operation 2226 [1/1] (0.46ns)   --->   "%br_ln211 = br void" [./intx/int128.hpp:211]   --->   Operation 2226 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 153 <SV = 14> <Delay = 4.09>
ST_153 : Operation 2227 [1/1] (0.00ns)   --->   "%i_102 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i3 %i_103, void %.split201"   --->   Operation 2227 'phi' 'i_102' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2228 [1/1] (0.00ns)   --->   "%k_19 = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i1 %k_24, void %.split201"   --->   Operation 2228 'phi' 'k_19' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2229 [1/1] (0.00ns)   --->   "%phi_ln203 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i593, i14 %tmp_221, void %.split201" [./instructions.hpp:203]   --->   Operation 2229 'phi' 'phi_ln203' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2230 [1/1] (0.71ns)   --->   "%i_103 = add i3 %i_102, i3 1" [./intx/int128.hpp:211]   --->   Operation 2230 'add' 'i_103' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2231 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2231 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2232 [1/1] (0.56ns)   --->   "%icmp_ln211_3 = icmp_eq  i3 %i_102, i3 4" [./intx/int128.hpp:211]   --->   Operation 2232 'icmp' 'icmp_ln211_3' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2233 [1/1] (0.00ns)   --->   "%empty_270 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2233 'speclooptripcount' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2234 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211_3, void %.split201, void %split2135" [./intx/int128.hpp:211]   --->   Operation 2234 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2235 [1/1] (0.00ns)   --->   "%trunc_ln50_40 = trunc i3 %i_102" [./intx/intx.hpp:50]   --->   Operation 2235 'trunc' 'trunc_ln50_40' <Predicate = (!icmp_ln211_3)> <Delay = 0.00>
ST_153 : Operation 2236 [1/1] (0.00ns)   --->   "%shl_ln213_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_40, i6 0" [./intx/int128.hpp:213]   --->   Operation 2236 'bitconcatenate' 'shl_ln213_2' <Predicate = (!icmp_ln211_3)> <Delay = 0.00>
ST_153 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln213_9 = zext i8 %shl_ln213_2" [./intx/int128.hpp:213]   --->   Operation 2237 'zext' 'zext_ln213_9' <Predicate = (!icmp_ln211_3)> <Delay = 0.00>
ST_153 : Operation 2238 [1/1] (1.44ns)   --->   "%lshr_ln213_3 = lshr i256 %state_load_62, i256 %zext_ln213_9" [./intx/int128.hpp:213]   --->   Operation 2238 'lshr' 'lshr_ln213_3' <Predicate = (!icmp_ln211_3)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln213_3 = trunc i256 %lshr_ln213_3" [./intx/int128.hpp:213]   --->   Operation 2239 'trunc' 'trunc_ln213_3' <Predicate = (!icmp_ln211_3)> <Delay = 0.00>
ST_153 : Operation 2240 [1/1] (0.54ns)   --->   "%tmp_42 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_82, i64 %trunc_ln60_40, i64 %trunc_ln60_41, i64 %trunc_ln60_43, i2 %trunc_ln50_40" [./intx/int128.hpp:213]   --->   Operation 2240 'mux' 'tmp_42' <Predicate = (!icmp_ln211_3)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2241 [1/1] (1.36ns)   --->   "%sub_ln213_5 = sub i64 %trunc_ln213_3, i64 %tmp_42" [./intx/int128.hpp:213]   --->   Operation 2241 'sub' 'sub_ln213_5' <Predicate = (!icmp_ln211_3)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2242 [1/1] (1.14ns)   --->   "%k1_3 = icmp_ult  i64 %trunc_ln213_3, i64 %tmp_42" [./intx/int128.hpp:214]   --->   Operation 2242 'icmp' 'k1_3' <Predicate = (!icmp_ln211_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i1 %k_19" [./intx/int128.hpp:215]   --->   Operation 2243 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln211_3)> <Delay = 0.00>
ST_153 : Operation 2244 [1/1] (1.14ns)   --->   "%k2_3 = icmp_ult  i64 %sub_ln213_5, i64 %zext_ln215_4" [./intx/int128.hpp:215]   --->   Operation 2244 'icmp' 'k2_3' <Predicate = (!icmp_ln211_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2245 [1/1] (0.14ns)   --->   "%k_24 = or i1 %k1_3, i1 %k2_3" [./intx/int128.hpp:217]   --->   Operation 2245 'or' 'k_24' <Predicate = (!icmp_ln211_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2246 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2246 'br' 'br_ln0' <Predicate = (!icmp_ln211_3)> <Delay = 0.00>

State 154 <SV = 15> <Delay = 1.29>
ST_154 : Operation 2247 [1/1] (0.00ns)   --->   "%phi_ln203_cast = zext i14 %phi_ln203" [./instructions.hpp:203]   --->   Operation 2247 'zext' 'phi_ln203_cast' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2248 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i1 %k_19" [./instructions.hpp:203]   --->   Operation 2248 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2249 [1/1] (0.00ns)   --->   "%state_addr_128 = getelementptr i256 %state, i64 0, i64 %phi_ln203_cast" [./instructions.hpp:203]   --->   Operation 2249 'getelementptr' 'state_addr_128' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2250 [1/1] (1.29ns)   --->   "%store_ln203 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_128, i256 %zext_ln203, i32 4294967295" [./instructions.hpp:203]   --->   Operation 2250 'store' 'store_ln203' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_154 : Operation 2251 [1/1] (0.62ns)   --->   "%store_ln116 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:116]   --->   Operation 2251 'store' 'store_ln116' <Predicate = true> <Delay = 0.62>
ST_154 : Operation 2252 [1/1] (0.00ns)   --->   "%br_ln116 = br void %.backedge" [executor_fpga.cpp:116]   --->   Operation 2252 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 155 <SV = 11> <Delay = 0.62>
ST_155 : Operation 2253 [2/2] (0.00ns)   --->   "%call_ln112 = call void @slt, i256 %state" [executor_fpga.cpp:112]   --->   Operation 2253 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 2254 [1/1] (0.62ns)   --->   "%store_ln113 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:113]   --->   Operation 2254 'store' 'store_ln113' <Predicate = true> <Delay = 0.62>

State 156 <SV = 12> <Delay = 0.00>
ST_156 : Operation 2255 [1/2] (0.00ns)   --->   "%call_ln112 = call void @slt, i256 %state" [executor_fpga.cpp:112]   --->   Operation 2255 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 2256 [1/1] (0.00ns)   --->   "%br_ln113 = br void %.backedge" [executor_fpga.cpp:113]   --->   Operation 2256 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>

State 157 <SV = 11> <Delay = 3.73>
ST_157 : Operation 2257 [1/2] (1.29ns)   --->   "%state_load_58 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2257 'load' 'state_load_58' <Predicate = (opcode == 17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_157 : Operation 2258 [1/1] (0.00ns)   --->   "%trunc_ln60_71 = trunc i256 %state_load_58" [./execution_state.hpp:60]   --->   Operation 2258 'trunc' 'trunc_ln60_71' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_157 : Operation 2259 [1/1] (0.00ns)   --->   "%trunc_ln60_72 = trunc i256 %state_load_58" [./execution_state.hpp:60]   --->   Operation 2259 'trunc' 'trunc_ln60_72' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_157 : Operation 2260 [1/1] (1.14ns)   --->   "%add_ln60_27 = add i32 %trunc_ln60_71, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2260 'add' 'add_ln60_27' <Predicate = (opcode == 17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i32 %add_ln60_27" [./execution_state.hpp:60]   --->   Operation 2261 'zext' 'zext_ln60_13' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_157 : Operation 2262 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_13, i32 15" [./execution_state.hpp:60]   --->   Operation 2262 'store' 'store_ln60' <Predicate = (opcode == 17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_157 : Operation 2263 [1/2] (1.29ns)   --->   "%state_load_56 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2263 'load' 'state_load_56' <Predicate = (opcode == 16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_157 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln60_65 = trunc i256 %state_load_56" [./execution_state.hpp:60]   --->   Operation 2264 'trunc' 'trunc_ln60_65' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_157 : Operation 2265 [1/1] (0.00ns)   --->   "%trunc_ln60_66 = trunc i256 %state_load_56" [./execution_state.hpp:60]   --->   Operation 2265 'trunc' 'trunc_ln60_66' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_157 : Operation 2266 [1/1] (1.14ns)   --->   "%add_ln60_25 = add i32 %trunc_ln60_65, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2266 'add' 'add_ln60_25' <Predicate = (opcode == 16)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2267 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i32 %add_ln60_25" [./execution_state.hpp:60]   --->   Operation 2267 'zext' 'zext_ln60_12' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_157 : Operation 2268 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_12, i32 15" [./execution_state.hpp:60]   --->   Operation 2268 'store' 'store_ln60' <Predicate = (opcode == 16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 158 <SV = 12> <Delay = 3.48>
ST_158 : Operation 2269 [1/1] (1.05ns)   --->   "%add_ln60_68 = add i14 %trunc_ln60_72, i14 16383" [./execution_state.hpp:60]   --->   Operation 2269 'add' 'add_ln60_68' <Predicate = (opcode == 17)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2270 [1/1] (0.00ns)   --->   "%shl_ln60_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_68, i5 0" [./execution_state.hpp:60]   --->   Operation 2270 'bitconcatenate' 'shl_ln60_s' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_158 : Operation 2271 [1/1] (1.12ns)   --->   "%add_ln60_28 = add i19 %shl_ln60_s, i19 64" [./execution_state.hpp:60]   --->   Operation 2271 'add' 'add_ln60_28' <Predicate = (opcode == 17)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2272 [1/1] (0.00ns)   --->   "%lshr_ln60_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_28, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2272 'partselect' 'lshr_ln60_1' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_158 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln60_41 = zext i14 %lshr_ln60_1" [./execution_state.hpp:60]   --->   Operation 2273 'zext' 'zext_ln60_41' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_158 : Operation 2274 [1/1] (0.00ns)   --->   "%state_addr_62 = getelementptr i256 %state, i64 0, i64 %zext_ln60_41" [./execution_state.hpp:60]   --->   Operation 2274 'getelementptr' 'state_addr_62' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_158 : Operation 2275 [2/2] (1.29ns)   --->   "%state_load_59 = load i14 %state_addr_62" [./execution_state.hpp:60]   --->   Operation 2275 'load' 'state_load_59' <Predicate = (opcode == 17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_158 : Operation 2276 [1/1] (1.05ns)   --->   "%add_ln60_67 = add i14 %trunc_ln60_66, i14 16383" [./execution_state.hpp:60]   --->   Operation 2276 'add' 'add_ln60_67' <Predicate = (opcode == 16)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2277 [1/1] (0.00ns)   --->   "%shl_ln60_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_67, i5 0" [./execution_state.hpp:60]   --->   Operation 2277 'bitconcatenate' 'shl_ln60_9' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_158 : Operation 2278 [1/1] (1.12ns)   --->   "%add_ln60_26 = add i19 %shl_ln60_9, i19 64" [./execution_state.hpp:60]   --->   Operation 2278 'add' 'add_ln60_26' <Predicate = (opcode == 16)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2279 [1/1] (0.00ns)   --->   "%lshr_ln60_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_26, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2279 'partselect' 'lshr_ln60_9' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_158 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln60_40 = zext i14 %lshr_ln60_9" [./execution_state.hpp:60]   --->   Operation 2280 'zext' 'zext_ln60_40' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_158 : Operation 2281 [1/1] (0.00ns)   --->   "%state_addr_61 = getelementptr i256 %state, i64 0, i64 %zext_ln60_40" [./execution_state.hpp:60]   --->   Operation 2281 'getelementptr' 'state_addr_61' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_158 : Operation 2282 [2/2] (1.29ns)   --->   "%state_load_57 = load i14 %state_addr_61" [./execution_state.hpp:60]   --->   Operation 2282 'load' 'state_load_57' <Predicate = (opcode == 16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 159 <SV = 13> <Delay = 1.29>
ST_159 : Operation 2283 [1/2] (1.29ns)   --->   "%state_load_59 = load i14 %state_addr_62" [./execution_state.hpp:60]   --->   Operation 2283 'load' 'state_load_59' <Predicate = (opcode == 17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_159 : Operation 2284 [1/1] (0.00ns)   --->   "%trunc_ln60_76 = trunc i256 %state_load_59" [./execution_state.hpp:60]   --->   Operation 2284 'trunc' 'trunc_ln60_76' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_159 : Operation 2285 [1/1] (0.00ns)   --->   "%trunc_ln60_34 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_59, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2285 'partselect' 'trunc_ln60_34' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_159 : Operation 2286 [1/1] (0.00ns)   --->   "%trunc_ln60_35 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_59, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2286 'partselect' 'trunc_ln60_35' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_159 : Operation 2287 [1/1] (0.00ns)   --->   "%trunc_ln60_39 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_59, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2287 'partselect' 'trunc_ln60_39' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_159 : Operation 2288 [1/1] (1.05ns)   --->   "%add_ln45_12 = add i14 %trunc_ln60_72, i14 16382" [./execution_state.hpp:45]   --->   Operation 2288 'add' 'add_ln45_12' <Predicate = (opcode == 17)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2289 [1/1] (0.00ns)   --->   "%shl_ln50_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_12, i5 0" [./intx/intx.hpp:50]   --->   Operation 2289 'bitconcatenate' 'shl_ln50_6' <Predicate = (opcode == 17)> <Delay = 0.00>
ST_159 : Operation 2290 [1/1] (0.46ns)   --->   "%br_ln211 = br void" [./intx/int128.hpp:211]   --->   Operation 2290 'br' 'br_ln211' <Predicate = (opcode == 17)> <Delay = 0.46>
ST_159 : Operation 2291 [1/2] (1.29ns)   --->   "%state_load_57 = load i14 %state_addr_61" [./execution_state.hpp:60]   --->   Operation 2291 'load' 'state_load_57' <Predicate = (opcode == 16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_159 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln60_70 = trunc i256 %state_load_57" [./execution_state.hpp:60]   --->   Operation 2292 'trunc' 'trunc_ln60_70' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_159 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln60_28 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_57, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2293 'partselect' 'trunc_ln60_28' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_159 : Operation 2294 [1/1] (0.00ns)   --->   "%trunc_ln60_29 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_57, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2294 'partselect' 'trunc_ln60_29' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_159 : Operation 2295 [1/1] (0.00ns)   --->   "%trunc_ln60_33 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_57, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2295 'partselect' 'trunc_ln60_33' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_159 : Operation 2296 [1/1] (1.05ns)   --->   "%add_ln45_11 = add i14 %trunc_ln60_66, i14 16382" [./execution_state.hpp:45]   --->   Operation 2296 'add' 'add_ln45_11' <Predicate = (opcode == 16)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2297 [1/1] (0.00ns)   --->   "%shl_ln50_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_11, i5 0" [./intx/intx.hpp:50]   --->   Operation 2297 'bitconcatenate' 'shl_ln50_5' <Predicate = (opcode == 16)> <Delay = 0.00>
ST_159 : Operation 2298 [1/1] (0.46ns)   --->   "%br_ln211 = br void" [./intx/int128.hpp:211]   --->   Operation 2298 'br' 'br_ln211' <Predicate = (opcode == 16)> <Delay = 0.46>

State 160 <SV = 14> <Delay = 2.42>
ST_160 : Operation 2299 [1/1] (0.00ns)   --->   "%i_100 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531, i3 %i_101, void %.split204"   --->   Operation 2299 'phi' 'i_100' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2300 [1/1] (0.00ns)   --->   "%k_17 = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i531, i1 %k_22, void %.split204"   --->   Operation 2300 'phi' 'k_17' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2301 [1/1] (0.71ns)   --->   "%i_101 = add i3 %i_100, i3 1" [./intx/int128.hpp:211]   --->   Operation 2301 'add' 'i_101' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2302 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2302 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2303 [1/1] (0.56ns)   --->   "%icmp_ln211_2 = icmp_eq  i3 %i_100, i3 4" [./intx/int128.hpp:211]   --->   Operation 2303 'icmp' 'icmp_ln211_2' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2304 [1/1] (0.00ns)   --->   "%empty_269 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2304 'speclooptripcount' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2305 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211_2, void %.split204, void %split2137" [./intx/int128.hpp:211]   --->   Operation 2305 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln50_39 = trunc i3 %i_100" [./intx/intx.hpp:50]   --->   Operation 2306 'trunc' 'trunc_ln50_39' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_160 : Operation 2307 [1/1] (0.00ns)   --->   "%or_ln50_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_39, i3 0" [./intx/intx.hpp:50]   --->   Operation 2307 'bitconcatenate' 'or_ln50_1' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_160 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i7 %or_ln50_1" [./intx/intx.hpp:50]   --->   Operation 2308 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_160 : Operation 2309 [1/1] (1.12ns)   --->   "%add_ln50_18 = add i19 %zext_ln50_4, i19 %shl_ln50_6" [./intx/intx.hpp:50]   --->   Operation 2309 'add' 'add_ln50_18' <Predicate = (!icmp_ln211_2)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2310 [1/1] (0.00ns)   --->   "%lshr_ln213_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_18, i32 5, i32 18" [./intx/int128.hpp:213]   --->   Operation 2310 'partselect' 'lshr_ln213_8' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_160 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln213_7 = zext i14 %lshr_ln213_8" [./intx/int128.hpp:213]   --->   Operation 2311 'zext' 'zext_ln213_7' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_160 : Operation 2312 [1/1] (0.00ns)   --->   "%state_addr_127 = getelementptr i256 %state, i64 0, i64 %zext_ln213_7" [./intx/int128.hpp:213]   --->   Operation 2312 'getelementptr' 'state_addr_127' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_160 : Operation 2313 [2/2] (1.29ns)   --->   "%state_load_162 = load i14 %state_addr_127" [./intx/int128.hpp:213]   --->   Operation 2313 'load' 'state_load_162' <Predicate = (!icmp_ln211_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 161 <SV = 15> <Delay = 5.39>
ST_161 : Operation 2314 [1/2] (1.29ns)   --->   "%state_load_162 = load i14 %state_addr_127" [./intx/int128.hpp:213]   --->   Operation 2314 'load' 'state_load_162' <Predicate = (!icmp_ln211_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_161 : Operation 2315 [1/1] (0.00ns)   --->   "%shl_ln213_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_39, i6 0" [./intx/int128.hpp:213]   --->   Operation 2315 'bitconcatenate' 'shl_ln213_1' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_161 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln213_8 = zext i8 %shl_ln213_1" [./intx/int128.hpp:213]   --->   Operation 2316 'zext' 'zext_ln213_8' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_161 : Operation 2317 [1/1] (1.44ns)   --->   "%lshr_ln213_2 = lshr i256 %state_load_162, i256 %zext_ln213_8" [./intx/int128.hpp:213]   --->   Operation 2317 'lshr' 'lshr_ln213_2' <Predicate = (!icmp_ln211_2)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2318 [1/1] (0.00ns)   --->   "%trunc_ln213_2 = trunc i256 %lshr_ln213_2" [./intx/int128.hpp:213]   --->   Operation 2318 'trunc' 'trunc_ln213_2' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_161 : Operation 2319 [1/1] (0.54ns)   --->   "%tmp_41 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_76, i64 %trunc_ln60_34, i64 %trunc_ln60_35, i64 %trunc_ln60_39, i2 %trunc_ln50_39" [./intx/int128.hpp:213]   --->   Operation 2319 'mux' 'tmp_41' <Predicate = (!icmp_ln211_2)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2320 [1/1] (1.36ns)   --->   "%sub_ln213_4 = sub i64 %trunc_ln213_2, i64 %tmp_41" [./intx/int128.hpp:213]   --->   Operation 2320 'sub' 'sub_ln213_4' <Predicate = (!icmp_ln211_2)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2321 [1/1] (1.14ns)   --->   "%k1_2 = icmp_ult  i64 %trunc_ln213_2, i64 %tmp_41" [./intx/int128.hpp:214]   --->   Operation 2321 'icmp' 'k1_2' <Predicate = (!icmp_ln211_2)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i1 %k_17" [./intx/int128.hpp:215]   --->   Operation 2322 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>
ST_161 : Operation 2323 [1/1] (1.14ns)   --->   "%k2_2 = icmp_ult  i64 %sub_ln213_4, i64 %zext_ln215_3" [./intx/int128.hpp:215]   --->   Operation 2323 'icmp' 'k2_2' <Predicate = (!icmp_ln211_2)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2324 [1/1] (0.14ns)   --->   "%k_22 = or i1 %k1_2, i1 %k2_2" [./intx/int128.hpp:217]   --->   Operation 2324 'or' 'k_22' <Predicate = (!icmp_ln211_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2325 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2325 'br' 'br_ln0' <Predicate = (!icmp_ln211_2)> <Delay = 0.00>

State 162 <SV = 15> <Delay = 1.29>
ST_162 : Operation 2326 [2/2] (1.29ns)   --->   "%state_load_161 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2326 'load' 'state_load_161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_162 : Operation 2327 [1/1] (0.62ns)   --->   "%store_ln110 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:110]   --->   Operation 2327 'store' 'store_ln110' <Predicate = true> <Delay = 0.62>

State 163 <SV = 16> <Delay = 4.77>
ST_163 : Operation 2328 [1/2] (1.29ns)   --->   "%state_load_161 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2328 'load' 'state_load_161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_163 : Operation 2329 [1/1] (0.00ns)   --->   "%trunc_ln45_12 = trunc i256 %state_load_161" [./execution_state.hpp:45]   --->   Operation 2329 'trunc' 'trunc_ln45_12' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2330 [1/1] (1.05ns)   --->   "%add_ln45_58 = add i14 %trunc_ln45_12, i14 16383" [./execution_state.hpp:45]   --->   Operation 2330 'add' 'add_ln45_58' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2331 [1/1] (0.00ns)   --->   "%shl_ln45_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_58, i5 0" [./execution_state.hpp:45]   --->   Operation 2331 'bitconcatenate' 'shl_ln45_19' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2332 [1/1] (1.12ns)   --->   "%add_ln45_59 = add i19 %shl_ln45_19, i19 64" [./execution_state.hpp:45]   --->   Operation 2332 'add' 'add_ln45_59' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i1 %k_17" [./instructions.hpp:170]   --->   Operation 2333 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2334 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_59, i32 5, i32 18" [./instructions.hpp:170]   --->   Operation 2334 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i14 %lshr_ln9" [./instructions.hpp:170]   --->   Operation 2335 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2336 [1/1] (0.00ns)   --->   "%state_addr_126 = getelementptr i256 %state, i64 0, i64 %zext_ln170_1" [./instructions.hpp:170]   --->   Operation 2336 'getelementptr' 'state_addr_126' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2337 [1/1] (1.29ns)   --->   "%store_ln170 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_126, i256 %zext_ln170, i32 4294967295" [./instructions.hpp:170]   --->   Operation 2337 'store' 'store_ln170' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_163 : Operation 2338 [1/1] (0.00ns)   --->   "%br_ln110 = br void %.backedge" [executor_fpga.cpp:110]   --->   Operation 2338 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 164 <SV = 14> <Delay = 2.42>
ST_164 : Operation 2339 [1/1] (0.00ns)   --->   "%i_98 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477, i3 %i_99, void %.split206"   --->   Operation 2339 'phi' 'i_98' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2340 [1/1] (0.00ns)   --->   "%k = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i477, i1 %k_20, void %.split206"   --->   Operation 2340 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2341 [1/1] (0.71ns)   --->   "%i_99 = add i3 %i_98, i3 1" [./intx/int128.hpp:211]   --->   Operation 2341 'add' 'i_99' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2342 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2342 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2343 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i_98, i3 4" [./intx/int128.hpp:211]   --->   Operation 2343 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2344 [1/1] (0.00ns)   --->   "%empty_268 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2344 'speclooptripcount' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2345 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split206, void %split2139" [./intx/int128.hpp:211]   --->   Operation 2345 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2346 [1/1] (0.00ns)   --->   "%trunc_ln50_38 = trunc i3 %i_98" [./intx/intx.hpp:50]   --->   Operation 2346 'trunc' 'trunc_ln50_38' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_164 : Operation 2347 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 2, i2 %trunc_ln50_38, i3 0" [./intx/intx.hpp:50]   --->   Operation 2347 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_164 : Operation 2348 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i7 %or_ln" [./intx/intx.hpp:50]   --->   Operation 2348 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_164 : Operation 2349 [1/1] (1.12ns)   --->   "%add_ln50_17 = add i19 %zext_ln50_3, i19 %shl_ln50_5" [./intx/intx.hpp:50]   --->   Operation 2349 'add' 'add_ln50_17' <Predicate = (!icmp_ln211)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2350 [1/1] (0.00ns)   --->   "%lshr_ln213_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_17, i32 5, i32 18" [./intx/int128.hpp:213]   --->   Operation 2350 'partselect' 'lshr_ln213_7' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_164 : Operation 2351 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i14 %lshr_ln213_7" [./intx/int128.hpp:213]   --->   Operation 2351 'zext' 'zext_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_164 : Operation 2352 [1/1] (0.00ns)   --->   "%state_addr_125 = getelementptr i256 %state, i64 0, i64 %zext_ln213" [./intx/int128.hpp:213]   --->   Operation 2352 'getelementptr' 'state_addr_125' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_164 : Operation 2353 [2/2] (1.29ns)   --->   "%state_load_160 = load i14 %state_addr_125" [./intx/int128.hpp:213]   --->   Operation 2353 'load' 'state_load_160' <Predicate = (!icmp_ln211)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 165 <SV = 15> <Delay = 5.39>
ST_165 : Operation 2354 [1/1] (0.54ns)   --->   "%tmp_40 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_70, i64 %trunc_ln60_28, i64 %trunc_ln60_29, i64 %trunc_ln60_33, i2 %trunc_ln50_38" [./intx/int128.hpp:213]   --->   Operation 2354 'mux' 'tmp_40' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2355 [1/2] (1.29ns)   --->   "%state_load_160 = load i14 %state_addr_125" [./intx/int128.hpp:213]   --->   Operation 2355 'load' 'state_load_160' <Predicate = (!icmp_ln211)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_165 : Operation 2356 [1/1] (0.00ns)   --->   "%shl_ln34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_38, i6 0" [./intx/int128.hpp:213]   --->   Operation 2356 'bitconcatenate' 'shl_ln34' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_165 : Operation 2357 [1/1] (0.00ns)   --->   "%zext_ln213_6 = zext i8 %shl_ln34" [./intx/int128.hpp:213]   --->   Operation 2357 'zext' 'zext_ln213_6' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_165 : Operation 2358 [1/1] (1.44ns)   --->   "%lshr_ln213 = lshr i256 %state_load_160, i256 %zext_ln213_6" [./intx/int128.hpp:213]   --->   Operation 2358 'lshr' 'lshr_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2359 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i256 %lshr_ln213" [./intx/int128.hpp:213]   --->   Operation 2359 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_165 : Operation 2360 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp_40, i64 %trunc_ln213" [./intx/int128.hpp:213]   --->   Operation 2360 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2361 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp_40, i64 %trunc_ln213" [./intx/int128.hpp:214]   --->   Operation 2361 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 2362 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_165 : Operation 2363 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 2363 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2364 [1/1] (0.14ns)   --->   "%k_20 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 2364 'or' 'k_20' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2365 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2365 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>

State 166 <SV = 15> <Delay = 1.29>
ST_166 : Operation 2366 [2/2] (1.29ns)   --->   "%state_load_159 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2366 'load' 'state_load_159' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_166 : Operation 2367 [1/1] (0.62ns)   --->   "%store_ln107 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:107]   --->   Operation 2367 'store' 'store_ln107' <Predicate = true> <Delay = 0.62>

State 167 <SV = 16> <Delay = 4.77>
ST_167 : Operation 2368 [1/2] (1.29ns)   --->   "%state_load_159 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2368 'load' 'state_load_159' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_167 : Operation 2369 [1/1] (0.00ns)   --->   "%trunc_ln45_11 = trunc i256 %state_load_159" [./execution_state.hpp:45]   --->   Operation 2369 'trunc' 'trunc_ln45_11' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2370 [1/1] (1.05ns)   --->   "%add_ln45_56 = add i14 %trunc_ln45_11, i14 16383" [./execution_state.hpp:45]   --->   Operation 2370 'add' 'add_ln45_56' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2371 [1/1] (0.00ns)   --->   "%shl_ln45_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_56, i5 0" [./execution_state.hpp:45]   --->   Operation 2371 'bitconcatenate' 'shl_ln45_18' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2372 [1/1] (1.12ns)   --->   "%add_ln45_57 = add i19 %shl_ln45_18, i19 64" [./execution_state.hpp:45]   --->   Operation 2372 'add' 'add_ln45_57' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i1 %k" [./instructions.hpp:164]   --->   Operation 2373 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2374 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln45_57, i32 5, i32 18" [./instructions.hpp:164]   --->   Operation 2374 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i14 %lshr_ln8" [./instructions.hpp:164]   --->   Operation 2375 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2376 [1/1] (0.00ns)   --->   "%state_addr_124 = getelementptr i256 %state, i64 0, i64 %zext_ln164_1" [./instructions.hpp:164]   --->   Operation 2376 'getelementptr' 'state_addr_124' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2377 [1/1] (1.29ns)   --->   "%store_ln164 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_124, i256 %zext_ln164, i32 4294967295" [./instructions.hpp:164]   --->   Operation 2377 'store' 'store_ln164' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_167 : Operation 2378 [1/1] (0.00ns)   --->   "%br_ln107 = br void %.backedge" [executor_fpga.cpp:107]   --->   Operation 2378 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 168 <SV = 11> <Delay = 0.62>
ST_168 : Operation 2379 [2/2] (0.00ns)   --->   "%call_ln103 = call void @signextend, i256 %state" [executor_fpga.cpp:103]   --->   Operation 2379 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_168 : Operation 2380 [1/1] (0.62ns)   --->   "%store_ln104 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:104]   --->   Operation 2380 'store' 'store_ln104' <Predicate = true> <Delay = 0.62>

State 169 <SV = 12> <Delay = 0.00>
ST_169 : Operation 2381 [1/2] (0.00ns)   --->   "%call_ln103 = call void @signextend, i256 %state" [executor_fpga.cpp:103]   --->   Operation 2381 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 2382 [1/1] (0.00ns)   --->   "%br_ln104 = br void %.backedge" [executor_fpga.cpp:104]   --->   Operation 2382 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 170 <SV = 11> <Delay = 3.73>
ST_170 : Operation 2383 [1/2] (1.29ns)   --->   "%state_load_54 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2383 'load' 'state_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_170 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln60_59 = trunc i256 %state_load_54" [./execution_state.hpp:60]   --->   Operation 2384 'trunc' 'trunc_ln60_59' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2385 [1/1] (0.00ns)   --->   "%trunc_ln60_60 = trunc i256 %state_load_54" [./execution_state.hpp:60]   --->   Operation 2385 'trunc' 'trunc_ln60_60' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2386 [1/1] (1.14ns)   --->   "%add_ln60_23 = add i32 %trunc_ln60_59, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2386 'add' 'add_ln60_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i32 %add_ln60_23" [./execution_state.hpp:60]   --->   Operation 2387 'zext' 'zext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2388 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_11, i32 15" [./execution_state.hpp:60]   --->   Operation 2388 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 171 <SV = 12> <Delay = 3.48>
ST_171 : Operation 2389 [1/1] (1.05ns)   --->   "%add_ln60_66 = add i14 %trunc_ln60_60, i14 16383" [./execution_state.hpp:60]   --->   Operation 2389 'add' 'add_ln60_66' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2390 [1/1] (0.00ns)   --->   "%shl_ln60_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_66, i5 0" [./execution_state.hpp:60]   --->   Operation 2390 'bitconcatenate' 'shl_ln60_8' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2391 [1/1] (1.12ns)   --->   "%add_ln60_24 = add i19 %shl_ln60_8, i19 64" [./execution_state.hpp:60]   --->   Operation 2391 'add' 'add_ln60_24' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2392 [1/1] (0.00ns)   --->   "%lshr_ln60_8 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_24, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2392 'partselect' 'lshr_ln60_8' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln60_39 = zext i14 %lshr_ln60_8" [./execution_state.hpp:60]   --->   Operation 2393 'zext' 'zext_ln60_39' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2394 [1/1] (0.00ns)   --->   "%state_addr_60 = getelementptr i256 %state, i64 0, i64 %zext_ln60_39" [./execution_state.hpp:60]   --->   Operation 2394 'getelementptr' 'state_addr_60' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2395 [2/2] (1.29ns)   --->   "%state_load_55 = load i14 %state_addr_60" [./execution_state.hpp:60]   --->   Operation 2395 'load' 'state_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 172 <SV = 13> <Delay = 2.18>
ST_172 : Operation 2396 [1/2] (1.29ns)   --->   "%state_load_55 = load i14 %state_addr_60" [./execution_state.hpp:60]   --->   Operation 2396 'load' 'state_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_172 : Operation 2397 [1/1] (0.00ns)   --->   "%base = trunc i256 %state_load_55" [./execution_state.hpp:60]   --->   Operation 2397 'trunc' 'base' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2398 [1/1] (0.00ns)   --->   "%base_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_55, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2398 'partselect' 'base_1' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2399 [1/1] (0.00ns)   --->   "%base_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_55, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2399 'partselect' 'base_2' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2400 [1/1] (0.00ns)   --->   "%base_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_55, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2400 'partselect' 'base_3' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2401 [1/1] (1.05ns)   --->   "%add_ln42_3 = add i14 %trunc_ln60_60, i14 16382" [./execution_state.hpp:42]   --->   Operation 2401 'add' 'add_ln42_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2402 [1/1] (0.00ns)   --->   "%shl_ln26 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_3, i5 0" [./execution_state.hpp:42]   --->   Operation 2402 'bitconcatenate' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2403 [1/1] (1.12ns)   --->   "%exponent = add i19 %shl_ln26, i19 64" [./execution_state.hpp:42]   --->   Operation 2403 'add' 'exponent' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2404 [1/1] (0.46ns)   --->   "%br_ln441 = br void" [./intx/intx.hpp:441]   --->   Operation 2404 'br' 'br_ln441' <Predicate = true> <Delay = 0.46>

State 173 <SV = 14> <Delay = 3.27>
ST_173 : Operation 2405 [1/1] (0.00ns)   --->   "%i_97 = phi i3 4, void, i3 %i_113, void"   --->   Operation 2405 'phi' 'i_97' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2406 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2406 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2407 [1/1] (0.56ns)   --->   "%icmp_ln441 = icmp_eq  i3 %i_97, i3 0" [./intx/intx.hpp:441]   --->   Operation 2407 'icmp' 'icmp_ln441' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2408 [1/1] (0.00ns)   --->   "%empty_267 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 2408 'speclooptripcount' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2409 [1/1] (0.46ns)   --->   "%br_ln441 = br i1 %icmp_ln441, void %.split208, void %_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i" [./intx/intx.hpp:441]   --->   Operation 2409 'br' 'br_ln441' <Predicate = true> <Delay = 0.46>
ST_173 : Operation 2410 [1/1] (0.00ns)   --->   "%shl_ln50_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_97, i3 0" [./intx/intx.hpp:50]   --->   Operation 2410 'bitconcatenate' 'shl_ln50_14' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_173 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %shl_ln50_14" [./intx/intx.hpp:50]   --->   Operation 2411 'zext' 'zext_ln50' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_173 : Operation 2412 [1/1] (0.85ns)   --->   "%add_ln50 = add i7 %zext_ln50, i7 56" [./intx/intx.hpp:50]   --->   Operation 2412 'add' 'add_ln50' <Predicate = (!icmp_ln441)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i7 %add_ln50" [./intx/intx.hpp:50]   --->   Operation 2413 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_173 : Operation 2414 [1/1] (1.12ns)   --->   "%add_ln50_16 = add i19 %zext_ln50_2, i19 %shl_ln26" [./intx/intx.hpp:50]   --->   Operation 2414 'add' 'add_ln50_16' <Predicate = (!icmp_ln441)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2415 [1/1] (0.00ns)   --->   "%lshr_ln443_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_16, i32 5, i32 18" [./intx/intx.hpp:443]   --->   Operation 2415 'partselect' 'lshr_ln443_1' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_173 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i14 %lshr_ln443_1" [./intx/intx.hpp:443]   --->   Operation 2416 'zext' 'zext_ln443' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_173 : Operation 2417 [1/1] (0.00ns)   --->   "%state_addr_123 = getelementptr i256 %state, i64 0, i64 %zext_ln443" [./intx/intx.hpp:443]   --->   Operation 2417 'getelementptr' 'state_addr_123' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_173 : Operation 2418 [2/2] (1.29ns)   --->   "%state_load_158 = load i14 %state_addr_123" [./intx/intx.hpp:443]   --->   Operation 2418 'load' 'state_load_158' <Predicate = (!icmp_ln441)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 174 <SV = 15> <Delay = 3.19>
ST_174 : Operation 2419 [1/1] (0.00ns)   --->   "%trunc_ln50_37 = trunc i3 %i_97" [./intx/intx.hpp:50]   --->   Operation 2419 'trunc' 'trunc_ln50_37' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_174 : Operation 2420 [1/1] (0.00ns)   --->   "%trunc_ln50_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_37, i3 0" [./intx/intx.hpp:50]   --->   Operation 2420 'bitconcatenate' 'trunc_ln50_s' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_174 : Operation 2421 [1/2] (1.29ns)   --->   "%state_load_158 = load i14 %state_addr_123" [./intx/intx.hpp:443]   --->   Operation 2421 'load' 'state_load_158' <Predicate = (!icmp_ln441)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_174 : Operation 2422 [1/1] (0.82ns)   --->   "%add_ln443 = add i5 %trunc_ln50_s, i5 24" [./intx/intx.hpp:443]   --->   Operation 2422 'add' 'add_ln443' <Predicate = (!icmp_ln441)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln443)   --->   "%shl_ln33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln443, i3 0" [./intx/intx.hpp:443]   --->   Operation 2423 'bitconcatenate' 'shl_ln33' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_174 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln443)   --->   "%zext_ln443_1 = zext i8 %shl_ln33" [./intx/intx.hpp:443]   --->   Operation 2424 'zext' 'zext_ln443_1' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_174 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln443)   --->   "%lshr_ln443 = lshr i256 %state_load_158, i256 %zext_ln443_1" [./intx/intx.hpp:443]   --->   Operation 2425 'lshr' 'lshr_ln443' <Predicate = (!icmp_ln441)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln443)   --->   "%trunc_ln443 = trunc i256 %lshr_ln443" [./intx/intx.hpp:443]   --->   Operation 2426 'trunc' 'trunc_ln443' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_174 : Operation 2427 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln443 = icmp_eq  i64 %trunc_ln443, i64 0" [./intx/intx.hpp:443]   --->   Operation 2427 'icmp' 'icmp_ln443' <Predicate = (!icmp_ln441)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2428 [1/1] (0.46ns)   --->   "%br_ln443 = br i1 %icmp_ln443, void %_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i, void" [./intx/intx.hpp:443]   --->   Operation 2428 'br' 'br_ln443' <Predicate = (!icmp_ln441)> <Delay = 0.46>
ST_174 : Operation 2429 [1/1] (0.71ns)   --->   "%i_113 = add i3 %i_97, i3 7" [./intx/intx.hpp:441]   --->   Operation 2429 'add' 'i_113' <Predicate = (!icmp_ln441 & icmp_ln443)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2430 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2430 'br' 'br_ln0' <Predicate = (!icmp_ln441 & icmp_ln443)> <Delay = 0.00>

State 175 <SV = 16> <Delay = 1.29>
ST_175 : Operation 2431 [1/1] (0.00ns)   --->   "%exponent_significant_bytes = phi i3 %i_97, void %.split208, i3 0, void"   --->   Operation 2431 'phi' 'exponent_significant_bytes' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2432 [2/2] (1.29ns)   --->   "%state_load_172 = load i14 %state_addr_41" [./instructions.hpp:137]   --->   Operation 2432 'load' 'state_load_172' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 176 <SV = 17> <Delay = 6.91>
ST_176 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i3 %exponent_significant_bytes" [./instructions.hpp:135]   --->   Operation 2433 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2434 [1/2] (1.29ns)   --->   "%state_load_172 = load i14 %state_addr_41" [./instructions.hpp:137]   --->   Operation 2434 'load' 'state_load_172' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_176 : Operation 2435 [1/1] (0.00ns)   --->   "%trunc_ln35 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %state_load_172, i32 128, i32 159" [./instructions.hpp:137]   --->   Operation 2435 'partselect' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2436 [1/1] (0.80ns)   --->   "%icmp_ln137 = icmp_sgt  i32 %trunc_ln35, i32 2" [./instructions.hpp:137]   --->   Operation 2436 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2437 [1/1] (0.37ns)   --->   "%select_ln138 = select i1 %icmp_ln137, i9 50, i9 10" [./instructions.hpp:138]   --->   Operation 2437 'select' 'select_ln138' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 2438 [1/1] (1.78ns)   --->   "%additional_cost = mul i9 %select_ln138, i9 %zext_ln135" [./instructions.hpp:138]   --->   Operation 2438 'mul' 'additional_cost' <Predicate = true> <Delay = 1.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i9 %additional_cost" [./instructions.hpp:139]   --->   Operation 2439 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2440 [1/1] (1.36ns)   --->   "%sub_ln139 = sub i64 %sub_ln45, i64 %zext_ln139_1" [./instructions.hpp:139]   --->   Operation 2440 'sub' 'sub_ln139' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i64 %sub_ln139" [./instructions.hpp:139]   --->   Operation 2441 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2442 [1/1] (1.29ns)   --->   "%store_ln139 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln139, i32 255" [./instructions.hpp:139]   --->   Operation 2442 'store' 'store_ln139' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_176 : Operation 2443 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln139, i32 63" [./instructions.hpp:139]   --->   Operation 2443 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2444 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp_423, void, void %_ZN4intx23count_significant_wordsILj256EEEjRKNS_4uintIXT_EEE.exit.i..backedge_crit_edge" [./instructions.hpp:139]   --->   Operation 2444 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2445 [1/1] (0.00ns)   --->   "%lshr_ln142_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %exponent, i32 5, i32 18" [./instructions.hpp:142]   --->   Operation 2445 'partselect' 'lshr_ln142_3' <Predicate = (!tmp_423)> <Delay = 0.00>
ST_176 : Operation 2446 [1/1] (0.62ns)   --->   "%store_ln143 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:143]   --->   Operation 2446 'store' 'store_ln143' <Predicate = (!tmp_423)> <Delay = 0.62>
ST_176 : Operation 2447 [1/1] (0.62ns)   --->   "%store_ln139 = store i64 %code_pos_4, i64 %code_pos" [./instructions.hpp:139]   --->   Operation 2447 'store' 'store_ln139' <Predicate = (tmp_423)> <Delay = 0.62>
ST_176 : Operation 2448 [1/1] (0.00ns)   --->   "%br_ln139 = br void %.backedge" [./instructions.hpp:139]   --->   Operation 2448 'br' 'br_ln139' <Predicate = (tmp_423)> <Delay = 0.00>

State 177 <SV = 18> <Delay = 1.29>
ST_177 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i14 %lshr_ln142_3" [./instructions.hpp:142]   --->   Operation 2449 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2450 [1/1] (0.00ns)   --->   "%state_addr_142 = getelementptr i256 %state, i64 0, i64 %zext_ln142" [./instructions.hpp:142]   --->   Operation 2450 'getelementptr' 'state_addr_142' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2451 [2/2] (1.29ns)   --->   "%state_load_178 = load i14 %state_addr_142" [./instructions.hpp:142]   --->   Operation 2451 'load' 'state_load_178' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 178 <SV = 19> <Delay = 1.29>
ST_178 : Operation 2452 [1/1] (0.00ns)   --->   "%ref_tmp_i439_0_01202_load = load i64 %ref_tmp_i439_0_01202" [./instructions.hpp:142]   --->   Operation 2452 'load' 'ref_tmp_i439_0_01202_load' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2453 [1/1] (0.00ns)   --->   "%ref_tmp_i439_1_01203_load = load i64 %ref_tmp_i439_1_01203" [./instructions.hpp:142]   --->   Operation 2453 'load' 'ref_tmp_i439_1_01203_load' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2454 [1/1] (0.00ns)   --->   "%ref_tmp_i439_2_01204_load = load i64 %ref_tmp_i439_2_01204" [./instructions.hpp:142]   --->   Operation 2454 'load' 'ref_tmp_i439_2_01204_load' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2455 [1/1] (0.00ns)   --->   "%ref_tmp_i439_3_01205_load = load i64 %ref_tmp_i439_3_01205" [./instructions.hpp:142]   --->   Operation 2455 'load' 'ref_tmp_i439_3_01205_load' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2456 [1/2] (1.29ns)   --->   "%state_load_178 = load i14 %state_addr_142" [./instructions.hpp:142]   --->   Operation 2456 'load' 'state_load_178' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_178 : Operation 2457 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i256 %state_load_178" [./instructions.hpp:142]   --->   Operation 2457 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2458 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_178, i32 64, i32 127" [./instructions.hpp:142]   --->   Operation 2458 'partselect' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2459 [1/1] (0.00ns)   --->   "%trunc_ln142_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_178, i32 128, i32 191" [./instructions.hpp:142]   --->   Operation 2459 'partselect' 'trunc_ln142_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln142_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_178, i32 192, i32 255" [./instructions.hpp:142]   --->   Operation 2460 'partselect' 'trunc_ln142_4' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2461 [2/2] (0.00ns)   --->   "%call_ret6 = call i256 @exp<256u>, i64 %ref_tmp_i439_0_01202_load, i64 %ref_tmp_i439_1_01203_load, i64 %ref_tmp_i439_2_01204_load, i64 %ref_tmp_i439_3_01205_load, i64 %base, i64 %base_1, i64 %base_2, i64 %base_3, i64 %trunc_ln142, i64 %trunc_ln142_2, i64 %trunc_ln142_3, i64 %trunc_ln142_4" [./instructions.hpp:142]   --->   Operation 2461 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 20> <Delay = 1.73>
ST_179 : Operation 2462 [1/2] (0.43ns)   --->   "%call_ret6 = call i256 @exp<256u>, i64 %ref_tmp_i439_0_01202_load, i64 %ref_tmp_i439_1_01203_load, i64 %ref_tmp_i439_2_01204_load, i64 %ref_tmp_i439_3_01205_load, i64 %base, i64 %base_1, i64 %base_2, i64 %base_3, i64 %trunc_ln142, i64 %trunc_ln142_2, i64 %trunc_ln142_3, i64 %trunc_ln142_4" [./instructions.hpp:142]   --->   Operation 2462 'call' 'call_ret6' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_179 : Operation 2463 [1/1] (0.00ns)   --->   "%ref_tmp_i = extractvalue i256 %call_ret6" [./instructions.hpp:142]   --->   Operation 2463 'extractvalue' 'ref_tmp_i' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2464 [1/1] (0.00ns)   --->   "%ref_tmp_i439_1 = extractvalue i256 %call_ret6" [./instructions.hpp:142]   --->   Operation 2464 'extractvalue' 'ref_tmp_i439_1' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2465 [1/1] (0.00ns)   --->   "%ref_tmp_i439_2 = extractvalue i256 %call_ret6" [./instructions.hpp:142]   --->   Operation 2465 'extractvalue' 'ref_tmp_i439_2' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2466 [1/1] (0.00ns)   --->   "%ref_tmp_i439_3 = extractvalue i256 %call_ret6" [./instructions.hpp:142]   --->   Operation 2466 'extractvalue' 'ref_tmp_i439_3' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2467 [1/1] (0.00ns)   --->   "%or_ln142_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i439_3, i64 %ref_tmp_i439_2, i64 %ref_tmp_i439_1, i64 %ref_tmp_i" [./instructions.hpp:142]   --->   Operation 2467 'bitconcatenate' 'or_ln142_2' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2468 [1/1] (1.29ns)   --->   "%store_ln142 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_142, i256 %or_ln142_2, i32 4294967295" [./instructions.hpp:142]   --->   Operation 2468 'store' 'store_ln142' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_179 : Operation 2469 [1/1] (0.00ns)   --->   "%store_ln143 = store i64 %ref_tmp_i439_3, i64 %ref_tmp_i439_3_01205" [./instructions.hpp:143]   --->   Operation 2469 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2470 [1/1] (0.00ns)   --->   "%store_ln143 = store i64 %ref_tmp_i439_2, i64 %ref_tmp_i439_2_01204" [./instructions.hpp:143]   --->   Operation 2470 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2471 [1/1] (0.00ns)   --->   "%store_ln143 = store i64 %ref_tmp_i439_1, i64 %ref_tmp_i439_1_01203" [./instructions.hpp:143]   --->   Operation 2471 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2472 [1/1] (0.00ns)   --->   "%store_ln143 = store i64 %ref_tmp_i, i64 %ref_tmp_i439_0_01202" [./instructions.hpp:143]   --->   Operation 2472 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2473 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.backedge" [./instructions.hpp:143]   --->   Operation 2473 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 180 <SV = 11> <Delay = 3.73>
ST_180 : Operation 2474 [1/2] (1.29ns)   --->   "%state_load_50 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2474 'load' 'state_load_50' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_180 : Operation 2475 [1/1] (0.00ns)   --->   "%trunc_ln60_52 = trunc i256 %state_load_50" [./execution_state.hpp:60]   --->   Operation 2475 'trunc' 'trunc_ln60_52' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_180 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln60_56 = trunc i256 %state_load_50" [./execution_state.hpp:60]   --->   Operation 2476 'trunc' 'trunc_ln60_56' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_180 : Operation 2477 [1/1] (1.14ns)   --->   "%add_ln60_19 = add i32 %trunc_ln60_52, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2477 'add' 'add_ln60_19' <Predicate = (opcode == 9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i32 %add_ln60_19" [./execution_state.hpp:60]   --->   Operation 2478 'zext' 'zext_ln60_9' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_180 : Operation 2479 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_9, i32 15" [./execution_state.hpp:60]   --->   Operation 2479 'store' 'store_ln60' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_180 : Operation 2480 [1/2] (1.29ns)   --->   "%state_load_46 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2480 'load' 'state_load_46' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_180 : Operation 2481 [1/1] (0.00ns)   --->   "%trunc_ln60_42 = trunc i256 %state_load_46" [./execution_state.hpp:60]   --->   Operation 2481 'trunc' 'trunc_ln60_42' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_180 : Operation 2482 [1/1] (0.00ns)   --->   "%trunc_ln60_46 = trunc i256 %state_load_46" [./execution_state.hpp:60]   --->   Operation 2482 'trunc' 'trunc_ln60_46' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_180 : Operation 2483 [1/1] (1.14ns)   --->   "%add_ln60_15 = add i32 %trunc_ln60_42, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2483 'add' 'add_ln60_15' <Predicate = (opcode == 8)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i32 %add_ln60_15" [./execution_state.hpp:60]   --->   Operation 2484 'zext' 'zext_ln60_7' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_180 : Operation 2485 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_7, i32 15" [./execution_state.hpp:60]   --->   Operation 2485 'store' 'store_ln60' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 181 <SV = 12> <Delay = 3.48>
ST_181 : Operation 2486 [1/1] (1.05ns)   --->   "%add_ln60_64 = add i14 %trunc_ln60_56, i14 16383" [./execution_state.hpp:60]   --->   Operation 2486 'add' 'add_ln60_64' <Predicate = (opcode == 9)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2487 [1/1] (0.00ns)   --->   "%shl_ln60_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_64, i5 0" [./execution_state.hpp:60]   --->   Operation 2487 'bitconcatenate' 'shl_ln60_6' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_181 : Operation 2488 [1/1] (1.12ns)   --->   "%add_ln60_20 = add i19 %shl_ln60_6, i19 64" [./execution_state.hpp:60]   --->   Operation 2488 'add' 'add_ln60_20' <Predicate = (opcode == 9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2489 [1/1] (0.00ns)   --->   "%lshr_ln60_6 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_20, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2489 'partselect' 'lshr_ln60_6' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_181 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln60_37 = zext i14 %lshr_ln60_6" [./execution_state.hpp:60]   --->   Operation 2490 'zext' 'zext_ln60_37' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_181 : Operation 2491 [1/1] (0.00ns)   --->   "%state_addr_57 = getelementptr i256 %state, i64 0, i64 %zext_ln60_37" [./execution_state.hpp:60]   --->   Operation 2491 'getelementptr' 'state_addr_57' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_181 : Operation 2492 [2/2] (1.29ns)   --->   "%state_load_51 = load i14 %state_addr_57" [./execution_state.hpp:60]   --->   Operation 2492 'load' 'state_load_51' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_181 : Operation 2493 [1/1] (1.05ns)   --->   "%add_ln60_62 = add i14 %trunc_ln60_46, i14 16383" [./execution_state.hpp:60]   --->   Operation 2493 'add' 'add_ln60_62' <Predicate = (opcode == 8)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2494 [1/1] (0.00ns)   --->   "%shl_ln60_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_62, i5 0" [./execution_state.hpp:60]   --->   Operation 2494 'bitconcatenate' 'shl_ln60_4' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_181 : Operation 2495 [1/1] (1.12ns)   --->   "%add_ln60_16 = add i19 %shl_ln60_4, i19 64" [./execution_state.hpp:60]   --->   Operation 2495 'add' 'add_ln60_16' <Predicate = (opcode == 8)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2496 [1/1] (0.00ns)   --->   "%lshr_ln60_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_16, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2496 'partselect' 'lshr_ln60_4' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_181 : Operation 2497 [1/1] (0.00ns)   --->   "%zext_ln60_35 = zext i14 %lshr_ln60_4" [./execution_state.hpp:60]   --->   Operation 2497 'zext' 'zext_ln60_35' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_181 : Operation 2498 [1/1] (0.00ns)   --->   "%state_addr_54 = getelementptr i256 %state, i64 0, i64 %zext_ln60_35" [./execution_state.hpp:60]   --->   Operation 2498 'getelementptr' 'state_addr_54' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_181 : Operation 2499 [2/2] (1.29ns)   --->   "%state_load_47 = load i14 %state_addr_54" [./execution_state.hpp:60]   --->   Operation 2499 'load' 'state_load_47' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 182 <SV = 13> <Delay = 2.43>
ST_182 : Operation 2500 [1/2] (1.29ns)   --->   "%state_load_51 = load i14 %state_addr_57" [./execution_state.hpp:60]   --->   Operation 2500 'load' 'state_load_51' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_182 : Operation 2501 [1/1] (0.00ns)   --->   "%trunc_ln60_57 = trunc i256 %state_load_51" [./execution_state.hpp:60]   --->   Operation 2501 'trunc' 'trunc_ln60_57' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_182 : Operation 2502 [1/1] (0.00ns)   --->   "%trunc_ln60_22 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_51, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2502 'partselect' 'trunc_ln60_22' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_182 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln60_23 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_51, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2503 'partselect' 'trunc_ln60_23' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_182 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln60_24 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_51, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2504 'partselect' 'trunc_ln60_24' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_182 : Operation 2505 [1/1] (1.14ns)   --->   "%add_ln60_21 = add i32 %trunc_ln60_52, i32 4294967294" [./execution_state.hpp:60]   --->   Operation 2505 'add' 'add_ln60_21' <Predicate = (opcode == 9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2506 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i32 %add_ln60_21" [./execution_state.hpp:60]   --->   Operation 2506 'zext' 'zext_ln60_10' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_182 : Operation 2507 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_10, i32 15" [./execution_state.hpp:60]   --->   Operation 2507 'store' 'store_ln60' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_182 : Operation 2508 [1/2] (1.29ns)   --->   "%state_load_47 = load i14 %state_addr_54" [./execution_state.hpp:60]   --->   Operation 2508 'load' 'state_load_47' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_182 : Operation 2509 [1/1] (0.00ns)   --->   "%trunc_ln60_47 = trunc i256 %state_load_47" [./execution_state.hpp:60]   --->   Operation 2509 'trunc' 'trunc_ln60_47' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_182 : Operation 2510 [1/1] (0.00ns)   --->   "%trunc_ln60_16 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_47, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2510 'partselect' 'trunc_ln60_16' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_182 : Operation 2511 [1/1] (0.00ns)   --->   "%trunc_ln60_17 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_47, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2511 'partselect' 'trunc_ln60_17' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_182 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln60_18 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_47, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2512 'partselect' 'trunc_ln60_18' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_182 : Operation 2513 [1/1] (1.14ns)   --->   "%add_ln60_17 = add i32 %trunc_ln60_42, i32 4294967294" [./execution_state.hpp:60]   --->   Operation 2513 'add' 'add_ln60_17' <Predicate = (opcode == 8)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i32 %add_ln60_17" [./execution_state.hpp:60]   --->   Operation 2514 'zext' 'zext_ln60_8' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_182 : Operation 2515 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_8, i32 15" [./execution_state.hpp:60]   --->   Operation 2515 'store' 'store_ln60' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 183 <SV = 14> <Delay = 3.48>
ST_183 : Operation 2516 [1/1] (1.05ns)   --->   "%add_ln60_65 = add i14 %trunc_ln60_56, i14 16382" [./execution_state.hpp:60]   --->   Operation 2516 'add' 'add_ln60_65' <Predicate = (opcode == 9)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2517 [1/1] (0.00ns)   --->   "%shl_ln60_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_65, i5 0" [./execution_state.hpp:60]   --->   Operation 2517 'bitconcatenate' 'shl_ln60_7' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2518 [1/1] (1.12ns)   --->   "%add_ln60_22 = add i19 %shl_ln60_7, i19 64" [./execution_state.hpp:60]   --->   Operation 2518 'add' 'add_ln60_22' <Predicate = (opcode == 9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2519 [1/1] (0.00ns)   --->   "%lshr_ln60_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_22, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2519 'partselect' 'lshr_ln60_7' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln60_38 = zext i14 %lshr_ln60_7" [./execution_state.hpp:60]   --->   Operation 2520 'zext' 'zext_ln60_38' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2521 [1/1] (0.00ns)   --->   "%state_addr_58 = getelementptr i256 %state, i64 0, i64 %zext_ln60_38" [./execution_state.hpp:60]   --->   Operation 2521 'getelementptr' 'state_addr_58' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2522 [2/2] (1.29ns)   --->   "%state_load_52 = load i14 %state_addr_58" [./execution_state.hpp:60]   --->   Operation 2522 'load' 'state_load_52' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_183 : Operation 2523 [1/1] (1.05ns)   --->   "%add_ln42_2 = add i14 %trunc_ln60_56, i14 16381" [./execution_state.hpp:42]   --->   Operation 2523 'add' 'add_ln42_2' <Predicate = (opcode == 9)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2524 [1/1] (0.00ns)   --->   "%shl_ln50_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_2, i5 0" [./intx/intx.hpp:50]   --->   Operation 2524 'bitconcatenate' 'shl_ln50_4' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2525 [1/1] (1.12ns)   --->   "%m_1 = add i19 %shl_ln50_4, i19 64" [./intx/intx.hpp:50]   --->   Operation 2525 'add' 'm_1' <Predicate = (opcode == 9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2526 [1/1] (0.00ns)   --->   "%lshr_ln83_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %m_1, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 2526 'partselect' 'lshr_ln83_14' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln83_7 = zext i14 %lshr_ln83_14" [./intx/intx.hpp:83]   --->   Operation 2527 'zext' 'zext_ln83_7' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2528 [1/1] (0.00ns)   --->   "%state_addr_59 = getelementptr i256 %state, i64 0, i64 %zext_ln83_7" [./intx/intx.hpp:83]   --->   Operation 2528 'getelementptr' 'state_addr_59' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_183 : Operation 2529 [2/2] (1.29ns)   --->   "%state_load_53 = load i14 %state_addr_59" [./intx/intx.hpp:83]   --->   Operation 2529 'load' 'state_load_53' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_183 : Operation 2530 [1/1] (1.05ns)   --->   "%add_ln60_63 = add i14 %trunc_ln60_46, i14 16382" [./execution_state.hpp:60]   --->   Operation 2530 'add' 'add_ln60_63' <Predicate = (opcode == 8)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2531 [1/1] (0.00ns)   --->   "%shl_ln60_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_63, i5 0" [./execution_state.hpp:60]   --->   Operation 2531 'bitconcatenate' 'shl_ln60_5' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2532 [1/1] (1.12ns)   --->   "%add_ln60_18 = add i19 %shl_ln60_5, i19 64" [./execution_state.hpp:60]   --->   Operation 2532 'add' 'add_ln60_18' <Predicate = (opcode == 8)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2533 [1/1] (0.00ns)   --->   "%lshr_ln60_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_18, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2533 'partselect' 'lshr_ln60_5' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln60_36 = zext i14 %lshr_ln60_5" [./execution_state.hpp:60]   --->   Operation 2534 'zext' 'zext_ln60_36' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2535 [1/1] (0.00ns)   --->   "%state_addr_55 = getelementptr i256 %state, i64 0, i64 %zext_ln60_36" [./execution_state.hpp:60]   --->   Operation 2535 'getelementptr' 'state_addr_55' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2536 [2/2] (1.29ns)   --->   "%state_load_48 = load i14 %state_addr_55" [./execution_state.hpp:60]   --->   Operation 2536 'load' 'state_load_48' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_183 : Operation 2537 [1/1] (1.05ns)   --->   "%add_ln42 = add i14 %trunc_ln60_46, i14 16381" [./execution_state.hpp:42]   --->   Operation 2537 'add' 'add_ln42' <Predicate = (opcode == 8)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2538 [1/1] (0.00ns)   --->   "%shl_ln50_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42, i5 0" [./intx/intx.hpp:50]   --->   Operation 2538 'bitconcatenate' 'shl_ln50_3' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2539 [1/1] (1.12ns)   --->   "%m = add i19 %shl_ln50_3, i19 64" [./intx/intx.hpp:50]   --->   Operation 2539 'add' 'm' <Predicate = (opcode == 8)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2540 [1/1] (0.00ns)   --->   "%lshr_ln83_13 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %m, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 2540 'partselect' 'lshr_ln83_13' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i14 %lshr_ln83_13" [./intx/intx.hpp:83]   --->   Operation 2541 'zext' 'zext_ln83_6' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2542 [1/1] (0.00ns)   --->   "%state_addr_56 = getelementptr i256 %state, i64 0, i64 %zext_ln83_6" [./intx/intx.hpp:83]   --->   Operation 2542 'getelementptr' 'state_addr_56' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_183 : Operation 2543 [2/2] (1.29ns)   --->   "%state_load_49 = load i14 %state_addr_56" [./intx/intx.hpp:83]   --->   Operation 2543 'load' 'state_load_49' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 184 <SV = 15> <Delay = 1.29>
ST_184 : Operation 2544 [1/2] (1.29ns)   --->   "%state_load_52 = load i14 %state_addr_58" [./execution_state.hpp:60]   --->   Operation 2544 'load' 'state_load_52' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_184 : Operation 2545 [1/1] (0.00ns)   --->   "%trunc_ln60_58 = trunc i256 %state_load_52" [./execution_state.hpp:60]   --->   Operation 2545 'trunc' 'trunc_ln60_58' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_184 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln60_25 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_52, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2546 'partselect' 'trunc_ln60_25' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_184 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln60_26 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_52, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2547 'partselect' 'trunc_ln60_26' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_184 : Operation 2548 [1/1] (0.00ns)   --->   "%trunc_ln60_27 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_52, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2548 'partselect' 'trunc_ln60_27' <Predicate = (opcode == 9)> <Delay = 0.00>
ST_184 : Operation 2549 [1/2] (1.29ns)   --->   "%state_load_53 = load i14 %state_addr_59" [./intx/intx.hpp:83]   --->   Operation 2549 'load' 'state_load_53' <Predicate = (opcode == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_184 : Operation 2550 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2550 'br' 'br_ln82' <Predicate = (opcode == 9)> <Delay = 0.46>
ST_184 : Operation 2551 [1/2] (1.29ns)   --->   "%state_load_48 = load i14 %state_addr_55" [./execution_state.hpp:60]   --->   Operation 2551 'load' 'state_load_48' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_184 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln60_48 = trunc i256 %state_load_48" [./execution_state.hpp:60]   --->   Operation 2552 'trunc' 'trunc_ln60_48' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_184 : Operation 2553 [1/1] (0.00ns)   --->   "%trunc_ln60_19 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_48, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2553 'partselect' 'trunc_ln60_19' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_184 : Operation 2554 [1/1] (0.00ns)   --->   "%trunc_ln60_20 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_48, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2554 'partselect' 'trunc_ln60_20' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_184 : Operation 2555 [1/1] (0.00ns)   --->   "%trunc_ln60_21 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_48, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2555 'partselect' 'trunc_ln60_21' <Predicate = (opcode == 8)> <Delay = 0.00>
ST_184 : Operation 2556 [1/2] (1.29ns)   --->   "%state_load_49 = load i14 %state_addr_56" [./intx/intx.hpp:83]   --->   Operation 2556 'load' 'state_load_49' <Predicate = (opcode == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_184 : Operation 2557 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2557 'br' 'br_ln82' <Predicate = (opcode == 8)> <Delay = 0.46>

State 185 <SV = 16> <Delay = 1.58>
ST_185 : Operation 2558 [1/1] (0.00ns)   --->   "%i_95 = phi i3 0, void %memset.loop2162, i3 %i_96, void %.split210"   --->   Operation 2558 'phi' 'i_95' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2559 [1/1] (0.00ns)   --->   "%result_30 = phi i1 1, void %memset.loop2162, i1 %result_31, void %.split210"   --->   Operation 2559 'phi' 'result_30' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2560 [1/1] (0.71ns)   --->   "%i_96 = add i3 %i_95, i3 1" [./intx/intx.hpp:82]   --->   Operation 2560 'add' 'i_96' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2561 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2561 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2562 [1/1] (0.56ns)   --->   "%icmp_ln82_8 = icmp_eq  i3 %i_95, i3 4" [./intx/intx.hpp:82]   --->   Operation 2562 'icmp' 'icmp_ln82_8' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2563 [1/1] (0.00ns)   --->   "%empty_266 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2563 'speclooptripcount' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2564 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_8, void %.split210, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i425" [./intx/intx.hpp:82]   --->   Operation 2564 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2565 [1/1] (0.00ns)   --->   "%trunc_ln50_36 = trunc i3 %i_95" [./intx/intx.hpp:50]   --->   Operation 2565 'trunc' 'trunc_ln50_36' <Predicate = (!icmp_ln82_8)> <Delay = 0.00>
ST_185 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_8)   --->   "%shl_ln83_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_36, i6 0" [./intx/intx.hpp:83]   --->   Operation 2566 'bitconcatenate' 'shl_ln83_5' <Predicate = (!icmp_ln82_8)> <Delay = 0.00>
ST_185 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_8)   --->   "%zext_ln83_13 = zext i8 %shl_ln83_5" [./intx/intx.hpp:83]   --->   Operation 2567 'zext' 'zext_ln83_13' <Predicate = (!icmp_ln82_8)> <Delay = 0.00>
ST_185 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_8)   --->   "%lshr_ln83_5 = lshr i256 %state_load_53, i256 %zext_ln83_13" [./intx/intx.hpp:83]   --->   Operation 2568 'lshr' 'lshr_ln83_5' <Predicate = (!icmp_ln82_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_8)   --->   "%trunc_ln83_5 = trunc i256 %lshr_ln83_5" [./intx/intx.hpp:83]   --->   Operation 2569 'trunc' 'trunc_ln83_5' <Predicate = (!icmp_ln82_8)> <Delay = 0.00>
ST_185 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_8)   --->   "%tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_36" [./intx/intx.hpp:83]   --->   Operation 2570 'mux' 'tmp_39' <Predicate = (!icmp_ln82_8)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2571 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_8 = icmp_eq  i64 %trunc_ln83_5, i64 %tmp_39" [./intx/intx.hpp:83]   --->   Operation 2571 'icmp' 'icmp_ln83_8' <Predicate = (!icmp_ln82_8)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2572 [1/1] (0.14ns)   --->   "%result_31 = and i1 %icmp_ln83_8, i1 %result_30" [./intx/intx.hpp:83]   --->   Operation 2572 'and' 'result_31' <Predicate = (!icmp_ln82_8)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2573 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2573 'br' 'br_ln0' <Predicate = (!icmp_ln82_8)> <Delay = 0.00>

State 186 <SV = 17> <Delay = 0.46>
ST_186 : Operation 2574 [1/1] (0.46ns)   --->   "%br_ln127 = br i1 %result_30, void, void %_Z6mulmodR5Stack.exit" [./instructions.hpp:127]   --->   Operation 2574 'br' 'br_ln127' <Predicate = true> <Delay = 0.46>
ST_186 : Operation 2575 [2/2] (0.00ns)   --->   "%call_ret5 = call i64 @mulmod, i256 %state, i64 %trunc_ln60_57, i64 %trunc_ln60_22, i64 %trunc_ln60_23, i64 %trunc_ln60_24, i64 %trunc_ln60_58, i64 %trunc_ln60_25, i64 %trunc_ln60_26, i64 %trunc_ln60_27, i19 %m_1, i11 %intx_internal_reciprocal_table" [./instructions.hpp:127]   --->   Operation 2575 'call' 'call_ret5' <Predicate = (!result_30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 18> <Delay = 0.73>
ST_187 : Operation 2576 [1/2] (0.73ns)   --->   "%call_ret5 = call i64 @mulmod, i256 %state, i64 %trunc_ln60_57, i64 %trunc_ln60_22, i64 %trunc_ln60_23, i64 %trunc_ln60_24, i64 %trunc_ln60_58, i64 %trunc_ln60_25, i64 %trunc_ln60_26, i64 %trunc_ln60_27, i19 %m_1, i11 %intx_internal_reciprocal_table" [./instructions.hpp:127]   --->   Operation 2576 'call' 'call_ret5' <Predicate = (!result_30)> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_187 : Operation 2577 [1/1] (0.46ns)   --->   "%br_ln127 = br void %_Z6mulmodR5Stack.exit" [./instructions.hpp:127]   --->   Operation 2577 'br' 'br_ln127' <Predicate = (!result_30)> <Delay = 0.46>
ST_187 : Operation 2578 [1/1] (0.62ns)   --->   "%store_ln98 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:98]   --->   Operation 2578 'store' 'store_ln98' <Predicate = true> <Delay = 0.62>

State 188 <SV = 19> <Delay = 1.29>
ST_188 : Operation 2579 [1/1] (0.00ns)   --->   "%this_assign_123_0_2 = phi i64 %call_ret5, void, i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i425" [./instructions.hpp:127]   --->   Operation 2579 'phi' 'this_assign_123_0_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2580 [1/1] (0.00ns)   --->   "%or_ln127_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i192.i64, i192 0, i64 %this_assign_123_0_2" [./instructions.hpp:127]   --->   Operation 2580 'bitconcatenate' 'or_ln127_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2581 [1/1] (1.29ns)   --->   "%store_ln127 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_59, i256 %or_ln127_2, i32 4294967295" [./instructions.hpp:127]   --->   Operation 2581 'store' 'store_ln127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_188 : Operation 2582 [1/1] (0.00ns)   --->   "%br_ln98 = br void %.backedge" [executor_fpga.cpp:98]   --->   Operation 2582 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 189 <SV = 16> <Delay = 1.58>
ST_189 : Operation 2583 [1/1] (0.00ns)   --->   "%i_93 = phi i3 0, void %memset.loop2166, i3 %i_94, void %.split213"   --->   Operation 2583 'phi' 'i_93' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2584 [1/1] (0.00ns)   --->   "%result_28 = phi i1 1, void %memset.loop2166, i1 %result_29, void %.split213"   --->   Operation 2584 'phi' 'result_28' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2585 [1/1] (0.71ns)   --->   "%i_94 = add i3 %i_93, i3 1" [./intx/intx.hpp:82]   --->   Operation 2585 'add' 'i_94' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2586 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2586 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2587 [1/1] (0.56ns)   --->   "%icmp_ln82_7 = icmp_eq  i3 %i_93, i3 4" [./intx/intx.hpp:82]   --->   Operation 2587 'icmp' 'icmp_ln82_7' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2588 [1/1] (0.00ns)   --->   "%empty_265 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2588 'speclooptripcount' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2589 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_7, void %.split213, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i383" [./intx/intx.hpp:82]   --->   Operation 2589 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2590 [1/1] (0.00ns)   --->   "%trunc_ln50_35 = trunc i3 %i_93" [./intx/intx.hpp:50]   --->   Operation 2590 'trunc' 'trunc_ln50_35' <Predicate = (!icmp_ln82_7)> <Delay = 0.00>
ST_189 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_7)   --->   "%shl_ln83_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_35, i6 0" [./intx/intx.hpp:83]   --->   Operation 2591 'bitconcatenate' 'shl_ln83_4' <Predicate = (!icmp_ln82_7)> <Delay = 0.00>
ST_189 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_7)   --->   "%zext_ln83_12 = zext i8 %shl_ln83_4" [./intx/intx.hpp:83]   --->   Operation 2592 'zext' 'zext_ln83_12' <Predicate = (!icmp_ln82_7)> <Delay = 0.00>
ST_189 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_7)   --->   "%lshr_ln83_4 = lshr i256 %state_load_49, i256 %zext_ln83_12" [./intx/intx.hpp:83]   --->   Operation 2593 'lshr' 'lshr_ln83_4' <Predicate = (!icmp_ln82_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_7)   --->   "%trunc_ln83_4 = trunc i256 %lshr_ln83_4" [./intx/intx.hpp:83]   --->   Operation 2594 'trunc' 'trunc_ln83_4' <Predicate = (!icmp_ln82_7)> <Delay = 0.00>
ST_189 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_7)   --->   "%tmp_38 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_35" [./intx/intx.hpp:83]   --->   Operation 2595 'mux' 'tmp_38' <Predicate = (!icmp_ln82_7)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2596 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_7 = icmp_eq  i64 %trunc_ln83_4, i64 %tmp_38" [./intx/intx.hpp:83]   --->   Operation 2596 'icmp' 'icmp_ln83_7' <Predicate = (!icmp_ln82_7)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2597 [1/1] (0.14ns)   --->   "%result_29 = and i1 %icmp_ln83_7, i1 %result_28" [./intx/intx.hpp:83]   --->   Operation 2597 'and' 'result_29' <Predicate = (!icmp_ln82_7)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2598 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2598 'br' 'br_ln0' <Predicate = (!icmp_ln82_7)> <Delay = 0.00>

State 190 <SV = 17> <Delay = 0.46>
ST_190 : Operation 2599 [1/1] (0.46ns)   --->   "%br_ln119 = br i1 %result_28, void, void %_Z6addmodR5Stack.exit" [./instructions.hpp:119]   --->   Operation 2599 'br' 'br_ln119' <Predicate = true> <Delay = 0.46>
ST_190 : Operation 2600 [2/2] (0.00ns)   --->   "%call_ret4 = call i64 @addmod, i256 %state, i64 %trunc_ln60_47, i64 %trunc_ln60_16, i64 %trunc_ln60_17, i64 %trunc_ln60_18, i64 %trunc_ln60_48, i64 %trunc_ln60_19, i64 %trunc_ln60_20, i64 %trunc_ln60_21, i19 %m, i11 %intx_internal_reciprocal_table" [./instructions.hpp:119]   --->   Operation 2600 'call' 'call_ret4' <Predicate = (!result_28)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 18> <Delay = 0.73>
ST_191 : Operation 2601 [1/2] (0.73ns)   --->   "%call_ret4 = call i64 @addmod, i256 %state, i64 %trunc_ln60_47, i64 %trunc_ln60_16, i64 %trunc_ln60_17, i64 %trunc_ln60_18, i64 %trunc_ln60_48, i64 %trunc_ln60_19, i64 %trunc_ln60_20, i64 %trunc_ln60_21, i19 %m, i11 %intx_internal_reciprocal_table" [./instructions.hpp:119]   --->   Operation 2601 'call' 'call_ret4' <Predicate = (!result_28)> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_191 : Operation 2602 [1/1] (0.46ns)   --->   "%br_ln119 = br void %_Z6addmodR5Stack.exit" [./instructions.hpp:119]   --->   Operation 2602 'br' 'br_ln119' <Predicate = (!result_28)> <Delay = 0.46>
ST_191 : Operation 2603 [1/1] (0.62ns)   --->   "%store_ln95 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:95]   --->   Operation 2603 'store' 'store_ln95' <Predicate = true> <Delay = 0.62>

State 192 <SV = 19> <Delay = 1.29>
ST_192 : Operation 2604 [1/1] (0.00ns)   --->   "%this_assign_122_0_2 = phi i64 %call_ret4, void, i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i383" [./instructions.hpp:119]   --->   Operation 2604 'phi' 'this_assign_122_0_2' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2605 [1/1] (0.00ns)   --->   "%or_ln119_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i192.i64, i192 0, i64 %this_assign_122_0_2" [./instructions.hpp:119]   --->   Operation 2605 'bitconcatenate' 'or_ln119_2' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2606 [1/1] (1.29ns)   --->   "%store_ln119 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_56, i256 %or_ln119_2, i32 4294967295" [./instructions.hpp:119]   --->   Operation 2606 'store' 'store_ln119' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_192 : Operation 2607 [1/1] (0.00ns)   --->   "%br_ln95 = br void %.backedge" [executor_fpga.cpp:95]   --->   Operation 2607 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 193 <SV = 11> <Delay = 4.77>
ST_193 : Operation 2608 [1/2] (1.29ns)   --->   "%state_load_44 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2608 'load' 'state_load_44' <Predicate = (opcode == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_193 : Operation 2609 [1/1] (0.00ns)   --->   "%trunc_ln45_4 = trunc i256 %state_load_44" [./execution_state.hpp:45]   --->   Operation 2609 'trunc' 'trunc_ln45_4' <Predicate = (opcode == 7)> <Delay = 0.00>
ST_193 : Operation 2610 [1/1] (1.05ns)   --->   "%add_ln45_10 = add i14 %trunc_ln45_4, i14 16382" [./execution_state.hpp:45]   --->   Operation 2610 'add' 'add_ln45_10' <Predicate = (opcode == 7)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2611 [1/1] (0.00ns)   --->   "%shl_ln50_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_10, i5 0" [./intx/intx.hpp:50]   --->   Operation 2611 'bitconcatenate' 'shl_ln50_2' <Predicate = (opcode == 7)> <Delay = 0.00>
ST_193 : Operation 2612 [1/1] (1.12ns)   --->   "%v_31 = add i19 %shl_ln50_2, i19 64" [./intx/intx.hpp:50]   --->   Operation 2612 'add' 'v_31' <Predicate = (opcode == 7)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2613 [1/1] (0.00ns)   --->   "%lshr_ln83_12 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_31, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 2613 'partselect' 'lshr_ln83_12' <Predicate = (opcode == 7)> <Delay = 0.00>
ST_193 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i14 %lshr_ln83_12" [./intx/intx.hpp:83]   --->   Operation 2614 'zext' 'zext_ln83_4' <Predicate = (opcode == 7)> <Delay = 0.00>
ST_193 : Operation 2615 [1/1] (0.00ns)   --->   "%state_addr_53 = getelementptr i256 %state, i64 0, i64 %zext_ln83_4" [./intx/intx.hpp:83]   --->   Operation 2615 'getelementptr' 'state_addr_53' <Predicate = (opcode == 7)> <Delay = 0.00>
ST_193 : Operation 2616 [2/2] (1.29ns)   --->   "%state_load_45 = load i14 %state_addr_53" [./intx/intx.hpp:83]   --->   Operation 2616 'load' 'state_load_45' <Predicate = (opcode == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_193 : Operation 2617 [1/2] (1.29ns)   --->   "%state_load_42 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2617 'load' 'state_load_42' <Predicate = (opcode == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_193 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = trunc i256 %state_load_42" [./execution_state.hpp:45]   --->   Operation 2618 'trunc' 'trunc_ln45_3' <Predicate = (opcode == 6)> <Delay = 0.00>
ST_193 : Operation 2619 [1/1] (1.05ns)   --->   "%add_ln45_8 = add i14 %trunc_ln45_3, i14 16382" [./execution_state.hpp:45]   --->   Operation 2619 'add' 'add_ln45_8' <Predicate = (opcode == 6)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2620 [1/1] (0.00ns)   --->   "%shl_ln50_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_8, i5 0" [./intx/intx.hpp:50]   --->   Operation 2620 'bitconcatenate' 'shl_ln50_1' <Predicate = (opcode == 6)> <Delay = 0.00>
ST_193 : Operation 2621 [1/1] (1.12ns)   --->   "%v_30 = add i19 %shl_ln50_1, i19 64" [./intx/intx.hpp:50]   --->   Operation 2621 'add' 'v_30' <Predicate = (opcode == 6)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2622 [1/1] (0.00ns)   --->   "%lshr_ln83_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_30, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 2622 'partselect' 'lshr_ln83_11' <Predicate = (opcode == 6)> <Delay = 0.00>
ST_193 : Operation 2623 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i14 %lshr_ln83_11" [./intx/intx.hpp:83]   --->   Operation 2623 'zext' 'zext_ln83_3' <Predicate = (opcode == 6)> <Delay = 0.00>
ST_193 : Operation 2624 [1/1] (0.00ns)   --->   "%state_addr_52 = getelementptr i256 %state, i64 0, i64 %zext_ln83_3" [./intx/intx.hpp:83]   --->   Operation 2624 'getelementptr' 'state_addr_52' <Predicate = (opcode == 6)> <Delay = 0.00>
ST_193 : Operation 2625 [2/2] (1.29ns)   --->   "%state_load_43 = load i14 %state_addr_52" [./intx/intx.hpp:83]   --->   Operation 2625 'load' 'state_load_43' <Predicate = (opcode == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_193 : Operation 2626 [1/2] (1.29ns)   --->   "%state_load_40 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2626 'load' 'state_load_40' <Predicate = (opcode == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_193 : Operation 2627 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = trunc i256 %state_load_40" [./execution_state.hpp:45]   --->   Operation 2627 'trunc' 'trunc_ln45_2' <Predicate = (opcode == 5)> <Delay = 0.00>
ST_193 : Operation 2628 [1/1] (1.05ns)   --->   "%add_ln45_6 = add i14 %trunc_ln45_2, i14 16382" [./execution_state.hpp:45]   --->   Operation 2628 'add' 'add_ln45_6' <Predicate = (opcode == 5)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2629 [1/1] (0.00ns)   --->   "%shl_ln50_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_6, i5 0" [./intx/intx.hpp:50]   --->   Operation 2629 'bitconcatenate' 'shl_ln50_s' <Predicate = (opcode == 5)> <Delay = 0.00>
ST_193 : Operation 2630 [1/1] (1.12ns)   --->   "%v_29 = add i19 %shl_ln50_s, i19 64" [./intx/intx.hpp:50]   --->   Operation 2630 'add' 'v_29' <Predicate = (opcode == 5)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2631 [1/1] (0.00ns)   --->   "%lshr_ln83_10 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_29, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 2631 'partselect' 'lshr_ln83_10' <Predicate = (opcode == 5)> <Delay = 0.00>
ST_193 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i14 %lshr_ln83_10" [./intx/intx.hpp:83]   --->   Operation 2632 'zext' 'zext_ln83_1' <Predicate = (opcode == 5)> <Delay = 0.00>
ST_193 : Operation 2633 [1/1] (0.00ns)   --->   "%state_addr_51 = getelementptr i256 %state, i64 0, i64 %zext_ln83_1" [./intx/intx.hpp:83]   --->   Operation 2633 'getelementptr' 'state_addr_51' <Predicate = (opcode == 5)> <Delay = 0.00>
ST_193 : Operation 2634 [2/2] (1.29ns)   --->   "%state_load_41 = load i14 %state_addr_51" [./intx/intx.hpp:83]   --->   Operation 2634 'load' 'state_load_41' <Predicate = (opcode == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_193 : Operation 2635 [1/2] (1.29ns)   --->   "%state_load_38 = load i14 %state_addr_31" [./execution_state.hpp:45]   --->   Operation 2635 'load' 'state_load_38' <Predicate = (opcode == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_193 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i256 %state_load_38" [./execution_state.hpp:45]   --->   Operation 2636 'trunc' 'trunc_ln45' <Predicate = (opcode == 4)> <Delay = 0.00>
ST_193 : Operation 2637 [1/1] (1.05ns)   --->   "%add_ln45_4 = add i14 %trunc_ln45, i14 16382" [./execution_state.hpp:45]   --->   Operation 2637 'add' 'add_ln45_4' <Predicate = (opcode == 4)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2638 [1/1] (0.00ns)   --->   "%shl_ln25 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_4, i5 0" [./intx/intx.hpp:50]   --->   Operation 2638 'bitconcatenate' 'shl_ln25' <Predicate = (opcode == 4)> <Delay = 0.00>
ST_193 : Operation 2639 [1/1] (1.12ns)   --->   "%v = add i19 %shl_ln25, i19 64" [./intx/intx.hpp:50]   --->   Operation 2639 'add' 'v' <Predicate = (opcode == 4)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2640 [1/1] (0.00ns)   --->   "%lshr_ln83_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v, i32 5, i32 18" [./intx/intx.hpp:83]   --->   Operation 2640 'partselect' 'lshr_ln83_s' <Predicate = (opcode == 4)> <Delay = 0.00>
ST_193 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i14 %lshr_ln83_s" [./intx/intx.hpp:83]   --->   Operation 2641 'zext' 'zext_ln83' <Predicate = (opcode == 4)> <Delay = 0.00>
ST_193 : Operation 2642 [1/1] (0.00ns)   --->   "%state_addr_50 = getelementptr i256 %state, i64 0, i64 %zext_ln83" [./intx/intx.hpp:83]   --->   Operation 2642 'getelementptr' 'state_addr_50' <Predicate = (opcode == 4)> <Delay = 0.00>
ST_193 : Operation 2643 [2/2] (1.29ns)   --->   "%state_load_39 = load i14 %state_addr_50" [./intx/intx.hpp:83]   --->   Operation 2643 'load' 'state_load_39' <Predicate = (opcode == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 194 <SV = 12> <Delay = 1.29>
ST_194 : Operation 2644 [1/1] (1.05ns)   --->   "%add_ln45_9 = add i14 %trunc_ln45_4, i14 16383" [./execution_state.hpp:45]   --->   Operation 2644 'add' 'add_ln45_9' <Predicate = (opcode == 7)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2645 [1/2] (1.29ns)   --->   "%state_load_45 = load i14 %state_addr_53" [./intx/intx.hpp:83]   --->   Operation 2645 'load' 'state_load_45' <Predicate = (opcode == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_194 : Operation 2646 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2646 'br' 'br_ln82' <Predicate = (opcode == 7)> <Delay = 0.46>
ST_194 : Operation 2647 [1/1] (1.05ns)   --->   "%add_ln45_7 = add i14 %trunc_ln45_3, i14 16383" [./execution_state.hpp:45]   --->   Operation 2647 'add' 'add_ln45_7' <Predicate = (opcode == 6)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2648 [1/2] (1.29ns)   --->   "%state_load_43 = load i14 %state_addr_52" [./intx/intx.hpp:83]   --->   Operation 2648 'load' 'state_load_43' <Predicate = (opcode == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_194 : Operation 2649 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2649 'br' 'br_ln82' <Predicate = (opcode == 6)> <Delay = 0.46>
ST_194 : Operation 2650 [1/1] (1.05ns)   --->   "%add_ln45_5 = add i14 %trunc_ln45_2, i14 16383" [./execution_state.hpp:45]   --->   Operation 2650 'add' 'add_ln45_5' <Predicate = (opcode == 5)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2651 [1/2] (1.29ns)   --->   "%state_load_41 = load i14 %state_addr_51" [./intx/intx.hpp:83]   --->   Operation 2651 'load' 'state_load_41' <Predicate = (opcode == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_194 : Operation 2652 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2652 'br' 'br_ln82' <Predicate = (opcode == 5)> <Delay = 0.46>
ST_194 : Operation 2653 [1/1] (1.05ns)   --->   "%add_ln45 = add i14 %trunc_ln45, i14 16383" [./execution_state.hpp:45]   --->   Operation 2653 'add' 'add_ln45' <Predicate = (opcode == 4)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2654 [1/2] (1.29ns)   --->   "%state_load_39 = load i14 %state_addr_50" [./intx/intx.hpp:83]   --->   Operation 2654 'load' 'state_load_39' <Predicate = (opcode == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_194 : Operation 2655 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 2655 'br' 'br_ln82' <Predicate = (opcode == 4)> <Delay = 0.46>

State 195 <SV = 13> <Delay = 1.58>
ST_195 : Operation 2656 [1/1] (0.00ns)   --->   "%i_91 = phi i3 0, void %memset.loop2168, i3 %i_92, void %.split216"   --->   Operation 2656 'phi' 'i_91' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2657 [1/1] (0.00ns)   --->   "%result_26 = phi i1 1, void %memset.loop2168, i1 %result_27, void %.split216"   --->   Operation 2657 'phi' 'result_26' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2658 [1/1] (0.71ns)   --->   "%i_92 = add i3 %i_91, i3 1" [./intx/intx.hpp:82]   --->   Operation 2658 'add' 'i_92' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2659 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2659 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2660 [1/1] (0.56ns)   --->   "%icmp_ln82_6 = icmp_eq  i3 %i_91, i3 4" [./intx/intx.hpp:82]   --->   Operation 2660 'icmp' 'icmp_ln82_6' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2661 [1/1] (0.00ns)   --->   "%empty_264 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2661 'speclooptripcount' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2662 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_6, void %.split216, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324" [./intx/intx.hpp:82]   --->   Operation 2662 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2663 [1/1] (0.00ns)   --->   "%trunc_ln50_34 = trunc i3 %i_91" [./intx/intx.hpp:50]   --->   Operation 2663 'trunc' 'trunc_ln50_34' <Predicate = (!icmp_ln82_6)> <Delay = 0.00>
ST_195 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_6)   --->   "%shl_ln83_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_34, i6 0" [./intx/intx.hpp:83]   --->   Operation 2664 'bitconcatenate' 'shl_ln83_3' <Predicate = (!icmp_ln82_6)> <Delay = 0.00>
ST_195 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_6)   --->   "%zext_ln83_11 = zext i8 %shl_ln83_3" [./intx/intx.hpp:83]   --->   Operation 2665 'zext' 'zext_ln83_11' <Predicate = (!icmp_ln82_6)> <Delay = 0.00>
ST_195 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_6)   --->   "%lshr_ln83_3 = lshr i256 %state_load_45, i256 %zext_ln83_11" [./intx/intx.hpp:83]   --->   Operation 2666 'lshr' 'lshr_ln83_3' <Predicate = (!icmp_ln82_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_6)   --->   "%trunc_ln83_3 = trunc i256 %lshr_ln83_3" [./intx/intx.hpp:83]   --->   Operation 2667 'trunc' 'trunc_ln83_3' <Predicate = (!icmp_ln82_6)> <Delay = 0.00>
ST_195 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_6)   --->   "%tmp_37 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_34" [./intx/intx.hpp:83]   --->   Operation 2668 'mux' 'tmp_37' <Predicate = (!icmp_ln82_6)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2669 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_6 = icmp_eq  i64 %trunc_ln83_3, i64 %tmp_37" [./intx/intx.hpp:83]   --->   Operation 2669 'icmp' 'icmp_ln83_6' <Predicate = (!icmp_ln82_6)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2670 [1/1] (0.14ns)   --->   "%result_27 = and i1 %icmp_ln83_6, i1 %result_26" [./intx/intx.hpp:83]   --->   Operation 2670 'and' 'result_27' <Predicate = (!icmp_ln82_6)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2671 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2671 'br' 'br_ln0' <Predicate = (!icmp_ln82_6)> <Delay = 0.00>

State 196 <SV = 14> <Delay = 1.58>
ST_196 : Operation 2672 [1/1] (0.46ns)   --->   "%br_ln110 = br i1 %result_26, void, void %_Z4smodR5Stack.exit" [./instructions.hpp:110]   --->   Operation 2672 'br' 'br_ln110' <Predicate = true> <Delay = 0.46>
ST_196 : Operation 2673 [1/1] (0.00ns)   --->   "%shl_ln45_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_9, i5 0" [./execution_state.hpp:45]   --->   Operation 2673 'bitconcatenate' 'shl_ln45_23' <Predicate = (!result_26)> <Delay = 0.00>
ST_196 : Operation 2674 [1/1] (1.12ns)   --->   "%add_ln45_63 = add i19 %shl_ln45_23, i19 64" [./execution_state.hpp:45]   --->   Operation 2674 'add' 'add_ln45_63' <Predicate = (!result_26)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2675 [2/2] (0.46ns)   --->   "%call_ret3 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_63, i19 %v_31, i11 %intx_internal_reciprocal_table" [./instructions.hpp:110]   --->   Operation 2675 'call' 'call_ret3' <Predicate = (!result_26)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 15> <Delay = 0.62>
ST_197 : Operation 2676 [1/2] (0.46ns)   --->   "%call_ret3 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_63, i19 %v_31, i11 %intx_internal_reciprocal_table" [./instructions.hpp:110]   --->   Operation 2676 'call' 'call_ret3' <Predicate = (!result_26)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_197 : Operation 2677 [1/1] (0.00ns)   --->   "%ref_tmp3_1_i = extractvalue i512 %call_ret3" [./instructions.hpp:110]   --->   Operation 2677 'extractvalue' 'ref_tmp3_1_i' <Predicate = (!result_26)> <Delay = 0.00>
ST_197 : Operation 2678 [1/1] (0.00ns)   --->   "%ref_tmp3_1_i306_1 = extractvalue i512 %call_ret3" [./instructions.hpp:110]   --->   Operation 2678 'extractvalue' 'ref_tmp3_1_i306_1' <Predicate = (!result_26)> <Delay = 0.00>
ST_197 : Operation 2679 [1/1] (0.00ns)   --->   "%ref_tmp3_1_i306_2 = extractvalue i512 %call_ret3" [./instructions.hpp:110]   --->   Operation 2679 'extractvalue' 'ref_tmp3_1_i306_2' <Predicate = (!result_26)> <Delay = 0.00>
ST_197 : Operation 2680 [1/1] (0.00ns)   --->   "%ref_tmp3_1_i306_3 = extractvalue i512 %call_ret3" [./instructions.hpp:110]   --->   Operation 2680 'extractvalue' 'ref_tmp3_1_i306_3' <Predicate = (!result_26)> <Delay = 0.00>
ST_197 : Operation 2681 [1/1] (0.46ns)   --->   "%br_ln110 = br void %_Z4smodR5Stack.exit" [./instructions.hpp:110]   --->   Operation 2681 'br' 'br_ln110' <Predicate = (!result_26)> <Delay = 0.46>
ST_197 : Operation 2682 [1/1] (0.62ns)   --->   "%store_ln92 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:92]   --->   Operation 2682 'store' 'store_ln92' <Predicate = true> <Delay = 0.62>

State 198 <SV = 16> <Delay = 1.29>
ST_198 : Operation 2683 [1/1] (0.00ns)   --->   "%ref_tmp_i303_sroa_5_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i306_3, void" [./instructions.hpp:110]   --->   Operation 2683 'phi' 'ref_tmp_i303_sroa_5_2' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2684 [1/1] (0.00ns)   --->   "%p_fca_0_2_load8_i349 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i306_2, void" [./instructions.hpp:110]   --->   Operation 2684 'phi' 'p_fca_0_2_load8_i349' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2685 [1/1] (0.00ns)   --->   "%p_fca_0_1_load5_i346 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i306_1, void" [./instructions.hpp:110]   --->   Operation 2685 'phi' 'p_fca_0_1_load5_i346' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2686 [1/1] (0.00ns)   --->   "%p_fca_0_0_load2_i343 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i324, i64 %ref_tmp3_1_i, void" [./instructions.hpp:110]   --->   Operation 2686 'phi' 'p_fca_0_0_load2_i343' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2687 [1/1] (0.00ns)   --->   "%or_ln110_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i303_sroa_5_2, i64 %p_fca_0_2_load8_i349, i64 %p_fca_0_1_load5_i346, i64 %p_fca_0_0_load2_i343" [./instructions.hpp:110]   --->   Operation 2687 'bitconcatenate' 'or_ln110_2' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2688 [1/1] (1.29ns)   --->   "%store_ln110 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_53, i256 %or_ln110_2, i32 4294967295" [./instructions.hpp:110]   --->   Operation 2688 'store' 'store_ln110' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 199 <SV = 17> <Delay = 1.29>
ST_199 : Operation 2689 [2/2] (1.29ns)   --->   "%state_load_177 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2689 'load' 'state_load_177' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 200 <SV = 18> <Delay = 3.73>
ST_200 : Operation 2690 [1/2] (1.29ns)   --->   "%state_load_177 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2690 'load' 'state_load_177' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_200 : Operation 2691 [1/1] (0.00ns)   --->   "%trunc_ln60_132 = trunc i256 %state_load_177" [./execution_state.hpp:60]   --->   Operation 2691 'trunc' 'trunc_ln60_132' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2692 [1/1] (1.14ns)   --->   "%add_ln60_59 = add i32 %trunc_ln60_132, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2692 'add' 'add_ln60_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln60_31 = zext i32 %add_ln60_59" [./execution_state.hpp:60]   --->   Operation 2693 'zext' 'zext_ln60_31' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2694 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_31, i32 15" [./execution_state.hpp:60]   --->   Operation 2694 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_200 : Operation 2695 [1/1] (0.00ns)   --->   "%br_ln92 = br void %.backedge" [executor_fpga.cpp:92]   --->   Operation 2695 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 201 <SV = 13> <Delay = 1.58>
ST_201 : Operation 2696 [1/1] (0.00ns)   --->   "%i_89 = phi i3 0, void %memset.loop2170, i3 %i_90, void %.split219"   --->   Operation 2696 'phi' 'i_89' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2697 [1/1] (0.00ns)   --->   "%result_24 = phi i1 1, void %memset.loop2170, i1 %result_25, void %.split219"   --->   Operation 2697 'phi' 'result_24' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2698 [1/1] (0.71ns)   --->   "%i_90 = add i3 %i_89, i3 1" [./intx/intx.hpp:82]   --->   Operation 2698 'add' 'i_90' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2699 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2699 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2700 [1/1] (0.56ns)   --->   "%icmp_ln82_5 = icmp_eq  i3 %i_89, i3 4" [./intx/intx.hpp:82]   --->   Operation 2700 'icmp' 'icmp_ln82_5' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2701 [1/1] (0.00ns)   --->   "%empty_263 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2701 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2702 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_5, void %.split219, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268" [./intx/intx.hpp:82]   --->   Operation 2702 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2703 [1/1] (0.00ns)   --->   "%trunc_ln50_33 = trunc i3 %i_89" [./intx/intx.hpp:50]   --->   Operation 2703 'trunc' 'trunc_ln50_33' <Predicate = (!icmp_ln82_5)> <Delay = 0.00>
ST_201 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_5)   --->   "%shl_ln83_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_33, i6 0" [./intx/intx.hpp:83]   --->   Operation 2704 'bitconcatenate' 'shl_ln83_2' <Predicate = (!icmp_ln82_5)> <Delay = 0.00>
ST_201 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_5)   --->   "%zext_ln83_8 = zext i8 %shl_ln83_2" [./intx/intx.hpp:83]   --->   Operation 2705 'zext' 'zext_ln83_8' <Predicate = (!icmp_ln82_5)> <Delay = 0.00>
ST_201 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_5)   --->   "%lshr_ln83_2 = lshr i256 %state_load_43, i256 %zext_ln83_8" [./intx/intx.hpp:83]   --->   Operation 2706 'lshr' 'lshr_ln83_2' <Predicate = (!icmp_ln82_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_5)   --->   "%trunc_ln83_2 = trunc i256 %lshr_ln83_2" [./intx/intx.hpp:83]   --->   Operation 2707 'trunc' 'trunc_ln83_2' <Predicate = (!icmp_ln82_5)> <Delay = 0.00>
ST_201 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_5)   --->   "%tmp_36 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_33" [./intx/intx.hpp:83]   --->   Operation 2708 'mux' 'tmp_36' <Predicate = (!icmp_ln82_5)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2709 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_5 = icmp_eq  i64 %trunc_ln83_2, i64 %tmp_36" [./intx/intx.hpp:83]   --->   Operation 2709 'icmp' 'icmp_ln83_5' <Predicate = (!icmp_ln82_5)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2710 [1/1] (0.14ns)   --->   "%result_25 = and i1 %icmp_ln83_5, i1 %result_24" [./intx/intx.hpp:83]   --->   Operation 2710 'and' 'result_25' <Predicate = (!icmp_ln82_5)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2711 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2711 'br' 'br_ln0' <Predicate = (!icmp_ln82_5)> <Delay = 0.00>

State 202 <SV = 14> <Delay = 1.58>
ST_202 : Operation 2712 [1/1] (0.46ns)   --->   "%br_ln103 = br i1 %result_24, void, void %_Z3modR5Stack.exit" [./instructions.hpp:103]   --->   Operation 2712 'br' 'br_ln103' <Predicate = true> <Delay = 0.46>
ST_202 : Operation 2713 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_0_01210_load = load i64 %ref_tmp_1_i_i247_0_01210" [./intx/intx.hpp:718]   --->   Operation 2713 'load' 'ref_tmp_1_i_i247_0_01210_load' <Predicate = (!result_24)> <Delay = 0.00>
ST_202 : Operation 2714 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_1_01211_load = load i64 %ref_tmp_1_i_i247_1_01211" [./intx/intx.hpp:718]   --->   Operation 2714 'load' 'ref_tmp_1_i_i247_1_01211_load' <Predicate = (!result_24)> <Delay = 0.00>
ST_202 : Operation 2715 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_2_01212_load = load i64 %ref_tmp_1_i_i247_2_01212" [./intx/intx.hpp:718]   --->   Operation 2715 'load' 'ref_tmp_1_i_i247_2_01212_load' <Predicate = (!result_24)> <Delay = 0.00>
ST_202 : Operation 2716 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_3_01213_load = load i64 %ref_tmp_1_i_i247_3_01213" [./intx/intx.hpp:718]   --->   Operation 2716 'load' 'ref_tmp_1_i_i247_3_01213_load' <Predicate = (!result_24)> <Delay = 0.00>
ST_202 : Operation 2717 [1/1] (0.00ns)   --->   "%shl_ln45_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_7, i5 0" [./execution_state.hpp:45]   --->   Operation 2717 'bitconcatenate' 'shl_ln45_22' <Predicate = (!result_24)> <Delay = 0.00>
ST_202 : Operation 2718 [1/1] (1.12ns)   --->   "%add_ln45_62 = add i19 %shl_ln45_22, i19 64" [./execution_state.hpp:45]   --->   Operation 2718 'add' 'add_ln45_62' <Predicate = (!result_24)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2719 [2/2] (0.46ns)   --->   "%call_ret2 = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i247_0_01210_load, i64 %ref_tmp_1_i_i247_1_01211_load, i64 %ref_tmp_1_i_i247_2_01212_load, i64 %ref_tmp_1_i_i247_3_01213_load, i19 %add_ln45_62, i19 %v_30, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:718]   --->   Operation 2719 'call' 'call_ret2' <Predicate = (!result_24)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 15> <Delay = 1.75>
ST_203 : Operation 2720 [1/2] (1.75ns)   --->   "%call_ret2 = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i247_0_01210_load, i64 %ref_tmp_1_i_i247_1_01211_load, i64 %ref_tmp_1_i_i247_2_01212_load, i64 %ref_tmp_1_i_i247_3_01213_load, i19 %add_ln45_62, i19 %v_30, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:718]   --->   Operation 2720 'call' 'call_ret2' <Predicate = (!result_24)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_203 : Operation 2721 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i1 = extractvalue i512 %call_ret2" [./intx/intx.hpp:718]   --->   Operation 2721 'extractvalue' 'ref_tmp_1_i_i1' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2722 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_1 = extractvalue i512 %call_ret2" [./intx/intx.hpp:718]   --->   Operation 2722 'extractvalue' 'ref_tmp_1_i_i247_1' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2723 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_2 = extractvalue i512 %call_ret2" [./intx/intx.hpp:718]   --->   Operation 2723 'extractvalue' 'ref_tmp_1_i_i247_2' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2724 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i247_3 = extractvalue i512 %call_ret2" [./intx/intx.hpp:718]   --->   Operation 2724 'extractvalue' 'ref_tmp_1_i_i247_3' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2725 [1/1] (0.00ns)   --->   "%store_ln103 = store i64 %ref_tmp_1_i_i247_3, i64 %ref_tmp_1_i_i247_3_01213" [./instructions.hpp:103]   --->   Operation 2725 'store' 'store_ln103' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2726 [1/1] (0.00ns)   --->   "%store_ln103 = store i64 %ref_tmp_1_i_i247_2, i64 %ref_tmp_1_i_i247_2_01212" [./instructions.hpp:103]   --->   Operation 2726 'store' 'store_ln103' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2727 [1/1] (0.00ns)   --->   "%store_ln103 = store i64 %ref_tmp_1_i_i247_1, i64 %ref_tmp_1_i_i247_1_01211" [./instructions.hpp:103]   --->   Operation 2727 'store' 'store_ln103' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2728 [1/1] (0.00ns)   --->   "%store_ln103 = store i64 %ref_tmp_1_i_i1, i64 %ref_tmp_1_i_i247_0_01210" [./instructions.hpp:103]   --->   Operation 2728 'store' 'store_ln103' <Predicate = (!result_24)> <Delay = 0.00>
ST_203 : Operation 2729 [1/1] (0.46ns)   --->   "%br_ln103 = br void %_Z3modR5Stack.exit" [./instructions.hpp:103]   --->   Operation 2729 'br' 'br_ln103' <Predicate = (!result_24)> <Delay = 0.46>
ST_203 : Operation 2730 [1/1] (0.62ns)   --->   "%store_ln89 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:89]   --->   Operation 2730 'store' 'store_ln89' <Predicate = true> <Delay = 0.62>

State 204 <SV = 16> <Delay = 1.29>
ST_204 : Operation 2731 [1/1] (0.00ns)   --->   "%ref_tmp_i249_sroa_0_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i1, void" [./intx/intx.hpp:718]   --->   Operation 2731 'phi' 'ref_tmp_i249_sroa_0_0' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2732 [1/1] (0.00ns)   --->   "%ref_tmp_i249_sroa_4_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i247_1, void" [./intx/intx.hpp:718]   --->   Operation 2732 'phi' 'ref_tmp_i249_sroa_4_0' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2733 [1/1] (0.00ns)   --->   "%ref_tmp_i249_sroa_6_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i247_2, void" [./intx/intx.hpp:718]   --->   Operation 2733 'phi' 'ref_tmp_i249_sroa_6_0' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2734 [1/1] (0.00ns)   --->   "%ref_tmp_i249_sroa_8_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i268, i64 %ref_tmp_1_i_i247_3, void" [./intx/intx.hpp:718]   --->   Operation 2734 'phi' 'ref_tmp_i249_sroa_8_2' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2735 [1/1] (0.00ns)   --->   "%or_ln103_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i249_sroa_8_2, i64 %ref_tmp_i249_sroa_6_0, i64 %ref_tmp_i249_sroa_4_0, i64 %ref_tmp_i249_sroa_0_0" [./instructions.hpp:103]   --->   Operation 2735 'bitconcatenate' 'or_ln103_2' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2736 [1/1] (1.29ns)   --->   "%store_ln103 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_52, i256 %or_ln103_2, i32 4294967295" [./instructions.hpp:103]   --->   Operation 2736 'store' 'store_ln103' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 205 <SV = 17> <Delay = 1.29>
ST_205 : Operation 2737 [2/2] (1.29ns)   --->   "%state_load_176 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2737 'load' 'state_load_176' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 206 <SV = 18> <Delay = 3.73>
ST_206 : Operation 2738 [1/2] (1.29ns)   --->   "%state_load_176 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2738 'load' 'state_load_176' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_206 : Operation 2739 [1/1] (0.00ns)   --->   "%trunc_ln60_131 = trunc i256 %state_load_176" [./execution_state.hpp:60]   --->   Operation 2739 'trunc' 'trunc_ln60_131' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2740 [1/1] (1.14ns)   --->   "%add_ln60_58 = add i32 %trunc_ln60_131, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2740 'add' 'add_ln60_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2741 [1/1] (0.00ns)   --->   "%zext_ln60_30 = zext i32 %add_ln60_58" [./execution_state.hpp:60]   --->   Operation 2741 'zext' 'zext_ln60_30' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2742 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_30, i32 15" [./execution_state.hpp:60]   --->   Operation 2742 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_206 : Operation 2743 [1/1] (0.00ns)   --->   "%br_ln89 = br void %.backedge" [executor_fpga.cpp:89]   --->   Operation 2743 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 207 <SV = 13> <Delay = 1.58>
ST_207 : Operation 2744 [1/1] (0.00ns)   --->   "%i_87 = phi i3 0, void %memset.loop2172, i3 %i_88, void %.split222"   --->   Operation 2744 'phi' 'i_87' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2745 [1/1] (0.00ns)   --->   "%result_22 = phi i1 1, void %memset.loop2172, i1 %result_23, void %.split222"   --->   Operation 2745 'phi' 'result_22' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2746 [1/1] (0.71ns)   --->   "%i_88 = add i3 %i_87, i3 1" [./intx/intx.hpp:82]   --->   Operation 2746 'add' 'i_88' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2747 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2747 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2748 [1/1] (0.56ns)   --->   "%icmp_ln82_4 = icmp_eq  i3 %i_87, i3 4" [./intx/intx.hpp:82]   --->   Operation 2748 'icmp' 'icmp_ln82_4' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2749 [1/1] (0.00ns)   --->   "%empty_262 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2749 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2750 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_4, void %.split222, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235" [./intx/intx.hpp:82]   --->   Operation 2750 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2751 [1/1] (0.00ns)   --->   "%trunc_ln50_32 = trunc i3 %i_87" [./intx/intx.hpp:50]   --->   Operation 2751 'trunc' 'trunc_ln50_32' <Predicate = (!icmp_ln82_4)> <Delay = 0.00>
ST_207 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_4)   --->   "%shl_ln83_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_32, i6 0" [./intx/intx.hpp:83]   --->   Operation 2752 'bitconcatenate' 'shl_ln83_1' <Predicate = (!icmp_ln82_4)> <Delay = 0.00>
ST_207 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_4)   --->   "%zext_ln83_5 = zext i8 %shl_ln83_1" [./intx/intx.hpp:83]   --->   Operation 2753 'zext' 'zext_ln83_5' <Predicate = (!icmp_ln82_4)> <Delay = 0.00>
ST_207 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_4)   --->   "%lshr_ln83_1 = lshr i256 %state_load_41, i256 %zext_ln83_5" [./intx/intx.hpp:83]   --->   Operation 2754 'lshr' 'lshr_ln83_1' <Predicate = (!icmp_ln82_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_4)   --->   "%trunc_ln83_1 = trunc i256 %lshr_ln83_1" [./intx/intx.hpp:83]   --->   Operation 2755 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln82_4)> <Delay = 0.00>
ST_207 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_4)   --->   "%tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_32" [./intx/intx.hpp:83]   --->   Operation 2756 'mux' 'tmp_35' <Predicate = (!icmp_ln82_4)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2757 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83_4 = icmp_eq  i64 %trunc_ln83_1, i64 %tmp_35" [./intx/intx.hpp:83]   --->   Operation 2757 'icmp' 'icmp_ln83_4' <Predicate = (!icmp_ln82_4)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2758 [1/1] (0.14ns)   --->   "%result_23 = and i1 %icmp_ln83_4, i1 %result_22" [./intx/intx.hpp:83]   --->   Operation 2758 'and' 'result_23' <Predicate = (!icmp_ln82_4)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2759 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2759 'br' 'br_ln0' <Predicate = (!icmp_ln82_4)> <Delay = 0.00>

State 208 <SV = 14> <Delay = 1.58>
ST_208 : Operation 2760 [1/1] (0.46ns)   --->   "%br_ln96 = br i1 %result_22, void, void %_Z4sdivR5Stack.exit" [./instructions.hpp:96]   --->   Operation 2760 'br' 'br_ln96' <Predicate = true> <Delay = 0.46>
ST_208 : Operation 2761 [1/1] (0.00ns)   --->   "%shl_ln45_21 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_5, i5 0" [./execution_state.hpp:45]   --->   Operation 2761 'bitconcatenate' 'shl_ln45_21' <Predicate = (!result_22)> <Delay = 0.00>
ST_208 : Operation 2762 [1/1] (1.12ns)   --->   "%add_ln45_61 = add i19 %shl_ln45_21, i19 64" [./execution_state.hpp:45]   --->   Operation 2762 'add' 'add_ln45_61' <Predicate = (!result_22)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2763 [2/2] (0.46ns)   --->   "%call_ret1 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_61, i19 %v_29, i11 %intx_internal_reciprocal_table" [./instructions.hpp:96]   --->   Operation 2763 'call' 'call_ret1' <Predicate = (!result_22)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 15> <Delay = 0.62>
ST_209 : Operation 2764 [1/2] (0.46ns)   --->   "%call_ret1 = call i512 @sdivrem<256u>, i256 %state, i19 %add_ln45_61, i19 %v_29, i11 %intx_internal_reciprocal_table" [./instructions.hpp:96]   --->   Operation 2764 'call' 'call_ret1' <Predicate = (!result_22)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_209 : Operation 2765 [1/1] (0.00ns)   --->   "%ref_tmp3_0_i = extractvalue i512 %call_ret1" [./instructions.hpp:96]   --->   Operation 2765 'extractvalue' 'ref_tmp3_0_i' <Predicate = (!result_22)> <Delay = 0.00>
ST_209 : Operation 2766 [1/1] (0.00ns)   --->   "%ref_tmp3_0_i_1 = extractvalue i512 %call_ret1" [./instructions.hpp:96]   --->   Operation 2766 'extractvalue' 'ref_tmp3_0_i_1' <Predicate = (!result_22)> <Delay = 0.00>
ST_209 : Operation 2767 [1/1] (0.00ns)   --->   "%ref_tmp3_0_i_2 = extractvalue i512 %call_ret1" [./instructions.hpp:96]   --->   Operation 2767 'extractvalue' 'ref_tmp3_0_i_2' <Predicate = (!result_22)> <Delay = 0.00>
ST_209 : Operation 2768 [1/1] (0.00ns)   --->   "%ref_tmp3_0_i_3 = extractvalue i512 %call_ret1" [./instructions.hpp:96]   --->   Operation 2768 'extractvalue' 'ref_tmp3_0_i_3' <Predicate = (!result_22)> <Delay = 0.00>
ST_209 : Operation 2769 [1/1] (0.46ns)   --->   "%br_ln96 = br void %_Z4sdivR5Stack.exit" [./instructions.hpp:96]   --->   Operation 2769 'br' 'br_ln96' <Predicate = (!result_22)> <Delay = 0.46>
ST_209 : Operation 2770 [1/1] (0.62ns)   --->   "%store_ln86 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:86]   --->   Operation 2770 'store' 'store_ln86' <Predicate = true> <Delay = 0.62>

State 210 <SV = 16> <Delay = 1.29>
ST_210 : Operation 2771 [1/1] (0.00ns)   --->   "%ref_tmp_i216_sroa_5_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i_3, void" [./instructions.hpp:96]   --->   Operation 2771 'phi' 'ref_tmp_i216_sroa_5_2' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2772 [1/1] (0.00ns)   --->   "%p_fca_0_2_load8_i = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i_2, void" [./instructions.hpp:96]   --->   Operation 2772 'phi' 'p_fca_0_2_load8_i' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2773 [1/1] (0.00ns)   --->   "%p_fca_0_1_load5_i = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i_1, void" [./instructions.hpp:96]   --->   Operation 2773 'phi' 'p_fca_0_1_load5_i' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2774 [1/1] (0.00ns)   --->   "%p_fca_0_0_load2_i = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i235, i64 %ref_tmp3_0_i, void" [./instructions.hpp:96]   --->   Operation 2774 'phi' 'p_fca_0_0_load2_i' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2775 [1/1] (0.00ns)   --->   "%or_ln96_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i216_sroa_5_2, i64 %p_fca_0_2_load8_i, i64 %p_fca_0_1_load5_i, i64 %p_fca_0_0_load2_i" [./instructions.hpp:96]   --->   Operation 2775 'bitconcatenate' 'or_ln96_2' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2776 [1/1] (1.29ns)   --->   "%store_ln96 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_51, i256 %or_ln96_2, i32 4294967295" [./instructions.hpp:96]   --->   Operation 2776 'store' 'store_ln96' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 211 <SV = 17> <Delay = 1.29>
ST_211 : Operation 2777 [2/2] (1.29ns)   --->   "%state_load_175 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2777 'load' 'state_load_175' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 212 <SV = 18> <Delay = 3.73>
ST_212 : Operation 2778 [1/2] (1.29ns)   --->   "%state_load_175 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2778 'load' 'state_load_175' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_212 : Operation 2779 [1/1] (0.00ns)   --->   "%trunc_ln60_130 = trunc i256 %state_load_175" [./execution_state.hpp:60]   --->   Operation 2779 'trunc' 'trunc_ln60_130' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2780 [1/1] (1.14ns)   --->   "%add_ln60_57 = add i32 %trunc_ln60_130, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2780 'add' 'add_ln60_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln60_29 = zext i32 %add_ln60_57" [./execution_state.hpp:60]   --->   Operation 2781 'zext' 'zext_ln60_29' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2782 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_29, i32 15" [./execution_state.hpp:60]   --->   Operation 2782 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_212 : Operation 2783 [1/1] (0.00ns)   --->   "%br_ln86 = br void %.backedge" [executor_fpga.cpp:86]   --->   Operation 2783 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 213 <SV = 13> <Delay = 1.58>
ST_213 : Operation 2784 [1/1] (0.00ns)   --->   "%i_85 = phi i3 0, void %memset.loop2174, i3 %i_86, void %.split225"   --->   Operation 2784 'phi' 'i_85' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2785 [1/1] (0.00ns)   --->   "%result_20 = phi i1 1, void %memset.loop2174, i1 %result_21, void %.split225"   --->   Operation 2785 'phi' 'result_20' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2786 [1/1] (0.71ns)   --->   "%i_86 = add i3 %i_85, i3 1" [./intx/intx.hpp:82]   --->   Operation 2786 'add' 'i_86' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2787 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2787 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2788 [1/1] (0.56ns)   --->   "%icmp_ln82 = icmp_eq  i3 %i_85, i3 4" [./intx/intx.hpp:82]   --->   Operation 2788 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2789 [1/1] (0.00ns)   --->   "%empty_261 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2789 'speclooptripcount' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2790 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split225, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i" [./intx/intx.hpp:82]   --->   Operation 2790 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2791 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i_85" [./intx/intx.hpp:50]   --->   Operation 2791 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_213 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%shl_ln32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0" [./intx/intx.hpp:83]   --->   Operation 2792 'bitconcatenate' 'shl_ln32' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_213 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%zext_ln83_2 = zext i8 %shl_ln32" [./intx/intx.hpp:83]   --->   Operation 2793 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_213 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%lshr_ln83 = lshr i256 %state_load_39, i256 %zext_ln83_2" [./intx/intx.hpp:83]   --->   Operation 2794 'lshr' 'lshr_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%trunc_ln83 = trunc i256 %lshr_ln83" [./intx/intx.hpp:83]   --->   Operation 2795 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_213 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%tmp_34 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/intx.hpp:83]   --->   Operation 2796 'mux' 'tmp_34' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2797 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln83 = icmp_eq  i64 %trunc_ln83, i64 %tmp_34" [./intx/intx.hpp:83]   --->   Operation 2797 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln82)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2798 [1/1] (0.14ns)   --->   "%result_21 = and i1 %icmp_ln83, i1 %result_20" [./intx/intx.hpp:83]   --->   Operation 2798 'and' 'result_21' <Predicate = (!icmp_ln82)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2799 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2799 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 214 <SV = 14> <Delay = 1.58>
ST_214 : Operation 2800 [1/1] (0.46ns)   --->   "%br_ln89 = br i1 %result_20, void, void %_Z3divR5Stack.exit" [./instructions.hpp:89]   --->   Operation 2800 'br' 'br_ln89' <Predicate = true> <Delay = 0.46>
ST_214 : Operation 2801 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_3_01206_load = load i64 %ref_tmp_1_i_i_3_01206" [./intx/intx.hpp:712]   --->   Operation 2801 'load' 'ref_tmp_1_i_i_3_01206_load' <Predicate = (!result_20)> <Delay = 0.00>
ST_214 : Operation 2802 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_2_01207_load = load i64 %ref_tmp_1_i_i_2_01207" [./intx/intx.hpp:712]   --->   Operation 2802 'load' 'ref_tmp_1_i_i_2_01207_load' <Predicate = (!result_20)> <Delay = 0.00>
ST_214 : Operation 2803 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_1_01208_load = load i64 %ref_tmp_1_i_i_1_01208" [./intx/intx.hpp:712]   --->   Operation 2803 'load' 'ref_tmp_1_i_i_1_01208_load' <Predicate = (!result_20)> <Delay = 0.00>
ST_214 : Operation 2804 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_0_01209_load = load i64 %ref_tmp_1_i_i_0_01209" [./intx/intx.hpp:712]   --->   Operation 2804 'load' 'ref_tmp_1_i_i_0_01209_load' <Predicate = (!result_20)> <Delay = 0.00>
ST_214 : Operation 2805 [1/1] (0.00ns)   --->   "%shl_ln45_20 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45, i5 0" [./execution_state.hpp:45]   --->   Operation 2805 'bitconcatenate' 'shl_ln45_20' <Predicate = (!result_20)> <Delay = 0.00>
ST_214 : Operation 2806 [1/1] (1.12ns)   --->   "%add_ln45_60 = add i19 %shl_ln45_20, i19 64" [./execution_state.hpp:45]   --->   Operation 2806 'add' 'add_ln45_60' <Predicate = (!result_20)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2807 [2/2] (0.46ns)   --->   "%call_ret = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i_0_01209_load, i64 %ref_tmp_1_i_i_1_01208_load, i64 %ref_tmp_1_i_i_2_01207_load, i64 %ref_tmp_1_i_i_3_01206_load, i19 %add_ln45_60, i19 %v, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:712]   --->   Operation 2807 'call' 'call_ret' <Predicate = (!result_20)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 215 <SV = 15> <Delay = 1.75>
ST_215 : Operation 2808 [1/2] (1.75ns)   --->   "%call_ret = call i512 @udivrem<256u>.1, i256 %state, i64 %ref_tmp_1_i_i_0_01209_load, i64 %ref_tmp_1_i_i_1_01208_load, i64 %ref_tmp_1_i_i_2_01207_load, i64 %ref_tmp_1_i_i_3_01206_load, i19 %add_ln45_60, i19 %v, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:712]   --->   Operation 2808 'call' 'call_ret' <Predicate = (!result_20)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_215 : Operation 2809 [1/1] (0.00ns)   --->   "%ref_tmp_0_i_i_3 = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2809 'extractvalue' 'ref_tmp_0_i_i_3' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2810 [1/1] (0.00ns)   --->   "%ref_tmp_0_i_i_2 = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2810 'extractvalue' 'ref_tmp_0_i_i_2' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2811 [1/1] (0.00ns)   --->   "%ref_tmp_0_i_i_1 = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2811 'extractvalue' 'ref_tmp_0_i_i_1' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2812 [1/1] (0.00ns)   --->   "%ref_tmp_0_i_i = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2812 'extractvalue' 'ref_tmp_0_i_i' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2813 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2813 'extractvalue' 'ref_tmp_1_i_i' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2814 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_1 = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2814 'extractvalue' 'ref_tmp_1_i_i_1' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2815 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_2 = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2815 'extractvalue' 'ref_tmp_1_i_i_2' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2816 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_3 = extractvalue i512 %call_ret" [./intx/intx.hpp:712]   --->   Operation 2816 'extractvalue' 'ref_tmp_1_i_i_3' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2817 [1/1] (0.00ns)   --->   "%store_ln89 = store i64 %ref_tmp_1_i_i, i64 %ref_tmp_1_i_i_0_01209" [./instructions.hpp:89]   --->   Operation 2817 'store' 'store_ln89' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2818 [1/1] (0.00ns)   --->   "%store_ln89 = store i64 %ref_tmp_1_i_i_1, i64 %ref_tmp_1_i_i_1_01208" [./instructions.hpp:89]   --->   Operation 2818 'store' 'store_ln89' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2819 [1/1] (0.00ns)   --->   "%store_ln89 = store i64 %ref_tmp_1_i_i_2, i64 %ref_tmp_1_i_i_2_01207" [./instructions.hpp:89]   --->   Operation 2819 'store' 'store_ln89' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2820 [1/1] (0.00ns)   --->   "%store_ln89 = store i64 %ref_tmp_1_i_i_3, i64 %ref_tmp_1_i_i_3_01206" [./instructions.hpp:89]   --->   Operation 2820 'store' 'store_ln89' <Predicate = (!result_20)> <Delay = 0.00>
ST_215 : Operation 2821 [1/1] (0.46ns)   --->   "%br_ln89 = br void %_Z3divR5Stack.exit" [./instructions.hpp:89]   --->   Operation 2821 'br' 'br_ln89' <Predicate = (!result_20)> <Delay = 0.46>
ST_215 : Operation 2822 [1/1] (0.62ns)   --->   "%store_ln83 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:83]   --->   Operation 2822 'store' 'store_ln83' <Predicate = true> <Delay = 0.62>

State 216 <SV = 16> <Delay = 1.29>
ST_216 : Operation 2823 [1/1] (0.00ns)   --->   "%ref_tmp_i190_sroa_0_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i, void" [./intx/intx.hpp:712]   --->   Operation 2823 'phi' 'ref_tmp_i190_sroa_0_0' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2824 [1/1] (0.00ns)   --->   "%ref_tmp_i190_sroa_4_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i_1, void" [./intx/intx.hpp:712]   --->   Operation 2824 'phi' 'ref_tmp_i190_sroa_4_0' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2825 [1/1] (0.00ns)   --->   "%ref_tmp_i190_sroa_6_0 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i_2, void" [./intx/intx.hpp:712]   --->   Operation 2825 'phi' 'ref_tmp_i190_sroa_6_0' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2826 [1/1] (0.00ns)   --->   "%ref_tmp_i190_sroa_8_2 = phi i64 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit.i, i64 %ref_tmp_0_i_i_3, void" [./intx/intx.hpp:712]   --->   Operation 2826 'phi' 'ref_tmp_i190_sroa_8_2' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2827 [1/1] (0.00ns)   --->   "%or_ln89_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %ref_tmp_i190_sroa_8_2, i64 %ref_tmp_i190_sroa_6_0, i64 %ref_tmp_i190_sroa_4_0, i64 %ref_tmp_i190_sroa_0_0" [./instructions.hpp:89]   --->   Operation 2827 'bitconcatenate' 'or_ln89_2' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2828 [1/1] (1.29ns)   --->   "%store_ln89 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_50, i256 %or_ln89_2, i32 4294967295" [./instructions.hpp:89]   --->   Operation 2828 'store' 'store_ln89' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 217 <SV = 17> <Delay = 1.29>
ST_217 : Operation 2829 [2/2] (1.29ns)   --->   "%state_load_174 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2829 'load' 'state_load_174' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 218 <SV = 18> <Delay = 3.73>
ST_218 : Operation 2830 [1/2] (1.29ns)   --->   "%state_load_174 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2830 'load' 'state_load_174' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_218 : Operation 2831 [1/1] (0.00ns)   --->   "%trunc_ln60_129 = trunc i256 %state_load_174" [./execution_state.hpp:60]   --->   Operation 2831 'trunc' 'trunc_ln60_129' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2832 [1/1] (1.14ns)   --->   "%add_ln60_56 = add i32 %trunc_ln60_129, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2832 'add' 'add_ln60_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2833 [1/1] (0.00ns)   --->   "%zext_ln60_28 = zext i32 %add_ln60_56" [./execution_state.hpp:60]   --->   Operation 2833 'zext' 'zext_ln60_28' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2834 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_28, i32 15" [./execution_state.hpp:60]   --->   Operation 2834 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_218 : Operation 2835 [1/1] (0.00ns)   --->   "%br_ln83 = br void %.backedge" [executor_fpga.cpp:83]   --->   Operation 2835 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 219 <SV = 11> <Delay = 0.62>
ST_219 : Operation 2836 [2/2] (0.00ns)   --->   "%call_ln79 = call void @sub, i256 %state" [executor_fpga.cpp:79]   --->   Operation 2836 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_219 : Operation 2837 [1/1] (0.62ns)   --->   "%store_ln80 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:80]   --->   Operation 2837 'store' 'store_ln80' <Predicate = true> <Delay = 0.62>

State 220 <SV = 12> <Delay = 0.00>
ST_220 : Operation 2838 [1/2] (0.00ns)   --->   "%call_ln79 = call void @sub, i256 %state" [executor_fpga.cpp:79]   --->   Operation 2838 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_220 : Operation 2839 [1/1] (0.00ns)   --->   "%br_ln80 = br void %.backedge" [executor_fpga.cpp:80]   --->   Operation 2839 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 221 <SV = 11> <Delay = 3.73>
ST_221 : Operation 2840 [1/2] (1.29ns)   --->   "%state_load_36 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2840 'load' 'state_load_36' <Predicate = (opcode == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_221 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln60_36 = trunc i256 %state_load_36" [./execution_state.hpp:60]   --->   Operation 2841 'trunc' 'trunc_ln60_36' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_221 : Operation 2842 [1/1] (0.00ns)   --->   "%trunc_ln60_37 = trunc i256 %state_load_36" [./execution_state.hpp:60]   --->   Operation 2842 'trunc' 'trunc_ln60_37' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_221 : Operation 2843 [1/1] (1.14ns)   --->   "%add_ln60_13 = add i32 %trunc_ln60_36, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2843 'add' 'add_ln60_13' <Predicate = (opcode == 2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i32 %add_ln60_13" [./execution_state.hpp:60]   --->   Operation 2844 'zext' 'zext_ln60_6' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_221 : Operation 2845 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_6, i32 15" [./execution_state.hpp:60]   --->   Operation 2845 'store' 'store_ln60' <Predicate = (opcode == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_221 : Operation 2846 [1/2] (1.29ns)   --->   "%state_load_34 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 2846 'load' 'state_load_34' <Predicate = (opcode == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_221 : Operation 2847 [1/1] (0.00ns)   --->   "%trunc_ln60_30 = trunc i256 %state_load_34" [./execution_state.hpp:60]   --->   Operation 2847 'trunc' 'trunc_ln60_30' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_221 : Operation 2848 [1/1] (0.00ns)   --->   "%trunc_ln60_31 = trunc i256 %state_load_34" [./execution_state.hpp:60]   --->   Operation 2848 'trunc' 'trunc_ln60_31' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_221 : Operation 2849 [1/1] (1.14ns)   --->   "%add_ln60_11 = add i32 %trunc_ln60_30, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 2849 'add' 'add_ln60_11' <Predicate = (opcode == 1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i32 %add_ln60_11" [./execution_state.hpp:60]   --->   Operation 2850 'zext' 'zext_ln60_5' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_221 : Operation 2851 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60_5, i32 15" [./execution_state.hpp:60]   --->   Operation 2851 'store' 'store_ln60' <Predicate = (opcode == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 222 <SV = 12> <Delay = 3.48>
ST_222 : Operation 2852 [1/1] (1.05ns)   --->   "%add_ln60_61 = add i14 %trunc_ln60_37, i14 16383" [./execution_state.hpp:60]   --->   Operation 2852 'add' 'add_ln60_61' <Predicate = (opcode == 2)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2853 [1/1] (0.00ns)   --->   "%shl_ln60_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_61, i5 0" [./execution_state.hpp:60]   --->   Operation 2853 'bitconcatenate' 'shl_ln60_3' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_222 : Operation 2854 [1/1] (1.12ns)   --->   "%add_ln60_14 = add i19 %shl_ln60_3, i19 64" [./execution_state.hpp:60]   --->   Operation 2854 'add' 'add_ln60_14' <Predicate = (opcode == 2)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2855 [1/1] (0.00ns)   --->   "%lshr_ln60_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_14, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2855 'partselect' 'lshr_ln60_3' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_222 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln60_34 = zext i14 %lshr_ln60_3" [./execution_state.hpp:60]   --->   Operation 2856 'zext' 'zext_ln60_34' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_222 : Operation 2857 [1/1] (0.00ns)   --->   "%state_addr_49 = getelementptr i256 %state, i64 0, i64 %zext_ln60_34" [./execution_state.hpp:60]   --->   Operation 2857 'getelementptr' 'state_addr_49' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_222 : Operation 2858 [2/2] (1.29ns)   --->   "%state_load_37 = load i14 %state_addr_49" [./execution_state.hpp:60]   --->   Operation 2858 'load' 'state_load_37' <Predicate = (opcode == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_222 : Operation 2859 [1/1] (1.05ns)   --->   "%add_ln60_60 = add i14 %trunc_ln60_31, i14 16383" [./execution_state.hpp:60]   --->   Operation 2859 'add' 'add_ln60_60' <Predicate = (opcode == 1)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2860 [1/1] (0.00ns)   --->   "%shl_ln24 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_60, i5 0" [./execution_state.hpp:60]   --->   Operation 2860 'bitconcatenate' 'shl_ln24' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_222 : Operation 2861 [1/1] (1.12ns)   --->   "%add_ln60_12 = add i19 %shl_ln24, i19 64" [./execution_state.hpp:60]   --->   Operation 2861 'add' 'add_ln60_12' <Predicate = (opcode == 1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2862 [1/1] (0.00ns)   --->   "%lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_12, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 2862 'partselect' 'lshr_ln60_s' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_222 : Operation 2863 [1/1] (0.00ns)   --->   "%zext_ln60_33 = zext i14 %lshr_ln60_s" [./execution_state.hpp:60]   --->   Operation 2863 'zext' 'zext_ln60_33' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_222 : Operation 2864 [1/1] (0.00ns)   --->   "%state_addr_48 = getelementptr i256 %state, i64 0, i64 %zext_ln60_33" [./execution_state.hpp:60]   --->   Operation 2864 'getelementptr' 'state_addr_48' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_222 : Operation 2865 [2/2] (1.29ns)   --->   "%state_load_35 = load i14 %state_addr_48" [./execution_state.hpp:60]   --->   Operation 2865 'load' 'state_load_35' <Predicate = (opcode == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 223 <SV = 13> <Delay = 1.29>
ST_223 : Operation 2866 [1/2] (1.29ns)   --->   "%state_load_37 = load i14 %state_addr_49" [./execution_state.hpp:60]   --->   Operation 2866 'load' 'state_load_37' <Predicate = (opcode == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_223 : Operation 2867 [1/1] (0.00ns)   --->   "%trunc_ln60_38 = trunc i256 %state_load_37" [./execution_state.hpp:60]   --->   Operation 2867 'trunc' 'trunc_ln60_38' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_223 : Operation 2868 [1/1] (0.00ns)   --->   "%trunc_ln60_13 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_37, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2868 'partselect' 'trunc_ln60_13' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_223 : Operation 2869 [1/1] (0.00ns)   --->   "%trunc_ln60_14 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_37, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2869 'partselect' 'trunc_ln60_14' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_223 : Operation 2870 [1/1] (0.00ns)   --->   "%trunc_ln60_15 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_37, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2870 'partselect' 'trunc_ln60_15' <Predicate = (opcode == 2)> <Delay = 0.00>
ST_223 : Operation 2871 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 2871 'br' 'br_ln29' <Predicate = (opcode == 2)> <Delay = 0.46>
ST_223 : Operation 2872 [1/2] (1.29ns)   --->   "%state_load_35 = load i14 %state_addr_48" [./execution_state.hpp:60]   --->   Operation 2872 'load' 'state_load_35' <Predicate = (opcode == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_223 : Operation 2873 [1/1] (0.00ns)   --->   "%trunc_ln60_32 = trunc i256 %state_load_35" [./execution_state.hpp:60]   --->   Operation 2873 'trunc' 'trunc_ln60_32' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_223 : Operation 2874 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_35, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 2874 'partselect' 'trunc_ln60_s' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_223 : Operation 2875 [1/1] (0.00ns)   --->   "%trunc_ln60_11 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_35, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 2875 'partselect' 'trunc_ln60_11' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_223 : Operation 2876 [1/1] (0.00ns)   --->   "%trunc_ln60_12 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_35, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 2876 'partselect' 'trunc_ln60_12' <Predicate = (opcode == 1)> <Delay = 0.00>
ST_223 : Operation 2877 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch72" [./intx/intx.hpp:29]   --->   Operation 2877 'br' 'br_ln29' <Predicate = (opcode == 1)> <Delay = 0.46>

State 224 <SV = 14> <Delay = 0.83>
ST_224 : Operation 2878 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_2 = phi i64 %p_word_num_bits_0_0_load, void, i64 %select_ln29, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 2878 'phi' 'p_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2879 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_2 = phi i64 %p_word_num_bits_1_0_load, void, i64 %select_ln29_98, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 2879 'phi' 'p_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2880 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_2 = phi i64 %p_word_num_bits_2_0_load, void, i64 %select_ln29_101, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 2880 'phi' 'p_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2881 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_2 = phi i64 %p_word_num_bits_3_0_load, void, i64 %select_ln29_104, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 2881 'phi' 'p_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2882 [1/1] (0.00ns)   --->   "%phi_ln29_13 = phi i2 0, void, i2 %add_ln29_20, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 2882 'phi' 'phi_ln29_13' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2883 [1/1] (0.62ns)   --->   "%add_ln29_20 = add i2 %phi_ln29_13, i2 1" [./intx/intx.hpp:29]   --->   Operation 2883 'add' 'add_ln29_20' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2884 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2884 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2885 [1/1] (0.39ns)   --->   "%icmp_ln29_40 = icmp_eq  i2 %phi_ln29_13, i2 0" [./intx/intx.hpp:29]   --->   Operation 2885 'icmp' 'icmp_ln29_40' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2886 [1/1] (0.43ns)   --->   "%select_ln29 = select i1 %icmp_ln29_40, i64 0, i64 %p_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 2886 'select' 'select_ln29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2887 [1/1] (0.39ns)   --->   "%icmp_ln29_41 = icmp_eq  i2 %phi_ln29_13, i2 1" [./intx/intx.hpp:29]   --->   Operation 2887 'icmp' 'icmp_ln29_41' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_98)   --->   "%select_ln29_97 = select i1 %icmp_ln29_41, i64 0, i64 %p_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 2888 'select' 'select_ln29_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2889 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_98 = select i1 %icmp_ln29_40, i64 %p_word_num_bits_1_2, i64 %select_ln29_97" [./intx/intx.hpp:29]   --->   Operation 2889 'select' 'select_ln29_98' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2890 [1/1] (0.39ns)   --->   "%icmp_ln29_42 = icmp_eq  i2 %phi_ln29_13, i2 2" [./intx/intx.hpp:29]   --->   Operation 2890 'icmp' 'icmp_ln29_42' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_101)   --->   "%select_ln29_99 = select i1 %icmp_ln29_42, i64 0, i64 %p_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 2891 'select' 'select_ln29_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_101)   --->   "%select_ln29_100 = select i1 %icmp_ln29_41, i64 %p_word_num_bits_2_2, i64 %select_ln29_99" [./intx/intx.hpp:29]   --->   Operation 2892 'select' 'select_ln29_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2893 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_101 = select i1 %icmp_ln29_40, i64 %p_word_num_bits_2_2, i64 %select_ln29_100" [./intx/intx.hpp:29]   --->   Operation 2893 'select' 'select_ln29_101' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_104)   --->   "%select_ln29_102 = select i1 %icmp_ln29_42, i64 %p_word_num_bits_3_2, i64 0" [./intx/intx.hpp:29]   --->   Operation 2894 'select' 'select_ln29_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_104)   --->   "%select_ln29_103 = select i1 %icmp_ln29_41, i64 %p_word_num_bits_3_2, i64 %select_ln29_102" [./intx/intx.hpp:29]   --->   Operation 2895 'select' 'select_ln29_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2896 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_104 = select i1 %icmp_ln29_40, i64 %p_word_num_bits_3_2, i64 %select_ln29_103" [./intx/intx.hpp:29]   --->   Operation 2896 'select' 'select_ln29_104' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2897 [1/1] (0.39ns)   --->   "%icmp_ln29_31 = icmp_eq  i2 %phi_ln29_13, i2 3" [./intx/intx.hpp:29]   --->   Operation 2897 'icmp' 'icmp_ln29_31' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2898 [1/1] (0.00ns)   --->   "%empty_257 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2898 'speclooptripcount' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2899 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_31, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/intx.hpp:29]   --->   Operation 2899 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 225 <SV = 15> <Delay = 3.48>
ST_225 : Operation 2900 [1/1] (1.05ns)   --->   "%add_ln42_47 = add i14 %trunc_ln60_37, i14 16382" [./execution_state.hpp:42]   --->   Operation 2900 'add' 'add_ln42_47' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2901 [1/1] (0.00ns)   --->   "%shl_ln50_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_47, i5 0" [./intx/intx.hpp:50]   --->   Operation 2901 'bitconcatenate' 'shl_ln50_13' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2902 [1/1] (1.12ns)   --->   "%add_ln50_15 = add i19 %shl_ln50_13, i19 64" [./intx/intx.hpp:50]   --->   Operation 2902 'add' 'add_ln50_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2903 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_15, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 2903 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2904 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i14 %tmp_227" [./intx/intx.hpp:405]   --->   Operation 2904 'zext' 'zext_ln405' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2905 [1/1] (0.00ns)   --->   "%state_addr_122 = getelementptr i256 %state, i64 0, i64 %zext_ln405" [./intx/intx.hpp:405]   --->   Operation 2905 'getelementptr' 'state_addr_122' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2906 [2/2] (1.29ns)   --->   "%state_load_157 = load i14 %state_addr_122" [./intx/intx.hpp:405]   --->   Operation 2906 'load' 'state_load_157' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 226 <SV = 16> <Delay = 1.29>
ST_226 : Operation 2907 [1/2] (1.29ns)   --->   "%state_load_157 = load i14 %state_addr_122" [./intx/intx.hpp:405]   --->   Operation 2907 'load' 'state_load_157' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_226 : Operation 2908 [1/1] (0.46ns)   --->   "%br_ln400 = br void" [./intx/intx.hpp:400]   --->   Operation 2908 'br' 'br_ln400' <Predicate = true> <Delay = 0.46>

State 227 <SV = 17> <Delay = 1.85>
ST_227 : Operation 2909 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_4 = phi i64 %select_ln29, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %p_word_num_bits_0_5, void %._crit_edge.i.i.i.loopexit" [./intx/intx.hpp:29]   --->   Operation 2909 'phi' 'p_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2910 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_4 = phi i64 %select_ln29_98, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %p_word_num_bits_1_5, void %._crit_edge.i.i.i.loopexit" [./intx/intx.hpp:29]   --->   Operation 2910 'phi' 'p_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2911 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_4 = phi i64 %select_ln29_101, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %p_word_num_bits_2_5, void %._crit_edge.i.i.i.loopexit" [./intx/intx.hpp:29]   --->   Operation 2911 'phi' 'p_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2912 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_4 = phi i64 %select_ln29_104, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i64 %add_ln409_2, void %._crit_edge.i.i.i.loopexit" [./intx/intx.hpp:29]   --->   Operation 2912 'phi' 'p_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2913 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i3 %add_ln400, void %._crit_edge.i.i.i.loopexit" [./intx/intx.hpp:400]   --->   Operation 2913 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2914 [1/1] (0.00ns)   --->   "%j = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i3 %j_4, void %._crit_edge.i.i.i.loopexit"   --->   Operation 2914 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2915 [1/1] (0.00ns)   --->   "%phi_ln418 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i, i14 %tmp_227, void %._crit_edge.i.i.i.loopexit" [./intx/intx.hpp:418]   --->   Operation 2915 'phi' 'phi_ln418' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2916 [1/1] (0.56ns)   --->   "%icmp_ln400 = icmp_eq  i3 %j, i3 4" [./intx/intx.hpp:400]   --->   Operation 2916 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2917 [1/1] (0.00ns)   --->   "%empty_258 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2917 'speclooptripcount' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2918 [1/1] (0.71ns)   --->   "%j_4 = add i3 %j, i3 1" [./intx/intx.hpp:400]   --->   Operation 2918 'add' 'j_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2919 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void %.split231, void %_Z3mulR5Stack.exit" [./intx/intx.hpp:400]   --->   Operation 2919 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2920 [1/1] (0.00ns)   --->   "%empty_259 = trunc i3 %j" [./intx/intx.hpp:400]   --->   Operation 2920 'trunc' 'empty_259' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2921 [1/1] (0.00ns)   --->   "%j_7_cast_cast = zext i2 %empty_259" [./intx/intx.hpp:400]   --->   Operation 2921 'zext' 'j_7_cast_cast' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2922 [1/1] (0.54ns)   --->   "%y_assign_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_38, i64 %trunc_ln60_13, i64 %trunc_ln60_14, i64 %trunc_ln60_15, i2 %empty_259" [./intx/intx.hpp:405]   --->   Operation 2922 'mux' 'y_assign_s' <Predicate = (!icmp_ln400)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %y_assign_s" [./intx/int128.hpp:397]   --->   Operation 2923 'zext' 'zext_ln397' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2924 [1/1] (0.46ns)   --->   "%br_ln403 = br void" [./intx/intx.hpp:403]   --->   Operation 2924 'br' 'br_ln403' <Predicate = (!icmp_ln400)> <Delay = 0.46>
ST_227 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i14 %phi_ln418" [./intx/intx.hpp:400]   --->   Operation 2925 'zext' 'zext_ln400' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2926 [1/1] (0.00ns)   --->   "%or_ln418_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %p_word_num_bits_3_4, i64 %p_word_num_bits_2_4, i64 %p_word_num_bits_1_4, i64 %p_word_num_bits_0_4" [./intx/intx.hpp:418]   --->   Operation 2926 'bitconcatenate' 'or_ln418_1' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2927 [1/1] (0.00ns)   --->   "%state_addr_141 = getelementptr i256 %state, i64 0, i64 %zext_ln400" [./intx/intx.hpp:418]   --->   Operation 2927 'getelementptr' 'state_addr_141' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2928 [1/1] (1.29ns)   --->   "%store_ln418 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_141, i256 %or_ln418_1, i32 4294967295" [./intx/intx.hpp:418]   --->   Operation 2928 'store' 'store_ln418' <Predicate = (icmp_ln400)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_227 : Operation 2929 [1/1] (0.00ns)   --->   "%store_ln77 = store i64 %p_word_num_bits_0_4, i64 %p_word_num_bits_0_0" [executor_fpga.cpp:77]   --->   Operation 2929 'store' 'store_ln77' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2930 [1/1] (0.00ns)   --->   "%store_ln77 = store i64 %p_word_num_bits_1_4, i64 %p_word_num_bits_1_0" [executor_fpga.cpp:77]   --->   Operation 2930 'store' 'store_ln77' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2931 [1/1] (0.00ns)   --->   "%store_ln77 = store i64 %p_word_num_bits_2_4, i64 %p_word_num_bits_2_0" [executor_fpga.cpp:77]   --->   Operation 2931 'store' 'store_ln77' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2932 [1/1] (0.00ns)   --->   "%store_ln77 = store i64 %p_word_num_bits_3_4, i64 %p_word_num_bits_3_0" [executor_fpga.cpp:77]   --->   Operation 2932 'store' 'store_ln77' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_227 : Operation 2933 [1/1] (0.62ns)   --->   "%store_ln77 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:77]   --->   Operation 2933 'store' 'store_ln77' <Predicate = (icmp_ln400)> <Delay = 0.62>
ST_227 : Operation 2934 [1/1] (0.00ns)   --->   "%br_ln77 = br void %.backedge" [executor_fpga.cpp:77]   --->   Operation 2934 'br' 'br_ln77' <Predicate = (icmp_ln400)> <Delay = 0.00>

State 228 <SV = 18> <Delay = 6.91>
ST_228 : Operation 2935 [1/1] (0.00ns)   --->   "%i_122 = phi i2 0, void %.split231, i2 %i_131, void %.split2281052"   --->   Operation 2935 'phi' 'i_122' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2936 [1/1] (0.62ns)   --->   "%i_131 = add i2 %i_122, i2 1" [./intx/intx.hpp:403]   --->   Operation 2936 'add' 'i_131' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2937 [1/1] (0.00ns)   --->   "%i_206_cast = zext i2 %i_122" [./intx/intx.hpp:405]   --->   Operation 2937 'zext' 'i_206_cast' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2938 [1/1] (0.56ns)   --->   "%icmp_ln403 = icmp_eq  i3 %i_206_cast, i3 %indvars_iv" [./intx/intx.hpp:403]   --->   Operation 2938 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2939 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %icmp_ln403, void %.split228, void %._crit_edge.i.i.i.loopexit" [./intx/intx.hpp:403]   --->   Operation 2939 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2940 [1/1] (0.00ns)   --->   "%shl_ln43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %i_122, i6 0" [./intx/intx.hpp:405]   --->   Operation 2940 'bitconcatenate' 'shl_ln43' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_228 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln405_1 = zext i8 %shl_ln43" [./intx/intx.hpp:405]   --->   Operation 2941 'zext' 'zext_ln405_1' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_228 : Operation 2942 [1/1] (1.44ns)   --->   "%lshr_ln405 = lshr i256 %state_load_157, i256 %zext_ln405_1" [./intx/intx.hpp:405]   --->   Operation 2942 'lshr' 'lshr_ln405' <Predicate = (!icmp_ln403)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2943 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i256 %lshr_ln405" [./intx/intx.hpp:405]   --->   Operation 2943 'trunc' 'trunc_ln405' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_228 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln397_12 = zext i64 %trunc_ln405" [./intx/int128.hpp:397]   --->   Operation 2944 'zext' 'zext_ln397_12' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_228 : Operation 2945 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_12, i128 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 2945 'mul' 'mul_ln397' <Predicate = (!icmp_ln403)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2946 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 2946 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_228 : Operation 2947 [1/1] (0.00ns)   --->   "%trunc_ln107_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 2947 'partselect' 'trunc_ln107_s' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_228 : Operation 2948 [1/1] (0.62ns)   --->   "%add_ln48 = add i2 %i_122, i2 %empty_259" [./intx/intx.hpp:48]   --->   Operation 2948 'add' 'add_ln48' <Predicate = (!icmp_ln403)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 19> <Delay = 6.39>
ST_229 : Operation 2949 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_5 = phi i64 %p_word_num_bits_0_4, void %.split231, i64 %p_word_num_bits_0_6, void %.split2281052" [./intx/intx.hpp:29]   --->   Operation 2949 'phi' 'p_word_num_bits_0_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2950 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_5 = phi i64 %p_word_num_bits_1_4, void %.split231, i64 %p_word_num_bits_1_6, void %.split2281052" [./intx/intx.hpp:29]   --->   Operation 2950 'phi' 'p_word_num_bits_1_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2951 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_5 = phi i64 %p_word_num_bits_2_4, void %.split231, i64 %p_word_num_bits_2_6, void %.split2281052" [./intx/intx.hpp:29]   --->   Operation 2951 'phi' 'p_word_num_bits_2_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2952 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_5 = phi i64 %p_word_num_bits_3_4, void %.split231, i64 %p_word_num_bits_3_6, void %.split2281052" [./intx/intx.hpp:29]   --->   Operation 2952 'phi' 'p_word_num_bits_3_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2953 [1/1] (0.00ns)   --->   "%y_read_assign_6 = phi i64 0, void %.split231, i64 %k_27, void %.split2281052"   --->   Operation 2953 'phi' 'y_read_assign_6' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2954 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2954 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2955 [1/1] (0.00ns)   --->   "%empty_260 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 2955 'speclooptripcount' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2956 [1/1] (0.54ns)   --->   "%y_read_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_word_num_bits_0_5, i64 %p_word_num_bits_1_5, i64 %p_word_num_bits_2_5, i64 %p_word_num_bits_3_5, i2 %add_ln48" [./intx/intx.hpp:405]   --->   Operation 2956 'mux' 'y_read_assign' <Predicate = (!icmp_ln403)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2957 [1/1] (1.36ns)   --->   "%add_ln175_17 = add i64 %trunc_ln107, i64 %y_read_assign" [./intx/int128.hpp:175]   --->   Operation 2957 'add' 'add_ln175_17' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2958 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %add_ln175_17, i64 %trunc_ln107" [./intx/int128.hpp:176]   --->   Operation 2958 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln403)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i1 %icmp_ln176" [./intx/intx.hpp:750->./intx/intx.hpp:405]   --->   Operation 2959 'zext' 'zext_ln750' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_229 : Operation 2960 [1/1] (1.36ns)   --->   "%add_ln175_18 = add i64 %add_ln175_17, i64 %y_read_assign_6" [./intx/int128.hpp:175]   --->   Operation 2960 'add' 'add_ln175_18' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2961 [1/1] (1.14ns)   --->   "%icmp_ln176_13 = icmp_ult  i64 %add_ln175_18, i64 %add_ln175_17" [./intx/int128.hpp:176]   --->   Operation 2961 'icmp' 'icmp_ln176_13' <Predicate = (!icmp_ln403)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2962 [1/1] (0.00ns)   --->   "%zext_ln177_9 = zext i1 %icmp_ln176_13" [./intx/int128.hpp:177]   --->   Operation 2962 'zext' 'zext_ln177_9' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_229 : Operation 2963 [1/1] (0.62ns)   --->   "%add_ln177_19 = add i2 %zext_ln750, i2 %zext_ln177_9" [./intx/int128.hpp:177]   --->   Operation 2963 'add' 'add_ln177_19' <Predicate = (!icmp_ln403)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln177_10 = zext i2 %add_ln177_19" [./intx/int128.hpp:177]   --->   Operation 2964 'zext' 'zext_ln177_10' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_229 : Operation 2965 [1/1] (1.36ns)   --->   "%k_27 = add i64 %zext_ln177_10, i64 %trunc_ln107_s" [./intx/int128.hpp:177]   --->   Operation 2965 'add' 'k_27' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2966 [1/1] (0.72ns)   --->   "%switch_ln406 = switch i2 %add_ln48, void %branch71, i2 0, void %.split2281052, i2 1, void %branch69, i2 2, void %branch70" [./intx/intx.hpp:406]   --->   Operation 2966 'switch' 'switch_ln406' <Predicate = (!icmp_ln403)> <Delay = 0.72>
ST_229 : Operation 2967 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split2281052" [./intx/intx.hpp:406]   --->   Operation 2967 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 2)> <Delay = 0.46>
ST_229 : Operation 2968 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split2281052" [./intx/intx.hpp:406]   --->   Operation 2968 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 1)> <Delay = 0.46>
ST_229 : Operation 2969 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split2281052" [./intx/intx.hpp:406]   --->   Operation 2969 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 3)> <Delay = 0.46>
ST_229 : Operation 2970 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_6 = phi i64 %p_word_num_bits_0_5, void %branch71, i64 %p_word_num_bits_0_5, void %branch70, i64 %p_word_num_bits_0_5, void %branch69, i64 %add_ln175_18, void %.split228" [./intx/intx.hpp:29]   --->   Operation 2970 'phi' 'p_word_num_bits_0_6' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_229 : Operation 2971 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_6 = phi i64 %p_word_num_bits_1_5, void %branch71, i64 %p_word_num_bits_1_5, void %branch70, i64 %add_ln175_18, void %branch69, i64 %p_word_num_bits_1_5, void %.split228" [./intx/intx.hpp:29]   --->   Operation 2971 'phi' 'p_word_num_bits_1_6' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_229 : Operation 2972 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_6 = phi i64 %p_word_num_bits_2_5, void %branch71, i64 %add_ln175_18, void %branch70, i64 %p_word_num_bits_2_5, void %branch69, i64 %p_word_num_bits_2_5, void %.split228" [./intx/intx.hpp:29]   --->   Operation 2972 'phi' 'p_word_num_bits_2_6' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_229 : Operation 2973 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_6 = phi i64 %add_ln175_18, void %branch71, i64 %p_word_num_bits_3_5, void %branch70, i64 %p_word_num_bits_3_5, void %branch69, i64 %p_word_num_bits_3_5, void %.split228" [./intx/int128.hpp:175]   --->   Operation 2973 'phi' 'p_word_num_bits_3_6' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_229 : Operation 2974 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2974 'br' 'br_ln0' <Predicate = (!icmp_ln403)> <Delay = 0.00>

State 230 <SV = 20> <Delay = 3.99>
ST_230 : Operation 2975 [1/1] (0.71ns)   --->   "%add_ln400 = add i3 %indvars_iv, i3 7" [./intx/intx.hpp:400]   --->   Operation 2975 'add' 'add_ln400' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2976 [1/1] (0.71ns)   --->   "%sub_ln50 = sub i3 4, i3 %j_7_cast_cast" [./intx/intx.hpp:50]   --->   Operation 2976 'sub' 'sub_ln50' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2977 [1/1] (0.00ns)   --->   "%shl_ln50_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %sub_ln50, i3 0" [./intx/intx.hpp:50]   --->   Operation 2977 'bitconcatenate' 'shl_ln50_19' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2978 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i6 %shl_ln50_19" [./intx/intx.hpp:50]   --->   Operation 2978 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2979 [1/1] (0.00ns)   --->   "%trunc_ln50_52 = trunc i3 %sub_ln50" [./intx/intx.hpp:50]   --->   Operation 2979 'trunc' 'trunc_ln50_52' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2980 [1/1] (0.85ns)   --->   "%add_ln50_25 = add i7 %zext_ln50_7, i7 56" [./intx/intx.hpp:50]   --->   Operation 2980 'add' 'add_ln50_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2981 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i7 %add_ln50_25" [./intx/intx.hpp:50]   --->   Operation 2981 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2982 [1/1] (1.12ns)   --->   "%add_ln50_26 = add i19 %zext_ln50_8, i19 %shl_ln50_13" [./intx/intx.hpp:50]   --->   Operation 2982 'add' 'add_ln50_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2983 [1/1] (0.00ns)   --->   "%lshr_ln409_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_26, i32 5, i32 18" [./intx/intx.hpp:409]   --->   Operation 2983 'partselect' 'lshr_ln409_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i14 %lshr_ln409_1" [./intx/intx.hpp:409]   --->   Operation 2984 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2985 [1/1] (0.00ns)   --->   "%state_addr_150 = getelementptr i256 %state, i64 0, i64 %zext_ln409" [./intx/intx.hpp:409]   --->   Operation 2985 'getelementptr' 'state_addr_150' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2986 [2/2] (1.29ns)   --->   "%state_load_182 = load i14 %state_addr_150" [./intx/intx.hpp:409]   --->   Operation 2986 'load' 'state_load_182' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 231 <SV = 21> <Delay = 2.73>
ST_231 : Operation 2987 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_52, i3 0" [./intx/intx.hpp:50]   --->   Operation 2987 'bitconcatenate' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2988 [1/2] (1.29ns)   --->   "%state_load_182 = load i14 %state_addr_150" [./intx/intx.hpp:409]   --->   Operation 2988 'load' 'state_load_182' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_231 : Operation 2989 [1/1] (0.82ns)   --->   "%add_ln409 = add i5 %trunc_ln50_1, i5 24" [./intx/intx.hpp:409]   --->   Operation 2989 'add' 'add_ln409' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2990 [1/1] (0.00ns)   --->   "%shl_ln42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln409, i3 0" [./intx/intx.hpp:409]   --->   Operation 2990 'bitconcatenate' 'shl_ln42' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2991 [1/1] (0.00ns)   --->   "%zext_ln409_1 = zext i8 %shl_ln42" [./intx/intx.hpp:409]   --->   Operation 2991 'zext' 'zext_ln409_1' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2992 [1/1] (1.44ns)   --->   "%lshr_ln409 = lshr i256 %state_load_182, i256 %zext_ln409_1" [./intx/intx.hpp:409]   --->   Operation 2992 'lshr' 'lshr_ln409' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2993 [1/1] (0.00ns)   --->   "%trunc_ln409 = trunc i256 %lshr_ln409" [./intx/intx.hpp:409]   --->   Operation 2993 'trunc' 'trunc_ln409' <Predicate = true> <Delay = 0.00>

State 232 <SV = 22> <Delay = 6.52>
ST_232 : Operation 2994 [1/1] (5.47ns)   --->   "%mul_ln409 = mul i64 %trunc_ln409, i64 %y_assign_s" [./intx/intx.hpp:409]   --->   Operation 2994 'mul' 'mul_ln409' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln409_3 = add i64 %y_read_assign_6, i64 %mul_ln409" [./intx/intx.hpp:409]   --->   Operation 2995 'add' 'add_ln409_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_232 : Operation 2996 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln409_2 = add i64 %add_ln409_3, i64 %p_word_num_bits_3_5" [./intx/intx.hpp:409]   --->   Operation 2996 'add' 'add_ln409_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_232 : Operation 2997 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2997 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 233 <SV = 14> <Delay = 0.62>
ST_233 : Operation 2998 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_2 = phi i64 %s_word_num_bits_0_0_load, void, i64 %s_word_num_bits_0_3, void %branch72" [./intx/intx.hpp:29]   --->   Operation 2998 'phi' 's_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2999 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2 = phi i64 %s_word_num_bits_1_0_load, void, i64 %s_word_num_bits_1_3, void %branch72" [./intx/intx.hpp:29]   --->   Operation 2999 'phi' 's_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 3000 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_2 = phi i64 %s_word_num_bits_2_0_load, void, i64 %s_word_num_bits_2_3, void %branch72" [./intx/intx.hpp:29]   --->   Operation 3000 'phi' 's_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 3001 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_2 = phi i64 %s_word_num_bits_3_0_load, void, i64 %s_word_num_bits_3_3, void %branch72" [./intx/intx.hpp:29]   --->   Operation 3001 'phi' 's_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 3002 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch72" [./intx/intx.hpp:29]   --->   Operation 3002 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 3003 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 3003 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3004 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3004 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 3005 [1/1] (0.54ns)   --->   "%s_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_2, i64 %s_word_num_bits_3_2, i64 %s_word_num_bits_3_2, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 3005 'mux' 's_word_num_bits_3_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3006 [1/1] (0.54ns)   --->   "%s_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_2, i64 %s_word_num_bits_2_2, i64 0, i64 %s_word_num_bits_2_2, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 3006 'mux' 's_word_num_bits_2_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3007 [1/1] (0.54ns)   --->   "%s_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_2, i64 0, i64 %s_word_num_bits_1_2, i64 %s_word_num_bits_1_2, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 3007 'mux' 's_word_num_bits_1_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3008 [1/1] (0.54ns)   --->   "%s_word_num_bits_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_2, i64 %s_word_num_bits_0_2, i64 %s_word_num_bits_0_2, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 3008 'mux' 's_word_num_bits_0_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3009 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 3009 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3010 [1/1] (0.00ns)   --->   "%empty_255 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 3010 'speclooptripcount' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 3011 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch72, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i" [./intx/intx.hpp:29]   --->   Operation 3011 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 234 <SV = 15> <Delay = 3.48>
ST_234 : Operation 3012 [1/1] (1.05ns)   --->   "%add_ln42_46 = add i14 %trunc_ln60_31, i14 16382" [./execution_state.hpp:42]   --->   Operation 3012 'add' 'add_ln42_46' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3013 [1/1] (0.00ns)   --->   "%shl_ln50_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42_46, i5 0" [./intx/intx.hpp:50]   --->   Operation 3013 'bitconcatenate' 'shl_ln50_12' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 3014 [1/1] (1.12ns)   --->   "%add_ln50_14 = add i19 %shl_ln50_12, i19 64" [./intx/intx.hpp:50]   --->   Operation 3014 'add' 'add_ln50_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3015 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_14, i32 5, i32 18" [./intx/intx.hpp:50]   --->   Operation 3015 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i14 %tmp_226" [./intx/int128.hpp:175]   --->   Operation 3016 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 3017 [1/1] (0.00ns)   --->   "%state_addr_121 = getelementptr i256 %state, i64 0, i64 %zext_ln175" [./intx/int128.hpp:175]   --->   Operation 3017 'getelementptr' 'state_addr_121' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 3018 [2/2] (1.29ns)   --->   "%state_load_156 = load i14 %state_addr_121" [./intx/int128.hpp:175]   --->   Operation 3018 'load' 'state_load_156' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 235 <SV = 16> <Delay = 1.29>
ST_235 : Operation 3019 [1/2] (1.29ns)   --->   "%state_load_156 = load i14 %state_addr_121" [./intx/int128.hpp:175]   --->   Operation 3019 'load' 'state_load_156' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_235 : Operation 3020 [1/1] (0.46ns)   --->   "%br_ln173 = br void" [./intx/int128.hpp:173]   --->   Operation 3020 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 236 <SV = 17> <Delay = 5.45>
ST_236 : Operation 3021 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_4 = phi i64 %s_word_num_bits_0_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_0_5, void %.split2341105" [./intx/intx.hpp:29]   --->   Operation 3021 'phi' 's_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3022 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_4 = phi i64 %s_word_num_bits_1_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_1_5, void %.split2341105" [./intx/intx.hpp:29]   --->   Operation 3022 'phi' 's_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3023 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_4 = phi i64 %s_word_num_bits_2_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_2_5, void %.split2341105" [./intx/intx.hpp:29]   --->   Operation 3023 'phi' 's_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3024 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_4 = phi i64 %s_word_num_bits_3_3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i64 %s_word_num_bits_3_5, void %.split2341105" [./intx/intx.hpp:29]   --->   Operation 3024 'phi' 's_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3025 [1/1] (0.00ns)   --->   "%i_114 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i3 %i_121, void %.split2341105"   --->   Operation 3025 'phi' 'i_114' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3026 [1/1] (0.00ns)   --->   "%k_23 = phi i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i1 %k_26, void %.split2341105"   --->   Operation 3026 'phi' 'k_23' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3027 [1/1] (0.00ns)   --->   "%phi_ln362 = phi i14 16383, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i, i14 %tmp_226, void %.split2341105" [./intx/intx.hpp:362]   --->   Operation 3027 'phi' 'phi_ln362' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3028 [1/1] (0.71ns)   --->   "%i_121 = add i3 %i_114, i3 1" [./intx/int128.hpp:173]   --->   Operation 3028 'add' 'i_121' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3029 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3029 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3030 [1/1] (0.56ns)   --->   "%icmp_ln173 = icmp_eq  i3 %i_114, i3 4" [./intx/int128.hpp:173]   --->   Operation 3030 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3031 [1/1] (0.00ns)   --->   "%empty_256 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 3031 'speclooptripcount' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3032 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split234, void %_Z3addR5Stack.exit" [./intx/int128.hpp:173]   --->   Operation 3032 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3033 [1/1] (0.00ns)   --->   "%trunc_ln50_45 = trunc i3 %i_114" [./intx/intx.hpp:50]   --->   Operation 3033 'trunc' 'trunc_ln50_45' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3034 [1/1] (0.00ns)   --->   "%shl_ln36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_45, i6 0" [./intx/int128.hpp:175]   --->   Operation 3034 'bitconcatenate' 'shl_ln36' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3035 [1/1] (0.00ns)   --->   "%zext_ln175_5 = zext i8 %shl_ln36" [./intx/int128.hpp:175]   --->   Operation 3035 'zext' 'zext_ln175_5' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3036 [1/1] (1.44ns)   --->   "%lshr_ln175 = lshr i256 %state_load_156, i256 %zext_ln175_5" [./intx/int128.hpp:175]   --->   Operation 3036 'lshr' 'lshr_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i256 %lshr_ln175" [./intx/int128.hpp:175]   --->   Operation 3037 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3038 [1/1] (0.54ns)   --->   "%tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_32, i64 %trunc_ln60_s, i64 %trunc_ln60_11, i64 %trunc_ln60_12, i2 %trunc_ln50_45" [./intx/int128.hpp:175]   --->   Operation 3038 'mux' 'tmp_47' <Predicate = (!icmp_ln173)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3039 [1/1] (1.36ns)   --->   "%add_ln175 = add i64 %trunc_ln175, i64 %tmp_47" [./intx/int128.hpp:175]   --->   Operation 3039 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3040 [1/1] (1.14ns)   --->   "%k1_5 = icmp_ult  i64 %add_ln175, i64 %trunc_ln175" [./intx/int128.hpp:176]   --->   Operation 3040 'icmp' 'k1_5' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k_23" [./intx/int128.hpp:177]   --->   Operation 3041 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3042 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 3042 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3043 [1/1] (0.72ns)   --->   "%switch_ln177 = switch i2 %trunc_ln50_45, void %branch79, i2 0, void %.split2341105, i2 1, void %branch77, i2 2, void %branch78" [./intx/int128.hpp:177]   --->   Operation 3043 'switch' 'switch_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.72>
ST_236 : Operation 3044 [1/1] (0.46ns)   --->   "%br_ln177 = br void %.split2341105" [./intx/int128.hpp:177]   --->   Operation 3044 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_45 == 2)> <Delay = 0.46>
ST_236 : Operation 3045 [1/1] (0.46ns)   --->   "%br_ln177 = br void %.split2341105" [./intx/int128.hpp:177]   --->   Operation 3045 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_45 == 1)> <Delay = 0.46>
ST_236 : Operation 3046 [1/1] (0.46ns)   --->   "%br_ln177 = br void %.split2341105" [./intx/int128.hpp:177]   --->   Operation 3046 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_45 == 3)> <Delay = 0.46>
ST_236 : Operation 3047 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_5 = phi i64 %s_word_num_bits_0_4, void %branch79, i64 %s_word_num_bits_0_4, void %branch78, i64 %s_word_num_bits_0_4, void %branch77, i64 %add_ln177, void %.split234" [./intx/intx.hpp:29]   --->   Operation 3047 'phi' 's_word_num_bits_0_5' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3048 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_5 = phi i64 %s_word_num_bits_1_4, void %branch79, i64 %s_word_num_bits_1_4, void %branch78, i64 %add_ln177, void %branch77, i64 %s_word_num_bits_1_4, void %.split234" [./intx/intx.hpp:29]   --->   Operation 3048 'phi' 's_word_num_bits_1_5' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3049 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_5 = phi i64 %s_word_num_bits_2_4, void %branch79, i64 %add_ln177, void %branch78, i64 %s_word_num_bits_2_4, void %branch77, i64 %s_word_num_bits_2_4, void %.split234" [./intx/intx.hpp:29]   --->   Operation 3049 'phi' 's_word_num_bits_2_5' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3050 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_5 = phi i64 %add_ln177, void %branch79, i64 %s_word_num_bits_3_4, void %branch78, i64 %s_word_num_bits_3_4, void %branch77, i64 %s_word_num_bits_3_4, void %.split234" [./intx/int128.hpp:177]   --->   Operation 3050 'phi' 's_word_num_bits_3_5' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_236 : Operation 3051 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 3051 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3052 [1/1] (0.14ns)   --->   "%k_26 = or i1 %icmp_ln178, i1 %k1_5" [./intx/int128.hpp:178]   --->   Operation 3052 'or' 'k_26' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3053 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3053 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>

State 237 <SV = 18> <Delay = 1.29>
ST_237 : Operation 3054 [1/1] (0.00ns)   --->   "%phi_ln362_cast = zext i14 %phi_ln362" [./intx/intx.hpp:362]   --->   Operation 3054 'zext' 'phi_ln362_cast' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 3055 [1/1] (0.00ns)   --->   "%or_ln362_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %s_word_num_bits_3_4, i64 %s_word_num_bits_2_4, i64 %s_word_num_bits_1_4, i64 %s_word_num_bits_0_4" [./intx/intx.hpp:362]   --->   Operation 3055 'bitconcatenate' 'or_ln362_2' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 3056 [1/1] (0.00ns)   --->   "%state_addr_140 = getelementptr i256 %state, i64 0, i64 %phi_ln362_cast" [./intx/intx.hpp:362]   --->   Operation 3056 'getelementptr' 'state_addr_140' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 3057 [1/1] (1.29ns)   --->   "%store_ln362 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_140, i256 %or_ln362_2, i32 4294967295" [./intx/intx.hpp:362]   --->   Operation 3057 'store' 'store_ln362' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_237 : Operation 3058 [1/1] (0.00ns)   --->   "%store_ln74 = store i64 %s_word_num_bits_0_4, i64 %s_word_num_bits_0_0" [executor_fpga.cpp:74]   --->   Operation 3058 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 3059 [1/1] (0.00ns)   --->   "%store_ln74 = store i64 %s_word_num_bits_1_4, i64 %s_word_num_bits_1_0" [executor_fpga.cpp:74]   --->   Operation 3059 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 3060 [1/1] (0.00ns)   --->   "%store_ln74 = store i64 %s_word_num_bits_2_4, i64 %s_word_num_bits_2_0" [executor_fpga.cpp:74]   --->   Operation 3060 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 3061 [1/1] (0.00ns)   --->   "%store_ln74 = store i64 %s_word_num_bits_3_4, i64 %s_word_num_bits_3_0" [executor_fpga.cpp:74]   --->   Operation 3061 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 3062 [1/1] (0.62ns)   --->   "%store_ln74 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:74]   --->   Operation 3062 'store' 'store_ln74' <Predicate = true> <Delay = 0.62>
ST_237 : Operation 3063 [1/1] (0.00ns)   --->   "%br_ln74 = br void %.backedge" [executor_fpga.cpp:74]   --->   Operation 3063 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 238 <SV = 11> <Delay = 3.73>
ST_238 : Operation 3064 [1/2] (1.29ns)   --->   "%state_load_33 = load i14 %state_addr_31" [./execution_state.hpp:60]   --->   Operation 3064 'load' 'state_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_238 : Operation 3065 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load_33" [./execution_state.hpp:60]   --->   Operation 3065 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 3066 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 3066 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 3067 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 3068 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 3068 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_238 : Operation 3069 [1/1] (0.00ns)   --->   "%br_ln70 = br void %.backedge" [executor_fpga.cpp:70]   --->   Operation 3069 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 239 <SV = 11> <Delay = 6.72>
ST_239 : Operation 3070 [1/1] (0.87ns)   --->   "%i = add i9 %zext_ln47, i9 416" [executor_fpga.cpp:54]   --->   Operation 3070 'add' 'i' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i9 %i" [executor_fpga.cpp:54]   --->   Operation 3071 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %sext_ln54" [executor_fpga.cpp:54]   --->   Operation 3072 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i32 %sext_ln54" [executor_fpga.cpp:55]   --->   Operation 3073 'zext' 'zext_ln55_12' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 3074 [1/1] (1.14ns)   --->   "%add_ln55_19 = add i33 %zext_ln55_12, i33 2" [executor_fpga.cpp:55]   --->   Operation 3074 'add' 'add_ln55_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i33 %add_ln55_19" [executor_fpga.cpp:55]   --->   Operation 3075 'zext' 'zext_ln55_13' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 3076 [1/1] (1.36ns)   --->   "%add_ln55 = add i64 %zext_ln55_13, i64 %code_pos_3" [executor_fpga.cpp:55]   --->   Operation 3076 'add' 'add_ln55' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3077 [1/1] (1.14ns)   --->   "%icmp_ln200 = icmp_ugt  i64 %add_ln55, i64 %code_size_read" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 3077 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3078 [1/1] (0.43ns)   --->   "%push_end = select i1 %icmp_ln200, i64 %code_size_read, i64 %add_ln55" [executor_fpga.cpp:55]   --->   Operation 3078 'select' 'push_end' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_239 : Operation 3079 [1/1] (1.14ns)   --->   "%icmp_ln61 = icmp_ult  i64 %code_pos_4, i64 %push_end" [executor_fpga.cpp:61]   --->   Operation 3079 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3080 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %memset.loop2176.._crit_edge_crit_edge, void %.lr.ph.preheader" [executor_fpga.cpp:61]   --->   Operation 3080 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 3081 [1/1] (0.62ns)   --->   "%store_ln61 = store i64 %code_pos_4, i64 %code_pos" [executor_fpga.cpp:61]   --->   Operation 3081 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.62>
ST_239 : Operation 3082 [1/1] (0.46ns)   --->   "%br_ln61 = br void %._crit_edge" [executor_fpga.cpp:61]   --->   Operation 3082 'br' 'br_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.46>
ST_239 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %opcode" [executor_fpga.cpp:62]   --->   Operation 3083 'zext' 'zext_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_239 : Operation 3084 [1/1] (0.46ns)   --->   "%br_ln61 = br void %.lr.ph" [executor_fpga.cpp:61]   --->   Operation 3084 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.46>

State 240 <SV = 12> <Delay = 1.71>
ST_240 : Operation 3085 [1/1] (0.00ns)   --->   "%empty = phi i256 %tmp_number, void %.split237, i256 0, void %.lr.ph.preheader"   --->   Operation 3085 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 3086 [1/1] (0.00ns)   --->   "%i_112 = phi i64 %add_ln61, void %.split237, i64 %zext_ln54, void %.lr.ph.preheader" [executor_fpga.cpp:61]   --->   Operation 3086 'phi' 'i_112' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 3087 [1/1] (0.00ns)   --->   "%code_pos_5 = phi i64 %code_pos_9, void %.split237, i64 %code_pos_4, void %.lr.ph.preheader"   --->   Operation 3087 'phi' 'code_pos_5' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 3088 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3088 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 3089 [1/1] (1.14ns)   --->   "%icmp_ln61_1 = icmp_eq  i64 %code_pos_5, i64 %push_end" [executor_fpga.cpp:61]   --->   Operation 3089 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3090 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %.split237, void %._crit_edge.loopexit" [executor_fpga.cpp:61]   --->   Operation 3090 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 3091 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [executor_fpga.cpp:25]   --->   Operation 3091 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3092 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %i_112" [executor_fpga.cpp:62]   --->   Operation 3092 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3093 [1/1] (1.27ns)   --->   "%shl_ln62 = shl i32 1, i32 %trunc_ln62" [executor_fpga.cpp:62]   --->   Operation 3093 'shl' 'shl_ln62' <Predicate = (!icmp_ln61_1)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3094 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %i_112, i3 0" [executor_fpga.cpp:62]   --->   Operation 3094 'bitconcatenate' 'shl_ln62_1' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i67 %shl_ln62_1" [executor_fpga.cpp:62]   --->   Operation 3095 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3096 [1/1] (1.31ns)   --->   "%shl_ln62_2 = shl i256 %zext_ln62, i256 %zext_ln62_1" [executor_fpga.cpp:62]   --->   Operation 3096 'shl' 'shl_ln62_2' <Predicate = (!icmp_ln61_1)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i32 %shl_ln62" [executor_fpga.cpp:62]   --->   Operation 3097 'trunc' 'trunc_ln62_1' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3098 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i256 %shl_ln62_2" [executor_fpga.cpp:62]   --->   Operation 3098 'trunc' 'trunc_ln62_2' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3099 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i256 %empty" [executor_fpga.cpp:62]   --->   Operation 3099 'trunc' 'trunc_ln62_3' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3100 [1/1] (0.40ns)   --->   "%select_ln62 = select i1 %trunc_ln62_1, i8 %trunc_ln62_2, i8 %trunc_ln62_3" [executor_fpga.cpp:62]   --->   Operation 3100 'select' 'select_ln62' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3101 [1/1] (0.00ns)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 1" [executor_fpga.cpp:62]   --->   Operation 3101 'bitselect' 'tmp_330' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3102 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 8, i32 15" [executor_fpga.cpp:62]   --->   Operation 3102 'partselect' 'tmp_331' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 8, i32 15" [executor_fpga.cpp:62]   --->   Operation 3103 'partselect' 'tmp_332' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3104 [1/1] (0.40ns)   --->   "%select_ln62_1 = select i1 %tmp_330, i8 %tmp_331, i8 %tmp_332" [executor_fpga.cpp:62]   --->   Operation 3104 'select' 'select_ln62_1' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3105 [1/1] (0.00ns)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 2" [executor_fpga.cpp:62]   --->   Operation 3105 'bitselect' 'tmp_333' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3106 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 16, i32 23" [executor_fpga.cpp:62]   --->   Operation 3106 'partselect' 'tmp_334' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3107 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 16, i32 23" [executor_fpga.cpp:62]   --->   Operation 3107 'partselect' 'tmp_335' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3108 [1/1] (0.40ns)   --->   "%select_ln62_2 = select i1 %tmp_333, i8 %tmp_334, i8 %tmp_335" [executor_fpga.cpp:62]   --->   Operation 3108 'select' 'select_ln62_2' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 3" [executor_fpga.cpp:62]   --->   Operation 3109 'bitselect' 'tmp_336' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 24, i32 31" [executor_fpga.cpp:62]   --->   Operation 3110 'partselect' 'tmp_337' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3111 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 24, i32 31" [executor_fpga.cpp:62]   --->   Operation 3111 'partselect' 'tmp_338' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3112 [1/1] (0.40ns)   --->   "%select_ln62_3 = select i1 %tmp_336, i8 %tmp_337, i8 %tmp_338" [executor_fpga.cpp:62]   --->   Operation 3112 'select' 'select_ln62_3' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 4" [executor_fpga.cpp:62]   --->   Operation 3113 'bitselect' 'tmp_339' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 32, i32 39" [executor_fpga.cpp:62]   --->   Operation 3114 'partselect' 'tmp_340' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3115 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 32, i32 39" [executor_fpga.cpp:62]   --->   Operation 3115 'partselect' 'tmp_341' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3116 [1/1] (0.40ns)   --->   "%select_ln62_4 = select i1 %tmp_339, i8 %tmp_340, i8 %tmp_341" [executor_fpga.cpp:62]   --->   Operation 3116 'select' 'select_ln62_4' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3117 [1/1] (0.00ns)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 5" [executor_fpga.cpp:62]   --->   Operation 3117 'bitselect' 'tmp_342' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3118 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 40, i32 47" [executor_fpga.cpp:62]   --->   Operation 3118 'partselect' 'tmp_343' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3119 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 40, i32 47" [executor_fpga.cpp:62]   --->   Operation 3119 'partselect' 'tmp_344' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3120 [1/1] (0.40ns)   --->   "%select_ln62_5 = select i1 %tmp_342, i8 %tmp_343, i8 %tmp_344" [executor_fpga.cpp:62]   --->   Operation 3120 'select' 'select_ln62_5' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 6" [executor_fpga.cpp:62]   --->   Operation 3121 'bitselect' 'tmp_345' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3122 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 48, i32 55" [executor_fpga.cpp:62]   --->   Operation 3122 'partselect' 'tmp_346' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3123 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 48, i32 55" [executor_fpga.cpp:62]   --->   Operation 3123 'partselect' 'tmp_347' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3124 [1/1] (0.40ns)   --->   "%select_ln62_6 = select i1 %tmp_345, i8 %tmp_346, i8 %tmp_347" [executor_fpga.cpp:62]   --->   Operation 3124 'select' 'select_ln62_6' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3125 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 7" [executor_fpga.cpp:62]   --->   Operation 3125 'bitselect' 'tmp_348' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3126 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 56, i32 63" [executor_fpga.cpp:62]   --->   Operation 3126 'partselect' 'tmp_349' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 56, i32 63" [executor_fpga.cpp:62]   --->   Operation 3127 'partselect' 'tmp_350' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3128 [1/1] (0.40ns)   --->   "%select_ln62_7 = select i1 %tmp_348, i8 %tmp_349, i8 %tmp_350" [executor_fpga.cpp:62]   --->   Operation 3128 'select' 'select_ln62_7' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 8" [executor_fpga.cpp:62]   --->   Operation 3129 'bitselect' 'tmp_351' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 64, i32 71" [executor_fpga.cpp:62]   --->   Operation 3130 'partselect' 'tmp_352' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3131 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 64, i32 71" [executor_fpga.cpp:62]   --->   Operation 3131 'partselect' 'tmp_353' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3132 [1/1] (0.40ns)   --->   "%select_ln62_8 = select i1 %tmp_351, i8 %tmp_352, i8 %tmp_353" [executor_fpga.cpp:62]   --->   Operation 3132 'select' 'select_ln62_8' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3133 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 9" [executor_fpga.cpp:62]   --->   Operation 3133 'bitselect' 'tmp_354' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3134 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 72, i32 79" [executor_fpga.cpp:62]   --->   Operation 3134 'partselect' 'tmp_355' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3135 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 72, i32 79" [executor_fpga.cpp:62]   --->   Operation 3135 'partselect' 'tmp_356' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3136 [1/1] (0.40ns)   --->   "%select_ln62_9 = select i1 %tmp_354, i8 %tmp_355, i8 %tmp_356" [executor_fpga.cpp:62]   --->   Operation 3136 'select' 'select_ln62_9' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3137 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 10" [executor_fpga.cpp:62]   --->   Operation 3137 'bitselect' 'tmp_357' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 80, i32 87" [executor_fpga.cpp:62]   --->   Operation 3138 'partselect' 'tmp_358' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3139 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 80, i32 87" [executor_fpga.cpp:62]   --->   Operation 3139 'partselect' 'tmp_359' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3140 [1/1] (0.40ns)   --->   "%select_ln62_10 = select i1 %tmp_357, i8 %tmp_358, i8 %tmp_359" [executor_fpga.cpp:62]   --->   Operation 3140 'select' 'select_ln62_10' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 11" [executor_fpga.cpp:62]   --->   Operation 3141 'bitselect' 'tmp_360' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3142 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 88, i32 95" [executor_fpga.cpp:62]   --->   Operation 3142 'partselect' 'tmp_361' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3143 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 88, i32 95" [executor_fpga.cpp:62]   --->   Operation 3143 'partselect' 'tmp_362' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3144 [1/1] (0.40ns)   --->   "%select_ln62_11 = select i1 %tmp_360, i8 %tmp_361, i8 %tmp_362" [executor_fpga.cpp:62]   --->   Operation 3144 'select' 'select_ln62_11' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3145 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 12" [executor_fpga.cpp:62]   --->   Operation 3145 'bitselect' 'tmp_363' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3146 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 96, i32 103" [executor_fpga.cpp:62]   --->   Operation 3146 'partselect' 'tmp_364' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3147 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 96, i32 103" [executor_fpga.cpp:62]   --->   Operation 3147 'partselect' 'tmp_365' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3148 [1/1] (0.40ns)   --->   "%select_ln62_12 = select i1 %tmp_363, i8 %tmp_364, i8 %tmp_365" [executor_fpga.cpp:62]   --->   Operation 3148 'select' 'select_ln62_12' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3149 [1/1] (0.00ns)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 13" [executor_fpga.cpp:62]   --->   Operation 3149 'bitselect' 'tmp_366' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 104, i32 111" [executor_fpga.cpp:62]   --->   Operation 3150 'partselect' 'tmp_367' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 104, i32 111" [executor_fpga.cpp:62]   --->   Operation 3151 'partselect' 'tmp_368' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3152 [1/1] (0.40ns)   --->   "%select_ln62_13 = select i1 %tmp_366, i8 %tmp_367, i8 %tmp_368" [executor_fpga.cpp:62]   --->   Operation 3152 'select' 'select_ln62_13' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 14" [executor_fpga.cpp:62]   --->   Operation 3153 'bitselect' 'tmp_369' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3154 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 112, i32 119" [executor_fpga.cpp:62]   --->   Operation 3154 'partselect' 'tmp_370' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 112, i32 119" [executor_fpga.cpp:62]   --->   Operation 3155 'partselect' 'tmp_371' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3156 [1/1] (0.40ns)   --->   "%select_ln62_14 = select i1 %tmp_369, i8 %tmp_370, i8 %tmp_371" [executor_fpga.cpp:62]   --->   Operation 3156 'select' 'select_ln62_14' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3157 [1/1] (0.00ns)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 15" [executor_fpga.cpp:62]   --->   Operation 3157 'bitselect' 'tmp_372' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 120, i32 127" [executor_fpga.cpp:62]   --->   Operation 3158 'partselect' 'tmp_373' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3159 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 120, i32 127" [executor_fpga.cpp:62]   --->   Operation 3159 'partselect' 'tmp_374' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3160 [1/1] (0.40ns)   --->   "%select_ln62_15 = select i1 %tmp_372, i8 %tmp_373, i8 %tmp_374" [executor_fpga.cpp:62]   --->   Operation 3160 'select' 'select_ln62_15' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3161 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 16" [executor_fpga.cpp:62]   --->   Operation 3161 'bitselect' 'tmp_375' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 128, i32 135" [executor_fpga.cpp:62]   --->   Operation 3162 'partselect' 'tmp_376' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3163 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 128, i32 135" [executor_fpga.cpp:62]   --->   Operation 3163 'partselect' 'tmp_377' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3164 [1/1] (0.40ns)   --->   "%select_ln62_16 = select i1 %tmp_375, i8 %tmp_376, i8 %tmp_377" [executor_fpga.cpp:62]   --->   Operation 3164 'select' 'select_ln62_16' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3165 [1/1] (0.00ns)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 17" [executor_fpga.cpp:62]   --->   Operation 3165 'bitselect' 'tmp_378' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3166 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 136, i32 143" [executor_fpga.cpp:62]   --->   Operation 3166 'partselect' 'tmp_379' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3167 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 136, i32 143" [executor_fpga.cpp:62]   --->   Operation 3167 'partselect' 'tmp_380' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3168 [1/1] (0.40ns)   --->   "%select_ln62_17 = select i1 %tmp_378, i8 %tmp_379, i8 %tmp_380" [executor_fpga.cpp:62]   --->   Operation 3168 'select' 'select_ln62_17' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3169 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 18" [executor_fpga.cpp:62]   --->   Operation 3169 'bitselect' 'tmp_381' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 144, i32 151" [executor_fpga.cpp:62]   --->   Operation 3170 'partselect' 'tmp_382' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 144, i32 151" [executor_fpga.cpp:62]   --->   Operation 3171 'partselect' 'tmp_383' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3172 [1/1] (0.40ns)   --->   "%select_ln62_18 = select i1 %tmp_381, i8 %tmp_382, i8 %tmp_383" [executor_fpga.cpp:62]   --->   Operation 3172 'select' 'select_ln62_18' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3173 [1/1] (0.00ns)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 19" [executor_fpga.cpp:62]   --->   Operation 3173 'bitselect' 'tmp_384' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3174 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 152, i32 159" [executor_fpga.cpp:62]   --->   Operation 3174 'partselect' 'tmp_385' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3175 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 152, i32 159" [executor_fpga.cpp:62]   --->   Operation 3175 'partselect' 'tmp_386' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3176 [1/1] (0.40ns)   --->   "%select_ln62_19 = select i1 %tmp_384, i8 %tmp_385, i8 %tmp_386" [executor_fpga.cpp:62]   --->   Operation 3176 'select' 'select_ln62_19' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3177 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 20" [executor_fpga.cpp:62]   --->   Operation 3177 'bitselect' 'tmp_411' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3178 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 160, i32 167" [executor_fpga.cpp:62]   --->   Operation 3178 'partselect' 'tmp_387' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3179 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 160, i32 167" [executor_fpga.cpp:62]   --->   Operation 3179 'partselect' 'tmp_388' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3180 [1/1] (0.40ns)   --->   "%select_ln62_20 = select i1 %tmp_411, i8 %tmp_387, i8 %tmp_388" [executor_fpga.cpp:62]   --->   Operation 3180 'select' 'select_ln62_20' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 21" [executor_fpga.cpp:62]   --->   Operation 3181 'bitselect' 'tmp_412' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3182 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 168, i32 175" [executor_fpga.cpp:62]   --->   Operation 3182 'partselect' 'tmp_389' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3183 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 168, i32 175" [executor_fpga.cpp:62]   --->   Operation 3183 'partselect' 'tmp_390' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3184 [1/1] (0.40ns)   --->   "%select_ln62_21 = select i1 %tmp_412, i8 %tmp_389, i8 %tmp_390" [executor_fpga.cpp:62]   --->   Operation 3184 'select' 'select_ln62_21' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3185 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 22" [executor_fpga.cpp:62]   --->   Operation 3185 'bitselect' 'tmp_413' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3186 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 176, i32 183" [executor_fpga.cpp:62]   --->   Operation 3186 'partselect' 'tmp_391' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 176, i32 183" [executor_fpga.cpp:62]   --->   Operation 3187 'partselect' 'tmp_392' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3188 [1/1] (0.40ns)   --->   "%select_ln62_22 = select i1 %tmp_413, i8 %tmp_391, i8 %tmp_392" [executor_fpga.cpp:62]   --->   Operation 3188 'select' 'select_ln62_22' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3189 [1/1] (0.00ns)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 23" [executor_fpga.cpp:62]   --->   Operation 3189 'bitselect' 'tmp_414' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3190 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 184, i32 191" [executor_fpga.cpp:62]   --->   Operation 3190 'partselect' 'tmp_393' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3191 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 184, i32 191" [executor_fpga.cpp:62]   --->   Operation 3191 'partselect' 'tmp_394' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3192 [1/1] (0.40ns)   --->   "%select_ln62_23 = select i1 %tmp_414, i8 %tmp_393, i8 %tmp_394" [executor_fpga.cpp:62]   --->   Operation 3192 'select' 'select_ln62_23' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3193 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 24" [executor_fpga.cpp:62]   --->   Operation 3193 'bitselect' 'tmp_415' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3194 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 192, i32 199" [executor_fpga.cpp:62]   --->   Operation 3194 'partselect' 'tmp_395' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3195 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 192, i32 199" [executor_fpga.cpp:62]   --->   Operation 3195 'partselect' 'tmp_396' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3196 [1/1] (0.40ns)   --->   "%select_ln62_24 = select i1 %tmp_415, i8 %tmp_395, i8 %tmp_396" [executor_fpga.cpp:62]   --->   Operation 3196 'select' 'select_ln62_24' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3197 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 25" [executor_fpga.cpp:62]   --->   Operation 3197 'bitselect' 'tmp_416' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3198 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 200, i32 207" [executor_fpga.cpp:62]   --->   Operation 3198 'partselect' 'tmp_397' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 200, i32 207" [executor_fpga.cpp:62]   --->   Operation 3199 'partselect' 'tmp_398' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3200 [1/1] (0.40ns)   --->   "%select_ln62_25 = select i1 %tmp_416, i8 %tmp_397, i8 %tmp_398" [executor_fpga.cpp:62]   --->   Operation 3200 'select' 'select_ln62_25' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3201 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 26" [executor_fpga.cpp:62]   --->   Operation 3201 'bitselect' 'tmp_417' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3202 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 208, i32 215" [executor_fpga.cpp:62]   --->   Operation 3202 'partselect' 'tmp_399' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3203 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 208, i32 215" [executor_fpga.cpp:62]   --->   Operation 3203 'partselect' 'tmp_400' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3204 [1/1] (0.40ns)   --->   "%select_ln62_26 = select i1 %tmp_417, i8 %tmp_399, i8 %tmp_400" [executor_fpga.cpp:62]   --->   Operation 3204 'select' 'select_ln62_26' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 27" [executor_fpga.cpp:62]   --->   Operation 3205 'bitselect' 'tmp_418' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3206 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 216, i32 223" [executor_fpga.cpp:62]   --->   Operation 3206 'partselect' 'tmp_401' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3207 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 216, i32 223" [executor_fpga.cpp:62]   --->   Operation 3207 'partselect' 'tmp_402' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3208 [1/1] (0.40ns)   --->   "%select_ln62_27 = select i1 %tmp_418, i8 %tmp_401, i8 %tmp_402" [executor_fpga.cpp:62]   --->   Operation 3208 'select' 'select_ln62_27' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3209 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 28" [executor_fpga.cpp:62]   --->   Operation 3209 'bitselect' 'tmp_419' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3210 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 224, i32 231" [executor_fpga.cpp:62]   --->   Operation 3210 'partselect' 'tmp_403' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3211 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 224, i32 231" [executor_fpga.cpp:62]   --->   Operation 3211 'partselect' 'tmp_404' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3212 [1/1] (0.40ns)   --->   "%select_ln62_28 = select i1 %tmp_419, i8 %tmp_403, i8 %tmp_404" [executor_fpga.cpp:62]   --->   Operation 3212 'select' 'select_ln62_28' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3213 [1/1] (0.00ns)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 29" [executor_fpga.cpp:62]   --->   Operation 3213 'bitselect' 'tmp_420' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3214 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 232, i32 239" [executor_fpga.cpp:62]   --->   Operation 3214 'partselect' 'tmp_405' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3215 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 232, i32 239" [executor_fpga.cpp:62]   --->   Operation 3215 'partselect' 'tmp_406' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3216 [1/1] (0.40ns)   --->   "%select_ln62_29 = select i1 %tmp_420, i8 %tmp_405, i8 %tmp_406" [executor_fpga.cpp:62]   --->   Operation 3216 'select' 'select_ln62_29' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3217 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 30" [executor_fpga.cpp:62]   --->   Operation 3217 'bitselect' 'tmp_421' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3218 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 240, i32 247" [executor_fpga.cpp:62]   --->   Operation 3218 'partselect' 'tmp_407' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3219 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 240, i32 247" [executor_fpga.cpp:62]   --->   Operation 3219 'partselect' 'tmp_408' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3220 [1/1] (0.40ns)   --->   "%select_ln62_30 = select i1 %tmp_421, i8 %tmp_407, i8 %tmp_408" [executor_fpga.cpp:62]   --->   Operation 3220 'select' 'select_ln62_30' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3221 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln62, i32 31" [executor_fpga.cpp:62]   --->   Operation 3221 'bitselect' 'tmp_422' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3222 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %shl_ln62_2, i32 248, i32 255" [executor_fpga.cpp:62]   --->   Operation 3222 'partselect' 'tmp_409' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3223 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %empty, i32 248, i32 255" [executor_fpga.cpp:62]   --->   Operation 3223 'partselect' 'tmp_410' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3224 [1/1] (0.40ns)   --->   "%select_ln62_31 = select i1 %tmp_422, i8 %tmp_409, i8 %tmp_410" [executor_fpga.cpp:62]   --->   Operation 3224 'select' 'select_ln62_31' <Predicate = (!icmp_ln61_1)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 3225 [1/1] (0.00ns)   --->   "%tmp_number = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln62_31, i8 %select_ln62_30, i8 %select_ln62_29, i8 %select_ln62_28, i8 %select_ln62_27, i8 %select_ln62_26, i8 %select_ln62_25, i8 %select_ln62_24, i8 %select_ln62_23, i8 %select_ln62_22, i8 %select_ln62_21, i8 %select_ln62_20, i8 %select_ln62_19, i8 %select_ln62_18, i8 %select_ln62_17, i8 %select_ln62_16, i8 %select_ln62_15, i8 %select_ln62_14, i8 %select_ln62_13, i8 %select_ln62_12, i8 %select_ln62_11, i8 %select_ln62_10, i8 %select_ln62_9, i8 %select_ln62_8, i8 %select_ln62_7, i8 %select_ln62_6, i8 %select_ln62_5, i8 %select_ln62_4, i8 %select_ln62_3, i8 %select_ln62_2, i8 %select_ln62_1, i8 %select_ln62" [executor_fpga.cpp:62]   --->   Operation 3225 'bitconcatenate' 'tmp_number' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_240 : Operation 3226 [1/1] (1.36ns)   --->   "%add_ln61 = add i64 %i_112, i64 18446744073709551615" [executor_fpga.cpp:61]   --->   Operation 3226 'add' 'add_ln61' <Predicate = (!icmp_ln61_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3227 [1/1] (1.36ns)   --->   "%code_pos_9 = add i64 %code_pos_5, i64 1" [executor_fpga.cpp:61]   --->   Operation 3227 'add' 'code_pos_9' <Predicate = (!icmp_ln61_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 3228 'br' 'br_ln0' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>

State 241 <SV = 13> <Delay = 1.29>
ST_241 : Operation 3229 [1/1] (0.62ns)   --->   "%store_ln55 = store i64 %push_end, i64 %code_pos" [executor_fpga.cpp:55]   --->   Operation 3229 'store' 'store_ln55' <Predicate = (icmp_ln61)> <Delay = 0.62>
ST_241 : Operation 3230 [1/1] (0.46ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 3230 'br' 'br_ln0' <Predicate = (icmp_ln61)> <Delay = 0.46>
ST_241 : Operation 3231 [2/2] (1.29ns)   --->   "%state_load_173 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 3231 'load' 'state_load_173' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 242 <SV = 14> <Delay = 3.73>
ST_242 : Operation 3232 [1/1] (0.00ns)   --->   "%empty_254 = phi i256 0, void %memset.loop2176.._crit_edge_crit_edge, i256 %empty, void %._crit_edge.loopexit" [executor_fpga.cpp:62]   --->   Operation 3232 'phi' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 3233 [1/2] (1.29ns)   --->   "%state_load_173 = load i14 %state_addr_31" [./execution_state.hpp:55]   --->   Operation 3233 'load' 'state_load_173' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_242 : Operation 3234 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = trunc i256 %state_load_173" [./execution_state.hpp:55]   --->   Operation 3234 'trunc' 'trunc_ln55_8' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 3235 [1/1] (1.14ns)   --->   "%add_ln55_11 = add i32 %trunc_ln55_8, i32 1" [./execution_state.hpp:55]   --->   Operation 3235 'add' 'add_ln55_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3236 [1/1] (0.00ns)   --->   "%zext_ln55_8 = zext i32 %add_ln55_11" [./execution_state.hpp:55]   --->   Operation 3236 'zext' 'zext_ln55_8' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 3237 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_31, i256 %zext_ln55_8, i32 15" [./execution_state.hpp:55]   --->   Operation 3237 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_242 : Operation 3238 [1/1] (0.00ns)   --->   "%trunc_ln55_9 = trunc i256 %state_load_173" [./execution_state.hpp:55]   --->   Operation 3238 'trunc' 'trunc_ln55_9' <Predicate = true> <Delay = 0.00>

State 243 <SV = 15> <Delay = 2.42>
ST_243 : Operation 3239 [1/1] (0.00ns)   --->   "%shl_ln55_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln55_9, i5 0" [./execution_state.hpp:55]   --->   Operation 3239 'bitconcatenate' 'shl_ln55_5' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 3240 [1/1] (1.12ns)   --->   "%add_ln55_12 = add i19 %shl_ln55_5, i19 64" [./execution_state.hpp:55]   --->   Operation 3240 'add' 'add_ln55_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3241 [1/1] (0.00ns)   --->   "%lshr_ln55_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln55_12, i32 5, i32 18" [./execution_state.hpp:55]   --->   Operation 3241 'partselect' 'lshr_ln55_9' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln55_20 = zext i14 %lshr_ln55_9" [./execution_state.hpp:55]   --->   Operation 3242 'zext' 'zext_ln55_20' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 3243 [1/1] (0.00ns)   --->   "%state_addr_139 = getelementptr i256 %state, i64 0, i64 %zext_ln55_20" [./execution_state.hpp:55]   --->   Operation 3243 'getelementptr' 'state_addr_139' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 3244 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i256, i14 %state_addr_139, i256 %empty_254, i32 4294967295" [./execution_state.hpp:55]   --->   Operation 3244 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_243 : Operation 3245 [1/1] (0.00ns)   --->   "%br_ln66 = br void %.backedge" [executor_fpga.cpp:66]   --->   Operation 3245 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 244 <SV = 9> <Delay = 3.83>
ST_244 : Operation 3246 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr_42" [executor_fpga.cpp:358]   --->   Operation 3246 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_244 : Operation 3247 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %state_load, i32 224, i32 255" [executor_fpga.cpp:358]   --->   Operation 3247 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 3248 [1/2] (1.29ns)   --->   "%state_load_29 = load i14 %state_addr" [executor_fpga.cpp:358]   --->   Operation 3248 'load' 'state_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_244 : Operation 3249 [1/1] (0.80ns)   --->   "%icmp_ln358 = icmp_eq  i32 %trunc_ln, i32 0" [executor_fpga.cpp:358]   --->   Operation 3249 'icmp' 'icmp_ln358' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3250 [1/1] (0.80ns)   --->   "%icmp_ln358_1 = icmp_eq  i32 %trunc_ln, i32 2" [executor_fpga.cpp:358]   --->   Operation 3250 'icmp' 'icmp_ln358_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node select_ln358)   --->   "%or_ln358 = or i1 %icmp_ln358, i1 %icmp_ln358_1" [executor_fpga.cpp:358]   --->   Operation 3251 'or' 'or_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3252 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i160 %result, i64 0, i64 0" [executor_fpga.cpp:358]   --->   Operation 3252 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node select_ln358)   --->   "%trunc_ln360 = trunc i256 %state_load_29" [executor_fpga.cpp:360]   --->   Operation 3253 'trunc' 'trunc_ln360' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 3254 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln358 = select i1 %or_ln358, i64 %trunc_ln360, i64 0" [executor_fpga.cpp:358]   --->   Operation 3254 'select' 'select_ln358' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_244 : Operation 3255 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i32.i32, i64 %select_ln358, i32 0, i32 %trunc_ln" [executor_fpga.cpp:360]   --->   Operation 3255 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln360 = zext i128 %tmp_14" [executor_fpga.cpp:360]   --->   Operation 3256 'zext' 'zext_ln360' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 3257 [1/1] (1.29ns)   --->   "%store_ln360 = store void @_ssdm_op_Write.bram.p0L_a5i32packedL, i9 %result_addr, i160 %zext_ln360, i20 65295" [executor_fpga.cpp:360]   --->   Operation 3257 'store' 'store_ln360' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 160> <Depth = 412> <RAM>
ST_244 : Operation 3258 [2/2] (1.29ns)   --->   "%state_load_30 = load i14 %state_addr_43" [executor_fpga.cpp:362]   --->   Operation 3258 'load' 'state_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 245 <SV = 10> <Delay = 2.59>
ST_245 : Operation 3259 [1/2] (1.29ns)   --->   "%state_load_30 = load i14 %state_addr_43" [executor_fpga.cpp:362]   --->   Operation 3259 'load' 'state_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_245 : Operation 3260 [1/1] (0.00ns)   --->   "%trunc_ln34 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_30, i32 64, i32 127" [executor_fpga.cpp:362]   --->   Operation 3260 'partselect' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 3261 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %trunc_ln34, i64 0" [executor_fpga.cpp:362]   --->   Operation 3261 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 3262 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i128 %shl_ln" [executor_fpga.cpp:362]   --->   Operation 3262 'zext' 'zext_ln362' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 3263 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i160 %result, i64 0, i64 410" [executor_fpga.cpp:362]   --->   Operation 3263 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 3264 [1/1] (1.29ns)   --->   "%store_ln362 = store void @_ssdm_op_Write.bram.p0L_a5i32packedL, i9 %result_addr_1, i160 %zext_ln362, i20 65280" [executor_fpga.cpp:362]   --->   Operation 3264 'store' 'store_ln362' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 160> <Depth = 412> <RAM>
ST_245 : Operation 3265 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i256 %state_load_30" [executor_fpga.cpp:364]   --->   Operation 3265 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 3266 [1/1] (0.00ns)   --->   "%empty_341 = trunc i256 %state_load_30" [executor_fpga.cpp:362]   --->   Operation 3266 'trunc' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 3267 [1/1] (0.46ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2185"   --->   Operation 3267 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 246 <SV = 11> <Delay = 6.91>
ST_246 : Operation 3268 [1/1] (0.00ns)   --->   "%loop_index2186 = phi i64 %empty_342, void %loop-memcpy-expansion2185.split, i64 0, void %_ifconv26"   --->   Operation 3268 'phi' 'loop_index2186' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 3269 [1/1] (1.36ns)   --->   "%empty_342 = add i64 %loop_index2186, i64 1"   --->   Operation 3269 'add' 'empty_342' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3270 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3270 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 3271 [1/1] (1.14ns)   --->   "%exitcond96 = icmp_eq  i64 %loop_index2186, i64 %trunc_ln34" [executor_fpga.cpp:362]   --->   Operation 3271 'icmp' 'exitcond96' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3272 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %exitcond96, void %loop-memcpy-expansion2185.split, void %post-loop-memcpy-expansion2184.loopexit" [executor_fpga.cpp:362]   --->   Operation 3272 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 3273 [1/1] (0.00ns)   --->   "%empty_343 = trunc i64 %loop_index2186"   --->   Operation 3273 'trunc' 'empty_343' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_246 : Operation 3274 [1/1] (0.00ns)   --->   "%empty_344 = trunc i64 %loop_index2186"   --->   Operation 3274 'trunc' 'empty_344' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_246 : Operation 3275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp184 = add i19 %empty_343, i19 262208"   --->   Operation 3275 'add' 'tmp184' <Predicate = (!exitcond96)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_246 : Operation 3276 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%empty_345 = add i19 %tmp184, i19 %trunc_ln364" [executor_fpga.cpp:364]   --->   Operation 3276 'add' 'empty_345' <Predicate = (!exitcond96)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_246 : Operation 3277 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_345, i32 5, i32 18" [executor_fpga.cpp:364]   --->   Operation 3277 'partselect' 'tmp_217' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_246 : Operation 3278 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i14 %tmp_217" [executor_fpga.cpp:364]   --->   Operation 3278 'zext' 'p_cast_cast' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_246 : Operation 3279 [1/1] (0.00ns)   --->   "%state_addr_47 = getelementptr i256 %state, i64 0, i64 %p_cast_cast" [executor_fpga.cpp:364]   --->   Operation 3279 'getelementptr' 'state_addr_47' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_246 : Operation 3280 [2/2] (1.29ns)   --->   "%state_load_32 = load i14 %state_addr_47" [executor_fpga.cpp:364]   --->   Operation 3280 'load' 'state_load_32' <Predicate = (!exitcond96)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_246 : Operation 3281 [1/1] (0.82ns)   --->   "%empty_346 = add i5 %empty_341, i5 %empty_344" [executor_fpga.cpp:362]   --->   Operation 3281 'add' 'empty_346' <Predicate = (!exitcond96)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3282 [1/1] (0.00ns)   --->   "%empty_349 = trunc i64 %loop_index2186"   --->   Operation 3282 'trunc' 'empty_349' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_246 : Operation 3283 [1/1] (1.36ns)   --->   "%empty_350 = add i64 %loop_index2186, i64 16"   --->   Operation 3283 'add' 'empty_350' <Predicate = (!exitcond96)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3284 [1/1] (0.00ns)   --->   "%p_cast3 = zext i64 %empty_350"   --->   Operation 3284 'zext' 'p_cast3' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_246 : Operation 3285 [1/1] (5.55ns)   --->   "%mul = mul i129 %p_cast3, i129 29514790517935282586"   --->   Operation 3285 'mul' 'mul' <Predicate = (!exitcond96)> <Delay = 5.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul, i32 69, i32 128"   --->   Operation 3286 'partselect' 'tmp_219' <Predicate = (!exitcond96)> <Delay = 0.00>

State 247 <SV = 12> <Delay = 5.15>
ST_247 : Operation 3287 [1/2] (1.29ns)   --->   "%state_load_32 = load i14 %state_addr_47" [executor_fpga.cpp:364]   --->   Operation 3287 'load' 'state_load_32' <Predicate = (!exitcond96)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_247 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node empty_356)   --->   "%tmp_218 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_346, i3 0" [executor_fpga.cpp:362]   --->   Operation 3288 'bitconcatenate' 'tmp_218' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node empty_356)   --->   "%p_cast591 = zext i8 %tmp_218" [executor_fpga.cpp:362]   --->   Operation 3289 'zext' 'p_cast591' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node empty_356)   --->   "%empty_347 = lshr i256 %state_load_32, i256 %p_cast591" [executor_fpga.cpp:364]   --->   Operation 3290 'lshr' 'empty_347' <Predicate = (!exitcond96)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node empty_356)   --->   "%empty_348 = trunc i256 %empty_347" [executor_fpga.cpp:364]   --->   Operation 3291 'trunc' 'empty_348' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node empty_356)   --->   "%p_cast190_cast = zext i8 %empty_348" [executor_fpga.cpp:364]   --->   Operation 3292 'zext' 'p_cast190_cast' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3293 [1/1] (0.00ns)   --->   "%tmp_241 = zext i60 %tmp_219"   --->   Operation 3293 'zext' 'tmp_241' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3294 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %tmp_219, i4 0"   --->   Operation 3294 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg78 = sub i64 0, i64 %p_shl1"   --->   Operation 3295 'sub' 'p_neg78' <Predicate = (!exitcond96)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_247 : Operation 3296 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %tmp_219, i2 0"   --->   Operation 3296 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3297 [1/1] (0.00ns)   --->   "%p_shl79_cast = zext i62 %p_shl2"   --->   Operation 3297 'zext' 'p_shl79_cast' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3298 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%empty_351 = sub i64 %p_neg78, i64 %p_shl79_cast"   --->   Operation 3298 'sub' 'empty_351' <Predicate = (!exitcond96)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_247 : Operation 3299 [1/1] (0.00ns)   --->   "%empty_352 = trunc i64 %empty_351"   --->   Operation 3299 'trunc' 'empty_352' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3300 [1/1] (1.36ns)   --->   "%empty_353 = add i64 %empty_351, i64 %empty_350"   --->   Operation 3300 'add' 'empty_353' <Predicate = (!exitcond96)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp185 = add i20 %empty_352, i20 16"   --->   Operation 3301 'add' 'tmp185' <Predicate = (!exitcond96)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_247 : Operation 3302 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%empty_354 = add i20 %tmp185, i20 %empty_349"   --->   Operation 3302 'add' 'empty_354' <Predicate = (!exitcond96)> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_247 : Operation 3303 [1/1] (1.07ns)   --->   "%empty_355 = shl i20 1, i20 %empty_354"   --->   Operation 3303 'shl' 'empty_355' <Predicate = (!exitcond96)> <Delay = 1.07> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node empty_356)   --->   "%tmp_220 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %empty_353, i3 0"   --->   Operation 3304 'bitconcatenate' 'tmp_220' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node empty_356)   --->   "%p_cast592 = zext i67 %tmp_220"   --->   Operation 3305 'zext' 'p_cast592' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3306 [1/1] (1.44ns) (out node of the LUT)   --->   "%empty_356 = shl i160 %p_cast190_cast, i160 %p_cast592" [executor_fpga.cpp:364]   --->   Operation 3306 'shl' 'empty_356' <Predicate = (!exitcond96)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3307 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr i160 %result, i64 0, i64 %tmp_241"   --->   Operation 3307 'getelementptr' 'result_addr_2' <Predicate = (!exitcond96)> <Delay = 0.00>
ST_247 : Operation 3308 [1/1] (1.29ns)   --->   "%store_ln364 = store void @_ssdm_op_Write.bram.p0L_a5i32packedL, i9 %result_addr_2, i160 %empty_356, i20 %empty_355" [executor_fpga.cpp:364]   --->   Operation 3308 'store' 'store_ln364' <Predicate = (!exitcond96)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 160> <Depth = 412> <RAM>
ST_247 : Operation 3309 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2185"   --->   Operation 3309 'br' 'br_ln0' <Predicate = (!exitcond96)> <Delay = 0.00>

State 248 <SV = 12> <Delay = 0.00>
ST_248 : Operation 3310 [1/1] (0.00ns)   --->   "%ret_ln365 = ret" [executor_fpga.cpp:365]   --->   Operation 3310 'ret' 'ret_ln365' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_31', ./execution_state.hpp:65) [91]  (0 ns)
	'store' operation ('store_ln65', ./execution_state.hpp:65) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [92]  (1.3 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_41', ./execution_state.hpp:134) [129]  (0 ns)
	'store' operation ('store_ln134', ./execution_state.hpp:134) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [130]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('msg_addr', ./execution_state.hpp:129) [85]  (0 ns)
	'load' operation ('msg_load', ./execution_state.hpp:129) on array 'msg' [86]  (1.3 ns)

 <State 4>: 2.59ns
The critical path consists of the following:
	'load' operation ('msg_load', ./execution_state.hpp:129) on array 'msg' [86]  (1.3 ns)
	'store' operation ('store_ln129', ./execution_state.hpp:129) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [90]  (1.3 ns)

 <State 5>: 2.59ns
The critical path consists of the following:
	'load' operation ('msg_load_1', ./execution_state.hpp:132) on array 'msg' [94]  (1.3 ns)
	'store' operation ('store_ln132', ./execution_state.hpp:132) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [113]  (1.3 ns)

 <State 6>: 2.59ns
The critical path consists of the following:
	'load' operation ('msg_load_3', ./execution_state.hpp:132) on array 'msg' [98]  (1.3 ns)
	'store' operation ('store_ln132', ./execution_state.hpp:132) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [117]  (1.3 ns)

 <State 7>: 2.59ns
The critical path consists of the following:
	'load' operation ('msg_load_5', ./execution_state.hpp:132) on array 'msg' [102]  (1.3 ns)
	'store' operation ('store_ln132', ./execution_state.hpp:132) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [121]  (1.3 ns)

 <State 8>: 2.59ns
The critical path consists of the following:
	'load' operation ('msg_load_7', ./execution_state.hpp:132) on array 'msg' [106]  (1.3 ns)
	'store' operation ('store_ln132', ./execution_state.hpp:132) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [125]  (1.3 ns)

 <State 9>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load', executor_fpga.cpp:358) on array 'state' [3076]  (1.3 ns)

 <State 10>: 2.59ns
The critical path consists of the following:
	'add' operation ('code_pos', executor_fpga.cpp:30) [188]  (1.36 ns)
	blocking operation 1.23 ns on control path)

 <State 11>: 4.17ns
The critical path consists of the following:
	'load' operation ('state_load_31', executor_fpga.cpp:39) on array 'state' [196]  (1.3 ns)
	'sub' operation ('sub_ln45', executor_fpga.cpp:45) [202]  (1.36 ns)
	'store' operation ('store_ln45', executor_fpga.cpp:45) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [204]  (1.3 ns)
	blocking operation 0.213 ns on control path)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.48ns
The critical path consists of the following:
	'call' operation ('tmp_6', executor_fpga.cpp:339) to 'selfdestruct' [216]  (1.48 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln339', executor_fpga.cpp:339) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [219]  (1.3 ns)

 <State 15>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_151', ./execution_state.hpp:45) on array 'state' [227]  (1.3 ns)
	'add' operation ('add_ln45_52', ./execution_state.hpp:45) [229]  (1.06 ns)
	'add' operation ('add_ln45_53', ./execution_state.hpp:45) [231]  (1.12 ns)
	'getelementptr' operation ('state_addr_118', executor_fpga.cpp:310) [234]  (0 ns)
	'load' operation ('state_load_152', executor_fpga.cpp:310) on array 'state' [235]  (1.3 ns)

 <State 16>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_152', executor_fpga.cpp:310) on array 'state' [235]  (1.3 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 3.5ns
The critical path consists of the following:
	'call' operation ('tmp_1', executor_fpga.cpp:314) to 'check_memory' [251]  (2.87 ns)
	blocking operation 0.629 ns on control path)

 <State 19>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln316', executor_fpga.cpp:316) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [254]  (1.3 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln320', executor_fpga.cpp:320) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [260]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln325', executor_fpga.cpp:325) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [268]  (1.3 ns)

 <State 22>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_148', ./execution_state.hpp:60) on array 'state' [272]  (1.3 ns)
	'add' operation ('add_ln60_51', ./execution_state.hpp:60) [275]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [277]  (1.3 ns)

 <State 23>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_80', ./execution_state.hpp:60) [278]  (1.06 ns)
	'add' operation ('add_ln60_52', ./execution_state.hpp:60) [280]  (1.12 ns)
	'getelementptr' operation ('state_addr_116', ./execution_state.hpp:60) [283]  (0 ns)
	'load' operation ('state_load_149', ./execution_state.hpp:60) on array 'state' [284]  (1.3 ns)

 <State 24>: 3.02ns
The critical path consists of the following:
	'load' operation ('state_load_149', ./execution_state.hpp:60) on array 'state' [284]  (1.3 ns)
	fifo write on port 'storage_stream_out_V' (D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [295]  (1.73 ns)

 <State 25>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_81', ./execution_state.hpp:60) [288]  (1.06 ns)
	'add' operation ('add_ln60_54', ./execution_state.hpp:60) [290]  (1.12 ns)
	'getelementptr' operation ('state_addr_117', ./execution_state.hpp:60) [293]  (0 ns)
	'load' operation ('state_load_150', ./execution_state.hpp:60) on array 'state' [294]  (1.3 ns)

 <State 26>: 3.02ns
The critical path consists of the following:
	'load' operation ('state_load_150', ./execution_state.hpp:60) on array 'state' [294]  (1.3 ns)
	fifo write on port 'storage_stream_out_V' (D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [296]  (1.73 ns)

 <State 27>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_145', ./execution_state.hpp:60) on array 'state' [300]  (1.3 ns)
	'add' operation ('add_ln60_49', ./execution_state.hpp:60) [303]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [305]  (1.3 ns)

 <State 28>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_79', ./execution_state.hpp:60) [306]  (1.06 ns)
	'add' operation ('add_ln60_50', ./execution_state.hpp:60) [308]  (1.12 ns)
	'getelementptr' operation ('state_addr_114', ./execution_state.hpp:60) [311]  (0 ns)
	'load' operation ('state_load_146', ./execution_state.hpp:60) on array 'state' [312]  (1.3 ns)

 <State 29>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_147', ./execution_state.hpp:55) on array 'state' [316]  (1.3 ns)
	'add' operation ('add_ln55_9', ./execution_state.hpp:55) [318]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [320]  (1.3 ns)

 <State 30>: 3.02ns
The critical path consists of the following:
	fifo read on port 'storage_stream_in_V' (D:/Xillin/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [315]  (1.73 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [327]  (1.3 ns)

 <State 31>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_142', ./execution_state.hpp:60) on array 'state' [331]  (1.3 ns)
	'add' operation ('add_ln60_45', ./execution_state.hpp:60) [334]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [336]  (1.3 ns)

 <State 32>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_77', ./execution_state.hpp:60) [337]  (1.06 ns)
	'add' operation ('add_ln60_46', ./execution_state.hpp:60) [339]  (1.12 ns)
	'getelementptr' operation ('state_addr_112', ./execution_state.hpp:60) [342]  (0 ns)
	'load' operation ('state_load_143', ./execution_state.hpp:60) on array 'state' [343]  (1.3 ns)

 <State 33>: 2.44ns
The critical path consists of the following:
	'add' operation ('add_ln60_47', ./execution_state.hpp:60) [349]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [351]  (1.3 ns)

 <State 34>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_78', ./execution_state.hpp:60) [352]  (1.06 ns)
	'add' operation ('add_ln60_48', ./execution_state.hpp:60) [354]  (1.12 ns)
	'getelementptr' operation ('state_addr_113', ./execution_state.hpp:60) [357]  (0 ns)
	'load' operation ('state_load_144', ./execution_state.hpp:60) on array 'state' [358]  (1.3 ns)

 <State 35>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_144', ./execution_state.hpp:60) on array 'state' [358]  (1.3 ns)

 <State 36>: 3.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [361]  (0 ns)
	'mux' operation ('tmp_45', ./intx/int128.hpp:213) [370]  (0.544 ns)
	'sub' operation ('sub_ln213_6', ./intx/int128.hpp:213) [372]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [375]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [376]  (0.148 ns)

 <State 37>: 3.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln21_5', ./instructions.hpp:21) [387]  (1.36 ns)
	'sub' operation ('sub_ln21_6', ./instructions.hpp:21) [390]  (1.34 ns)
	'select' operation ('new_words', ./instructions.hpp:21) [393]  (0.38 ns)

 <State 38>: 7.23ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', ./instructions.hpp:35) [396]  (4.54 ns)
	'sub' operation ('p_neg', ./instructions.hpp:35) [403]  (1.36 ns)
	'select' operation ('div5_i_i_neg', ./instructions.hpp:35) [409]  (0 ns)
	'add' operation ('add_ln39_6', ./instructions.hpp:39) [412]  (1.33 ns)

 <State 39>: 3.71ns
The critical path consists of the following:
	'sub' operation ('empty_340', ./instructions.hpp:33) [400]  (1.35 ns)
	'add' operation ('add_ln39_5', ./instructions.hpp:39) [411]  (0 ns)
	'add' operation ('add_ln39', ./instructions.hpp:39) [414]  (1.05 ns)
	'store' operation ('store_ln39', ./instructions.hpp:39) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [416]  (1.3 ns)

 <State 40>: 2.09ns
The critical path consists of the following:
	'shl' operation ('shl_ln633_2', ./instructions.hpp:633) [428]  (0.796 ns)
	'store' operation ('store_ln633', ./instructions.hpp:633) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [432]  (1.3 ns)

 <State 41>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln282', executor_fpga.cpp:282) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [443]  (0.629 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 1.09ns
The critical path consists of the following:
	'store' operation ('store_ln273', executor_fpga.cpp:273) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [452]  (0.629 ns)
	blocking operation 0.46 ns on control path)

 <State 45>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln274', executor_fpga.cpp:274) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [455]  (1.3 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_141', ./execution_state.hpp:42) on array 'state' [462]  (1.3 ns)
	'add' operation ('add_ln42_44', ./execution_state.hpp:42) [464]  (1.06 ns)
	'add' operation ('x_49', ./execution_state.hpp:42) [466]  (1.12 ns)
	'getelementptr' operation ('state_addr_111', ./instructions.hpp:457) [469]  (0 ns)
	'store' operation ('store_ln457', ./instructions.hpp:457) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [470]  (1.3 ns)

 <State 49>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_140', ./execution_state.hpp:55) on array 'state' [480]  (1.3 ns)
	'add' operation ('add_ln55_7', ./execution_state.hpp:55) [482]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [484]  (1.3 ns)

 <State 50>: 2.59ns
The critical path consists of the following:
	'load' operation ('state_load_139', ./instructions.hpp:373) on array 'state' [478]  (1.3 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [492]  (1.3 ns)

 <State 51>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_137', ./execution_state.hpp:132) on array 'state' [500]  (1.3 ns)

 <State 52>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_137', ./execution_state.hpp:132) on array 'state' [500]  (1.3 ns)

 <State 53>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_19', ./intx/intx.hpp:29) with incoming values : ('add_ln29_26', ./intx/intx.hpp:29) [508]  (0 ns)
	'add' operation ('add_ln29_26', ./intx/intx.hpp:29) [509]  (0.621 ns)

 <State 54>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z_word_num_bits_3_4', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_3_3', ./intx/intx.hpp:29) ('tmp_4', ./intx/int128.hpp:543) [524]  (0.46 ns)

 <State 55>: 2.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:740) [528]  (0 ns)
	'lshr' operation ('lshr_ln741_1', ./intx/intx.hpp:741) [538]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_0_3', ./intx/intx.hpp:29) ('tmp_4', ./intx/int128.hpp:543) [560]  (0.724 ns)
	'phi' operation ('z_word_num_bits_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_0_3', ./intx/intx.hpp:29) ('tmp_4', ./intx/int128.hpp:543) [560]  (0 ns)

 <State 56>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_180', ./execution_state.hpp:55) on array 'state' [563]  (1.3 ns)

 <State 57>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_180', ./execution_state.hpp:55) on array 'state' [563]  (1.3 ns)
	'add' operation ('add_ln55_15', ./execution_state.hpp:55) [565]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [567]  (1.3 ns)

 <State 58>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln55_16', ./execution_state.hpp:55) [570]  (1.12 ns)
	'getelementptr' operation ('state_addr_148', ./execution_state.hpp:55) [574]  (0 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [575]  (1.3 ns)

 <State 59>: 2.42ns
The critical path consists of the following:
	'phi' operation ('loop_index2179') with incoming values : ('empty_289') [586]  (0 ns)
	'add' operation ('empty_291') [594]  (1.12 ns)
	'getelementptr' operation ('state_addr_138') [597]  (0 ns)
	'load' operation ('state_load_171') on array 'state' [598]  (1.3 ns)

 <State 60>: 3.14ns
The critical path consists of the following:
	'load' operation ('state_load_171') on array 'state' [598]  (1.3 ns)
	'lshr' operation ('empty_293') [602]  (0 ns)
	'shl' operation ('empty_296') [607]  (1.44 ns)
	'select' operation ('empty_300') [611]  (0.4 ns)

 <State 61>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z_word_num_bits_11_3_2', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_11_3_0_load') ('z_word_num_bits_11_3_3', ./intx/intx.hpp:29) [741]  (0.46 ns)

 <State 62>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_21', ./intx/intx.hpp:29) with incoming values : ('add_ln29_28', ./intx/intx.hpp:29) [745]  (0 ns)
	'add' operation ('add_ln29_28', ./intx/intx.hpp:29) [746]  (0.621 ns)

 <State 63>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z_word_num_bits_11_3_4', ./intx/int128.hpp:543) with incoming values : ('z_word_num_bits_11_3_3', ./intx/intx.hpp:29) ('tmp_2', ./intx/int128.hpp:543) [758]  (0.46 ns)

 <State 64>: 2.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:740) [762]  (0 ns)
	'lshr' operation ('lshr_ln741_3', ./intx/intx.hpp:741) [772]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_11_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_11_0_3', ./intx/intx.hpp:29) ('tmp_2', ./intx/int128.hpp:543) [794]  (0.724 ns)
	'phi' operation ('z_word_num_bits_11_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_11_0_3', ./intx/intx.hpp:29) ('tmp_2', ./intx/int128.hpp:543) [794]  (0 ns)

 <State 65>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_183', ./execution_state.hpp:55) on array 'state' [797]  (1.3 ns)

 <State 66>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_183', ./execution_state.hpp:55) on array 'state' [797]  (1.3 ns)
	'add' operation ('add_ln55_17', ./execution_state.hpp:55) [799]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [801]  (1.3 ns)

 <State 67>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln55_18', ./execution_state.hpp:55) [804]  (1.12 ns)
	'getelementptr' operation ('state_addr_151', ./execution_state.hpp:55) [808]  (0 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [809]  (1.3 ns)

 <State 68>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_135', ./evmc/evmc.hpp:648) on array 'state' [817]  (1.3 ns)

 <State 69>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_135', ./evmc/evmc.hpp:648) on array 'state' [817]  (1.3 ns)

 <State 70>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_18', ./intx/intx.hpp:29) with incoming values : ('add_ln29_25', ./intx/intx.hpp:29) [825]  (0 ns)
	'add' operation ('add_ln29_25', ./intx/intx.hpp:29) [826]  (0.621 ns)

 <State 71>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z_word_num_bits_12_3_4', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_12_3_3', ./intx/intx.hpp:29) ('tmp_3', ./intx/int128.hpp:543) [841]  (0.46 ns)

 <State 72>: 2.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:740) [845]  (0 ns)
	'lshr' operation ('lshr_ln741', ./intx/intx.hpp:741) [855]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_12_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_12_0_3', ./intx/intx.hpp:29) ('tmp_3', ./intx/int128.hpp:543) [877]  (0.724 ns)
	'phi' operation ('z_word_num_bits_12_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_12_0_3', ./intx/intx.hpp:29) ('tmp_3', ./intx/int128.hpp:543) [877]  (0 ns)

 <State 73>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_179', ./execution_state.hpp:55) on array 'state' [880]  (1.3 ns)

 <State 74>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_179', ./execution_state.hpp:55) on array 'state' [880]  (1.3 ns)
	'add' operation ('add_ln55_13', ./execution_state.hpp:55) [882]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [884]  (1.3 ns)

 <State 75>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln55_14', ./execution_state.hpp:55) [887]  (1.12 ns)
	'getelementptr' operation ('state_addr_147', ./execution_state.hpp:55) [891]  (0 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [892]  (1.3 ns)

 <State 76>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_134', ./execution_state.hpp:55) on array 'state' [900]  (1.3 ns)
	'add' operation ('add_ln55_5', ./execution_state.hpp:55) [902]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [904]  (1.3 ns)

 <State 77>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln55_6', ./execution_state.hpp:55) [907]  (1.12 ns)
	'getelementptr' operation ('state_addr_109', ./execution_state.hpp:55) [911]  (0 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [912]  (1.3 ns)

 <State 78>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_132', ./execution_state.hpp:60) on array 'state' [916]  (1.3 ns)
	'add' operation ('add_ln60_43', ./execution_state.hpp:60) [919]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [921]  (1.3 ns)

 <State 79>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_76', ./execution_state.hpp:60) [922]  (1.06 ns)
	'add' operation ('add_ln60_44', ./execution_state.hpp:60) [924]  (1.12 ns)
	'getelementptr' operation ('state_addr_108', ./execution_state.hpp:60) [927]  (0 ns)
	'load' operation ('state_load_133', ./execution_state.hpp:60) on array 'state' [928]  (1.3 ns)

 <State 80>: 1.93ns
The critical path consists of the following:
	'load' operation ('state_load_133', ./execution_state.hpp:60) on array 'state' [928]  (1.3 ns)
	'store' operation ('store_ln244', executor_fpga.cpp:244) of variable 'code_pos', ./execution_state.hpp:60 on local variable 'code_pos' [930]  (0.629 ns)

 <State 81>: 2.44ns
The critical path consists of the following:
	'load' operation ('state_load_131', ./execution_state.hpp:45) on array 'state' [933]  (1.3 ns)
	'add' operation ('add_ln45_51', ./execution_state.hpp:45) [937]  (1.14 ns)

 <State 82>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [942]  (0 ns)
	'add' operation ('add_ln50_24', ./intx/intx.hpp:50) [953]  (1.12 ns)
	'getelementptr' operation ('state_addr_137', ./intx/intx.hpp:83) [956]  (0 ns)
	'load' operation ('state_load_170', ./intx/intx.hpp:83) on array 'state' [957]  (1.3 ns)

 <State 83>: 2.89ns
The critical path consists of the following:
	'load' operation ('state_load_170', ./intx/intx.hpp:83) on array 'state' [957]  (1.3 ns)
	'lshr' operation ('lshr_ln83_9', ./intx/intx.hpp:83) [960]  (0 ns)
	'icmp' operation ('icmp_ln83_11', ./intx/intx.hpp:83) [963]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [964]  (0.148 ns)

 <State 84>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln69', ./intx/intx.hpp:69) [968]  (1.12 ns)
	'getelementptr' operation ('state_addr_136', ./intx/intx.hpp:69) [971]  (0 ns)
	'load' operation ('state_load_169', ./intx/intx.hpp:69) on array 'state' [972]  (1.3 ns)

 <State 85>: 2.36ns
The critical path consists of the following:
	'load' operation ('state_load_169', ./intx/intx.hpp:69) on array 'state' [972]  (1.3 ns)
	'select' operation ('code_pos', ./intx/intx.hpp:83) [974]  (0.438 ns)
	'store' operation ('store_ln240', executor_fpga.cpp:240) of variable 'code_pos', ./intx/intx.hpp:83 on local variable 'code_pos' [977]  (0.629 ns)

 <State 86>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_128', ./execution_state.hpp:42) on array 'state' [980]  (1.3 ns)
	'add' operation ('add_ln42_42', ./execution_state.hpp:42) [982]  (1.06 ns)
	'add' operation ('__a', ./execution_state.hpp:42) [984]  (1.12 ns)
	'getelementptr' operation ('state_addr_106', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190) [990]  (0 ns)
	'load' operation ('state_load_129', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:190) on array 'state' [991]  (1.3 ns)

 <State 87>: 2.59ns
The critical path consists of the following:
	'load' operation ('state_load_130', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191) on array 'state' [995]  (1.3 ns)
	'store' operation ('store_ln191', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:191) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [996]  (1.3 ns)

 <State 88>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln192', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/move.h:192) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [997]  (1.3 ns)

 <State 89>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_81', ./execution_state.hpp:45) on array 'state' [1316]  (1.3 ns)

 <State 90>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_81', ./execution_state.hpp:45) on array 'state' [1316]  (1.3 ns)
	'add' operation ('add_ln55_3', ./execution_state.hpp:55) [1324]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1326]  (1.3 ns)

 <State 91>: 4.35ns
The critical path consists of the following:
	'sub' operation ('sub_ln45_1', ./execution_state.hpp:45) [1319]  (0.871 ns)
	'add' operation ('add_ln45_16', ./execution_state.hpp:45) [1321]  (1.06 ns)
	'add' operation ('item', ./execution_state.hpp:45) [1323]  (1.12 ns)
	'getelementptr' operation ('state_addr_74', ./execution_state.hpp:55) [1331]  (0 ns)
	'load' operation ('state_load_82', ./execution_state.hpp:55) on array 'state' [1332]  (1.3 ns)

 <State 92>: 2.59ns
The critical path consists of the following:
	'load' operation ('state_load_82', ./execution_state.hpp:55) on array 'state' [1332]  (1.3 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [1336]  (1.3 ns)

 <State 93>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_80', ./execution_state.hpp:55) on array 'state' [1344]  (1.3 ns)
	'add' operation ('add_ln55_1', ./execution_state.hpp:55) [1346]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1348]  (1.3 ns)

 <State 94>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln55_2', ./execution_state.hpp:55) [1351]  (1.12 ns)
	'getelementptr' operation ('state_addr_73', ./execution_state.hpp:55) [1354]  (0 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [1355]  (1.3 ns)

 <State 95>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_78', ./execution_state.hpp:60) on array 'state' [1359]  (1.3 ns)
	'add' operation ('add_ln60_41', ./execution_state.hpp:60) [1362]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1364]  (1.3 ns)

 <State 96>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_75', ./execution_state.hpp:60) [1365]  (1.06 ns)
	'add' operation ('add_ln60_42', ./execution_state.hpp:60) [1367]  (1.12 ns)
	'getelementptr' operation ('state_addr_72', ./execution_state.hpp:60) [1370]  (0 ns)
	'load' operation ('state_load_79', ./execution_state.hpp:60) on array 'state' [1371]  (1.3 ns)

 <State 97>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_79', ./execution_state.hpp:60) on array 'state' [1371]  (1.3 ns)

 <State 98>: 2.18ns
The critical path consists of the following:
	'add' operation ('add_ln42_10', ./execution_state.hpp:42) [1377]  (1.06 ns)
	'add' operation ('size', ./execution_state.hpp:42) [1379]  (1.12 ns)

 <State 99>: 3.5ns
The critical path consists of the following:
	'call' operation ('tmp1', ./instructions.hpp:290) to 'check_memory.1' [1380]  (2.87 ns)
	blocking operation 0.629 ns on control path)

 <State 100>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_120', ./intx/intx.hpp:69) [1388]  (0 ns)
	'load' operation ('state_load_154', ./intx/intx.hpp:69) on array 'state' [1389]  (1.3 ns)

 <State 101>: 6.73ns
The critical path consists of the following:
	'load' operation ('state_load_154', ./intx/intx.hpp:69) on array 'state' [1389]  (1.3 ns)
	'sub' operation ('sub_ln21', ./instructions.hpp:21) [1394]  (1.36 ns)
	'sub' operation ('sub_ln21_4', ./instructions.hpp:21) [1397]  (1.34 ns)
	'select' operation ('w', ./instructions.hpp:21) [1400]  (0.38 ns)
	'sub' operation ('sub_ln297', ./instructions.hpp:297) [1407]  (0 ns)
	'add' operation ('add_ln297', ./instructions.hpp:297) [1408]  (1.05 ns)
	'store' operation ('store_ln297', ./instructions.hpp:297) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1410]  (1.3 ns)

 <State 102>: 1.3ns
The critical path consists of the following:
	'call' operation ('hashValue', ./instructions.hpp:303) to 'compute_keccak.1' [1417]  (1.3 ns)

 <State 103>: 1.3ns
The critical path consists of the following:
	'call' operation ('hashValue', ./instructions.hpp:303) to 'compute_keccak.1' [1417]  (1.3 ns)

 <State 104>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_20', ./intx/intx.hpp:29) with incoming values : ('add_ln29_27', ./intx/intx.hpp:29) [1424]  (0 ns)
	'add' operation ('add_ln29_27', ./intx/intx.hpp:29) [1425]  (0.621 ns)

 <State 105>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('z_word_num_bits_6_3_4', ./intx/int128.hpp:543) with incoming values : ('z_word_num_bits_6_3_3', ./intx/intx.hpp:29) ('tmp_5', ./intx/int128.hpp:543) [1437]  (0.46 ns)

 <State 106>: 2.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:740) [1441]  (0 ns)
	'lshr' operation ('lshr_ln741_2', ./intx/intx.hpp:741) [1451]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_6_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_6_0_3', ./intx/intx.hpp:29) ('tmp_5', ./intx/int128.hpp:543) [1473]  (0.724 ns)
	'phi' operation ('z_word_num_bits_6_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_6_0_3', ./intx/intx.hpp:29) ('tmp_5', ./intx/int128.hpp:543) [1473]  (0 ns)

 <State 107>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln304', ./instructions.hpp:304) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1477]  (1.3 ns)

 <State 108>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln146', executor_fpga.cpp:146) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [1489]  (0.629 ns)

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_76', ./execution_state.hpp:60) on array 'state' [1492]  (1.3 ns)
	'add' operation ('add_ln60_39', ./execution_state.hpp:60) [1495]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1497]  (1.3 ns)

 <State 111>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_74', ./execution_state.hpp:60) [1498]  (1.06 ns)
	'add' operation ('add_ln60_40', ./execution_state.hpp:60) [1500]  (1.12 ns)
	'getelementptr' operation ('state_addr_71', ./execution_state.hpp:60) [1503]  (0 ns)
	'load' operation ('state_load_77', ./execution_state.hpp:60) on array 'state' [1504]  (1.3 ns)

 <State 112>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_77', ./execution_state.hpp:60) on array 'state' [1504]  (1.3 ns)

 <State 113>: 2.18ns
The critical path consists of the following:
	'add' operation ('add_ln42_6', ./execution_state.hpp:42) [1533]  (1.06 ns)
	'add' operation ('add_ln42_7', ./execution_state.hpp:42) [1535]  (1.12 ns)

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln137', executor_fpga.cpp:137) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [1541]  (0.629 ns)

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_73', ./execution_state.hpp:42) on array 'state' [1544]  (1.3 ns)

 <State 118>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_17', ./intx/intx.hpp:29) with incoming values : ('add_ln29_24', ./intx/intx.hpp:29) [1551]  (0 ns)
	'add' operation ('add_ln29_24', ./intx/intx.hpp:29) [1552]  (0.621 ns)

 <State 119>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln42_51', ./execution_state.hpp:42) [1563]  (1.06 ns)
	'add' operation ('add_ln50_23', ./intx/intx.hpp:50) [1565]  (1.12 ns)
	'getelementptr' operation ('state_addr_135', ./intx/intx.hpp:238) [1568]  (0 ns)
	'load' operation ('state_load_168', ./intx/intx.hpp:238) on array 'state' [1569]  (1.3 ns)

 <State 120>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_168', ./intx/intx.hpp:238) on array 'state' [1569]  (1.3 ns)

 <State 121>: 2.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:237) [1576]  (0 ns)
	'lshr' operation ('lshr_ln238', ./intx/intx.hpp:238) [1587]  (0 ns)
	'xor' operation ('xor_ln238', ./intx/intx.hpp:238) [1589]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_7_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_7_0_3', ./intx/intx.hpp:29) ('xor_ln238', ./intx/intx.hpp:238) [1601]  (0.724 ns)
	'phi' operation ('z_word_num_bits_7_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_7_0_3', ./intx/intx.hpp:29) ('xor_ln238', ./intx/intx.hpp:238) [1601]  (0 ns)

 <State 122>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_146', ./instructions.hpp:238) [1606]  (0 ns)
	'store' operation ('store_ln238', ./instructions.hpp:238) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1607]  (1.3 ns)

 <State 123>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_67', ./execution_state.hpp:60) on array 'state' [1789]  (1.3 ns)
	'add' operation ('add_ln60_31', ./execution_state.hpp:60) [1792]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1794]  (1.3 ns)

 <State 124>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_72', ./execution_state.hpp:60) [1621]  (1.06 ns)
	'add' operation ('add_ln60_36', ./execution_state.hpp:60) [1623]  (1.12 ns)
	'getelementptr' operation ('state_addr_69', ./execution_state.hpp:60) [1626]  (0 ns)
	'load' operation ('state_load_72', ./execution_state.hpp:60) on array 'state' [1627]  (1.3 ns)

 <State 125>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_70', ./execution_state.hpp:60) on array 'state' [1714]  (1.3 ns)

 <State 126>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_16', ./intx/intx.hpp:29) with incoming values : ('add_ln29_23', ./intx/intx.hpp:29) [1638]  (0 ns)
	'add' operation ('add_ln29_23', ./intx/intx.hpp:29) [1639]  (0.621 ns)

 <State 127>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln42_50', ./execution_state.hpp:42) [1649]  (1.06 ns)
	'add' operation ('this', ./intx/intx.hpp:50) [1651]  (1.12 ns)
	'getelementptr' operation ('state_addr_134', ./intx/intx.hpp:229) [1654]  (0 ns)
	'load' operation ('state_load_167', ./intx/intx.hpp:229) on array 'state' [1655]  (1.3 ns)

 <State 128>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_167', ./intx/intx.hpp:229) on array 'state' [1655]  (1.3 ns)

 <State 129>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:228) [1662]  (0 ns)
	'mux' operation ('tmp_50', ./intx/intx.hpp:229) [1675]  (0.544 ns)
	'xor' operation ('xor_ln229', ./intx/intx.hpp:229) [1676]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_8_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_8_0_3', ./intx/intx.hpp:29) ('xor_ln229', ./intx/intx.hpp:229) [1688]  (0.724 ns)
	'phi' operation ('z_word_num_bits_8_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_8_0_3', ./intx/intx.hpp:29) ('xor_ln229', ./intx/intx.hpp:229) [1688]  (0 ns)

 <State 130>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_145', ./intx/intx.hpp:878) [1693]  (0 ns)
	'store' operation ('store_ln878', ./intx/intx.hpp:878) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1694]  (1.3 ns)

 <State 131>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_15', ./intx/intx.hpp:29) with incoming values : ('add_ln29_22', ./intx/intx.hpp:29) [1725]  (0 ns)
	'add' operation ('add_ln29_22', ./intx/intx.hpp:29) [1726]  (0.621 ns)

 <State 132>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln42_49', ./execution_state.hpp:42) [1736]  (1.06 ns)
	'add' operation ('this', ./intx/intx.hpp:50) [1738]  (1.12 ns)
	'getelementptr' operation ('state_addr_133', ./intx/intx.hpp:211) [1741]  (0 ns)
	'load' operation ('state_load_166', ./intx/intx.hpp:211) on array 'state' [1742]  (1.3 ns)

 <State 133>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_166', ./intx/intx.hpp:211) on array 'state' [1742]  (1.3 ns)

 <State 134>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:210) [1749]  (0 ns)
	'mux' operation ('tmp_49', ./intx/intx.hpp:211) [1762]  (0.544 ns)
	'or' operation ('or_ln211', ./intx/intx.hpp:211) [1763]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_9_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_9_0_3', ./intx/intx.hpp:29) ('or_ln211', ./intx/intx.hpp:211) [1775]  (0.724 ns)
	'phi' operation ('z_word_num_bits_9_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_9_0_3', ./intx/intx.hpp:29) ('or_ln211', ./intx/intx.hpp:211) [1775]  (0 ns)

 <State 135>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_144', ./intx/intx.hpp:864) [1780]  (0 ns)
	'store' operation ('store_ln864', ./intx/intx.hpp:864) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1781]  (1.3 ns)

 <State 136>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_14', ./intx/intx.hpp:29) with incoming values : ('add_ln29_21', ./intx/intx.hpp:29) [1812]  (0 ns)
	'add' operation ('add_ln29_21', ./intx/intx.hpp:29) [1813]  (0.621 ns)

 <State 137>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln42_48', ./execution_state.hpp:42) [1823]  (1.06 ns)
	'add' operation ('this', ./intx/intx.hpp:50) [1825]  (1.12 ns)
	'getelementptr' operation ('state_addr_132', ./intx/intx.hpp:220) [1828]  (0 ns)
	'load' operation ('state_load_165', ./intx/intx.hpp:220) on array 'state' [1829]  (1.3 ns)

 <State 138>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_165', ./intx/intx.hpp:220) on array 'state' [1829]  (1.3 ns)

 <State 139>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:219) [1836]  (0 ns)
	'mux' operation ('tmp_48', ./intx/intx.hpp:220) [1849]  (0.544 ns)
	'and' operation ('and_ln220', ./intx/intx.hpp:220) [1850]  (1.44 ns)
	multiplexor before 'phi' operation ('z_word_num_bits_10_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_10_0_3', ./intx/intx.hpp:29) ('and_ln220', ./intx/intx.hpp:220) [1862]  (0.724 ns)
	'phi' operation ('z_word_num_bits_10_0_5', ./intx/intx.hpp:29) with incoming values : ('z_word_num_bits_10_0_3', ./intx/intx.hpp:29) ('and_ln220', ./intx/intx.hpp:220) [1862]  (0 ns)

 <State 140>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_143', ./intx/intx.hpp:871) [1867]  (0 ns)
	'store' operation ('store_ln871', ./intx/intx.hpp:871) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1868]  (1.3 ns)

 <State 141>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_65', ./execution_state.hpp:42) on array 'state' [1876]  (1.3 ns)
	'add' operation ('add_ln42_5', ./execution_state.hpp:42) [1878]  (1.06 ns)
	'add' operation ('this', ./intx/intx.hpp:50) [1880]  (1.12 ns)
	'getelementptr' operation ('state_addr_66', ./intx/intx.hpp:83) [1883]  (0 ns)
	'load' operation ('state_load_66', ./intx/intx.hpp:83) on array 'state' [1884]  (1.3 ns)

 <State 142>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_66', ./intx/intx.hpp:83) on array 'state' [1884]  (1.3 ns)

 <State 143>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [1887]  (0 ns)
	'lshr' operation ('lshr_ln83_8', ./intx/intx.hpp:83) [1899]  (0 ns)
	'icmp' operation ('icmp_ln83_10', ./intx/intx.hpp:83) [1902]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [1903]  (0.148 ns)

 <State 144>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_131', executor_fpga.cpp:121) [1908]  (0 ns)
	'store' operation ('store_ln121', executor_fpga.cpp:121) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1909]  (1.3 ns)

 <State 145>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [1926]  (0 ns)
	'add' operation ('add_ln50_19', ./intx/intx.hpp:50) [1938]  (1.12 ns)
	'getelementptr' operation ('state_addr_130', ./intx/intx.hpp:83) [1941]  (0 ns)
	'load' operation ('state_load_164', ./intx/intx.hpp:83) on array 'state' [1942]  (1.3 ns)

 <State 146>: 2.89ns
The critical path consists of the following:
	'load' operation ('state_load_164', ./intx/intx.hpp:83) on array 'state' [1942]  (1.3 ns)
	'lshr' operation ('lshr_ln83_6', ./intx/intx.hpp:83) [1945]  (0 ns)
	'icmp' operation ('icmp_ln83_9', ./intx/intx.hpp:83) [1949]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [1950]  (0.148 ns)

 <State 147>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_129', ./instructions.hpp:212) [1955]  (0 ns)
	'store' operation ('store_ln212', ./instructions.hpp:212) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1956]  (1.3 ns)

 <State 148>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_163', ./execution_state.hpp:60) on array 'state' [1957]  (1.3 ns)

 <State 149>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_163', ./execution_state.hpp:60) on array 'state' [1957]  (1.3 ns)
	'add' operation ('add_ln60_55', ./execution_state.hpp:60) [1959]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1961]  (1.3 ns)

 <State 150>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_60', ./execution_state.hpp:60) on array 'state' [1965]  (1.3 ns)
	'add' operation ('add_ln60_29', ./execution_state.hpp:60) [1968]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [1970]  (1.3 ns)

 <State 151>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_69', ./execution_state.hpp:60) [1971]  (1.06 ns)
	'add' operation ('add_ln60_30', ./execution_state.hpp:60) [1973]  (1.12 ns)
	'getelementptr' operation ('state_addr_63', ./execution_state.hpp:60) [1976]  (0 ns)
	'load' operation ('state_load_61', ./execution_state.hpp:60) on array 'state' [1977]  (1.3 ns)

 <State 152>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_61', ./execution_state.hpp:60) on array 'state' [1977]  (1.3 ns)

 <State 153>: 4.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [1991]  (0 ns)
	'lshr' operation ('lshr_ln213_3', ./intx/int128.hpp:213) [2003]  (1.44 ns)
	'sub' operation ('sub_ln213_5', ./intx/int128.hpp:213) [2006]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [2009]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [2010]  (0.148 ns)

 <State 154>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_128', ./instructions.hpp:203) [2015]  (0 ns)
	'store' operation ('store_ln203', ./instructions.hpp:203) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2016]  (1.3 ns)

 <State 155>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln113', executor_fpga.cpp:113) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [2021]  (0.629 ns)

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_58', ./execution_state.hpp:60) on array 'state' [2024]  (1.3 ns)
	'add' operation ('add_ln60_27', ./execution_state.hpp:60) [2027]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2029]  (1.3 ns)

 <State 158>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_68', ./execution_state.hpp:60) [2030]  (1.06 ns)
	'add' operation ('add_ln60_28', ./execution_state.hpp:60) [2032]  (1.12 ns)
	'getelementptr' operation ('state_addr_62', ./execution_state.hpp:60) [2035]  (0 ns)
	'load' operation ('state_load_59', ./execution_state.hpp:60) on array 'state' [2036]  (1.3 ns)

 <State 159>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_57', ./execution_state.hpp:60) on array 'state' [2098]  (1.3 ns)

 <State 160>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [2045]  (0 ns)
	'add' operation ('add_ln50_18', ./intx/intx.hpp:50) [2056]  (1.12 ns)
	'getelementptr' operation ('state_addr_127', ./intx/int128.hpp:213) [2059]  (0 ns)
	'load' operation ('state_load_162', ./intx/int128.hpp:213) on array 'state' [2060]  (1.3 ns)

 <State 161>: 5.39ns
The critical path consists of the following:
	'load' operation ('state_load_162', ./intx/int128.hpp:213) on array 'state' [2060]  (1.3 ns)
	'lshr' operation ('lshr_ln213_2', ./intx/int128.hpp:213) [2063]  (1.44 ns)
	'sub' operation ('sub_ln213_4', ./intx/int128.hpp:213) [2066]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [2069]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [2070]  (0.148 ns)

 <State 162>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_161', ./execution_state.hpp:45) on array 'state' [2073]  (1.3 ns)

 <State 163>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_161', ./execution_state.hpp:45) on array 'state' [2073]  (1.3 ns)
	'add' operation ('add_ln45_58', ./execution_state.hpp:45) [2075]  (1.06 ns)
	'add' operation ('add_ln45_59', ./execution_state.hpp:45) [2077]  (1.12 ns)
	'getelementptr' operation ('state_addr_126', ./instructions.hpp:170) [2081]  (0 ns)
	'store' operation ('store_ln170', ./instructions.hpp:170) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2082]  (1.3 ns)

 <State 164>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [2107]  (0 ns)
	'add' operation ('add_ln50_17', ./intx/intx.hpp:50) [2119]  (1.12 ns)
	'getelementptr' operation ('state_addr_125', ./intx/int128.hpp:213) [2122]  (0 ns)
	'load' operation ('state_load_160', ./intx/int128.hpp:213) on array 'state' [2123]  (1.3 ns)

 <State 165>: 5.39ns
The critical path consists of the following:
	'load' operation ('state_load_160', ./intx/int128.hpp:213) on array 'state' [2123]  (1.3 ns)
	'lshr' operation ('lshr_ln213', ./intx/int128.hpp:213) [2126]  (1.44 ns)
	'sub' operation ('sub_ln213', ./intx/int128.hpp:213) [2128]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [2131]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [2132]  (0.148 ns)

 <State 166>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_159', ./execution_state.hpp:45) on array 'state' [2135]  (1.3 ns)

 <State 167>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_159', ./execution_state.hpp:45) on array 'state' [2135]  (1.3 ns)
	'add' operation ('add_ln45_56', ./execution_state.hpp:45) [2137]  (1.06 ns)
	'add' operation ('add_ln45_57', ./execution_state.hpp:45) [2139]  (1.12 ns)
	'getelementptr' operation ('state_addr_124', ./instructions.hpp:164) [2143]  (0 ns)
	'store' operation ('store_ln164', ./instructions.hpp:164) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2144]  (1.3 ns)

 <State 168>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln104', executor_fpga.cpp:104) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [2149]  (0.629 ns)

 <State 169>: 0ns
The critical path consists of the following:

 <State 170>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_54', ./execution_state.hpp:60) on array 'state' [2152]  (1.3 ns)
	'add' operation ('add_ln60_23', ./execution_state.hpp:60) [2155]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2157]  (1.3 ns)

 <State 171>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_66', ./execution_state.hpp:60) [2158]  (1.06 ns)
	'add' operation ('add_ln60_24', ./execution_state.hpp:60) [2160]  (1.12 ns)
	'getelementptr' operation ('state_addr_60', ./execution_state.hpp:60) [2163]  (0 ns)
	'load' operation ('state_load_55', ./execution_state.hpp:60) on array 'state' [2164]  (1.3 ns)

 <State 172>: 2.18ns
The critical path consists of the following:
	'add' operation ('add_ln42_3', ./execution_state.hpp:42) [2169]  (1.06 ns)
	'add' operation ('exponent', ./execution_state.hpp:42) [2171]  (1.12 ns)

 <State 173>: 3.28ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:441) [2174]  (0 ns)
	'add' operation ('add_ln50', ./intx/intx.hpp:50) [2184]  (0.856 ns)
	'add' operation ('add_ln50_16', ./intx/intx.hpp:50) [2186]  (1.12 ns)
	'getelementptr' operation ('state_addr_123', ./intx/intx.hpp:443) [2189]  (0 ns)
	'load' operation ('state_load_158', ./intx/intx.hpp:443) on array 'state' [2190]  (1.3 ns)

 <State 174>: 3.2ns
The critical path consists of the following:
	'load' operation ('state_load_158', ./intx/intx.hpp:443) on array 'state' [2190]  (1.3 ns)
	'lshr' operation ('lshr_ln443', ./intx/intx.hpp:443) [2194]  (0 ns)
	'icmp' operation ('icmp_ln443', ./intx/intx.hpp:443) [2196]  (1.44 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:441) [2202]  (0.46 ns)

 <State 175>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_172', ./instructions.hpp:137) on array 'state' [2204]  (1.3 ns)

 <State 176>: 6.92ns
The critical path consists of the following:
	'load' operation ('state_load_172', ./instructions.hpp:137) on array 'state' [2204]  (1.3 ns)
	'icmp' operation ('icmp_ln137', ./instructions.hpp:137) [2206]  (0.802 ns)
	'select' operation ('select_ln138', ./instructions.hpp:138) [2207]  (0.378 ns)
	'mul' operation ('additional_cost', ./instructions.hpp:138) [2208]  (1.78 ns)
	'sub' operation ('sub_ln139', ./instructions.hpp:139) [2210]  (1.36 ns)
	'store' operation ('store_ln139', ./instructions.hpp:139) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2212]  (1.3 ns)

 <State 177>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_142', ./instructions.hpp:142) [2222]  (0 ns)
	'load' operation ('state_load_178', ./instructions.hpp:142) on array 'state' [2223]  (1.3 ns)

 <State 178>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_178', ./instructions.hpp:142) on array 'state' [2223]  (1.3 ns)

 <State 179>: 1.73ns
The critical path consists of the following:
	'call' operation ('call_ret6', ./instructions.hpp:142) to 'exp<256u>' [2228]  (0.438 ns)
	'store' operation ('store_ln142', ./instructions.hpp:142) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2234]  (1.3 ns)

 <State 180>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_50', ./execution_state.hpp:60) on array 'state' [2245]  (1.3 ns)
	'add' operation ('add_ln60_19', ./execution_state.hpp:60) [2248]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2250]  (1.3 ns)

 <State 181>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_62', ./execution_state.hpp:60) [2320]  (1.06 ns)
	'add' operation ('add_ln60_16', ./execution_state.hpp:60) [2322]  (1.12 ns)
	'getelementptr' operation ('state_addr_54', ./execution_state.hpp:60) [2325]  (0 ns)
	'load' operation ('state_load_47', ./execution_state.hpp:60) on array 'state' [2326]  (1.3 ns)

 <State 182>: 2.44ns
The critical path consists of the following:
	'add' operation ('add_ln60_17', ./execution_state.hpp:60) [2331]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2333]  (1.3 ns)

 <State 183>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_63', ./execution_state.hpp:60) [2334]  (1.06 ns)
	'add' operation ('add_ln60_18', ./execution_state.hpp:60) [2336]  (1.12 ns)
	'getelementptr' operation ('state_addr_55', ./execution_state.hpp:60) [2339]  (0 ns)
	'load' operation ('state_load_48', ./execution_state.hpp:60) on array 'state' [2340]  (1.3 ns)

 <State 184>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_48', ./execution_state.hpp:60) on array 'state' [2340]  (1.3 ns)

 <State 185>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [2285]  (0 ns)
	'lshr' operation ('lshr_ln83_5', ./intx/intx.hpp:83) [2296]  (0 ns)
	'icmp' operation ('icmp_ln83_8', ./intx/intx.hpp:83) [2299]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [2300]  (0.148 ns)

 <State 186>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_assign_123_0_2', ./instructions.hpp:127) with incoming values : ('call_ret5', ./instructions.hpp:127) [2308]  (0.46 ns)

 <State 187>: 0.73ns
The critical path consists of the following:
	'call' operation ('call_ret5', ./instructions.hpp:127) to 'mulmod' [2305]  (0.73 ns)

 <State 188>: 1.3ns
The critical path consists of the following:
	'phi' operation ('this_assign_123_0_2', ./instructions.hpp:127) with incoming values : ('call_ret5', ./instructions.hpp:127) [2308]  (0 ns)
	'store' operation ('store_ln127', ./instructions.hpp:127) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2310]  (1.3 ns)

 <State 189>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [2354]  (0 ns)
	'mux' operation ('tmp_38', ./intx/intx.hpp:83) [2367]  (0 ns)
	'icmp' operation ('icmp_ln83_7', ./intx/intx.hpp:83) [2368]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [2369]  (0.148 ns)

 <State 190>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_assign_122_0_2', ./instructions.hpp:119) with incoming values : ('call_ret4', ./instructions.hpp:119) [2377]  (0.46 ns)

 <State 191>: 0.73ns
The critical path consists of the following:
	'call' operation ('call_ret4', ./instructions.hpp:119) to 'addmod' [2374]  (0.73 ns)

 <State 192>: 1.3ns
The critical path consists of the following:
	'phi' operation ('this_assign_122_0_2', ./instructions.hpp:119) with incoming values : ('call_ret4', ./instructions.hpp:119) [2377]  (0 ns)
	'store' operation ('store_ln119', ./instructions.hpp:119) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2379]  (1.3 ns)

 <State 193>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_42', ./execution_state.hpp:45) on array 'state' [2438]  (1.3 ns)
	'add' operation ('add_ln45_8', ./execution_state.hpp:45) [2441]  (1.06 ns)
	'add' operation ('this', ./intx/intx.hpp:50) [2443]  (1.12 ns)
	'getelementptr' operation ('state_addr_52', ./intx/intx.hpp:83) [2446]  (0 ns)
	'load' operation ('state_load_43', ./intx/intx.hpp:83) on array 'state' [2447]  (1.3 ns)

 <State 194>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_43', ./intx/intx.hpp:83) on array 'state' [2447]  (1.3 ns)

 <State 195>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [2395]  (0 ns)
	'mux' operation ('tmp_37', ./intx/intx.hpp:83) [2408]  (0 ns)
	'icmp' operation ('icmp_ln83_6', ./intx/intx.hpp:83) [2409]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [2410]  (0.148 ns)

 <State 196>: 1.58ns
The critical path consists of the following:
	'add' operation ('add_ln45_63', ./execution_state.hpp:45) [2416]  (1.12 ns)
	'call' operation ('call_ret3', ./instructions.hpp:110) to 'sdivrem<256u>' [2417]  (0.46 ns)

 <State 197>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln92', executor_fpga.cpp:92) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [2435]  (0.629 ns)

 <State 198>: 1.3ns
The critical path consists of the following:
	'phi' operation ('ref_tmp_i303_sroa_5_2', ./instructions.hpp:110) with incoming values : ('ref_tmp3_1_i306_3', ./instructions.hpp:110) [2424]  (0 ns)
	'store' operation ('store_ln110', ./instructions.hpp:110) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2429]  (1.3 ns)

 <State 199>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_177', ./execution_state.hpp:60) on array 'state' [2430]  (1.3 ns)

 <State 200>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_177', ./execution_state.hpp:60) on array 'state' [2430]  (1.3 ns)
	'add' operation ('add_ln60_59', ./execution_state.hpp:60) [2432]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2434]  (1.3 ns)

 <State 201>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [2450]  (0 ns)
	'lshr' operation ('lshr_ln83_2', ./intx/intx.hpp:83) [2461]  (0 ns)
	'icmp' operation ('icmp_ln83_5', ./intx/intx.hpp:83) [2464]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [2465]  (0.148 ns)

 <State 202>: 1.58ns
The critical path consists of the following:
	'add' operation ('x', ./execution_state.hpp:45) [2475]  (1.12 ns)
	'call' operation ('call_ret2', ./intx/intx.hpp:718) to 'udivrem<256u>.1' [2476]  (0.46 ns)

 <State 203>: 1.75ns
The critical path consists of the following:
	'call' operation ('call_ret2', ./intx/intx.hpp:718) to 'udivrem<256u>.1' [2476]  (1.75 ns)

 <State 204>: 1.3ns
The critical path consists of the following:
	'phi' operation ('ref_tmp_i249_sroa_0_0', ./intx/intx.hpp:718) with incoming values : ('ref_tmp_1_i_i1', ./intx/intx.hpp:718) [2487]  (0 ns)
	'store' operation ('store_ln103', ./instructions.hpp:103) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2492]  (1.3 ns)

 <State 205>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_176', ./execution_state.hpp:60) on array 'state' [2493]  (1.3 ns)

 <State 206>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_176', ./execution_state.hpp:60) on array 'state' [2493]  (1.3 ns)
	'add' operation ('add_ln60_58', ./execution_state.hpp:60) [2495]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2497]  (1.3 ns)

 <State 207>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [2513]  (0 ns)
	'lshr' operation ('lshr_ln83_1', ./intx/intx.hpp:83) [2524]  (0 ns)
	'icmp' operation ('icmp_ln83_4', ./intx/intx.hpp:83) [2527]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [2528]  (0.148 ns)

 <State 208>: 1.58ns
The critical path consists of the following:
	'add' operation ('add_ln45_61', ./execution_state.hpp:45) [2534]  (1.12 ns)
	'call' operation ('call_ret1', ./instructions.hpp:96) to 'sdivrem<256u>' [2535]  (0.46 ns)

 <State 209>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln86', executor_fpga.cpp:86) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [2553]  (0.629 ns)

 <State 210>: 1.3ns
The critical path consists of the following:
	'phi' operation ('ref_tmp_i216_sroa_5_2', ./instructions.hpp:96) with incoming values : ('ref_tmp3_0_i_3', ./instructions.hpp:96) [2542]  (0 ns)
	'store' operation ('store_ln96', ./instructions.hpp:96) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2547]  (1.3 ns)

 <State 211>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_175', ./execution_state.hpp:60) on array 'state' [2548]  (1.3 ns)

 <State 212>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_175', ./execution_state.hpp:60) on array 'state' [2548]  (1.3 ns)
	'add' operation ('add_ln60_57', ./execution_state.hpp:60) [2550]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2552]  (1.3 ns)

 <State 213>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [2568]  (0 ns)
	'mux' operation ('tmp_34', ./intx/intx.hpp:83) [2581]  (0 ns)
	'icmp' operation ('icmp_ln83', ./intx/intx.hpp:83) [2582]  (1.44 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [2583]  (0.148 ns)

 <State 214>: 1.58ns
The critical path consists of the following:
	'add' operation ('x', ./execution_state.hpp:45) [2593]  (1.12 ns)
	'call' operation ('call_ret', ./intx/intx.hpp:712) to 'udivrem<256u>.1' [2594]  (0.46 ns)

 <State 215>: 1.75ns
The critical path consists of the following:
	'call' operation ('call_ret', ./intx/intx.hpp:712) to 'udivrem<256u>.1' [2594]  (1.75 ns)

 <State 216>: 1.3ns
The critical path consists of the following:
	'phi' operation ('ref_tmp_i190_sroa_0_0', ./intx/intx.hpp:712) with incoming values : ('ref_tmp_0_i_i', ./intx/intx.hpp:712) [2609]  (0 ns)
	'store' operation ('store_ln89', ./instructions.hpp:89) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2614]  (1.3 ns)

 <State 217>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_174', ./execution_state.hpp:60) on array 'state' [2615]  (1.3 ns)

 <State 218>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_174', ./execution_state.hpp:60) on array 'state' [2615]  (1.3 ns)
	'add' operation ('add_ln60_56', ./execution_state.hpp:60) [2617]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2619]  (1.3 ns)

 <State 219>: 0.629ns
The critical path consists of the following:
	'store' operation ('store_ln80', executor_fpga.cpp:80) of variable 'code_pos', executor_fpga.cpp:30 on local variable 'code_pos' [2624]  (0.629 ns)

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_36', ./execution_state.hpp:60) on array 'state' [2627]  (1.3 ns)
	'add' operation ('add_ln60_13', ./execution_state.hpp:60) [2630]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2632]  (1.3 ns)

 <State 222>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln60_61', ./execution_state.hpp:60) [2633]  (1.06 ns)
	'add' operation ('add_ln60_14', ./execution_state.hpp:60) [2635]  (1.12 ns)
	'getelementptr' operation ('state_addr_49', ./execution_state.hpp:60) [2638]  (0 ns)
	'load' operation ('state_load_37', ./execution_state.hpp:60) on array 'state' [2639]  (1.3 ns)

 <State 223>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_35', ./execution_state.hpp:60) on array 'state' [2788]  (1.3 ns)

 <State 224>: 0.837ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_13', ./intx/intx.hpp:29) with incoming values : ('add_ln29_20', ./intx/intx.hpp:29) [2650]  (0 ns)
	'icmp' operation ('icmp_ln29_40', ./intx/intx.hpp:29) [2653]  (0.399 ns)
	'select' operation ('select_ln29', ./intx/intx.hpp:29) [2654]  (0.438 ns)

 <State 225>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln42_47', ./execution_state.hpp:42) [2669]  (1.06 ns)
	'add' operation ('this', ./intx/intx.hpp:50) [2671]  (1.12 ns)
	'getelementptr' operation ('state_addr_122', ./intx/intx.hpp:405) [2674]  (0 ns)
	'load' operation ('state_load_157', ./intx/intx.hpp:405) on array 'state' [2675]  (1.3 ns)

 <State 226>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_157', ./intx/intx.hpp:405) on array 'state' [2675]  (1.3 ns)

 <State 227>: 1.86ns
The critical path consists of the following:
	'phi' operation ('p_word_num_bits_0_4', ./intx/intx.hpp:29) with incoming values : ('select_ln29', ./intx/intx.hpp:29) ('add_ln175_18', ./intx/int128.hpp:175) [2678]  (0 ns)
	'store' operation ('store_ln418', ./intx/intx.hpp:418) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2768]  (1.3 ns)
	blocking operation 0.561 ns on control path)

 <State 228>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:403) [2701]  (0 ns)
	'lshr' operation ('lshr_ln405', ./intx/intx.hpp:405) [2711]  (1.44 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [2714]  (5.47 ns)

 <State 229>: 6.4ns
The critical path consists of the following:
	'phi' operation ('p_word_num_bits_0_5', ./intx/intx.hpp:29) with incoming values : ('select_ln29', ./intx/intx.hpp:29) ('add_ln175_18', ./intx/int128.hpp:175) [2696]  (0 ns)
	'mux' operation ('y', ./intx/intx.hpp:405) [2718]  (0.544 ns)
	'add' operation ('add_ln175_17', ./intx/int128.hpp:175) [2719]  (1.36 ns)
	'add' operation ('add_ln175_18', ./intx/int128.hpp:175) [2722]  (1.36 ns)
	'icmp' operation ('icmp_ln176_13', ./intx/int128.hpp:176) [2723]  (1.14 ns)
	'add' operation ('add_ln177_19', ./intx/int128.hpp:177) [2725]  (0.621 ns)
	'add' operation ('k', ./intx/int128.hpp:177) [2727]  (1.36 ns)

 <State 230>: 3.99ns
The critical path consists of the following:
	'sub' operation ('sub_ln50', ./intx/intx.hpp:50) [2743]  (0.715 ns)
	'add' operation ('add_ln50_25', ./intx/intx.hpp:50) [2748]  (0.856 ns)
	'add' operation ('add_ln50_26', ./intx/intx.hpp:50) [2750]  (1.12 ns)
	'getelementptr' operation ('state_addr_150', ./intx/intx.hpp:409) [2753]  (0 ns)
	'load' operation ('state_load_182', ./intx/intx.hpp:409) on array 'state' [2754]  (1.3 ns)

 <State 231>: 2.74ns
The critical path consists of the following:
	'load' operation ('state_load_182', ./intx/intx.hpp:409) on array 'state' [2754]  (1.3 ns)
	'lshr' operation ('lshr_ln409', ./intx/intx.hpp:409) [2758]  (1.44 ns)

 <State 232>: 6.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln409', ./intx/intx.hpp:409) [2760]  (5.47 ns)
	'add' operation ('add_ln409_3', ./intx/intx.hpp:409) [2761]  (0 ns)
	'add' operation ('add_ln409_2', ./intx/intx.hpp:409) [2762]  (1.05 ns)

 <State 233>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [2799]  (0 ns)
	'add' operation ('add_ln29', ./intx/intx.hpp:29) [2800]  (0.621 ns)

 <State 234>: 3.48ns
The critical path consists of the following:
	'add' operation ('add_ln42_46', ./execution_state.hpp:42) [2810]  (1.06 ns)
	'add' operation ('this', ./intx/intx.hpp:50) [2812]  (1.12 ns)
	'getelementptr' operation ('state_addr_121', ./intx/int128.hpp:175) [2815]  (0 ns)
	'load' operation ('state_load_156', ./intx/int128.hpp:175) on array 'state' [2816]  (1.3 ns)

 <State 235>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_156', ./intx/int128.hpp:175) on array 'state' [2816]  (1.3 ns)

 <State 236>: 5.46ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:173) [2823]  (0 ns)
	'lshr' operation ('lshr_ln175', ./intx/int128.hpp:175) [2835]  (1.44 ns)
	'add' operation ('add_ln175', ./intx/int128.hpp:175) [2838]  (1.36 ns)
	'add' operation ('add_ln177', ./intx/int128.hpp:177) [2841]  (1.36 ns)
	'icmp' operation ('icmp_ln178', ./intx/int128.hpp:178) [2854]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:178) [2855]  (0.148 ns)

 <State 237>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_140', ./intx/intx.hpp:362) [2860]  (0 ns)
	'store' operation ('store_ln362', ./intx/intx.hpp:362) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2861]  (1.3 ns)

 <State 238>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_33', ./execution_state.hpp:60) on array 'state' [2869]  (1.3 ns)
	'add' operation ('add_ln60', ./execution_state.hpp:60) [2871]  (1.14 ns)
	'store' operation ('store_ln60', ./execution_state.hpp:60) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [2873]  (1.3 ns)

 <State 239>: 6.73ns
The critical path consists of the following:
	'add' operation ('i', executor_fpga.cpp:54) [2877]  (0.871 ns)
	'add' operation ('add_ln55_19', executor_fpga.cpp:55) [2881]  (1.14 ns)
	'add' operation ('add_ln55', executor_fpga.cpp:55) [2883]  (1.36 ns)
	'icmp' operation ('icmp_ln200', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200) [2884]  (1.14 ns)
	'select' operation ('push_end', executor_fpga.cpp:55) [2885]  (0.438 ns)
	'icmp' operation ('icmp_ln61', executor_fpga.cpp:61) [2886]  (1.14 ns)
	blocking operation 0.629 ns on control path)

 <State 240>: 1.72ns
The critical path consists of the following:
	'phi' operation ('i', executor_fpga.cpp:61) with incoming values : ('zext_ln54', executor_fpga.cpp:54) ('add_ln61', executor_fpga.cpp:61) [2896]  (0 ns)
	'shl' operation ('shl_ln62_2', executor_fpga.cpp:62) [2907]  (1.32 ns)
	'select' operation ('select_ln62', executor_fpga.cpp:62) [2911]  (0.4 ns)

 <State 241>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_173', ./execution_state.hpp:55) on array 'state' [3045]  (1.3 ns)

 <State 242>: 3.74ns
The critical path consists of the following:
	'load' operation ('state_load_173', ./execution_state.hpp:55) on array 'state' [3045]  (1.3 ns)
	'add' operation ('add_ln55_11', ./execution_state.hpp:55) [3047]  (1.14 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.p0L_a4i64packedL> on array 'state' [3049]  (1.3 ns)

 <State 243>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln55_12', ./execution_state.hpp:55) [3052]  (1.12 ns)
	'getelementptr' operation ('state_addr_139', ./execution_state.hpp:55) [3055]  (0 ns)
	'store' operation ('store_ln55', ./execution_state.hpp:55) of constant <constant:_ssdm_op_Write.bram.i256> on array 'state' [3056]  (1.3 ns)

 <State 244>: 3.83ns
The critical path consists of the following:
	'load' operation ('state_load', executor_fpga.cpp:358) on array 'state' [3076]  (1.3 ns)
	'icmp' operation ('icmp_ln358', executor_fpga.cpp:358) [3079]  (0.802 ns)
	'or' operation ('or_ln358', executor_fpga.cpp:358) [3081]  (0 ns)
	'select' operation ('select_ln358', executor_fpga.cpp:358) [3084]  (0.438 ns)
	'store' operation ('store_ln360', executor_fpga.cpp:360) of constant <constant:_ssdm_op_Write.bram.p0L_a5i32packedL> on array 'result' [3087]  (1.3 ns)

 <State 245>: 2.59ns
The critical path consists of the following:
	'load' operation ('state_load_30', executor_fpga.cpp:362) on array 'state' [3088]  (1.3 ns)
	'store' operation ('store_ln362', executor_fpga.cpp:362) of constant <constant:_ssdm_op_Write.bram.p0L_a5i32packedL> on array 'result' [3093]  (1.3 ns)

 <State 246>: 6.92ns
The critical path consists of the following:
	'phi' operation ('loop_index2186') with incoming values : ('empty_342') [3098]  (0 ns)
	'add' operation ('empty_350') [3118]  (1.36 ns)
	'mul' operation ('mul') [3121]  (5.56 ns)

 <State 247>: 5.15ns
The critical path consists of the following:
	'sub' operation ('p_neg78') [3125]  (0 ns)
	'sub' operation ('empty_351') [3128]  (1.05 ns)
	'add' operation ('empty_353') [3130]  (1.36 ns)
	'shl' operation ('empty_356', executor_fpga.cpp:364) [3136]  (1.44 ns)
	'store' operation ('store_ln364', executor_fpga.cpp:364) of constant <constant:_ssdm_op_Write.bram.p0L_a5i32packedL> on array 'result' [3138]  (1.3 ns)

 <State 248>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
