source $lib/bram.tcl

# Dual DAC controller
# DAC1 and DAC2 values are extracted in paralell from the same 32 bits BRAM register

proc add_dual_dac_controller {module_name bram_name dac_width} {

  set bd [current_bd_instance .]
  current_bd_instance [create_bd_cell -type hier $module_name]

  create_bd_pin -dir I -from [expr $config::bram_addr_width + 1] -to 0 addr
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I rst

  for {set i 0} {$i < 2} {incr i} {
    create_bd_pin -dir O -from [expr $dac_width - 1] -to 0 dac$i
  }

  add_bram $bram_name [set config::axi_${bram_name}_range] [set config::axi_${bram_name}_offset]

  connect_constant ${bram_name}_dinb 0 32 blk_mem_gen_$bram_name/dinb
  connect_constant ${bram_name}_enb  1 1  blk_mem_gen_$bram_name/enb
  connect_constant ${bram_name}_web  0 4  blk_mem_gen_$bram_name/web

  connect_pins addr blk_mem_gen_$bram_name/addrb
  connect_pins clk  blk_mem_gen_$bram_name/clkb
  connect_pins rst  blk_mem_gen_$bram_name/rstb

  # Connect BRAM output to DACs
  for {set i 0} {$i < 2} {incr i} {
    cell xilinx.com:ip:xlslice:1.0 dac${i}_slice {
      DIN_WIDTH 32
      DIN_FROM [expr $dac_width-1+16*$i]
      DIN_TO [expr 16*$i]
    } {
      Din blk_mem_gen_$bram_name/doutb
      Dout dac$i
    }
  }

  current_bd_instance $bd

}

# Single DAC controller
# 2 consecutive DAC values are extracted from the same 32 bits BRAM register

proc add_single_dac_controller {module_name bram_name dac_width} {

  set bd [current_bd_instance .]
  current_bd_instance [create_bd_cell -type hier $module_name]

  create_bd_pin -dir I -from [expr $config::bram_addr_width + 2] -to 0 addr
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I rst

  create_bd_pin -dir O -from [expr $dac_width - 1] -to 0 dac

  add_bram $bram_name [set config::axi_${bram_name}_range] [set config::axi_${bram_name}_offset]

  connect_constant ${bram_name}_dinb 0 32 blk_mem_gen_$bram_name/dinb
  connect_constant ${bram_name}_enb  1 1  blk_mem_gen_$bram_name/enb
  connect_constant ${bram_name}_web  0 4  blk_mem_gen_$bram_name/web

  connect_pins clk  blk_mem_gen_$bram_name/clkb
  connect_pins rst  blk_mem_gen_$bram_name/rstb

  cell xilinx.com:ip:xlslice:1.0 addr_msb {
    DIN_WIDTH [expr $config::bram_addr_width + 2]
    DIN_FROM [expr $config::bram_addr_width + 1]
    DIN_TO 3
  } {
    Din addr
  }

  cell xilinx.com:ip:xlconcat:2.1 concat_addr {
    IN0_WIDTH 2
    IN1_WIDTH [expr $config::bram_addr_width - 1]
  } {
    In0 [get_constant_pin 0 2]
    In1 addr_msb/Dout
    Dout blk_mem_gen_$bram_name/addrb
  }

  cell xilinx.com:ip:xlslice:1.0 addr_lsb {
    DIN_WIDTH 32
    DIN_FROM 2
    DIN_TO 2
  } {
    Din addr
  }

  cell koheron:user:bus_multiplexer:1.0 mux {
    WIDTH $dac_width
  } {
    sel addr_lsb/dout
    out dac
  }


  # Connect BRAM output to DACs
  for {set i 0} {$i < 2} {incr i} {
    cell xilinx.com:ip:xlslice:1.0 dac${i}_slice {
      DIN_WIDTH 32
      DIN_FROM [expr $dac_width-1+16*$i]
      DIN_TO [expr 16*$i]
    } {
      Din blk_mem_gen_$bram_name/doutb
      Dout mux/in$i
    }
  }

  current_bd_instance $bd

}
