
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f2c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003038  08003038  00013038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800305c  0800305c  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  0800305c  0800305c  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800305c  0800305c  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800305c  0800305c  0001305c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003060  08003060  00013060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  08003064  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  200000bc  08003120  000200bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08003120  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a0f3  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e9a  00000000  00000000  0002a1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002c078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a0  00000000  00000000  0002cb30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170bb  00000000  00000000  0002d4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d0b8  00000000  00000000  0004458b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008263e  00000000  00000000  00051643  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3c81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a18  00000000  00000000  000d3cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000bc 	.word	0x200000bc
 8000128:	00000000 	.word	0x00000000
 800012c:	08003020 	.word	0x08003020

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000c0 	.word	0x200000c0
 8000148:	08003020 	.word	0x08003020

0800014c <fsm_automatic_run>:

int time_red = 6;    // Thời gian đèn đỏ (6 giây)
int time_green = 4;  // Thời gian đèn xanh (4 giây)
int time_yellow = 2; // Thời gian đèn vàng (2 giây)

void fsm_automatic_run() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0

    switch (status) {
 8000150:	4bb6      	ldr	r3, [pc, #728]	; (800042c <fsm_automatic_run+0x2e0>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b04      	cmp	r3, #4
 8000156:	f200 815c 	bhi.w	8000412 <fsm_automatic_run+0x2c6>
 800015a:	a201      	add	r2, pc, #4	; (adr r2, 8000160 <fsm_automatic_run+0x14>)
 800015c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000160:	08000175 	.word	0x08000175
 8000164:	080001bf 	.word	0x080001bf
 8000168:	08000251 	.word	0x08000251
 800016c:	080002eb 	.word	0x080002eb
 8000170:	0800037b 	.word	0x0800037b
        case INIT:
            turnoffled();
 8000174:	f000 fc1e 	bl	80009b4 <turnoffled>
            counter0 = time_red;      // Đèn đỏ A: 6s
 8000178:	4bad      	ldr	r3, [pc, #692]	; (8000430 <fsm_automatic_run+0x2e4>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	4aad      	ldr	r2, [pc, #692]	; (8000434 <fsm_automatic_run+0x2e8>)
 800017e:	6013      	str	r3, [r2, #0]
            counter1 = time_green;    // Đèn xanh B: 4s
 8000180:	4bad      	ldr	r3, [pc, #692]	; (8000438 <fsm_automatic_run+0x2ec>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4aad      	ldr	r2, [pc, #692]	; (800043c <fsm_automatic_run+0x2f0>)
 8000186:	6013      	str	r3, [r2, #0]
            status = AUTO_RED_GREEN;  // Chuyển sang chế độ AUTO_RED_GREEN
 8000188:	4ba8      	ldr	r3, [pc, #672]	; (800042c <fsm_automatic_run+0x2e0>)
 800018a:	2201      	movs	r2, #1
 800018c:	601a      	str	r2, [r3, #0]
            setTimer(1, time_green * 1000);  // Timer cho đèn xanh B
 800018e:	4baa      	ldr	r3, [pc, #680]	; (8000438 <fsm_automatic_run+0x2ec>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000196:	fb02 f303 	mul.w	r3, r2, r3
 800019a:	4619      	mov	r1, r3
 800019c:	2001      	movs	r0, #1
 800019e:	f001 fb83 	bl	80018a8 <setTimer>
            setTimer(0, 1000);  // Timer đếm ngược mỗi giây
 80001a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001a6:	2000      	movs	r0, #0
 80001a8:	f001 fb7e 	bl	80018a8 <setTimer>
            updateLEDBuffer(counter0, counter1);
 80001ac:	4ba1      	ldr	r3, [pc, #644]	; (8000434 <fsm_automatic_run+0x2e8>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4aa2      	ldr	r2, [pc, #648]	; (800043c <fsm_automatic_run+0x2f0>)
 80001b2:	6812      	ldr	r2, [r2, #0]
 80001b4:	4611      	mov	r1, r2
 80001b6:	4618      	mov	r0, r3
 80001b8:	f000 fbb6 	bl	8000928 <updateLEDBuffer>
            break;
 80001bc:	e134      	b.n	8000428 <fsm_automatic_run+0x2dc>

        case AUTO_RED_GREEN:
            // Đèn đỏ A (6s) - Đèn xanh B (4s)
            setred(0);    // Đỏ A sáng
 80001be:	2000      	movs	r0, #0
 80001c0:	f000 fc22 	bl	8000a08 <setred>
            setgreen(1);  // Xanh B sáng
 80001c4:	2001      	movs	r0, #1
 80001c6:	f000 fc53 	bl	8000a70 <setgreen>

            if (isTimerExpired(0)) {
 80001ca:	2000      	movs	r0, #0
 80001cc:	f001 fb90 	bl	80018f0 <isTimerExpired>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d016      	beq.n	8000204 <fsm_automatic_run+0xb8>
                counter0--;  // Giảm thời gian đèn đỏ A
 80001d6:	4b97      	ldr	r3, [pc, #604]	; (8000434 <fsm_automatic_run+0x2e8>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	3b01      	subs	r3, #1
 80001dc:	4a95      	ldr	r2, [pc, #596]	; (8000434 <fsm_automatic_run+0x2e8>)
 80001de:	6013      	str	r3, [r2, #0]
                counter1--;  // Giảm thời gian đèn xanh B
 80001e0:	4b96      	ldr	r3, [pc, #600]	; (800043c <fsm_automatic_run+0x2f0>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	3b01      	subs	r3, #1
 80001e6:	4a95      	ldr	r2, [pc, #596]	; (800043c <fsm_automatic_run+0x2f0>)
 80001e8:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter0, counter1);
 80001ea:	4b92      	ldr	r3, [pc, #584]	; (8000434 <fsm_automatic_run+0x2e8>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a93      	ldr	r2, [pc, #588]	; (800043c <fsm_automatic_run+0x2f0>)
 80001f0:	6812      	ldr	r2, [r2, #0]
 80001f2:	4611      	mov	r1, r2
 80001f4:	4618      	mov	r0, r3
 80001f6:	f000 fb97 	bl	8000928 <updateLEDBuffer>
                setTimer(0, 1000);
 80001fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001fe:	2000      	movs	r0, #0
 8000200:	f001 fb52 	bl	80018a8 <setTimer>
            }

            // Khi đèn xanh B hết (4s), chuyển sang vàng B
            if (isTimerExpired(1)) {
 8000204:	2001      	movs	r0, #1
 8000206:	f001 fb73 	bl	80018f0 <isTimerExpired>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	f000 8104 	beq.w	800041a <fsm_automatic_run+0x2ce>
                // Đèn đỏ A còn: 6 - 4 = 2s
                // Đèn vàng B: 2s
                counter1 = time_yellow;  // Đèn vàng B: 2s
 8000212:	4b8b      	ldr	r3, [pc, #556]	; (8000440 <fsm_automatic_run+0x2f4>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	4a89      	ldr	r2, [pc, #548]	; (800043c <fsm_automatic_run+0x2f0>)
 8000218:	6013      	str	r3, [r2, #0]
                // counter0 giữ nguyên (đang còn 2s)
                setTimer(1, time_yellow * 1000);
 800021a:	4b89      	ldr	r3, [pc, #548]	; (8000440 <fsm_automatic_run+0x2f4>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000222:	fb02 f303 	mul.w	r3, r2, r3
 8000226:	4619      	mov	r1, r3
 8000228:	2001      	movs	r0, #1
 800022a:	f001 fb3d 	bl	80018a8 <setTimer>
                status = AUTO_RED_YELLOW;
 800022e:	4b7f      	ldr	r3, [pc, #508]	; (800042c <fsm_automatic_run+0x2e0>)
 8000230:	2202      	movs	r2, #2
 8000232:	601a      	str	r2, [r3, #0]
                updateLEDBuffer(counter0, counter1);
 8000234:	4b7f      	ldr	r3, [pc, #508]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a80      	ldr	r2, [pc, #512]	; (800043c <fsm_automatic_run+0x2f0>)
 800023a:	6812      	ldr	r2, [r2, #0]
 800023c:	4611      	mov	r1, r2
 800023e:	4618      	mov	r0, r3
 8000240:	f000 fb72 	bl	8000928 <updateLEDBuffer>
                setTimer(0, 1000);
 8000244:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000248:	2000      	movs	r0, #0
 800024a:	f001 fb2d 	bl	80018a8 <setTimer>
            }
            break;
 800024e:	e0e4      	b.n	800041a <fsm_automatic_run+0x2ce>

        case AUTO_RED_YELLOW:
            // Đèn đỏ A (2s còn lại) - Đèn vàng B (2s)
            setred(0);     // Đỏ A sáng
 8000250:	2000      	movs	r0, #0
 8000252:	f000 fbd9 	bl	8000a08 <setred>
            setyellow(1);  // Vàng B sáng
 8000256:	2001      	movs	r0, #1
 8000258:	f000 fc3e 	bl	8000ad8 <setyellow>

            if (isTimerExpired(0)) {
 800025c:	2000      	movs	r0, #0
 800025e:	f001 fb47 	bl	80018f0 <isTimerExpired>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d016      	beq.n	8000296 <fsm_automatic_run+0x14a>
                counter0--;  // Giảm thời gian đèn đỏ A
 8000268:	4b72      	ldr	r3, [pc, #456]	; (8000434 <fsm_automatic_run+0x2e8>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	3b01      	subs	r3, #1
 800026e:	4a71      	ldr	r2, [pc, #452]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000270:	6013      	str	r3, [r2, #0]
                counter1--;  // Giảm thời gian đèn vàng B
 8000272:	4b72      	ldr	r3, [pc, #456]	; (800043c <fsm_automatic_run+0x2f0>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	3b01      	subs	r3, #1
 8000278:	4a70      	ldr	r2, [pc, #448]	; (800043c <fsm_automatic_run+0x2f0>)
 800027a:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter0, counter1);
 800027c:	4b6d      	ldr	r3, [pc, #436]	; (8000434 <fsm_automatic_run+0x2e8>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a6e      	ldr	r2, [pc, #440]	; (800043c <fsm_automatic_run+0x2f0>)
 8000282:	6812      	ldr	r2, [r2, #0]
 8000284:	4611      	mov	r1, r2
 8000286:	4618      	mov	r0, r3
 8000288:	f000 fb4e 	bl	8000928 <updateLEDBuffer>
                setTimer(0, 1000);
 800028c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000290:	2000      	movs	r0, #0
 8000292:	f001 fb09 	bl	80018a8 <setTimer>
            }

            // Khi đèn vàng B hết, chuyển sang xanh A - đỏ B
            if (isTimerExpired(1)) {
 8000296:	2001      	movs	r0, #1
 8000298:	f001 fb2a 	bl	80018f0 <isTimerExpired>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	f000 80bd 	beq.w	800041e <fsm_automatic_run+0x2d2>
                counter0 = time_green;  // Đèn xanh A: 4s
 80002a4:	4b64      	ldr	r3, [pc, #400]	; (8000438 <fsm_automatic_run+0x2ec>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a62      	ldr	r2, [pc, #392]	; (8000434 <fsm_automatic_run+0x2e8>)
 80002aa:	6013      	str	r3, [r2, #0]
                counter1 = time_red;    // Đèn đỏ B: 6s
 80002ac:	4b60      	ldr	r3, [pc, #384]	; (8000430 <fsm_automatic_run+0x2e4>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a62      	ldr	r2, [pc, #392]	; (800043c <fsm_automatic_run+0x2f0>)
 80002b2:	6013      	str	r3, [r2, #0]
                setTimer(1, time_green * 1000);  // Timer cho đèn xanh A
 80002b4:	4b60      	ldr	r3, [pc, #384]	; (8000438 <fsm_automatic_run+0x2ec>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002bc:	fb02 f303 	mul.w	r3, r2, r3
 80002c0:	4619      	mov	r1, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	f001 faf0 	bl	80018a8 <setTimer>
                setTimer(0, 1000);
 80002c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80002cc:	2000      	movs	r0, #0
 80002ce:	f001 faeb 	bl	80018a8 <setTimer>
                status = AUTO_GREEN_RED;
 80002d2:	4b56      	ldr	r3, [pc, #344]	; (800042c <fsm_automatic_run+0x2e0>)
 80002d4:	2203      	movs	r2, #3
 80002d6:	601a      	str	r2, [r3, #0]
                updateLEDBuffer(counter0, counter1);
 80002d8:	4b56      	ldr	r3, [pc, #344]	; (8000434 <fsm_automatic_run+0x2e8>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a57      	ldr	r2, [pc, #348]	; (800043c <fsm_automatic_run+0x2f0>)
 80002de:	6812      	ldr	r2, [r2, #0]
 80002e0:	4611      	mov	r1, r2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 fb20 	bl	8000928 <updateLEDBuffer>
            }
            break;
 80002e8:	e099      	b.n	800041e <fsm_automatic_run+0x2d2>

        case AUTO_GREEN_RED:
            // Đèn xanh A (4s) - Đèn đỏ B (6s)
            setgreen(0);  // Xanh A sáng
 80002ea:	2000      	movs	r0, #0
 80002ec:	f000 fbc0 	bl	8000a70 <setgreen>
            setred(1);    // Đỏ B sáng
 80002f0:	2001      	movs	r0, #1
 80002f2:	f000 fb89 	bl	8000a08 <setred>

            if (isTimerExpired(0)) {
 80002f6:	2000      	movs	r0, #0
 80002f8:	f001 fafa 	bl	80018f0 <isTimerExpired>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d016      	beq.n	8000330 <fsm_automatic_run+0x1e4>
                counter0--;  // Giảm thời gian đèn xanh A
 8000302:	4b4c      	ldr	r3, [pc, #304]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	3b01      	subs	r3, #1
 8000308:	4a4a      	ldr	r2, [pc, #296]	; (8000434 <fsm_automatic_run+0x2e8>)
 800030a:	6013      	str	r3, [r2, #0]
                counter1--;  // Giảm thời gian đèn đỏ B
 800030c:	4b4b      	ldr	r3, [pc, #300]	; (800043c <fsm_automatic_run+0x2f0>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	3b01      	subs	r3, #1
 8000312:	4a4a      	ldr	r2, [pc, #296]	; (800043c <fsm_automatic_run+0x2f0>)
 8000314:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter0, counter1);
 8000316:	4b47      	ldr	r3, [pc, #284]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4a48      	ldr	r2, [pc, #288]	; (800043c <fsm_automatic_run+0x2f0>)
 800031c:	6812      	ldr	r2, [r2, #0]
 800031e:	4611      	mov	r1, r2
 8000320:	4618      	mov	r0, r3
 8000322:	f000 fb01 	bl	8000928 <updateLEDBuffer>
                setTimer(0, 1000);
 8000326:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800032a:	2000      	movs	r0, #0
 800032c:	f001 fabc 	bl	80018a8 <setTimer>
            }

            // Khi đèn xanh A hết (4s), chuyển sang vàng A
            if (isTimerExpired(1)) {
 8000330:	2001      	movs	r0, #1
 8000332:	f001 fadd 	bl	80018f0 <isTimerExpired>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d072      	beq.n	8000422 <fsm_automatic_run+0x2d6>
                // Đèn vàng A: 2s
                // Đèn đỏ B còn: 6 - 4 = 2s
                counter0 = time_yellow;  // Đèn vàng A: 2s
 800033c:	4b40      	ldr	r3, [pc, #256]	; (8000440 <fsm_automatic_run+0x2f4>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a3c      	ldr	r2, [pc, #240]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000342:	6013      	str	r3, [r2, #0]
                // counter1 giữ nguyên (đang còn 2s)
                setTimer(1, time_yellow * 1000);
 8000344:	4b3e      	ldr	r3, [pc, #248]	; (8000440 <fsm_automatic_run+0x2f4>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800034c:	fb02 f303 	mul.w	r3, r2, r3
 8000350:	4619      	mov	r1, r3
 8000352:	2001      	movs	r0, #1
 8000354:	f001 faa8 	bl	80018a8 <setTimer>
                setTimer(0, 1000);
 8000358:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800035c:	2000      	movs	r0, #0
 800035e:	f001 faa3 	bl	80018a8 <setTimer>
                status = AUTO_YELLOW_RED;
 8000362:	4b32      	ldr	r3, [pc, #200]	; (800042c <fsm_automatic_run+0x2e0>)
 8000364:	2204      	movs	r2, #4
 8000366:	601a      	str	r2, [r3, #0]
                updateLEDBuffer(counter0, counter1);
 8000368:	4b32      	ldr	r3, [pc, #200]	; (8000434 <fsm_automatic_run+0x2e8>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a33      	ldr	r2, [pc, #204]	; (800043c <fsm_automatic_run+0x2f0>)
 800036e:	6812      	ldr	r2, [r2, #0]
 8000370:	4611      	mov	r1, r2
 8000372:	4618      	mov	r0, r3
 8000374:	f000 fad8 	bl	8000928 <updateLEDBuffer>
            }
            break;
 8000378:	e053      	b.n	8000422 <fsm_automatic_run+0x2d6>

        case AUTO_YELLOW_RED:
            // Đèn vàng A (2s) - Đèn đỏ B (2s còn lại)
            setyellow(0);  // Vàng A sáng
 800037a:	2000      	movs	r0, #0
 800037c:	f000 fbac 	bl	8000ad8 <setyellow>
            setred(1);     // Đỏ B sáng
 8000380:	2001      	movs	r0, #1
 8000382:	f000 fb41 	bl	8000a08 <setred>

            if (isTimerExpired(0)) {
 8000386:	2000      	movs	r0, #0
 8000388:	f001 fab2 	bl	80018f0 <isTimerExpired>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d016      	beq.n	80003c0 <fsm_automatic_run+0x274>
                counter0--;  // Giảm thời gian đèn vàng A
 8000392:	4b28      	ldr	r3, [pc, #160]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	3b01      	subs	r3, #1
 8000398:	4a26      	ldr	r2, [pc, #152]	; (8000434 <fsm_automatic_run+0x2e8>)
 800039a:	6013      	str	r3, [r2, #0]
                counter1--;  // Giảm thời gian đèn đỏ B
 800039c:	4b27      	ldr	r3, [pc, #156]	; (800043c <fsm_automatic_run+0x2f0>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	3b01      	subs	r3, #1
 80003a2:	4a26      	ldr	r2, [pc, #152]	; (800043c <fsm_automatic_run+0x2f0>)
 80003a4:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter0, counter1);
 80003a6:	4b23      	ldr	r3, [pc, #140]	; (8000434 <fsm_automatic_run+0x2e8>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	4a24      	ldr	r2, [pc, #144]	; (800043c <fsm_automatic_run+0x2f0>)
 80003ac:	6812      	ldr	r2, [r2, #0]
 80003ae:	4611      	mov	r1, r2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f000 fab9 	bl	8000928 <updateLEDBuffer>
                setTimer(0, 1000);
 80003b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003ba:	2000      	movs	r0, #0
 80003bc:	f001 fa74 	bl	80018a8 <setTimer>
            }

            // Khi đèn vàng A hết, quay lại đỏ A - xanh B
            if (isTimerExpired(1)) {
 80003c0:	2001      	movs	r0, #1
 80003c2:	f001 fa95 	bl	80018f0 <isTimerExpired>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d02c      	beq.n	8000426 <fsm_automatic_run+0x2da>
                counter0 = time_red;    // Đèn đỏ A: 6s
 80003cc:	4b18      	ldr	r3, [pc, #96]	; (8000430 <fsm_automatic_run+0x2e4>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a18      	ldr	r2, [pc, #96]	; (8000434 <fsm_automatic_run+0x2e8>)
 80003d2:	6013      	str	r3, [r2, #0]
                counter1 = time_green;  // Đèn xanh B: 4s
 80003d4:	4b18      	ldr	r3, [pc, #96]	; (8000438 <fsm_automatic_run+0x2ec>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a18      	ldr	r2, [pc, #96]	; (800043c <fsm_automatic_run+0x2f0>)
 80003da:	6013      	str	r3, [r2, #0]
                setTimer(1, time_green * 1000);
 80003dc:	4b16      	ldr	r3, [pc, #88]	; (8000438 <fsm_automatic_run+0x2ec>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003e4:	fb02 f303 	mul.w	r3, r2, r3
 80003e8:	4619      	mov	r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	f001 fa5c 	bl	80018a8 <setTimer>
                setTimer(0, 1000);
 80003f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003f4:	2000      	movs	r0, #0
 80003f6:	f001 fa57 	bl	80018a8 <setTimer>
                status = AUTO_RED_GREEN;
 80003fa:	4b0c      	ldr	r3, [pc, #48]	; (800042c <fsm_automatic_run+0x2e0>)
 80003fc:	2201      	movs	r2, #1
 80003fe:	601a      	str	r2, [r3, #0]
                updateLEDBuffer(counter0, counter1);
 8000400:	4b0c      	ldr	r3, [pc, #48]	; (8000434 <fsm_automatic_run+0x2e8>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a0d      	ldr	r2, [pc, #52]	; (800043c <fsm_automatic_run+0x2f0>)
 8000406:	6812      	ldr	r2, [r2, #0]
 8000408:	4611      	mov	r1, r2
 800040a:	4618      	mov	r0, r3
 800040c:	f000 fa8c 	bl	8000928 <updateLEDBuffer>
            }
            break;
 8000410:	e009      	b.n	8000426 <fsm_automatic_run+0x2da>

        default:
            status = INIT;
 8000412:	4b06      	ldr	r3, [pc, #24]	; (800042c <fsm_automatic_run+0x2e0>)
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
            break;
 8000418:	e006      	b.n	8000428 <fsm_automatic_run+0x2dc>
            break;
 800041a:	bf00      	nop
 800041c:	e004      	b.n	8000428 <fsm_automatic_run+0x2dc>
            break;
 800041e:	bf00      	nop
 8000420:	e002      	b.n	8000428 <fsm_automatic_run+0x2dc>
            break;
 8000422:	bf00      	nop
 8000424:	e000      	b.n	8000428 <fsm_automatic_run+0x2dc>
            break;
 8000426:	bf00      	nop
    }
}
 8000428:	bf00      	nop
 800042a:	bd80      	pop	{r7, pc}
 800042c:	2000010c 	.word	0x2000010c
 8000430:	20000000 	.word	0x20000000
 8000434:	200000d8 	.word	0x200000d8
 8000438:	20000004 	.word	0x20000004
 800043c:	200000dc 	.word	0x200000dc
 8000440:	20000008 	.word	0x20000008

08000444 <isbuttonpressed>:
int timerforkeypress[MAX_BUTTON]={200};

int button_flag[MAX_BUTTON] = {0};
int button_long_flag[MAX_BUTTON] = {0};

int isbuttonpressed (int index) {
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 800044c:	4a09      	ldr	r2, [pc, #36]	; (8000474 <isbuttonpressed+0x30>)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000454:	2b01      	cmp	r3, #1
 8000456:	d106      	bne.n	8000466 <isbuttonpressed+0x22>
		button_flag[index] = 0;
 8000458:	4a06      	ldr	r2, [pc, #24]	; (8000474 <isbuttonpressed+0x30>)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2100      	movs	r1, #0
 800045e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000462:	2301      	movs	r3, #1
 8000464:	e000      	b.n	8000468 <isbuttonpressed+0x24>
	}
	return 0;
 8000466:	2300      	movs	r3, #0
}
 8000468:	4618      	mov	r0, r3
 800046a:	370c      	adds	r7, #12
 800046c:	46bd      	mov	sp, r7
 800046e:	bc80      	pop	{r7}
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop
 8000474:	200000e0 	.word	0x200000e0

08000478 <getKeyInput>:

void subkeyprocess (int index) {
	//HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	button_flag[index] = 1;
}
void getKeyInput() {
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
    for(int i = 0; i < MAX_BUTTON; i++) {
 800047e:	2300      	movs	r3, #0
 8000480:	607b      	str	r3, [r7, #4]
 8000482:	e092      	b.n	80005aa <getKeyInput+0x132>
        KeyReg0[i] = KeyReg1[i];
 8000484:	4a4d      	ldr	r2, [pc, #308]	; (80005bc <getKeyInput+0x144>)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800048c:	494c      	ldr	r1, [pc, #304]	; (80005c0 <getKeyInput+0x148>)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 8000494:	4a4b      	ldr	r2, [pc, #300]	; (80005c4 <getKeyInput+0x14c>)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800049c:	4947      	ldr	r1, [pc, #284]	; (80005bc <getKeyInput+0x144>)
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg2[i] = HAL_GPIO_ReadPin(ButtonPort[i], ButtonPin[i]);
 80004a4:	4a48      	ldr	r2, [pc, #288]	; (80005c8 <getKeyInput+0x150>)
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004ac:	4947      	ldr	r1, [pc, #284]	; (80005cc <getKeyInput+0x154>)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80004b4:	4619      	mov	r1, r3
 80004b6:	4610      	mov	r0, r2
 80004b8:	f001 fd86 	bl	8001fc8 <HAL_GPIO_ReadPin>
 80004bc:	4603      	mov	r3, r0
 80004be:	4619      	mov	r1, r3
 80004c0:	4a40      	ldr	r2, [pc, #256]	; (80005c4 <getKeyInput+0x14c>)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        if((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80004c8:	4a3d      	ldr	r2, [pc, #244]	; (80005c0 <getKeyInput+0x148>)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004d0:	493a      	ldr	r1, [pc, #232]	; (80005bc <getKeyInput+0x144>)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80004d8:	429a      	cmp	r2, r3
 80004da:	d163      	bne.n	80005a4 <getKeyInput+0x12c>
 80004dc:	4a37      	ldr	r2, [pc, #220]	; (80005bc <getKeyInput+0x144>)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004e4:	4937      	ldr	r1, [pc, #220]	; (80005c4 <getKeyInput+0x14c>)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80004ec:	429a      	cmp	r2, r3
 80004ee:	d159      	bne.n	80005a4 <getKeyInput+0x12c>
            // Nếu giá trị ổn định
            if(KeyReg3[i] != KeyReg2[i]) {
 80004f0:	4a37      	ldr	r2, [pc, #220]	; (80005d0 <getKeyInput+0x158>)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004f8:	4932      	ldr	r1, [pc, #200]	; (80005c4 <getKeyInput+0x14c>)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000500:	429a      	cmp	r2, r3
 8000502:	d02f      	beq.n	8000564 <getKeyInput+0xec>
                KeyReg3[i] = KeyReg2[i];
 8000504:	4a2f      	ldr	r2, [pc, #188]	; (80005c4 <getKeyInput+0x14c>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800050c:	4930      	ldr	r1, [pc, #192]	; (80005d0 <getKeyInput+0x158>)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                // Khi vừa nhấn xuống
                if(KeyReg2[i] == PRESSED_STATE) {
 8000514:	4a2b      	ldr	r2, [pc, #172]	; (80005c4 <getKeyInput+0x14c>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d105      	bne.n	800052c <getKeyInput+0xb4>
                    timerforkeypress[i] = 200; // ~2s nếu timer 10ms
 8000520:	4a2c      	ldr	r2, [pc, #176]	; (80005d4 <getKeyInput+0x15c>)
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	21c8      	movs	r1, #200	; 0xc8
 8000526:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800052a:	e03b      	b.n	80005a4 <getKeyInput+0x12c>
                } else {
                    // Khi nhả ra
                    if(timerforkeypress[i] > 0 && button_long_flag[i] == 0) {
 800052c:	4a29      	ldr	r2, [pc, #164]	; (80005d4 <getKeyInput+0x15c>)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000534:	2b00      	cmp	r3, #0
 8000536:	dd0a      	ble.n	800054e <getKeyInput+0xd6>
 8000538:	4a27      	ldr	r2, [pc, #156]	; (80005d8 <getKeyInput+0x160>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d104      	bne.n	800054e <getKeyInput+0xd6>
                        // Nhả ra trước khi hết 2s → là nhấn ngắn
                        button_flag[i] = 1;
 8000544:	4a25      	ldr	r2, [pc, #148]	; (80005dc <getKeyInput+0x164>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	2101      	movs	r1, #1
 800054a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    }
                    timerforkeypress[i] = 0;
 800054e:	4a21      	ldr	r2, [pc, #132]	; (80005d4 <getKeyInput+0x15c>)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	2100      	movs	r1, #0
 8000554:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    button_long_flag[i] = 0;
 8000558:	4a1f      	ldr	r2, [pc, #124]	; (80005d8 <getKeyInput+0x160>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000562:	e01f      	b.n	80005a4 <getKeyInput+0x12c>
                }
            } else {
                // Nếu đang giữ nút
                if(KeyReg2[i] == PRESSED_STATE) {
 8000564:	4a17      	ldr	r2, [pc, #92]	; (80005c4 <getKeyInput+0x14c>)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d119      	bne.n	80005a4 <getKeyInput+0x12c>
                    if(timerforkeypress[i] > 0) {
 8000570:	4a18      	ldr	r2, [pc, #96]	; (80005d4 <getKeyInput+0x15c>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000578:	2b00      	cmp	r3, #0
 800057a:	dd13      	ble.n	80005a4 <getKeyInput+0x12c>
                        timerforkeypress[i]--;
 800057c:	4a15      	ldr	r2, [pc, #84]	; (80005d4 <getKeyInput+0x15c>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000584:	1e5a      	subs	r2, r3, #1
 8000586:	4913      	ldr	r1, [pc, #76]	; (80005d4 <getKeyInput+0x15c>)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        if(timerforkeypress[i] == 0) {
 800058e:	4a11      	ldr	r2, [pc, #68]	; (80005d4 <getKeyInput+0x15c>)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d104      	bne.n	80005a4 <getKeyInput+0x12c>
                            // Hết 2s mà vẫn giữ → là nhấn đè
                            button_long_flag[i] = 1;
 800059a:	4a0f      	ldr	r2, [pc, #60]	; (80005d8 <getKeyInput+0x160>)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2101      	movs	r1, #1
 80005a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0; i < MAX_BUTTON; i++) {
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3301      	adds	r3, #1
 80005a8:	607b      	str	r3, [r7, #4]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	f77f af69 	ble.w	8000484 <getKeyInput+0xc>
                    }
                }
            }
        }
    }
}
 80005b2:	bf00      	nop
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000040 	.word	0x20000040
 80005c0:	2000002c 	.word	0x2000002c
 80005c4:	20000054 	.word	0x20000054
 80005c8:	2000000c 	.word	0x2000000c
 80005cc:	20000020 	.word	0x20000020
 80005d0:	20000068 	.word	0x20000068
 80005d4:	2000007c 	.word	0x2000007c
 80005d8:	200000f4 	.word	0x200000f4
 80005dc:	200000e0 	.word	0x200000e0

080005e0 <update7SEG>:
 */
#include "display.h"
const int MAX_LED = 4;
int index_led = 0;
int led_buffer[4] = {1, 2, 3, 4};
void update7SEG(int index){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	 HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2101      	movs	r1, #1
 80005ec:	4828      	ldr	r0, [pc, #160]	; (8000690 <update7SEG+0xb0>)
 80005ee:	f001 fd02 	bl	8001ff6 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2102      	movs	r1, #2
 80005f6:	4826      	ldr	r0, [pc, #152]	; (8000690 <update7SEG+0xb0>)
 80005f8:	f001 fcfd 	bl	8001ff6 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	2104      	movs	r1, #4
 8000600:	4823      	ldr	r0, [pc, #140]	; (8000690 <update7SEG+0xb0>)
 8000602:	f001 fcf8 	bl	8001ff6 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000606:	2201      	movs	r2, #1
 8000608:	2108      	movs	r1, #8
 800060a:	4821      	ldr	r0, [pc, #132]	; (8000690 <update7SEG+0xb0>)
 800060c:	f001 fcf3 	bl	8001ff6 <HAL_GPIO_WritePin>
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	2b03      	cmp	r3, #3
 8000614:	d836      	bhi.n	8000684 <update7SEG+0xa4>
 8000616:	a201      	add	r2, pc, #4	; (adr r2, 800061c <update7SEG+0x3c>)
 8000618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061c:	0800062d 	.word	0x0800062d
 8000620:	08000643 	.word	0x08000643
 8000624:	08000659 	.word	0x08000659
 8000628:	0800066f 	.word	0x0800066f

	    switch (index) {
	        case 0:
	            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);  // Kích hoạt EN0
 800062c:	2200      	movs	r2, #0
 800062e:	2101      	movs	r1, #1
 8000630:	4817      	ldr	r0, [pc, #92]	; (8000690 <update7SEG+0xb0>)
 8000632:	f001 fce0 	bl	8001ff6 <HAL_GPIO_WritePin>
	            display7SEG(led_buffer[0]);
 8000636:	4b17      	ldr	r3, [pc, #92]	; (8000694 <update7SEG+0xb4>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4618      	mov	r0, r3
 800063c:	f000 f82c 	bl	8000698 <display7SEG>
	            break;
 8000640:	e021      	b.n	8000686 <update7SEG+0xa6>
	        case 1:
	            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);  // Kích hoạt EN1
 8000642:	2200      	movs	r2, #0
 8000644:	2102      	movs	r1, #2
 8000646:	4812      	ldr	r0, [pc, #72]	; (8000690 <update7SEG+0xb0>)
 8000648:	f001 fcd5 	bl	8001ff6 <HAL_GPIO_WritePin>
	            display7SEG(led_buffer[1]);
 800064c:	4b11      	ldr	r3, [pc, #68]	; (8000694 <update7SEG+0xb4>)
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	4618      	mov	r0, r3
 8000652:	f000 f821 	bl	8000698 <display7SEG>
	            break;
 8000656:	e016      	b.n	8000686 <update7SEG+0xa6>
	        case 2:
	            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);  // Kích hoạt EN2
 8000658:	2200      	movs	r2, #0
 800065a:	2104      	movs	r1, #4
 800065c:	480c      	ldr	r0, [pc, #48]	; (8000690 <update7SEG+0xb0>)
 800065e:	f001 fcca 	bl	8001ff6 <HAL_GPIO_WritePin>
	            display7SEG(led_buffer[2]);
 8000662:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <update7SEG+0xb4>)
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	4618      	mov	r0, r3
 8000668:	f000 f816 	bl	8000698 <display7SEG>
	            break;
 800066c:	e00b      	b.n	8000686 <update7SEG+0xa6>
	        case 3:
	            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);  // Kích hoạt EN3
 800066e:	2200      	movs	r2, #0
 8000670:	2108      	movs	r1, #8
 8000672:	4807      	ldr	r0, [pc, #28]	; (8000690 <update7SEG+0xb0>)
 8000674:	f001 fcbf 	bl	8001ff6 <HAL_GPIO_WritePin>
	            display7SEG(led_buffer[3]);
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <update7SEG+0xb4>)
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	4618      	mov	r0, r3
 800067e:	f000 f80b 	bl	8000698 <display7SEG>
	            break;
 8000682:	e000      	b.n	8000686 <update7SEG+0xa6>
	        default:
	            break;
 8000684:	bf00      	nop
	    }
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40010c00 	.word	0x40010c00
 8000694:	20000090 	.word	0x20000090

08000698 <display7SEG>:

void display7SEG(int num) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
			HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	2102      	movs	r1, #2
 80006a4:	489f      	ldr	r0, [pc, #636]	; (8000924 <display7SEG+0x28c>)
 80006a6:	f001 fca6 	bl	8001ff6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80006aa:	2201      	movs	r2, #1
 80006ac:	2104      	movs	r1, #4
 80006ae:	489d      	ldr	r0, [pc, #628]	; (8000924 <display7SEG+0x28c>)
 80006b0:	f001 fca1 	bl	8001ff6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80006b4:	2201      	movs	r2, #1
 80006b6:	2108      	movs	r1, #8
 80006b8:	489a      	ldr	r0, [pc, #616]	; (8000924 <display7SEG+0x28c>)
 80006ba:	f001 fc9c 	bl	8001ff6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2110      	movs	r1, #16
 80006c2:	4898      	ldr	r0, [pc, #608]	; (8000924 <display7SEG+0x28c>)
 80006c4:	f001 fc97 	bl	8001ff6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2120      	movs	r1, #32
 80006cc:	4895      	ldr	r0, [pc, #596]	; (8000924 <display7SEG+0x28c>)
 80006ce:	f001 fc92 	bl	8001ff6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_SET);
 80006d2:	2201      	movs	r2, #1
 80006d4:	2140      	movs	r1, #64	; 0x40
 80006d6:	4893      	ldr	r0, [pc, #588]	; (8000924 <display7SEG+0x28c>)
 80006d8:	f001 fc8d 	bl	8001ff6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 80006dc:	2201      	movs	r2, #1
 80006de:	2180      	movs	r1, #128	; 0x80
 80006e0:	4890      	ldr	r0, [pc, #576]	; (8000924 <display7SEG+0x28c>)
 80006e2:	f001 fc88 	bl	8001ff6 <HAL_GPIO_WritePin>
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b09      	cmp	r3, #9
 80006ea:	f200 8116 	bhi.w	800091a <display7SEG+0x282>
 80006ee:	a201      	add	r2, pc, #4	; (adr r2, 80006f4 <display7SEG+0x5c>)
 80006f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f4:	0800071d 	.word	0x0800071d
 80006f8:	0800075b 	.word	0x0800075b
 80006fc:	08000771 	.word	0x08000771
 8000700:	080007a5 	.word	0x080007a5
 8000704:	080007d9 	.word	0x080007d9
 8000708:	08000803 	.word	0x08000803
 800070c:	08000837 	.word	0x08000837
 8000710:	08000875 	.word	0x08000875
 8000714:	08000895 	.word	0x08000895
 8000718:	080008dd 	.word	0x080008dd
		    switch(num) {
		        case 0:
		            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2102      	movs	r1, #2
 8000720:	4880      	ldr	r0, [pc, #512]	; (8000924 <display7SEG+0x28c>)
 8000722:	f001 fc68 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2104      	movs	r1, #4
 800072a:	487e      	ldr	r0, [pc, #504]	; (8000924 <display7SEG+0x28c>)
 800072c:	f001 fc63 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	2108      	movs	r1, #8
 8000734:	487b      	ldr	r0, [pc, #492]	; (8000924 <display7SEG+0x28c>)
 8000736:	f001 fc5e 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2110      	movs	r1, #16
 800073e:	4879      	ldr	r0, [pc, #484]	; (8000924 <display7SEG+0x28c>)
 8000740:	f001 fc59 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2120      	movs	r1, #32
 8000748:	4876      	ldr	r0, [pc, #472]	; (8000924 <display7SEG+0x28c>)
 800074a:	f001 fc54 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	2140      	movs	r1, #64	; 0x40
 8000752:	4874      	ldr	r0, [pc, #464]	; (8000924 <display7SEG+0x28c>)
 8000754:	f001 fc4f 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 8000758:	e0df      	b.n	800091a <display7SEG+0x282>

		        case 1:
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2104      	movs	r1, #4
 800075e:	4871      	ldr	r0, [pc, #452]	; (8000924 <display7SEG+0x28c>)
 8000760:	f001 fc49 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2108      	movs	r1, #8
 8000768:	486e      	ldr	r0, [pc, #440]	; (8000924 <display7SEG+0x28c>)
 800076a:	f001 fc44 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 800076e:	e0d4      	b.n	800091a <display7SEG+0x282>

		        case 2:
		        	HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2102      	movs	r1, #2
 8000774:	486b      	ldr	r0, [pc, #428]	; (8000924 <display7SEG+0x28c>)
 8000776:	f001 fc3e 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	2104      	movs	r1, #4
 800077e:	4869      	ldr	r0, [pc, #420]	; (8000924 <display7SEG+0x28c>)
 8000780:	f001 fc39 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	2110      	movs	r1, #16
 8000788:	4866      	ldr	r0, [pc, #408]	; (8000924 <display7SEG+0x28c>)
 800078a:	f001 fc34 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2120      	movs	r1, #32
 8000792:	4864      	ldr	r0, [pc, #400]	; (8000924 <display7SEG+0x28c>)
 8000794:	f001 fc2f 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	2180      	movs	r1, #128	; 0x80
 800079c:	4861      	ldr	r0, [pc, #388]	; (8000924 <display7SEG+0x28c>)
 800079e:	f001 fc2a 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 80007a2:	e0ba      	b.n	800091a <display7SEG+0x282>

		        case 3:
		            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2102      	movs	r1, #2
 80007a8:	485e      	ldr	r0, [pc, #376]	; (8000924 <display7SEG+0x28c>)
 80007aa:	f001 fc24 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2104      	movs	r1, #4
 80007b2:	485c      	ldr	r0, [pc, #368]	; (8000924 <display7SEG+0x28c>)
 80007b4:	f001 fc1f 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	2108      	movs	r1, #8
 80007bc:	4859      	ldr	r0, [pc, #356]	; (8000924 <display7SEG+0x28c>)
 80007be:	f001 fc1a 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2110      	movs	r1, #16
 80007c6:	4857      	ldr	r0, [pc, #348]	; (8000924 <display7SEG+0x28c>)
 80007c8:	f001 fc15 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80007cc:	2200      	movs	r2, #0
 80007ce:	2180      	movs	r1, #128	; 0x80
 80007d0:	4854      	ldr	r0, [pc, #336]	; (8000924 <display7SEG+0x28c>)
 80007d2:	f001 fc10 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 80007d6:	e0a0      	b.n	800091a <display7SEG+0x282>

		        case 4:
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	2104      	movs	r1, #4
 80007dc:	4851      	ldr	r0, [pc, #324]	; (8000924 <display7SEG+0x28c>)
 80007de:	f001 fc0a 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2108      	movs	r1, #8
 80007e6:	484f      	ldr	r0, [pc, #316]	; (8000924 <display7SEG+0x28c>)
 80007e8:	f001 fc05 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 80007ec:	2200      	movs	r2, #0
 80007ee:	2140      	movs	r1, #64	; 0x40
 80007f0:	484c      	ldr	r0, [pc, #304]	; (8000924 <display7SEG+0x28c>)
 80007f2:	f001 fc00 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2180      	movs	r1, #128	; 0x80
 80007fa:	484a      	ldr	r0, [pc, #296]	; (8000924 <display7SEG+0x28c>)
 80007fc:	f001 fbfb 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 8000800:	e08b      	b.n	800091a <display7SEG+0x282>

		        case 5:
		            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2102      	movs	r1, #2
 8000806:	4847      	ldr	r0, [pc, #284]	; (8000924 <display7SEG+0x28c>)
 8000808:	f001 fbf5 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800080c:	2200      	movs	r2, #0
 800080e:	2108      	movs	r1, #8
 8000810:	4844      	ldr	r0, [pc, #272]	; (8000924 <display7SEG+0x28c>)
 8000812:	f001 fbf0 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	2110      	movs	r1, #16
 800081a:	4842      	ldr	r0, [pc, #264]	; (8000924 <display7SEG+0x28c>)
 800081c:	f001 fbeb 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	2140      	movs	r1, #64	; 0x40
 8000824:	483f      	ldr	r0, [pc, #252]	; (8000924 <display7SEG+0x28c>)
 8000826:	f001 fbe6 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 800082a:	2200      	movs	r2, #0
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	483d      	ldr	r0, [pc, #244]	; (8000924 <display7SEG+0x28c>)
 8000830:	f001 fbe1 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 8000834:	e071      	b.n	800091a <display7SEG+0x282>

		        case 6:
		            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	2102      	movs	r1, #2
 800083a:	483a      	ldr	r0, [pc, #232]	; (8000924 <display7SEG+0x28c>)
 800083c:	f001 fbdb 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	2108      	movs	r1, #8
 8000844:	4837      	ldr	r0, [pc, #220]	; (8000924 <display7SEG+0x28c>)
 8000846:	f001 fbd6 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	2110      	movs	r1, #16
 800084e:	4835      	ldr	r0, [pc, #212]	; (8000924 <display7SEG+0x28c>)
 8000850:	f001 fbd1 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8000854:	2200      	movs	r2, #0
 8000856:	2120      	movs	r1, #32
 8000858:	4832      	ldr	r0, [pc, #200]	; (8000924 <display7SEG+0x28c>)
 800085a:	f001 fbcc 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	2140      	movs	r1, #64	; 0x40
 8000862:	4830      	ldr	r0, [pc, #192]	; (8000924 <display7SEG+0x28c>)
 8000864:	f001 fbc7 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	2180      	movs	r1, #128	; 0x80
 800086c:	482d      	ldr	r0, [pc, #180]	; (8000924 <display7SEG+0x28c>)
 800086e:	f001 fbc2 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 8000872:	e052      	b.n	800091a <display7SEG+0x282>

		        case 7:
		            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	2102      	movs	r1, #2
 8000878:	482a      	ldr	r0, [pc, #168]	; (8000924 <display7SEG+0x28c>)
 800087a:	f001 fbbc 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	2104      	movs	r1, #4
 8000882:	4828      	ldr	r0, [pc, #160]	; (8000924 <display7SEG+0x28c>)
 8000884:	f001 fbb7 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	2108      	movs	r1, #8
 800088c:	4825      	ldr	r0, [pc, #148]	; (8000924 <display7SEG+0x28c>)
 800088e:	f001 fbb2 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 8000892:	e042      	b.n	800091a <display7SEG+0x282>

		        case 8:
		            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	2102      	movs	r1, #2
 8000898:	4822      	ldr	r0, [pc, #136]	; (8000924 <display7SEG+0x28c>)
 800089a:	f001 fbac 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2104      	movs	r1, #4
 80008a2:	4820      	ldr	r0, [pc, #128]	; (8000924 <display7SEG+0x28c>)
 80008a4:	f001 fba7 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2108      	movs	r1, #8
 80008ac:	481d      	ldr	r0, [pc, #116]	; (8000924 <display7SEG+0x28c>)
 80008ae:	f001 fba2 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2110      	movs	r1, #16
 80008b6:	481b      	ldr	r0, [pc, #108]	; (8000924 <display7SEG+0x28c>)
 80008b8:	f001 fb9d 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	2120      	movs	r1, #32
 80008c0:	4818      	ldr	r0, [pc, #96]	; (8000924 <display7SEG+0x28c>)
 80008c2:	f001 fb98 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2140      	movs	r1, #64	; 0x40
 80008ca:	4816      	ldr	r0, [pc, #88]	; (8000924 <display7SEG+0x28c>)
 80008cc:	f001 fb93 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	4813      	ldr	r0, [pc, #76]	; (8000924 <display7SEG+0x28c>)
 80008d6:	f001 fb8e 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 80008da:	e01e      	b.n	800091a <display7SEG+0x282>

		        case 9:
		            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	2102      	movs	r1, #2
 80008e0:	4810      	ldr	r0, [pc, #64]	; (8000924 <display7SEG+0x28c>)
 80008e2:	f001 fb88 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2104      	movs	r1, #4
 80008ea:	480e      	ldr	r0, [pc, #56]	; (8000924 <display7SEG+0x28c>)
 80008ec:	f001 fb83 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	2108      	movs	r1, #8
 80008f4:	480b      	ldr	r0, [pc, #44]	; (8000924 <display7SEG+0x28c>)
 80008f6:	f001 fb7e 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2110      	movs	r1, #16
 80008fe:	4809      	ldr	r0, [pc, #36]	; (8000924 <display7SEG+0x28c>)
 8000900:	f001 fb79 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	2140      	movs	r1, #64	; 0x40
 8000908:	4806      	ldr	r0, [pc, #24]	; (8000924 <display7SEG+0x28c>)
 800090a:	f001 fb74 	bl	8001ff6 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2180      	movs	r1, #128	; 0x80
 8000912:	4804      	ldr	r0, [pc, #16]	; (8000924 <display7SEG+0x28c>)
 8000914:	f001 fb6f 	bl	8001ff6 <HAL_GPIO_WritePin>
		            break;
 8000918:	bf00      	nop
		    }
		}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40010800 	.word	0x40010800

08000928 <updateLEDBuffer>:



void updateLEDBuffer(int time1, int time2) {
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
	if(time1 < 0) time1 = 0;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2b00      	cmp	r3, #0
 8000936:	da01      	bge.n	800093c <updateLEDBuffer+0x14>
 8000938:	2300      	movs	r3, #0
 800093a:	607b      	str	r3, [r7, #4]
	    if(time2 < 0) time2 = 0;
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	da01      	bge.n	8000946 <updateLEDBuffer+0x1e>
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]
    led_buffer[0] = time1 / 10;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4a18      	ldr	r2, [pc, #96]	; (80009ac <updateLEDBuffer+0x84>)
 800094a:	fb82 1203 	smull	r1, r2, r2, r3
 800094e:	1092      	asrs	r2, r2, #2
 8000950:	17db      	asrs	r3, r3, #31
 8000952:	1ad3      	subs	r3, r2, r3
 8000954:	4a16      	ldr	r2, [pc, #88]	; (80009b0 <updateLEDBuffer+0x88>)
 8000956:	6013      	str	r3, [r2, #0]
    led_buffer[1] = time1 % 10;
 8000958:	6879      	ldr	r1, [r7, #4]
 800095a:	4b14      	ldr	r3, [pc, #80]	; (80009ac <updateLEDBuffer+0x84>)
 800095c:	fb83 2301 	smull	r2, r3, r3, r1
 8000960:	109a      	asrs	r2, r3, #2
 8000962:	17cb      	asrs	r3, r1, #31
 8000964:	1ad2      	subs	r2, r2, r3
 8000966:	4613      	mov	r3, r2
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	4413      	add	r3, r2
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	1aca      	subs	r2, r1, r3
 8000970:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <updateLEDBuffer+0x88>)
 8000972:	605a      	str	r2, [r3, #4]
    led_buffer[2] = time2 / 10;
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	4a0d      	ldr	r2, [pc, #52]	; (80009ac <updateLEDBuffer+0x84>)
 8000978:	fb82 1203 	smull	r1, r2, r2, r3
 800097c:	1092      	asrs	r2, r2, #2
 800097e:	17db      	asrs	r3, r3, #31
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	4a0b      	ldr	r2, [pc, #44]	; (80009b0 <updateLEDBuffer+0x88>)
 8000984:	6093      	str	r3, [r2, #8]
    led_buffer[3] = time2 % 10;
 8000986:	6839      	ldr	r1, [r7, #0]
 8000988:	4b08      	ldr	r3, [pc, #32]	; (80009ac <updateLEDBuffer+0x84>)
 800098a:	fb83 2301 	smull	r2, r3, r3, r1
 800098e:	109a      	asrs	r2, r3, #2
 8000990:	17cb      	asrs	r3, r1, #31
 8000992:	1ad2      	subs	r2, r2, r3
 8000994:	4613      	mov	r3, r2
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	4413      	add	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	1aca      	subs	r2, r1, r3
 800099e:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <updateLEDBuffer+0x88>)
 80009a0:	60da      	str	r2, [r3, #12]
}
 80009a2:	bf00      	nop
 80009a4:	370c      	adds	r7, #12
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bc80      	pop	{r7}
 80009aa:	4770      	bx	lr
 80009ac:	66666667 	.word	0x66666667
 80009b0:	20000090 	.word	0x20000090

080009b4 <turnoffled>:
void turnoffled(){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_A_GPIO_Port, LED_RED_A_Pin, GPIO_PIN_SET);
 80009b8:	2201      	movs	r2, #1
 80009ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009be:	4811      	ldr	r0, [pc, #68]	; (8000a04 <turnoffled+0x50>)
 80009c0:	f001 fb19 	bl	8001ff6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_A_GPIO_Port, LED_YELLOW_A_Pin, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ca:	480e      	ldr	r0, [pc, #56]	; (8000a04 <turnoffled+0x50>)
 80009cc:	f001 fb13 	bl	8001ff6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_A_GPIO_Port, LED_GREEN_A_Pin, GPIO_PIN_SET);
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d6:	480b      	ldr	r0, [pc, #44]	; (8000a04 <turnoffled+0x50>)
 80009d8:	f001 fb0d 	bl	8001ff6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_B_GPIO_Port, LED_RED_B_Pin, GPIO_PIN_SET);
 80009dc:	2201      	movs	r2, #1
 80009de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e2:	4808      	ldr	r0, [pc, #32]	; (8000a04 <turnoffled+0x50>)
 80009e4:	f001 fb07 	bl	8001ff6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_B_GPIO_Port, LED_YELLOW_B_Pin, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009ee:	4805      	ldr	r0, [pc, #20]	; (8000a04 <turnoffled+0x50>)
 80009f0:	f001 fb01 	bl	8001ff6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_B_GPIO_Port,LED_GREEN_B_Pin, GPIO_PIN_SET);
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009fa:	4802      	ldr	r0, [pc, #8]	; (8000a04 <turnoffled+0x50>)
 80009fc:	f001 fafb 	bl	8001ff6 <HAL_GPIO_WritePin>
}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40010c00 	.word	0x40010c00

08000a08 <setred>:
//road A=0 road B =1
void setred(int road){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	if(road ==0){
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d111      	bne.n	8000a3a <setred+0x32>
		HAL_GPIO_WritePin(LED_RED_A_GPIO_Port, LED_RED_A_Pin, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a1c:	4813      	ldr	r0, [pc, #76]	; (8000a6c <setred+0x64>)
 8000a1e:	f001 faea 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_A_GPIO_Port, LED_YELLOW_A_Pin, GPIO_PIN_SET);
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a28:	4810      	ldr	r0, [pc, #64]	; (8000a6c <setred+0x64>)
 8000a2a:	f001 fae4 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_A_GPIO_Port, LED_GREEN_A_Pin, GPIO_PIN_SET);
 8000a2e:	2201      	movs	r2, #1
 8000a30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a34:	480d      	ldr	r0, [pc, #52]	; (8000a6c <setred+0x64>)
 8000a36:	f001 fade 	bl	8001ff6 <HAL_GPIO_WritePin>
	}
	if(road ==1){
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d111      	bne.n	8000a64 <setred+0x5c>
		HAL_GPIO_WritePin(LED_RED_B_GPIO_Port, LED_RED_B_Pin, GPIO_PIN_RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a46:	4809      	ldr	r0, [pc, #36]	; (8000a6c <setred+0x64>)
 8000a48:	f001 fad5 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_B_GPIO_Port, LED_YELLOW_B_Pin, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a52:	4806      	ldr	r0, [pc, #24]	; (8000a6c <setred+0x64>)
 8000a54:	f001 facf 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_B_GPIO_Port,LED_GREEN_B_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a5e:	4803      	ldr	r0, [pc, #12]	; (8000a6c <setred+0x64>)
 8000a60:	f001 fac9 	bl	8001ff6 <HAL_GPIO_WritePin>
	}
}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40010c00 	.word	0x40010c00

08000a70 <setgreen>:


void setgreen(int road){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
	if(road ==0){
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d111      	bne.n	8000aa2 <setgreen+0x32>
		HAL_GPIO_WritePin(LED_RED_A_GPIO_Port, LED_RED_A_Pin, GPIO_PIN_SET);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a84:	4813      	ldr	r0, [pc, #76]	; (8000ad4 <setgreen+0x64>)
 8000a86:	f001 fab6 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_A_GPIO_Port, LED_YELLOW_A_Pin, GPIO_PIN_SET);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a90:	4810      	ldr	r0, [pc, #64]	; (8000ad4 <setgreen+0x64>)
 8000a92:	f001 fab0 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_A_GPIO_Port, LED_GREEN_A_Pin, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a9c:	480d      	ldr	r0, [pc, #52]	; (8000ad4 <setgreen+0x64>)
 8000a9e:	f001 faaa 	bl	8001ff6 <HAL_GPIO_WritePin>
	}
	if(road ==1){
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d111      	bne.n	8000acc <setgreen+0x5c>
		HAL_GPIO_WritePin(LED_RED_B_GPIO_Port, LED_RED_B_Pin, GPIO_PIN_SET);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aae:	4809      	ldr	r0, [pc, #36]	; (8000ad4 <setgreen+0x64>)
 8000ab0:	f001 faa1 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_B_GPIO_Port, LED_YELLOW_B_Pin, GPIO_PIN_SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000aba:	4806      	ldr	r0, [pc, #24]	; (8000ad4 <setgreen+0x64>)
 8000abc:	f001 fa9b 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_B_GPIO_Port,LED_GREEN_B_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ac6:	4803      	ldr	r0, [pc, #12]	; (8000ad4 <setgreen+0x64>)
 8000ac8:	f001 fa95 	bl	8001ff6 <HAL_GPIO_WritePin>
	}
}
 8000acc:	bf00      	nop
 8000ace:	3708      	adds	r7, #8
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	40010c00 	.word	0x40010c00

08000ad8 <setyellow>:


void setyellow(int road){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
	if(road ==0){
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d111      	bne.n	8000b0a <setyellow+0x32>
		HAL_GPIO_WritePin(LED_RED_A_GPIO_Port, LED_RED_A_Pin, GPIO_PIN_SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aec:	4813      	ldr	r0, [pc, #76]	; (8000b3c <setyellow+0x64>)
 8000aee:	f001 fa82 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_A_GPIO_Port, LED_YELLOW_A_Pin, GPIO_PIN_RESET);
 8000af2:	2200      	movs	r2, #0
 8000af4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000af8:	4810      	ldr	r0, [pc, #64]	; (8000b3c <setyellow+0x64>)
 8000afa:	f001 fa7c 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_A_GPIO_Port, LED_GREEN_A_Pin, GPIO_PIN_SET);
 8000afe:	2201      	movs	r2, #1
 8000b00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b04:	480d      	ldr	r0, [pc, #52]	; (8000b3c <setyellow+0x64>)
 8000b06:	f001 fa76 	bl	8001ff6 <HAL_GPIO_WritePin>
	}
	if(road ==1){
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d111      	bne.n	8000b34 <setyellow+0x5c>
		HAL_GPIO_WritePin(LED_RED_B_GPIO_Port, LED_RED_B_Pin, GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b16:	4809      	ldr	r0, [pc, #36]	; (8000b3c <setyellow+0x64>)
 8000b18:	f001 fa6d 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_B_GPIO_Port, LED_YELLOW_B_Pin, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b22:	4806      	ldr	r0, [pc, #24]	; (8000b3c <setyellow+0x64>)
 8000b24:	f001 fa67 	bl	8001ff6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_B_GPIO_Port,LED_GREEN_B_Pin, GPIO_PIN_SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b2e:	4803      	ldr	r0, [pc, #12]	; (8000b3c <setyellow+0x64>)
 8000b30:	f001 fa61 	bl	8001ff6 <HAL_GPIO_WritePin>
	}
}
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40010c00 	.word	0x40010c00

08000b40 <printled>:

void printled(){
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
    if(isTimerExpired(3)){
 8000b44:	2003      	movs	r0, #3
 8000b46:	f000 fed3 	bl	80018f0 <isTimerExpired>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d015      	beq.n	8000b7c <printled+0x3c>
    	update7SEG(index_led);
 8000b50:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <printled+0x40>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff fd43 	bl	80005e0 <update7SEG>
        setTimer(3, 175);
 8000b5a:	21af      	movs	r1, #175	; 0xaf
 8000b5c:	2003      	movs	r0, #3
 8000b5e:	f000 fea3 	bl	80018a8 <setTimer>
        index_led++;
 8000b62:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <printled+0x40>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	3301      	adds	r3, #1
 8000b68:	4a05      	ldr	r2, [pc, #20]	; (8000b80 <printled+0x40>)
 8000b6a:	6013      	str	r3, [r2, #0]
		if (index_led >= MAX_LED) index_led = 0;          // 5ms mỗi LED → mượt
 8000b6c:	4b04      	ldr	r3, [pc, #16]	; (8000b80 <printled+0x40>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2204      	movs	r2, #4
 8000b72:	4293      	cmp	r3, r2
 8000b74:	db02      	blt.n	8000b7c <printled+0x3c>
 8000b76:	4b02      	ldr	r3, [pc, #8]	; (8000b80 <printled+0x40>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    }
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000108 	.word	0x20000108

08000b84 <check>:

#include "global.h"
#include "manual.h"
int status = 0;

void check(){
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
	temp_red=temp_green+temp_yellow;
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <check+0x1c>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <check+0x20>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4413      	add	r3, r2
 8000b92:	4a05      	ldr	r2, [pc, #20]	; (8000ba8 <check+0x24>)
 8000b94:	6013      	str	r3, [r2, #0]
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	200000a4 	.word	0x200000a4
 8000ba4:	200000a8 	.word	0x200000a8
 8000ba8:	200000a0 	.word	0x200000a0

08000bac <led1test>:

/**
  * @brief  The application entry point.
  * @retval int
  */
void led1test(){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	  HAL_GPIO_TogglePin(LED_BLINK_GPIO_Port, LED_BLINK_Pin);
 8000bb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb4:	4802      	ldr	r0, [pc, #8]	; (8000bc0 <led1test+0x14>)
 8000bb6:	f001 fa36 	bl	8002026 <HAL_GPIO_TogglePin>
  }
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40010800 	.word	0x40010800

08000bc4 <main>:
int main(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bc8:	f000 ff14 	bl	80019f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bcc:	f000 f8a8 	bl	8000d20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd0:	f000 f92e 	bl	8000e30 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000bd4:	f000 f8e0 	bl	8000d98 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000bd8:	4849      	ldr	r0, [pc, #292]	; (8000d00 <main+0x13c>)
 8000bda:	f001 fe69 	bl	80028b0 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000bde:	f000 fb17 	bl	8001210 <SCH_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 1000);
 8000be2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000be6:	2000      	movs	r0, #0
 8000be8:	f000 fe5e 	bl	80018a8 <setTimer>
  setTimer(1,5000);
 8000bec:	f241 3188 	movw	r1, #5000	; 0x1388
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	f000 fe59 	bl	80018a8 <setTimer>
  setTimer(3,120);
 8000bf6:	2178      	movs	r1, #120	; 0x78
 8000bf8:	2003      	movs	r0, #3
 8000bfa:	f000 fe55 	bl	80018a8 <setTimer>
  updateLEDBuffer(time_red,time_green);
 8000bfe:	4b41      	ldr	r3, [pc, #260]	; (8000d04 <main+0x140>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a41      	ldr	r2, [pc, #260]	; (8000d08 <main+0x144>)
 8000c04:	6812      	ldr	r2, [r2, #0]
 8000c06:	4611      	mov	r1, r2
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fe8d 	bl	8000928 <updateLEDBuffer>

  SCH_Add_Task(led1test, 0, 100);
 8000c0e:	2264      	movs	r2, #100	; 0x64
 8000c10:	2100      	movs	r1, #0
 8000c12:	483e      	ldr	r0, [pc, #248]	; (8000d0c <main+0x148>)
 8000c14:	f000 fb2a 	bl	800126c <SCH_Add_Task>
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000c18:	f000 fd72 	bl	8001700 <SCH_Dispatch_Tasks>
	  if (isbuttonpressed(0) == 1) {
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f7ff fc11 	bl	8000444 <isbuttonpressed>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d14f      	bne.n	8000cc8 <main+0x104>
	  		  if (status == INIT || (status >= AUTO_RED_GREEN && status <= AUTO_YELLOW_RED)) {
 8000c28:	4b39      	ldr	r3, [pc, #228]	; (8000d10 <main+0x14c>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d007      	beq.n	8000c40 <main+0x7c>
 8000c30:	4b37      	ldr	r3, [pc, #220]	; (8000d10 <main+0x14c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	dd14      	ble.n	8000c62 <main+0x9e>
 8000c38:	4b35      	ldr	r3, [pc, #212]	; (8000d10 <main+0x14c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b04      	cmp	r3, #4
 8000c3e:	dc10      	bgt.n	8000c62 <main+0x9e>
	  			  status = MAN_RED;
 8000c40:	4b33      	ldr	r3, [pc, #204]	; (8000d10 <main+0x14c>)
 8000c42:	220c      	movs	r2, #12
 8000c44:	601a      	str	r2, [r3, #0]
	  			  turnoffled();
 8000c46:	f7ff feb5 	bl	80009b4 <turnoffled>
	  			  setTimer(4, 500);
 8000c4a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c4e:	2004      	movs	r0, #4
 8000c50:	f000 fe2a 	bl	80018a8 <setTimer>
	  			  updateLEDBuffer(2, temp_red);
 8000c54:	4b2f      	ldr	r3, [pc, #188]	; (8000d14 <main+0x150>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4619      	mov	r1, r3
 8000c5a:	2002      	movs	r0, #2
 8000c5c:	f7ff fe64 	bl	8000928 <updateLEDBuffer>
 8000c60:	e032      	b.n	8000cc8 <main+0x104>
	  		  }
	  		  else if (status == MAN_RED) {
 8000c62:	4b2b      	ldr	r3, [pc, #172]	; (8000d10 <main+0x14c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2b0c      	cmp	r3, #12
 8000c68:	d110      	bne.n	8000c8c <main+0xc8>
	  			  status = MAN_YELLOW;
 8000c6a:	4b29      	ldr	r3, [pc, #164]	; (8000d10 <main+0x14c>)
 8000c6c:	220d      	movs	r2, #13
 8000c6e:	601a      	str	r2, [r3, #0]
	  			  turnoffled();
 8000c70:	f7ff fea0 	bl	80009b4 <turnoffled>
	  			  setTimer(4, 500);
 8000c74:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c78:	2004      	movs	r0, #4
 8000c7a:	f000 fe15 	bl	80018a8 <setTimer>
	  			  updateLEDBuffer(3, temp_yellow);
 8000c7e:	4b26      	ldr	r3, [pc, #152]	; (8000d18 <main+0x154>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4619      	mov	r1, r3
 8000c84:	2003      	movs	r0, #3
 8000c86:	f7ff fe4f 	bl	8000928 <updateLEDBuffer>
 8000c8a:	e01d      	b.n	8000cc8 <main+0x104>
	  		  }
	  		  else if (status == MAN_YELLOW) {
 8000c8c:	4b20      	ldr	r3, [pc, #128]	; (8000d10 <main+0x14c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b0d      	cmp	r3, #13
 8000c92:	d110      	bne.n	8000cb6 <main+0xf2>
	  			  status = MAN_GREEN;
 8000c94:	4b1e      	ldr	r3, [pc, #120]	; (8000d10 <main+0x14c>)
 8000c96:	220e      	movs	r2, #14
 8000c98:	601a      	str	r2, [r3, #0]
	  			  turnoffled();
 8000c9a:	f7ff fe8b 	bl	80009b4 <turnoffled>
	  			  setTimer(4, 500);
 8000c9e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000ca2:	2004      	movs	r0, #4
 8000ca4:	f000 fe00 	bl	80018a8 <setTimer>
	  			  updateLEDBuffer(4, temp_green);
 8000ca8:	4b1c      	ldr	r3, [pc, #112]	; (8000d1c <main+0x158>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4619      	mov	r1, r3
 8000cae:	2004      	movs	r0, #4
 8000cb0:	f7ff fe3a 	bl	8000928 <updateLEDBuffer>
 8000cb4:	e008      	b.n	8000cc8 <main+0x104>
	  		  }
	  		  else if (status == MAN_GREEN){
 8000cb6:	4b16      	ldr	r3, [pc, #88]	; (8000d10 <main+0x14c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2b0e      	cmp	r3, #14
 8000cbc:	d104      	bne.n	8000cc8 <main+0x104>

	  			  status = INIT;
 8000cbe:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <main+0x14c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
	  			  turnoffled();
 8000cc4:	f7ff fe76 	bl	80009b4 <turnoffled>
	  		  }
	  	  }
	  	  if (status == INIT || (status >= AUTO_RED_GREEN && status <= AUTO_YELLOW_RED)){
 8000cc8:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <main+0x14c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d007      	beq.n	8000ce0 <main+0x11c>
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <main+0x14c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	dd06      	ble.n	8000ce6 <main+0x122>
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	; (8000d10 <main+0x14c>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b04      	cmp	r3, #4
 8000cde:	dc02      	bgt.n	8000ce6 <main+0x122>
	  		  fsm_automatic_run();
 8000ce0:	f7ff fa34 	bl	800014c <fsm_automatic_run>
 8000ce4:	e009      	b.n	8000cfa <main+0x136>
	  	  }
	  	  else if (status >= MAN_RED && status <= MAN_GREEN){
 8000ce6:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <main+0x14c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	2b0b      	cmp	r3, #11
 8000cec:	dd05      	ble.n	8000cfa <main+0x136>
 8000cee:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <main+0x14c>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2b0e      	cmp	r3, #14
 8000cf4:	dc01      	bgt.n	8000cfa <main+0x136>
	  		  fsm_manual_run();
 8000cf6:	f000 f905 	bl	8000f04 <fsm_manual_run>
	  	  }
	  //fsm_traffic_light();
	  printled();
 8000cfa:	f7ff ff21 	bl	8000b40 <printled>
	  SCH_Dispatch_Tasks();
 8000cfe:	e78b      	b.n	8000c18 <main+0x54>
 8000d00:	200001e0 	.word	0x200001e0
 8000d04:	20000000 	.word	0x20000000
 8000d08:	20000004 	.word	0x20000004
 8000d0c:	08000bad 	.word	0x08000bad
 8000d10:	2000010c 	.word	0x2000010c
 8000d14:	200000a0 	.word	0x200000a0
 8000d18:	200000a8 	.word	0x200000a8
 8000d1c:	200000a4 	.word	0x200000a4

08000d20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b090      	sub	sp, #64	; 0x40
 8000d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d26:	f107 0318 	add.w	r3, r7, #24
 8000d2a:	2228      	movs	r2, #40	; 0x28
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f002 f96e 	bl	8003010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
 8000d40:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d46:	2301      	movs	r3, #1
 8000d48:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d4a:	2310      	movs	r3, #16
 8000d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d52:	f107 0318 	add.w	r3, r7, #24
 8000d56:	4618      	mov	r0, r3
 8000d58:	f001 f97e 	bl	8002058 <HAL_RCC_OscConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d62:	f000 f8c9 	bl	8000ef8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d66:	230f      	movs	r3, #15
 8000d68:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f001 fbea 	bl	8002558 <HAL_RCC_ClockConfig>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d8a:	f000 f8b5 	bl	8000ef8 <Error_Handler>
  }
}
 8000d8e:	bf00      	nop
 8000d90:	3740      	adds	r7, #64	; 0x40
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9e:	f107 0308 	add.w	r3, r7, #8
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dac:	463b      	mov	r3, r7
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000db4:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000db6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000dba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000dbe:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000dc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc4:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000dca:	4b18      	ldr	r3, [pc, #96]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000dcc:	2209      	movs	r2, #9
 8000dce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd0:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd6:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ddc:	4813      	ldr	r0, [pc, #76]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000dde:	f001 fd17 	bl	8002810 <HAL_TIM_Base_Init>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000de8:	f000 f886 	bl	8000ef8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000df0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000df2:	f107 0308 	add.w	r3, r7, #8
 8000df6:	4619      	mov	r1, r3
 8000df8:	480c      	ldr	r0, [pc, #48]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000dfa:	f001 fe95 	bl	8002b28 <HAL_TIM_ConfigClockSource>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e04:	f000 f878 	bl	8000ef8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e10:	463b      	mov	r3, r7
 8000e12:	4619      	mov	r1, r3
 8000e14:	4805      	ldr	r0, [pc, #20]	; (8000e2c <MX_TIM2_Init+0x94>)
 8000e16:	f002 f86d 	bl	8002ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e20:	f000 f86a 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	3718      	adds	r7, #24
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200001e0 	.word	0x200001e0

08000e30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e36:	f107 0308 	add.w	r3, r7, #8
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	609a      	str	r2, [r3, #8]
 8000e42:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e44:	4b29      	ldr	r3, [pc, #164]	; (8000eec <MX_GPIO_Init+0xbc>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	4a28      	ldr	r2, [pc, #160]	; (8000eec <MX_GPIO_Init+0xbc>)
 8000e4a:	f043 0304 	orr.w	r3, r3, #4
 8000e4e:	6193      	str	r3, [r2, #24]
 8000e50:	4b26      	ldr	r3, [pc, #152]	; (8000eec <MX_GPIO_Init+0xbc>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5c:	4b23      	ldr	r3, [pc, #140]	; (8000eec <MX_GPIO_Init+0xbc>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	4a22      	ldr	r2, [pc, #136]	; (8000eec <MX_GPIO_Init+0xbc>)
 8000e62:	f043 0308 	orr.w	r3, r3, #8
 8000e66:	6193      	str	r3, [r2, #24]
 8000e68:	4b20      	ldr	r3, [pc, #128]	; (8000eec <MX_GPIO_Init+0xbc>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	f003 0308 	and.w	r3, r3, #8
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000e74:	2201      	movs	r2, #1
 8000e76:	f240 41fe 	movw	r1, #1278	; 0x4fe
 8000e7a:	481d      	ldr	r0, [pc, #116]	; (8000ef0 <MX_GPIO_Init+0xc0>)
 8000e7c:	f001 f8bb 	bl	8001ff6 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED_BLINK_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|EN2_Pin|LED_RED_A_Pin
 8000e80:	2201      	movs	r2, #1
 8000e82:	f64f 410f 	movw	r1, #64527	; 0xfc0f
 8000e86:	481b      	ldr	r0, [pc, #108]	; (8000ef4 <MX_GPIO_Init+0xc4>)
 8000e88:	f001 f8b5 	bl	8001ff6 <HAL_GPIO_WritePin>
                          |LED_YELLOW_A_Pin|LED_GREEN_A_Pin|LED_RED_B_Pin|LED_YELLOW_B_Pin
                          |LED_GREEN_B_Pin|EN3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8000e8c:	f240 3301 	movw	r3, #769	; 0x301
 8000e90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9a:	f107 0308 	add.w	r3, r7, #8
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4813      	ldr	r0, [pc, #76]	; (8000ef0 <MX_GPIO_Init+0xc0>)
 8000ea2:	f000 ff17 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin
                           LED4_Pin LED5_Pin LED6_Pin LED_BLINK_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000ea6:	f240 43fe 	movw	r3, #1278	; 0x4fe
 8000eaa:	60bb      	str	r3, [r7, #8]
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED_BLINK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	480c      	ldr	r0, [pc, #48]	; (8000ef0 <MX_GPIO_Init+0xc0>)
 8000ec0:	f000 ff08 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin LED_RED_A_Pin
                           LED_YELLOW_A_Pin LED_GREEN_A_Pin LED_RED_B_Pin LED_YELLOW_B_Pin
                           LED_GREEN_B_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|LED_RED_A_Pin
 8000ec4:	f64f 430f 	movw	r3, #64527	; 0xfc0f
 8000ec8:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW_A_Pin|LED_GREEN_A_Pin|LED_RED_B_Pin|LED_YELLOW_B_Pin
                          |LED_GREEN_B_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	4619      	mov	r1, r3
 8000edc:	4805      	ldr	r0, [pc, #20]	; (8000ef4 <MX_GPIO_Init+0xc4>)
 8000ede:	f000 fef9 	bl	8001cd4 <HAL_GPIO_Init>

}
 8000ee2:	bf00      	nop
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40010800 	.word	0x40010800
 8000ef4:	40010c00 	.word	0x40010c00

08000ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000efc:	b672      	cpsid	i
}
 8000efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <Error_Handler+0x8>
	...

08000f04 <fsm_manual_run>:
#include "global.h"
#include "automatic.h"
int temp_red = 1;
int temp_green = 1;
int temp_yellow = 1;
void fsm_manual_run(){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	switch(status){
 8000f08:	4bb7      	ldr	r3, [pc, #732]	; (80011e8 <fsm_manual_run+0x2e4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b0e      	cmp	r3, #14
 8000f0e:	f000 80f4 	beq.w	80010fa <fsm_manual_run+0x1f6>
 8000f12:	2b0e      	cmp	r3, #14
 8000f14:	f300 8166 	bgt.w	80011e4 <fsm_manual_run+0x2e0>
 8000f18:	2b0c      	cmp	r3, #12
 8000f1a:	d002      	beq.n	8000f22 <fsm_manual_run+0x1e>
 8000f1c:	2b0d      	cmp	r3, #13
 8000f1e:	d076      	beq.n	800100e <fsm_manual_run+0x10a>
		        HAL_GPIO_TogglePin(LED_GREEN_B_GPIO_Port, LED_GREEN_B_Pin);
		        setTimer(4, 500);
		    }
		    break;
	}
}
 8000f20:	e160      	b.n	80011e4 <fsm_manual_run+0x2e0>
			updateLEDBuffer(2, temp_red);
 8000f22:	4bb2      	ldr	r3, [pc, #712]	; (80011ec <fsm_manual_run+0x2e8>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4619      	mov	r1, r3
 8000f28:	2002      	movs	r0, #2
 8000f2a:	f7ff fcfd 	bl	8000928 <updateLEDBuffer>
			if(isbuttonpressed(0)){
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff fa88 	bl	8000444 <isbuttonpressed>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d009      	beq.n	8000f4e <fsm_manual_run+0x4a>
				status=MAN_YELLOW;
 8000f3a:	4bab      	ldr	r3, [pc, #684]	; (80011e8 <fsm_manual_run+0x2e4>)
 8000f3c:	220d      	movs	r2, #13
 8000f3e:	601a      	str	r2, [r3, #0]
				turnoffled(); // Tắt đèn đỏ trước khi chuyển sang vàng
 8000f40:	f7ff fd38 	bl	80009b4 <turnoffled>
				setTimer(4, 500);
 8000f44:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f48:	2004      	movs	r0, #4
 8000f4a:	f000 fcad 	bl	80018a8 <setTimer>
			if(isbuttonpressed(1)){
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f7ff fa78 	bl	8000444 <isbuttonpressed>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d00a      	beq.n	8000f70 <fsm_manual_run+0x6c>
				temp_red++;
 8000f5a:	4ba4      	ldr	r3, [pc, #656]	; (80011ec <fsm_manual_run+0x2e8>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	4aa2      	ldr	r2, [pc, #648]	; (80011ec <fsm_manual_run+0x2e8>)
 8000f62:	6013      	str	r3, [r2, #0]
				updateLEDBuffer(2, temp_red); // Cập nhật hiển thị ngay
 8000f64:	4ba1      	ldr	r3, [pc, #644]	; (80011ec <fsm_manual_run+0x2e8>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	2002      	movs	r0, #2
 8000f6c:	f7ff fcdc 	bl	8000928 <updateLEDBuffer>
			if(isbuttonpressed(2)){
 8000f70:	2002      	movs	r0, #2
 8000f72:	f7ff fa67 	bl	8000444 <isbuttonpressed>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d031      	beq.n	8000fe0 <fsm_manual_run+0xdc>
				check();
 8000f7c:	f7ff fe02 	bl	8000b84 <check>
				time_red = temp_red;
 8000f80:	4b9a      	ldr	r3, [pc, #616]	; (80011ec <fsm_manual_run+0x2e8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a9a      	ldr	r2, [pc, #616]	; (80011f0 <fsm_manual_run+0x2ec>)
 8000f86:	6013      	str	r3, [r2, #0]
				time_green = temp_green;
 8000f88:	4b9a      	ldr	r3, [pc, #616]	; (80011f4 <fsm_manual_run+0x2f0>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a9a      	ldr	r2, [pc, #616]	; (80011f8 <fsm_manual_run+0x2f4>)
 8000f8e:	6013      	str	r3, [r2, #0]
				time_yellow = temp_yellow;
 8000f90:	4b9a      	ldr	r3, [pc, #616]	; (80011fc <fsm_manual_run+0x2f8>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a9a      	ldr	r2, [pc, #616]	; (8001200 <fsm_manual_run+0x2fc>)
 8000f96:	6013      	str	r3, [r2, #0]
				status = INIT;
 8000f98:	4b93      	ldr	r3, [pc, #588]	; (80011e8 <fsm_manual_run+0x2e4>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
				turnoffled(); // Tắt tất cả đèn trước khi về AUTO
 8000f9e:	f7ff fd09 	bl	80009b4 <turnoffled>
				counter0 = time_red;
 8000fa2:	4b93      	ldr	r3, [pc, #588]	; (80011f0 <fsm_manual_run+0x2ec>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a97      	ldr	r2, [pc, #604]	; (8001204 <fsm_manual_run+0x300>)
 8000fa8:	6013      	str	r3, [r2, #0]
				counter1 = time_green;
 8000faa:	4b93      	ldr	r3, [pc, #588]	; (80011f8 <fsm_manual_run+0x2f4>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a96      	ldr	r2, [pc, #600]	; (8001208 <fsm_manual_run+0x304>)
 8000fb0:	6013      	str	r3, [r2, #0]
				setTimer(0, 1000);
 8000fb2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f000 fc76 	bl	80018a8 <setTimer>
				setTimer(1, counter1*1000);
 8000fbc:	4b92      	ldr	r3, [pc, #584]	; (8001208 <fsm_manual_run+0x304>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fc4:	fb02 f303 	mul.w	r3, r2, r3
 8000fc8:	4619      	mov	r1, r3
 8000fca:	2001      	movs	r0, #1
 8000fcc:	f000 fc6c 	bl	80018a8 <setTimer>
				updateLEDBuffer(counter0, counter1);
 8000fd0:	4b8c      	ldr	r3, [pc, #560]	; (8001204 <fsm_manual_run+0x300>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a8c      	ldr	r2, [pc, #560]	; (8001208 <fsm_manual_run+0x304>)
 8000fd6:	6812      	ldr	r2, [r2, #0]
 8000fd8:	4611      	mov	r1, r2
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fca4 	bl	8000928 <updateLEDBuffer>
			if(isTimerExpired(4)){
 8000fe0:	2004      	movs	r0, #4
 8000fe2:	f000 fc85 	bl	80018f0 <isTimerExpired>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	f000 80f6 	beq.w	80011da <fsm_manual_run+0x2d6>
				HAL_GPIO_TogglePin(LED_RED_A_GPIO_Port, LED_RED_A_Pin);
 8000fee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ff2:	4886      	ldr	r0, [pc, #536]	; (800120c <fsm_manual_run+0x308>)
 8000ff4:	f001 f817 	bl	8002026 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_RED_B_GPIO_Port, LED_RED_B_Pin);
 8000ff8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ffc:	4883      	ldr	r0, [pc, #524]	; (800120c <fsm_manual_run+0x308>)
 8000ffe:	f001 f812 	bl	8002026 <HAL_GPIO_TogglePin>
				setTimer(4, 500);
 8001002:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001006:	2004      	movs	r0, #4
 8001008:	f000 fc4e 	bl	80018a8 <setTimer>
			break;
 800100c:	e0e5      	b.n	80011da <fsm_manual_run+0x2d6>
		    updateLEDBuffer(3, temp_yellow);
 800100e:	4b7b      	ldr	r3, [pc, #492]	; (80011fc <fsm_manual_run+0x2f8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4619      	mov	r1, r3
 8001014:	2003      	movs	r0, #3
 8001016:	f7ff fc87 	bl	8000928 <updateLEDBuffer>
		    if(isbuttonpressed(0)){
 800101a:	2000      	movs	r0, #0
 800101c:	f7ff fa12 	bl	8000444 <isbuttonpressed>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d009      	beq.n	800103a <fsm_manual_run+0x136>
		    	status = MAN_GREEN;
 8001026:	4b70      	ldr	r3, [pc, #448]	; (80011e8 <fsm_manual_run+0x2e4>)
 8001028:	220e      	movs	r2, #14
 800102a:	601a      	str	r2, [r3, #0]
		    	turnoffled(); // Tắt đèn vàng trước khi chuyển sang xanh
 800102c:	f7ff fcc2 	bl	80009b4 <turnoffled>
		    	setTimer(4, 500);
 8001030:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001034:	2004      	movs	r0, #4
 8001036:	f000 fc37 	bl	80018a8 <setTimer>
		    if(isbuttonpressed(1)){
 800103a:	2001      	movs	r0, #1
 800103c:	f7ff fa02 	bl	8000444 <isbuttonpressed>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00a      	beq.n	800105c <fsm_manual_run+0x158>
		    	temp_yellow++;
 8001046:	4b6d      	ldr	r3, [pc, #436]	; (80011fc <fsm_manual_run+0x2f8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	4a6b      	ldr	r2, [pc, #428]	; (80011fc <fsm_manual_run+0x2f8>)
 800104e:	6013      	str	r3, [r2, #0]
		    	updateLEDBuffer(3, temp_yellow); // Cập nhật hiển thị ngay
 8001050:	4b6a      	ldr	r3, [pc, #424]	; (80011fc <fsm_manual_run+0x2f8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4619      	mov	r1, r3
 8001056:	2003      	movs	r0, #3
 8001058:	f7ff fc66 	bl	8000928 <updateLEDBuffer>
		    if(isbuttonpressed(2)){
 800105c:	2002      	movs	r0, #2
 800105e:	f7ff f9f1 	bl	8000444 <isbuttonpressed>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d031      	beq.n	80010cc <fsm_manual_run+0x1c8>
		    	check();
 8001068:	f7ff fd8c 	bl	8000b84 <check>
		        time_red = temp_red;
 800106c:	4b5f      	ldr	r3, [pc, #380]	; (80011ec <fsm_manual_run+0x2e8>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a5f      	ldr	r2, [pc, #380]	; (80011f0 <fsm_manual_run+0x2ec>)
 8001072:	6013      	str	r3, [r2, #0]
		        time_green = temp_green;
 8001074:	4b5f      	ldr	r3, [pc, #380]	; (80011f4 <fsm_manual_run+0x2f0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a5f      	ldr	r2, [pc, #380]	; (80011f8 <fsm_manual_run+0x2f4>)
 800107a:	6013      	str	r3, [r2, #0]
		        time_yellow = temp_yellow;
 800107c:	4b5f      	ldr	r3, [pc, #380]	; (80011fc <fsm_manual_run+0x2f8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a5f      	ldr	r2, [pc, #380]	; (8001200 <fsm_manual_run+0x2fc>)
 8001082:	6013      	str	r3, [r2, #0]
		        status = INIT;
 8001084:	4b58      	ldr	r3, [pc, #352]	; (80011e8 <fsm_manual_run+0x2e4>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
		        turnoffled(); // Tắt tất cả đèn trước khi về AUTO
 800108a:	f7ff fc93 	bl	80009b4 <turnoffled>
		        counter0 = time_red;
 800108e:	4b58      	ldr	r3, [pc, #352]	; (80011f0 <fsm_manual_run+0x2ec>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a5c      	ldr	r2, [pc, #368]	; (8001204 <fsm_manual_run+0x300>)
 8001094:	6013      	str	r3, [r2, #0]
		        counter1 = time_green;
 8001096:	4b58      	ldr	r3, [pc, #352]	; (80011f8 <fsm_manual_run+0x2f4>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a5b      	ldr	r2, [pc, #364]	; (8001208 <fsm_manual_run+0x304>)
 800109c:	6013      	str	r3, [r2, #0]
		        setTimer(0, 1000);
 800109e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010a2:	2000      	movs	r0, #0
 80010a4:	f000 fc00 	bl	80018a8 <setTimer>
		        setTimer(1, counter1*1000);
 80010a8:	4b57      	ldr	r3, [pc, #348]	; (8001208 <fsm_manual_run+0x304>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010b0:	fb02 f303 	mul.w	r3, r2, r3
 80010b4:	4619      	mov	r1, r3
 80010b6:	2001      	movs	r0, #1
 80010b8:	f000 fbf6 	bl	80018a8 <setTimer>
		        updateLEDBuffer(counter0, counter1);
 80010bc:	4b51      	ldr	r3, [pc, #324]	; (8001204 <fsm_manual_run+0x300>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a51      	ldr	r2, [pc, #324]	; (8001208 <fsm_manual_run+0x304>)
 80010c2:	6812      	ldr	r2, [r2, #0]
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fc2e 	bl	8000928 <updateLEDBuffer>
		    if(isTimerExpired(4)){
 80010cc:	2004      	movs	r0, #4
 80010ce:	f000 fc0f 	bl	80018f0 <isTimerExpired>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 8082 	beq.w	80011de <fsm_manual_run+0x2da>
		        HAL_GPIO_TogglePin(LED_YELLOW_A_GPIO_Port, LED_YELLOW_A_Pin);
 80010da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010de:	484b      	ldr	r0, [pc, #300]	; (800120c <fsm_manual_run+0x308>)
 80010e0:	f000 ffa1 	bl	8002026 <HAL_GPIO_TogglePin>
		        HAL_GPIO_TogglePin(LED_YELLOW_B_GPIO_Port, LED_YELLOW_B_Pin);
 80010e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010e8:	4848      	ldr	r0, [pc, #288]	; (800120c <fsm_manual_run+0x308>)
 80010ea:	f000 ff9c 	bl	8002026 <HAL_GPIO_TogglePin>
		        setTimer(4, 500);
 80010ee:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80010f2:	2004      	movs	r0, #4
 80010f4:	f000 fbd8 	bl	80018a8 <setTimer>
		    break;
 80010f8:	e071      	b.n	80011de <fsm_manual_run+0x2da>
		    updateLEDBuffer(4, temp_green);
 80010fa:	4b3e      	ldr	r3, [pc, #248]	; (80011f4 <fsm_manual_run+0x2f0>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4619      	mov	r1, r3
 8001100:	2004      	movs	r0, #4
 8001102:	f7ff fc11 	bl	8000928 <updateLEDBuffer>
		    if(isbuttonpressed(0)){
 8001106:	2000      	movs	r0, #0
 8001108:	f7ff f99c 	bl	8000444 <isbuttonpressed>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d004      	beq.n	800111c <fsm_manual_run+0x218>
		    	status = INIT; // Quay về AUTO mode
 8001112:	4b35      	ldr	r3, [pc, #212]	; (80011e8 <fsm_manual_run+0x2e4>)
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
		    	turnoffled(); // Tắt tất cả đèn
 8001118:	f7ff fc4c 	bl	80009b4 <turnoffled>
		    if(isbuttonpressed(1)){
 800111c:	2001      	movs	r0, #1
 800111e:	f7ff f991 	bl	8000444 <isbuttonpressed>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00a      	beq.n	800113e <fsm_manual_run+0x23a>
		    	temp_green++;
 8001128:	4b32      	ldr	r3, [pc, #200]	; (80011f4 <fsm_manual_run+0x2f0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	3301      	adds	r3, #1
 800112e:	4a31      	ldr	r2, [pc, #196]	; (80011f4 <fsm_manual_run+0x2f0>)
 8001130:	6013      	str	r3, [r2, #0]
		    	updateLEDBuffer(4, temp_green); // Cập nhật hiển thị ngay
 8001132:	4b30      	ldr	r3, [pc, #192]	; (80011f4 <fsm_manual_run+0x2f0>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4619      	mov	r1, r3
 8001138:	2004      	movs	r0, #4
 800113a:	f7ff fbf5 	bl	8000928 <updateLEDBuffer>
		    if(isbuttonpressed(2)){
 800113e:	2002      	movs	r0, #2
 8001140:	f7ff f980 	bl	8000444 <isbuttonpressed>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d031      	beq.n	80011ae <fsm_manual_run+0x2aa>
		    	check();
 800114a:	f7ff fd1b 	bl	8000b84 <check>
		        time_red = temp_red;
 800114e:	4b27      	ldr	r3, [pc, #156]	; (80011ec <fsm_manual_run+0x2e8>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a27      	ldr	r2, [pc, #156]	; (80011f0 <fsm_manual_run+0x2ec>)
 8001154:	6013      	str	r3, [r2, #0]
		        time_green = temp_green;
 8001156:	4b27      	ldr	r3, [pc, #156]	; (80011f4 <fsm_manual_run+0x2f0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a27      	ldr	r2, [pc, #156]	; (80011f8 <fsm_manual_run+0x2f4>)
 800115c:	6013      	str	r3, [r2, #0]
		        time_yellow = temp_yellow;
 800115e:	4b27      	ldr	r3, [pc, #156]	; (80011fc <fsm_manual_run+0x2f8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a27      	ldr	r2, [pc, #156]	; (8001200 <fsm_manual_run+0x2fc>)
 8001164:	6013      	str	r3, [r2, #0]
		        status = INIT;
 8001166:	4b20      	ldr	r3, [pc, #128]	; (80011e8 <fsm_manual_run+0x2e4>)
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
		        turnoffled(); // Tắt tất cả đèn trước khi về AUTO
 800116c:	f7ff fc22 	bl	80009b4 <turnoffled>
		        counter0 = time_red;
 8001170:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <fsm_manual_run+0x2ec>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a23      	ldr	r2, [pc, #140]	; (8001204 <fsm_manual_run+0x300>)
 8001176:	6013      	str	r3, [r2, #0]
		        counter1 = time_green;
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <fsm_manual_run+0x2f4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a22      	ldr	r2, [pc, #136]	; (8001208 <fsm_manual_run+0x304>)
 800117e:	6013      	str	r3, [r2, #0]
		        setTimer(0, 1000);
 8001180:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001184:	2000      	movs	r0, #0
 8001186:	f000 fb8f 	bl	80018a8 <setTimer>
		        setTimer(1, counter1*1000);
 800118a:	4b1f      	ldr	r3, [pc, #124]	; (8001208 <fsm_manual_run+0x304>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001192:	fb02 f303 	mul.w	r3, r2, r3
 8001196:	4619      	mov	r1, r3
 8001198:	2001      	movs	r0, #1
 800119a:	f000 fb85 	bl	80018a8 <setTimer>
		        updateLEDBuffer(counter0, counter1);
 800119e:	4b19      	ldr	r3, [pc, #100]	; (8001204 <fsm_manual_run+0x300>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a19      	ldr	r2, [pc, #100]	; (8001208 <fsm_manual_run+0x304>)
 80011a4:	6812      	ldr	r2, [r2, #0]
 80011a6:	4611      	mov	r1, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fbbd 	bl	8000928 <updateLEDBuffer>
		    if(isTimerExpired(4)){
 80011ae:	2004      	movs	r0, #4
 80011b0:	f000 fb9e 	bl	80018f0 <isTimerExpired>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d013      	beq.n	80011e2 <fsm_manual_run+0x2de>
		        HAL_GPIO_TogglePin(LED_GREEN_A_GPIO_Port, LED_GREEN_A_Pin);
 80011ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011be:	4813      	ldr	r0, [pc, #76]	; (800120c <fsm_manual_run+0x308>)
 80011c0:	f000 ff31 	bl	8002026 <HAL_GPIO_TogglePin>
		        HAL_GPIO_TogglePin(LED_GREEN_B_GPIO_Port, LED_GREEN_B_Pin);
 80011c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011c8:	4810      	ldr	r0, [pc, #64]	; (800120c <fsm_manual_run+0x308>)
 80011ca:	f000 ff2c 	bl	8002026 <HAL_GPIO_TogglePin>
		        setTimer(4, 500);
 80011ce:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80011d2:	2004      	movs	r0, #4
 80011d4:	f000 fb68 	bl	80018a8 <setTimer>
		    break;
 80011d8:	e003      	b.n	80011e2 <fsm_manual_run+0x2de>
			break;
 80011da:	bf00      	nop
 80011dc:	e002      	b.n	80011e4 <fsm_manual_run+0x2e0>
		    break;
 80011de:	bf00      	nop
 80011e0:	e000      	b.n	80011e4 <fsm_manual_run+0x2e0>
		    break;
 80011e2:	bf00      	nop
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	2000010c 	.word	0x2000010c
 80011ec:	200000a0 	.word	0x200000a0
 80011f0:	20000000 	.word	0x20000000
 80011f4:	200000a4 	.word	0x200000a4
 80011f8:	20000004 	.word	0x20000004
 80011fc:	200000a8 	.word	0x200000a8
 8001200:	20000008 	.word	0x20000008
 8001204:	200000d8 	.word	0x200000d8
 8001208:	200000dc 	.word	0x200000dc
 800120c:	40010c00 	.word	0x40010c00

08001210 <SCH_Init>:

static uint32_t Get_New_Task_ID(void);
static void TIMER_Init();


void SCH_Init(void){
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	TIMER_Init();
 8001214:	f000 fa9c 	bl	8001750 <TIMER_Init>
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}

0800121c <SCH_Update>:

void SCH_Update(void){
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
	// Check if there is a task at this location
	count_SCH_Update ++;
 8001220:	4b10      	ldr	r3, [pc, #64]	; (8001264 <SCH_Update+0x48>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	3301      	adds	r3, #1
 8001226:	4a0f      	ldr	r2, [pc, #60]	; (8001264 <SCH_Update+0x48>)
 8001228:	6013      	str	r3, [r2, #0]
	if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 800122a:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <SCH_Update+0x4c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d013      	beq.n	800125a <SCH_Update+0x3e>
 8001232:	4b0d      	ldr	r3, [pc, #52]	; (8001268 <SCH_Update+0x4c>)
 8001234:	7b1b      	ldrb	r3, [r3, #12]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d10f      	bne.n	800125a <SCH_Update+0x3e>
		if(SCH_tasks_G[0].Delay > 0){
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <SCH_Update+0x4c>)
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d004      	beq.n	800124c <SCH_Update+0x30>
			SCH_tasks_G[0].Delay = SCH_tasks_G[0].Delay - 1;
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <SCH_Update+0x4c>)
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	3b01      	subs	r3, #1
 8001248:	4a07      	ldr	r2, [pc, #28]	; (8001268 <SCH_Update+0x4c>)
 800124a:	6053      	str	r3, [r2, #4]
		}
		if (SCH_tasks_G[0].Delay == 0) {
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <SCH_Update+0x4c>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d102      	bne.n	800125a <SCH_Update+0x3e>
			SCH_tasks_G[0].RunMe = 1;
 8001254:	4b04      	ldr	r3, [pc, #16]	; (8001268 <SCH_Update+0x4c>)
 8001256:	2201      	movs	r2, #1
 8001258:	731a      	strb	r2, [r3, #12]
		}
	}
}
 800125a:	bf00      	nop
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	200001dc 	.word	0x200001dc
 8001268:	20000110 	.word	0x20000110

0800126c <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 800126c:	b590      	push	{r4, r7, lr}
 800126e:	b089      	sub	sp, #36	; 0x24
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
	uint8_t newTaskIndex = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	77fb      	strb	r3, [r7, #31]
	uint32_t sumDelay = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]
	uint32_t newDelay = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	613b      	str	r3, [r7, #16]

	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 8001284:	2300      	movs	r3, #0
 8001286:	77fb      	strb	r3, [r7, #31]
 8001288:	e133      	b.n	80014f2 <SCH_Add_Task+0x286>
		sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 800128a:	7ffa      	ldrb	r2, [r7, #31]
 800128c:	49a1      	ldr	r1, [pc, #644]	; (8001514 <SCH_Add_Task+0x2a8>)
 800128e:	4613      	mov	r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4413      	add	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	440b      	add	r3, r1
 8001298:	3304      	adds	r3, #4
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	4413      	add	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
		if(sumDelay > DELAY){
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	f240 80c1 	bls.w	800142e <SCH_Add_Task+0x1c2>
			newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 80012ac:	7ffa      	ldrb	r2, [r7, #31]
 80012ae:	4999      	ldr	r1, [pc, #612]	; (8001514 <SCH_Add_Task+0x2a8>)
 80012b0:	4613      	mov	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	440b      	add	r3, r1
 80012ba:	3304      	adds	r3, #4
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	4413      	add	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
			SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 80012c8:	7ffa      	ldrb	r2, [r7, #31]
 80012ca:	69b9      	ldr	r1, [r7, #24]
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	1ac9      	subs	r1, r1, r3
 80012d0:	4890      	ldr	r0, [pc, #576]	; (8001514 <SCH_Add_Task+0x2a8>)
 80012d2:	4613      	mov	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	4403      	add	r3, r0
 80012dc:	3304      	adds	r3, #4
 80012de:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 80012e0:	2309      	movs	r3, #9
 80012e2:	75fb      	strb	r3, [r7, #23]
 80012e4:	e04c      	b.n	8001380 <SCH_Add_Task+0x114>
//				if(SCH_tasks_G[i - 1].pTask != 0)
				{
					SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 80012e6:	7dfb      	ldrb	r3, [r7, #23]
 80012e8:	1e59      	subs	r1, r3, #1
 80012ea:	7dfa      	ldrb	r2, [r7, #23]
 80012ec:	4889      	ldr	r0, [pc, #548]	; (8001514 <SCH_Add_Task+0x2a8>)
 80012ee:	460b      	mov	r3, r1
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	440b      	add	r3, r1
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4403      	add	r3, r0
 80012f8:	6819      	ldr	r1, [r3, #0]
 80012fa:	4886      	ldr	r0, [pc, #536]	; (8001514 <SCH_Add_Task+0x2a8>)
 80012fc:	4613      	mov	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4403      	add	r3, r0
 8001306:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	1e59      	subs	r1, r3, #1
 800130c:	7dfa      	ldrb	r2, [r7, #23]
 800130e:	4881      	ldr	r0, [pc, #516]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001310:	460b      	mov	r3, r1
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	440b      	add	r3, r1
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4403      	add	r3, r0
 800131a:	3308      	adds	r3, #8
 800131c:	6819      	ldr	r1, [r3, #0]
 800131e:	487d      	ldr	r0, [pc, #500]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001320:	4613      	mov	r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	4413      	add	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4403      	add	r3, r0
 800132a:	3308      	adds	r3, #8
 800132c:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 800132e:	7dfb      	ldrb	r3, [r7, #23]
 8001330:	1e59      	subs	r1, r3, #1
 8001332:	7dfa      	ldrb	r2, [r7, #23]
 8001334:	4877      	ldr	r0, [pc, #476]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001336:	460b      	mov	r3, r1
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	440b      	add	r3, r1
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4403      	add	r3, r0
 8001340:	3304      	adds	r3, #4
 8001342:	6819      	ldr	r1, [r3, #0]
 8001344:	4873      	ldr	r0, [pc, #460]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001346:	4613      	mov	r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	4413      	add	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4403      	add	r3, r0
 8001350:	3304      	adds	r3, #4
 8001352:	6019      	str	r1, [r3, #0]
//					SCH_tasks_G[i].RunMe = SCH_tasks_G[i - 1].RunMe;
					SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 8001354:	7dfb      	ldrb	r3, [r7, #23]
 8001356:	1e59      	subs	r1, r3, #1
 8001358:	7dfa      	ldrb	r2, [r7, #23]
 800135a:	486e      	ldr	r0, [pc, #440]	; (8001514 <SCH_Add_Task+0x2a8>)
 800135c:	460b      	mov	r3, r1
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4403      	add	r3, r0
 8001366:	3310      	adds	r3, #16
 8001368:	6819      	ldr	r1, [r3, #0]
 800136a:	486a      	ldr	r0, [pc, #424]	; (8001514 <SCH_Add_Task+0x2a8>)
 800136c:	4613      	mov	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	4413      	add	r3, r2
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	4403      	add	r3, r0
 8001376:	3310      	adds	r3, #16
 8001378:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	3b01      	subs	r3, #1
 800137e:	75fb      	strb	r3, [r7, #23]
 8001380:	7dfa      	ldrb	r2, [r7, #23]
 8001382:	7ffb      	ldrb	r3, [r7, #31]
 8001384:	429a      	cmp	r2, r3
 8001386:	d8ae      	bhi.n	80012e6 <SCH_Add_Task+0x7a>
				}
			}
			SCH_tasks_G[newTaskIndex].pTask = pFunction;
 8001388:	7ffa      	ldrb	r2, [r7, #31]
 800138a:	4962      	ldr	r1, [pc, #392]	; (8001514 <SCH_Add_Task+0x2a8>)
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	440b      	add	r3, r1
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Delay = newDelay;
 800139a:	7ffa      	ldrb	r2, [r7, #31]
 800139c:	495d      	ldr	r1, [pc, #372]	; (8001514 <SCH_Add_Task+0x2a8>)
 800139e:	4613      	mov	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	3304      	adds	r3, #4
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Period = PERIOD;
 80013ae:	7ffa      	ldrb	r2, [r7, #31]
 80013b0:	4958      	ldr	r1, [pc, #352]	; (8001514 <SCH_Add_Task+0x2a8>)
 80013b2:	4613      	mov	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	440b      	add	r3, r1
 80013bc:	3308      	adds	r3, #8
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	601a      	str	r2, [r3, #0]
			if(SCH_tasks_G[newTaskIndex].Delay == 0){
 80013c2:	7ffa      	ldrb	r2, [r7, #31]
 80013c4:	4953      	ldr	r1, [pc, #332]	; (8001514 <SCH_Add_Task+0x2a8>)
 80013c6:	4613      	mov	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	440b      	add	r3, r1
 80013d0:	3304      	adds	r3, #4
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d10a      	bne.n	80013ee <SCH_Add_Task+0x182>
				SCH_tasks_G[newTaskIndex].RunMe = 1;
 80013d8:	7ffa      	ldrb	r2, [r7, #31]
 80013da:	494e      	ldr	r1, [pc, #312]	; (8001514 <SCH_Add_Task+0x2a8>)
 80013dc:	4613      	mov	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	330c      	adds	r3, #12
 80013e8:	2201      	movs	r2, #1
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e009      	b.n	8001402 <SCH_Add_Task+0x196>
			} else {
				SCH_tasks_G[newTaskIndex].RunMe = 0;
 80013ee:	7ffa      	ldrb	r2, [r7, #31]
 80013f0:	4948      	ldr	r1, [pc, #288]	; (8001514 <SCH_Add_Task+0x2a8>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	330c      	adds	r3, #12
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]
			}
			SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 8001402:	7ffc      	ldrb	r4, [r7, #31]
 8001404:	f000 f9aa 	bl	800175c <Get_New_Task_ID>
 8001408:	4602      	mov	r2, r0
 800140a:	4942      	ldr	r1, [pc, #264]	; (8001514 <SCH_Add_Task+0x2a8>)
 800140c:	4623      	mov	r3, r4
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4423      	add	r3, r4
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	440b      	add	r3, r1
 8001416:	3310      	adds	r3, #16
 8001418:	601a      	str	r2, [r3, #0]
			return SCH_tasks_G[newTaskIndex].TaskID;
 800141a:	7ffa      	ldrb	r2, [r7, #31]
 800141c:	493d      	ldr	r1, [pc, #244]	; (8001514 <SCH_Add_Task+0x2a8>)
 800141e:	4613      	mov	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4413      	add	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	440b      	add	r3, r1
 8001428:	3310      	adds	r3, #16
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	e06e      	b.n	800150c <SCH_Add_Task+0x2a0>
		} else {
			if(SCH_tasks_G[newTaskIndex].pTask == 0x0000){
 800142e:	7ffa      	ldrb	r2, [r7, #31]
 8001430:	4938      	ldr	r1, [pc, #224]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001432:	4613      	mov	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	440b      	add	r3, r1
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d154      	bne.n	80014ec <SCH_Add_Task+0x280>
				SCH_tasks_G[newTaskIndex].pTask = pFunction;
 8001442:	7ffa      	ldrb	r2, [r7, #31]
 8001444:	4933      	ldr	r1, [pc, #204]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 8001454:	7ffa      	ldrb	r2, [r7, #31]
 8001456:	68b9      	ldr	r1, [r7, #8]
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	1ac9      	subs	r1, r1, r3
 800145c:	482d      	ldr	r0, [pc, #180]	; (8001514 <SCH_Add_Task+0x2a8>)
 800145e:	4613      	mov	r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4413      	add	r3, r2
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	4403      	add	r3, r0
 8001468:	3304      	adds	r3, #4
 800146a:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[newTaskIndex].Period = PERIOD;
 800146c:	7ffa      	ldrb	r2, [r7, #31]
 800146e:	4929      	ldr	r1, [pc, #164]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001470:	4613      	mov	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	440b      	add	r3, r1
 800147a:	3308      	adds	r3, #8
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	601a      	str	r2, [r3, #0]
				if(SCH_tasks_G[newTaskIndex].Delay == 0){
 8001480:	7ffa      	ldrb	r2, [r7, #31]
 8001482:	4924      	ldr	r1, [pc, #144]	; (8001514 <SCH_Add_Task+0x2a8>)
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	440b      	add	r3, r1
 800148e:	3304      	adds	r3, #4
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d10a      	bne.n	80014ac <SCH_Add_Task+0x240>
					SCH_tasks_G[newTaskIndex].RunMe = 1;
 8001496:	7ffa      	ldrb	r2, [r7, #31]
 8001498:	491e      	ldr	r1, [pc, #120]	; (8001514 <SCH_Add_Task+0x2a8>)
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	440b      	add	r3, r1
 80014a4:	330c      	adds	r3, #12
 80014a6:	2201      	movs	r2, #1
 80014a8:	701a      	strb	r2, [r3, #0]
 80014aa:	e009      	b.n	80014c0 <SCH_Add_Task+0x254>
				} else {
					SCH_tasks_G[newTaskIndex].RunMe = 0;
 80014ac:	7ffa      	ldrb	r2, [r7, #31]
 80014ae:	4919      	ldr	r1, [pc, #100]	; (8001514 <SCH_Add_Task+0x2a8>)
 80014b0:	4613      	mov	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	440b      	add	r3, r1
 80014ba:	330c      	adds	r3, #12
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
				}
				SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 80014c0:	7ffc      	ldrb	r4, [r7, #31]
 80014c2:	f000 f94b 	bl	800175c <Get_New_Task_ID>
 80014c6:	4602      	mov	r2, r0
 80014c8:	4912      	ldr	r1, [pc, #72]	; (8001514 <SCH_Add_Task+0x2a8>)
 80014ca:	4623      	mov	r3, r4
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4423      	add	r3, r4
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	3310      	adds	r3, #16
 80014d6:	601a      	str	r2, [r3, #0]
				return SCH_tasks_G[newTaskIndex].TaskID;
 80014d8:	7ffa      	ldrb	r2, [r7, #31]
 80014da:	490e      	ldr	r1, [pc, #56]	; (8001514 <SCH_Add_Task+0x2a8>)
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	440b      	add	r3, r1
 80014e6:	3310      	adds	r3, #16
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	e00f      	b.n	800150c <SCH_Add_Task+0x2a0>
	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 80014ec:	7ffb      	ldrb	r3, [r7, #31]
 80014ee:	3301      	adds	r3, #1
 80014f0:	77fb      	strb	r3, [r7, #31]
 80014f2:	7ffb      	ldrb	r3, [r7, #31]
 80014f4:	2b09      	cmp	r3, #9
 80014f6:	f67f aec8 	bls.w	800128a <SCH_Add_Task+0x1e>
			}
		}
	}
	return SCH_tasks_G[newTaskIndex].TaskID;
 80014fa:	7ffa      	ldrb	r2, [r7, #31]
 80014fc:	4905      	ldr	r1, [pc, #20]	; (8001514 <SCH_Add_Task+0x2a8>)
 80014fe:	4613      	mov	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	4413      	add	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	440b      	add	r3, r1
 8001508:	3310      	adds	r3, #16
 800150a:	681b      	ldr	r3, [r3, #0]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3724      	adds	r7, #36	; 0x24
 8001510:	46bd      	mov	sp, r7
 8001512:	bd90      	pop	{r4, r7, pc}
 8001514:	20000110 	.word	0x20000110

08001518 <SCH_Delete_Task>:


uint8_t SCH_Delete_Task(uint32_t taskID){
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	uint8_t Return_code  = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	737b      	strb	r3, [r7, #13]
	uint8_t taskIndex;
	uint8_t j;
	if(taskID != NO_TASK_ID){
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 80e2 	beq.w	80016f0 <SCH_Delete_Task+0x1d8>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 800152c:	2300      	movs	r3, #0
 800152e:	73fb      	strb	r3, [r7, #15]
 8001530:	e0da      	b.n	80016e8 <SCH_Delete_Task+0x1d0>
			if(SCH_tasks_G[taskIndex].TaskID == taskID){
 8001532:	7bfa      	ldrb	r2, [r7, #15]
 8001534:	4971      	ldr	r1, [pc, #452]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001536:	4613      	mov	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	440b      	add	r3, r1
 8001540:	3310      	adds	r3, #16
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	429a      	cmp	r2, r3
 8001548:	f040 80cb 	bne.w	80016e2 <SCH_Delete_Task+0x1ca>
				Return_code = 1;
 800154c:	2301      	movs	r3, #1
 800154e:	737b      	strb	r3, [r7, #13]
				if(taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1){
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d02b      	beq.n	80015ae <SCH_Delete_Task+0x96>
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	2b08      	cmp	r3, #8
 800155a:	d828      	bhi.n	80015ae <SCH_Delete_Task+0x96>
					if(SCH_tasks_G[taskIndex+1].pTask != 0x0000){
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	4966      	ldr	r1, [pc, #408]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001562:	4613      	mov	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4413      	add	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	440b      	add	r3, r1
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d01d      	beq.n	80015ae <SCH_Delete_Task+0x96>
						SCH_tasks_G[taskIndex+1].Delay += SCH_tasks_G[taskIndex].Delay;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	1c5a      	adds	r2, r3, #1
 8001576:	4961      	ldr	r1, [pc, #388]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	3304      	adds	r3, #4
 8001584:	6819      	ldr	r1, [r3, #0]
 8001586:	7bfa      	ldrb	r2, [r7, #15]
 8001588:	485c      	ldr	r0, [pc, #368]	; (80016fc <SCH_Delete_Task+0x1e4>)
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4403      	add	r3, r0
 8001594:	3304      	adds	r3, #4
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	7bfa      	ldrb	r2, [r7, #15]
 800159a:	3201      	adds	r2, #1
 800159c:	4419      	add	r1, r3
 800159e:	4857      	ldr	r0, [pc, #348]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4403      	add	r3, r0
 80015aa:	3304      	adds	r3, #4
 80015ac:	6019      	str	r1, [r3, #0]
					}
				}

				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	73bb      	strb	r3, [r7, #14]
 80015b2:	e060      	b.n	8001676 <SCH_Delete_Task+0x15e>
					SCH_tasks_G[j].pTask = SCH_tasks_G[j+1].pTask;
 80015b4:	7bbb      	ldrb	r3, [r7, #14]
 80015b6:	1c59      	adds	r1, r3, #1
 80015b8:	7bba      	ldrb	r2, [r7, #14]
 80015ba:	4850      	ldr	r0, [pc, #320]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80015bc:	460b      	mov	r3, r1
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	440b      	add	r3, r1
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4403      	add	r3, r0
 80015c6:	6819      	ldr	r1, [r3, #0]
 80015c8:	484c      	ldr	r0, [pc, #304]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4403      	add	r3, r0
 80015d4:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Period = SCH_tasks_G[j+1].Period;
 80015d6:	7bbb      	ldrb	r3, [r7, #14]
 80015d8:	1c59      	adds	r1, r3, #1
 80015da:	7bba      	ldrb	r2, [r7, #14]
 80015dc:	4847      	ldr	r0, [pc, #284]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80015de:	460b      	mov	r3, r1
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	440b      	add	r3, r1
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4403      	add	r3, r0
 80015e8:	3308      	adds	r3, #8
 80015ea:	6819      	ldr	r1, [r3, #0]
 80015ec:	4843      	ldr	r0, [pc, #268]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80015ee:	4613      	mov	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4403      	add	r3, r0
 80015f8:	3308      	adds	r3, #8
 80015fa:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Delay = SCH_tasks_G[j+1].Delay;
 80015fc:	7bbb      	ldrb	r3, [r7, #14]
 80015fe:	1c59      	adds	r1, r3, #1
 8001600:	7bba      	ldrb	r2, [r7, #14]
 8001602:	483e      	ldr	r0, [pc, #248]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001604:	460b      	mov	r3, r1
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	440b      	add	r3, r1
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4403      	add	r3, r0
 800160e:	3304      	adds	r3, #4
 8001610:	6819      	ldr	r1, [r3, #0]
 8001612:	483a      	ldr	r0, [pc, #232]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001614:	4613      	mov	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	4403      	add	r3, r0
 800161e:	3304      	adds	r3, #4
 8001620:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].RunMe = SCH_tasks_G[j+1].RunMe;
 8001622:	7bbb      	ldrb	r3, [r7, #14]
 8001624:	1c59      	adds	r1, r3, #1
 8001626:	7bba      	ldrb	r2, [r7, #14]
 8001628:	4834      	ldr	r0, [pc, #208]	; (80016fc <SCH_Delete_Task+0x1e4>)
 800162a:	460b      	mov	r3, r1
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	440b      	add	r3, r1
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4403      	add	r3, r0
 8001634:	330c      	adds	r3, #12
 8001636:	7818      	ldrb	r0, [r3, #0]
 8001638:	4930      	ldr	r1, [pc, #192]	; (80016fc <SCH_Delete_Task+0x1e4>)
 800163a:	4613      	mov	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4413      	add	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	440b      	add	r3, r1
 8001644:	330c      	adds	r3, #12
 8001646:	4602      	mov	r2, r0
 8001648:	701a      	strb	r2, [r3, #0]
					SCH_tasks_G[j].TaskID = SCH_tasks_G[j+1].TaskID;
 800164a:	7bbb      	ldrb	r3, [r7, #14]
 800164c:	1c59      	adds	r1, r3, #1
 800164e:	7bba      	ldrb	r2, [r7, #14]
 8001650:	482a      	ldr	r0, [pc, #168]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001652:	460b      	mov	r3, r1
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	440b      	add	r3, r1
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4403      	add	r3, r0
 800165c:	3310      	adds	r3, #16
 800165e:	6819      	ldr	r1, [r3, #0]
 8001660:	4826      	ldr	r0, [pc, #152]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	4403      	add	r3, r0
 800166c:	3310      	adds	r3, #16
 800166e:	6019      	str	r1, [r3, #0]
				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 8001670:	7bbb      	ldrb	r3, [r7, #14]
 8001672:	3301      	adds	r3, #1
 8001674:	73bb      	strb	r3, [r7, #14]
 8001676:	7bbb      	ldrb	r3, [r7, #14]
 8001678:	2b08      	cmp	r3, #8
 800167a:	d99b      	bls.n	80015b4 <SCH_Delete_Task+0x9c>
				}
				SCH_tasks_G[j].pTask = 0;
 800167c:	7bba      	ldrb	r2, [r7, #14]
 800167e:	491f      	ldr	r1, [pc, #124]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001680:	4613      	mov	r3, r2
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	4413      	add	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	440b      	add	r3, r1
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Period = 0;
 800168e:	7bba      	ldrb	r2, [r7, #14]
 8001690:	491a      	ldr	r1, [pc, #104]	; (80016fc <SCH_Delete_Task+0x1e4>)
 8001692:	4613      	mov	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	440b      	add	r3, r1
 800169c:	3308      	adds	r3, #8
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Delay = 0;
 80016a2:	7bba      	ldrb	r2, [r7, #14]
 80016a4:	4915      	ldr	r1, [pc, #84]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80016a6:	4613      	mov	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	440b      	add	r3, r1
 80016b0:	3304      	adds	r3, #4
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].RunMe = 0;
 80016b6:	7bba      	ldrb	r2, [r7, #14]
 80016b8:	4910      	ldr	r1, [pc, #64]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	440b      	add	r3, r1
 80016c4:	330c      	adds	r3, #12
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
				SCH_tasks_G[j].TaskID = 0;
 80016ca:	7bba      	ldrb	r2, [r7, #14]
 80016cc:	490b      	ldr	r1, [pc, #44]	; (80016fc <SCH_Delete_Task+0x1e4>)
 80016ce:	4613      	mov	r3, r2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	4413      	add	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	440b      	add	r3, r1
 80016d8:	3310      	adds	r3, #16
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
				return Return_code;
 80016de:	7b7b      	ldrb	r3, [r7, #13]
 80016e0:	e007      	b.n	80016f2 <SCH_Delete_Task+0x1da>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	3301      	adds	r3, #1
 80016e6:	73fb      	strb	r3, [r7, #15]
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	2b09      	cmp	r3, #9
 80016ec:	f67f af21 	bls.w	8001532 <SCH_Delete_Task+0x1a>
			}
		}
	}
	return Return_code; // return status
 80016f0:	7b7b      	ldrb	r3, [r7, #13]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	20000110 	.word	0x20000110

08001700 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8001700:	b5b0      	push	{r4, r5, r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].RunMe > 0) {
 8001706:	4b11      	ldr	r3, [pc, #68]	; (800174c <SCH_Dispatch_Tasks+0x4c>)
 8001708:	7b1b      	ldrb	r3, [r3, #12]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d019      	beq.n	8001742 <SCH_Dispatch_Tasks+0x42>
		(*SCH_tasks_G[0].pTask)(); // Run the task
 800170e:	4b0f      	ldr	r3, [pc, #60]	; (800174c <SCH_Dispatch_Tasks+0x4c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4798      	blx	r3
		SCH_tasks_G[0].RunMe = 0; // Reset / reduce RunMe flag
 8001714:	4b0d      	ldr	r3, [pc, #52]	; (800174c <SCH_Dispatch_Tasks+0x4c>)
 8001716:	2200      	movs	r2, #0
 8001718:	731a      	strb	r2, [r3, #12]
		sTask temtask = SCH_tasks_G[0];
 800171a:	4b0c      	ldr	r3, [pc, #48]	; (800174c <SCH_Dispatch_Tasks+0x4c>)
 800171c:	1d3c      	adds	r4, r7, #4
 800171e:	461d      	mov	r5, r3
 8001720:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001722:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001724:	682b      	ldr	r3, [r5, #0]
 8001726:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(temtask.TaskID);
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fef4 	bl	8001518 <SCH_Delete_Task>
		if (temtask.Period != 0) {
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d005      	beq.n	8001742 <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68f9      	ldr	r1, [r7, #12]
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fd95 	bl	800126c <SCH_Add_Task>
		}
	}
}
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bdb0      	pop	{r4, r5, r7, pc}
 800174a:	bf00      	nop
 800174c:	20000110 	.word	0x20000110

08001750 <TIMER_Init>:


static void TIMER_Init(){
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0

}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <Get_New_Task_ID>:

static uint32_t Get_New_Task_ID(void){
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
	newTaskID++;
 8001760:	4b09      	ldr	r3, [pc, #36]	; (8001788 <Get_New_Task_ID+0x2c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	3301      	adds	r3, #1
 8001766:	4a08      	ldr	r2, [pc, #32]	; (8001788 <Get_New_Task_ID+0x2c>)
 8001768:	6013      	str	r3, [r2, #0]
	if(newTaskID == NO_TASK_ID){
 800176a:	4b07      	ldr	r3, [pc, #28]	; (8001788 <Get_New_Task_ID+0x2c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d104      	bne.n	800177c <Get_New_Task_ID+0x20>
		newTaskID++;
 8001772:	4b05      	ldr	r3, [pc, #20]	; (8001788 <Get_New_Task_ID+0x2c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	3301      	adds	r3, #1
 8001778:	4a03      	ldr	r2, [pc, #12]	; (8001788 <Get_New_Task_ID+0x2c>)
 800177a:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 800177c:	4b02      	ldr	r3, [pc, #8]	; (8001788 <Get_New_Task_ID+0x2c>)
 800177e:	681b      	ldr	r3, [r3, #0]
}
 8001780:	4618      	mov	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	200001d8 	.word	0x200001d8

0800178c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001792:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <HAL_MspInit+0x5c>)
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	4a14      	ldr	r2, [pc, #80]	; (80017e8 <HAL_MspInit+0x5c>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6193      	str	r3, [r2, #24]
 800179e:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <HAL_MspInit+0x5c>)
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <HAL_MspInit+0x5c>)
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	4a0e      	ldr	r2, [pc, #56]	; (80017e8 <HAL_MspInit+0x5c>)
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b4:	61d3      	str	r3, [r2, #28]
 80017b6:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <HAL_MspInit+0x5c>)
 80017b8:	69db      	ldr	r3, [r3, #28]
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80017c2:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <HAL_MspInit+0x60>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	4a04      	ldr	r2, [pc, #16]	; (80017ec <HAL_MspInit+0x60>)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40010000 	.word	0x40010000

080017f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001800:	d113      	bne.n	800182a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001802:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <HAL_TIM_Base_MspInit+0x44>)
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	4a0b      	ldr	r2, [pc, #44]	; (8001834 <HAL_TIM_Base_MspInit+0x44>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	61d3      	str	r3, [r2, #28]
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <HAL_TIM_Base_MspInit+0x44>)
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2100      	movs	r1, #0
 800181e:	201c      	movs	r0, #28
 8001820:	f000 fa21 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001824:	201c      	movs	r0, #28
 8001826:	f000 fa3a 	bl	8001c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000

08001838 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800183c:	e7fe      	b.n	800183c <NMI_Handler+0x4>

0800183e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001842:	e7fe      	b.n	8001842 <HardFault_Handler+0x4>

08001844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001848:	e7fe      	b.n	8001848 <MemManage_Handler+0x4>

0800184a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800184e:	e7fe      	b.n	800184e <BusFault_Handler+0x4>

08001850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001854:	e7fe      	b.n	8001854 <UsageFault_Handler+0x4>

08001856 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr

08001862 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	46bd      	mov	sp, r7
 800186a:	bc80      	pop	{r7}
 800186c:	4770      	bx	lr

0800186e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr

0800187a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800187e:	f000 f8ff 	bl	8001a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800188c:	4802      	ldr	r0, [pc, #8]	; (8001898 <TIM2_IRQHandler+0x10>)
 800188e:	f001 f85b 	bl	8002948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200001e0 	.word	0x200001e0

0800189c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr

080018a8 <setTimer>:
        timer_counter[i] = 0;
        timer_flag[i] = 0;
    }
}

void setTimer(int index, int duration){
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
    if(index >= 0 && index < MAX_TIMER){
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	db10      	blt.n	80018da <setTimer+0x32>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b09      	cmp	r3, #9
 80018bc:	dc0d      	bgt.n	80018da <setTimer+0x32>
        timer_counter[index] = duration / TIMER_CYCLE;
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <setTimer+0x3c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	fb92 f2f3 	sdiv	r2, r2, r3
 80018c8:	4907      	ldr	r1, [pc, #28]	; (80018e8 <setTimer+0x40>)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        timer_flag[index] = 0;
 80018d0:	4a06      	ldr	r2, [pc, #24]	; (80018ec <setTimer+0x44>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2100      	movs	r1, #0
 80018d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	200000b0 	.word	0x200000b0
 80018e8:	20000228 	.word	0x20000228
 80018ec:	20000250 	.word	0x20000250

080018f0 <isTimerExpired>:
int isTimerExpired(int index){
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
    if(index >= 0 && index < MAX_TIMER) return timer_flag[index];
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	db07      	blt.n	800190e <isTimerExpired+0x1e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b09      	cmp	r3, #9
 8001902:	dc04      	bgt.n	800190e <isTimerExpired+0x1e>
 8001904:	4a05      	ldr	r2, [pc, #20]	; (800191c <isTimerExpired+0x2c>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800190c:	e000      	b.n	8001910 <isTimerExpired+0x20>
    return 0;
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000250 	.word	0x20000250

08001920 <timer_run>:
void clearTimerFlag(int index){
    if(index >= 0 && index < MAX_TIMER)
        timer_flag[index] = 0;
}
void timer_run(){
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_TIMER; i++){
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	e01c      	b.n	8001966 <timer_run+0x46>
		if(timer_counter[i] > 0){
 800192c:	4a12      	ldr	r2, [pc, #72]	; (8001978 <timer_run+0x58>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001934:	2b00      	cmp	r3, #0
 8001936:	dd13      	ble.n	8001960 <timer_run+0x40>
			timer_counter[i]--;
 8001938:	4a0f      	ldr	r2, [pc, #60]	; (8001978 <timer_run+0x58>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001940:	1e5a      	subs	r2, r3, #1
 8001942:	490d      	ldr	r1, [pc, #52]	; (8001978 <timer_run+0x58>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 800194a:	4a0b      	ldr	r2, [pc, #44]	; (8001978 <timer_run+0x58>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001952:	2b00      	cmp	r3, #0
 8001954:	dc04      	bgt.n	8001960 <timer_run+0x40>
				timer_flag[i] = 1;
 8001956:	4a09      	ldr	r2, [pc, #36]	; (800197c <timer_run+0x5c>)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2101      	movs	r1, #1
 800195c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_TIMER; i++){
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3301      	adds	r3, #1
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b09      	cmp	r3, #9
 800196a:	dddf      	ble.n	800192c <timer_run+0xc>
			}
		}
	}
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr
 8001978:	20000228 	.word	0x20000228
 800197c:	20000250 	.word	0x20000250

08001980 <HAL_TIM_PeriodElapsedCallback>:

 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	 if(htim->Instance == TIM2){
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001990:	d105      	bne.n	800199e <HAL_TIM_PeriodElapsedCallback+0x1e>
		 getKeyInput();
 8001992:	f7fe fd71 	bl	8000478 <getKeyInput>
		 timer_run();
 8001996:	f7ff ffc3 	bl	8001920 <timer_run>
		 SCH_Update();
 800199a:	f7ff fc3f 	bl	800121c <SCH_Update>
	 }

 }
 800199e:	bf00      	nop
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019a8:	f7ff ff78 	bl	800189c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019ac:	480b      	ldr	r0, [pc, #44]	; (80019dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019ae:	490c      	ldr	r1, [pc, #48]	; (80019e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019b0:	4a0c      	ldr	r2, [pc, #48]	; (80019e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b4:	e002      	b.n	80019bc <LoopCopyDataInit>

080019b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ba:	3304      	adds	r3, #4

080019bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c0:	d3f9      	bcc.n	80019b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c2:	4a09      	ldr	r2, [pc, #36]	; (80019e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019c4:	4c09      	ldr	r4, [pc, #36]	; (80019ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c8:	e001      	b.n	80019ce <LoopFillZerobss>

080019ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019cc:	3204      	adds	r2, #4

080019ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d0:	d3fb      	bcc.n	80019ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019d2:	f001 faf9 	bl	8002fc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019d6:	f7ff f8f5 	bl	8000bc4 <main>
  bx lr
 80019da:	4770      	bx	lr
  ldr r0, =_sdata
 80019dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e0:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 80019e4:	08003064 	.word	0x08003064
  ldr r2, =_sbss
 80019e8:	200000bc 	.word	0x200000bc
  ldr r4, =_ebss
 80019ec:	2000027c 	.word	0x2000027c

080019f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019f0:	e7fe      	b.n	80019f0 <ADC1_2_IRQHandler>
	...

080019f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f8:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <HAL_Init+0x28>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <HAL_Init+0x28>)
 80019fe:	f043 0310 	orr.w	r3, r3, #16
 8001a02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a04:	2003      	movs	r0, #3
 8001a06:	f000 f923 	bl	8001c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a0a:	200f      	movs	r0, #15
 8001a0c:	f000 f808 	bl	8001a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a10:	f7ff febc 	bl	800178c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40022000 	.word	0x40022000

08001a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_InitTick+0x54>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_InitTick+0x58>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 f93b 	bl	8001cba <HAL_SYSTICK_Config>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00e      	b.n	8001a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b0f      	cmp	r3, #15
 8001a52:	d80a      	bhi.n	8001a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a54:	2200      	movs	r2, #0
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295
 8001a5c:	f000 f903 	bl	8001c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a60:	4a06      	ldr	r2, [pc, #24]	; (8001a7c <HAL_InitTick+0x5c>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e000      	b.n	8001a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200000ac 	.word	0x200000ac
 8001a78:	200000b8 	.word	0x200000b8
 8001a7c:	200000b4 	.word	0x200000b4

08001a80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <HAL_IncTick+0x1c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <HAL_IncTick+0x20>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a03      	ldr	r2, [pc, #12]	; (8001aa0 <HAL_IncTick+0x20>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	200000b8 	.word	0x200000b8
 8001aa0:	20000278 	.word	0x20000278

08001aa4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa8:	4b02      	ldr	r3, [pc, #8]	; (8001ab4 <HAL_GetTick+0x10>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	20000278 	.word	0x20000278

08001ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <__NVIC_SetPriorityGrouping+0x44>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ace:	68ba      	ldr	r2, [r7, #8]
 8001ad0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aea:	4a04      	ldr	r2, [pc, #16]	; (8001afc <__NVIC_SetPriorityGrouping+0x44>)
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	60d3      	str	r3, [r2, #12]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b04:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <__NVIC_GetPriorityGrouping+0x18>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	0a1b      	lsrs	r3, r3, #8
 8001b0a:	f003 0307 	and.w	r3, r3, #7
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	db0b      	blt.n	8001b46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	f003 021f 	and.w	r2, r3, #31
 8001b34:	4906      	ldr	r1, [pc, #24]	; (8001b50 <__NVIC_EnableIRQ+0x34>)
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	095b      	lsrs	r3, r3, #5
 8001b3c:	2001      	movs	r0, #1
 8001b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr
 8001b50:	e000e100 	.word	0xe000e100

08001b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	6039      	str	r1, [r7, #0]
 8001b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	db0a      	blt.n	8001b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	490c      	ldr	r1, [pc, #48]	; (8001ba0 <__NVIC_SetPriority+0x4c>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	0112      	lsls	r2, r2, #4
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	440b      	add	r3, r1
 8001b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b7c:	e00a      	b.n	8001b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4908      	ldr	r1, [pc, #32]	; (8001ba4 <__NVIC_SetPriority+0x50>)
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	3b04      	subs	r3, #4
 8001b8c:	0112      	lsls	r2, r2, #4
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	440b      	add	r3, r1
 8001b92:	761a      	strb	r2, [r3, #24]
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000e100 	.word	0xe000e100
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b089      	sub	sp, #36	; 0x24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f1c3 0307 	rsb	r3, r3, #7
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	bf28      	it	cs
 8001bc6:	2304      	movcs	r3, #4
 8001bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	2b06      	cmp	r3, #6
 8001bd0:	d902      	bls.n	8001bd8 <NVIC_EncodePriority+0x30>
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3b03      	subs	r3, #3
 8001bd6:	e000      	b.n	8001bda <NVIC_EncodePriority+0x32>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43da      	mvns	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	43d9      	mvns	r1, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c00:	4313      	orrs	r3, r2
         );
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3724      	adds	r7, #36	; 0x24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr

08001c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c1c:	d301      	bcc.n	8001c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e00f      	b.n	8001c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c22:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <SysTick_Config+0x40>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2a:	210f      	movs	r1, #15
 8001c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c30:	f7ff ff90 	bl	8001b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c34:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <SysTick_Config+0x40>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3a:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <SysTick_Config+0x40>)
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	e000e010 	.word	0xe000e010

08001c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f7ff ff2d 	bl	8001ab8 <__NVIC_SetPriorityGrouping>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b086      	sub	sp, #24
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	60b9      	str	r1, [r7, #8]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c78:	f7ff ff42 	bl	8001b00 <__NVIC_GetPriorityGrouping>
 8001c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	68b9      	ldr	r1, [r7, #8]
 8001c82:	6978      	ldr	r0, [r7, #20]
 8001c84:	f7ff ff90 	bl	8001ba8 <NVIC_EncodePriority>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff5f 	bl	8001b54 <__NVIC_SetPriority>
}
 8001c96:	bf00      	nop
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff35 	bl	8001b1c <__NVIC_EnableIRQ>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffa2 	bl	8001c0c <SysTick_Config>
 8001cc8:	4603      	mov	r3, r0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b08b      	sub	sp, #44	; 0x2c
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce6:	e148      	b.n	8001f7a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ce8:	2201      	movs	r2, #1
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	f040 8137 	bne.w	8001f74 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4aa3      	ldr	r2, [pc, #652]	; (8001f98 <HAL_GPIO_Init+0x2c4>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d05e      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d10:	4aa1      	ldr	r2, [pc, #644]	; (8001f98 <HAL_GPIO_Init+0x2c4>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d875      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d16:	4aa1      	ldr	r2, [pc, #644]	; (8001f9c <HAL_GPIO_Init+0x2c8>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d058      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d1c:	4a9f      	ldr	r2, [pc, #636]	; (8001f9c <HAL_GPIO_Init+0x2c8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d86f      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d22:	4a9f      	ldr	r2, [pc, #636]	; (8001fa0 <HAL_GPIO_Init+0x2cc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d052      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d28:	4a9d      	ldr	r2, [pc, #628]	; (8001fa0 <HAL_GPIO_Init+0x2cc>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d869      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d2e:	4a9d      	ldr	r2, [pc, #628]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d04c      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d34:	4a9b      	ldr	r2, [pc, #620]	; (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d863      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d3a:	4a9b      	ldr	r2, [pc, #620]	; (8001fa8 <HAL_GPIO_Init+0x2d4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d046      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d40:	4a99      	ldr	r2, [pc, #612]	; (8001fa8 <HAL_GPIO_Init+0x2d4>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d85d      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d46:	2b12      	cmp	r3, #18
 8001d48:	d82a      	bhi.n	8001da0 <HAL_GPIO_Init+0xcc>
 8001d4a:	2b12      	cmp	r3, #18
 8001d4c:	d859      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d4e:	a201      	add	r2, pc, #4	; (adr r2, 8001d54 <HAL_GPIO_Init+0x80>)
 8001d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d54:	08001dcf 	.word	0x08001dcf
 8001d58:	08001da9 	.word	0x08001da9
 8001d5c:	08001dbb 	.word	0x08001dbb
 8001d60:	08001dfd 	.word	0x08001dfd
 8001d64:	08001e03 	.word	0x08001e03
 8001d68:	08001e03 	.word	0x08001e03
 8001d6c:	08001e03 	.word	0x08001e03
 8001d70:	08001e03 	.word	0x08001e03
 8001d74:	08001e03 	.word	0x08001e03
 8001d78:	08001e03 	.word	0x08001e03
 8001d7c:	08001e03 	.word	0x08001e03
 8001d80:	08001e03 	.word	0x08001e03
 8001d84:	08001e03 	.word	0x08001e03
 8001d88:	08001e03 	.word	0x08001e03
 8001d8c:	08001e03 	.word	0x08001e03
 8001d90:	08001e03 	.word	0x08001e03
 8001d94:	08001e03 	.word	0x08001e03
 8001d98:	08001db1 	.word	0x08001db1
 8001d9c:	08001dc5 	.word	0x08001dc5
 8001da0:	4a82      	ldr	r2, [pc, #520]	; (8001fac <HAL_GPIO_Init+0x2d8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d013      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001da6:	e02c      	b.n	8001e02 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	623b      	str	r3, [r7, #32]
          break;
 8001dae:	e029      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	3304      	adds	r3, #4
 8001db6:	623b      	str	r3, [r7, #32]
          break;
 8001db8:	e024      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	623b      	str	r3, [r7, #32]
          break;
 8001dc2:	e01f      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	330c      	adds	r3, #12
 8001dca:	623b      	str	r3, [r7, #32]
          break;
 8001dcc:	e01a      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d102      	bne.n	8001ddc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dd6:	2304      	movs	r3, #4
 8001dd8:	623b      	str	r3, [r7, #32]
          break;
 8001dda:	e013      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d105      	bne.n	8001df0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001de4:	2308      	movs	r3, #8
 8001de6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	611a      	str	r2, [r3, #16]
          break;
 8001dee:	e009      	b.n	8001e04 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df0:	2308      	movs	r3, #8
 8001df2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69fa      	ldr	r2, [r7, #28]
 8001df8:	615a      	str	r2, [r3, #20]
          break;
 8001dfa:	e003      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	623b      	str	r3, [r7, #32]
          break;
 8001e00:	e000      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          break;
 8001e02:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	2bff      	cmp	r3, #255	; 0xff
 8001e08:	d801      	bhi.n	8001e0e <HAL_GPIO_Init+0x13a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	e001      	b.n	8001e12 <HAL_GPIO_Init+0x13e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3304      	adds	r3, #4
 8001e12:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	2bff      	cmp	r3, #255	; 0xff
 8001e18:	d802      	bhi.n	8001e20 <HAL_GPIO_Init+0x14c>
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	e002      	b.n	8001e26 <HAL_GPIO_Init+0x152>
 8001e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e22:	3b08      	subs	r3, #8
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	210f      	movs	r1, #15
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	fa01 f303 	lsl.w	r3, r1, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	401a      	ands	r2, r3
 8001e38:	6a39      	ldr	r1, [r7, #32]
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e40:	431a      	orrs	r2, r3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 8090 	beq.w	8001f74 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e54:	4b56      	ldr	r3, [pc, #344]	; (8001fb0 <HAL_GPIO_Init+0x2dc>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a55      	ldr	r2, [pc, #340]	; (8001fb0 <HAL_GPIO_Init+0x2dc>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b53      	ldr	r3, [pc, #332]	; (8001fb0 <HAL_GPIO_Init+0x2dc>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e6c:	4a51      	ldr	r2, [pc, #324]	; (8001fb4 <HAL_GPIO_Init+0x2e0>)
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e78:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	220f      	movs	r2, #15
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a49      	ldr	r2, [pc, #292]	; (8001fb8 <HAL_GPIO_Init+0x2e4>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d00d      	beq.n	8001eb4 <HAL_GPIO_Init+0x1e0>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a48      	ldr	r2, [pc, #288]	; (8001fbc <HAL_GPIO_Init+0x2e8>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d007      	beq.n	8001eb0 <HAL_GPIO_Init+0x1dc>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a47      	ldr	r2, [pc, #284]	; (8001fc0 <HAL_GPIO_Init+0x2ec>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d101      	bne.n	8001eac <HAL_GPIO_Init+0x1d8>
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	e004      	b.n	8001eb6 <HAL_GPIO_Init+0x1e2>
 8001eac:	2303      	movs	r3, #3
 8001eae:	e002      	b.n	8001eb6 <HAL_GPIO_Init+0x1e2>
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e000      	b.n	8001eb6 <HAL_GPIO_Init+0x1e2>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eb8:	f002 0203 	and.w	r2, r2, #3
 8001ebc:	0092      	lsls	r2, r2, #2
 8001ebe:	4093      	lsls	r3, r2
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ec6:	493b      	ldr	r1, [pc, #236]	; (8001fb4 <HAL_GPIO_Init+0x2e0>)
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eca:	089b      	lsrs	r3, r3, #2
 8001ecc:	3302      	adds	r3, #2
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d006      	beq.n	8001eee <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ee0:	4b38      	ldr	r3, [pc, #224]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	4937      	ldr	r1, [pc, #220]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	608b      	str	r3, [r1, #8]
 8001eec:	e006      	b.n	8001efc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001eee:	4b35      	ldr	r3, [pc, #212]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	4933      	ldr	r1, [pc, #204]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d006      	beq.n	8001f16 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f08:	4b2e      	ldr	r3, [pc, #184]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f0a:	68da      	ldr	r2, [r3, #12]
 8001f0c:	492d      	ldr	r1, [pc, #180]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	60cb      	str	r3, [r1, #12]
 8001f14:	e006      	b.n	8001f24 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f16:	4b2b      	ldr	r3, [pc, #172]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f18:	68da      	ldr	r2, [r3, #12]
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	4929      	ldr	r1, [pc, #164]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f20:	4013      	ands	r3, r2
 8001f22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d006      	beq.n	8001f3e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f30:	4b24      	ldr	r3, [pc, #144]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	4923      	ldr	r1, [pc, #140]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
 8001f3c:	e006      	b.n	8001f4c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f3e:	4b21      	ldr	r3, [pc, #132]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	43db      	mvns	r3, r3
 8001f46:	491f      	ldr	r1, [pc, #124]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d006      	beq.n	8001f66 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4919      	ldr	r1, [pc, #100]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	600b      	str	r3, [r1, #0]
 8001f64:	e006      	b.n	8001f74 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f66:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	4915      	ldr	r1, [pc, #84]	; (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	3301      	adds	r3, #1
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f80:	fa22 f303 	lsr.w	r3, r2, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f47f aeaf 	bne.w	8001ce8 <HAL_GPIO_Init+0x14>
  }
}
 8001f8a:	bf00      	nop
 8001f8c:	bf00      	nop
 8001f8e:	372c      	adds	r7, #44	; 0x2c
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	10320000 	.word	0x10320000
 8001f9c:	10310000 	.word	0x10310000
 8001fa0:	10220000 	.word	0x10220000
 8001fa4:	10210000 	.word	0x10210000
 8001fa8:	10120000 	.word	0x10120000
 8001fac:	10110000 	.word	0x10110000
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	40010000 	.word	0x40010000
 8001fb8:	40010800 	.word	0x40010800
 8001fbc:	40010c00 	.word	0x40010c00
 8001fc0:	40011000 	.word	0x40011000
 8001fc4:	40010400 	.word	0x40010400

08001fc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	887b      	ldrh	r3, [r7, #2]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d002      	beq.n	8001fe6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	73fb      	strb	r3, [r7, #15]
 8001fe4:	e001      	b.n	8001fea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
 8001ffe:	460b      	mov	r3, r1
 8002000:	807b      	strh	r3, [r7, #2]
 8002002:	4613      	mov	r3, r2
 8002004:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002006:	787b      	ldrb	r3, [r7, #1]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800200c:	887a      	ldrh	r2, [r7, #2]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002012:	e003      	b.n	800201c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002014:	887b      	ldrh	r3, [r7, #2]
 8002016:	041a      	lsls	r2, r3, #16
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	611a      	str	r2, [r3, #16]
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	bc80      	pop	{r7}
 8002024:	4770      	bx	lr

08002026 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002026:	b480      	push	{r7}
 8002028:	b085      	sub	sp, #20
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
 800202e:	460b      	mov	r3, r1
 8002030:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002038:	887a      	ldrh	r2, [r7, #2]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	4013      	ands	r3, r2
 800203e:	041a      	lsls	r2, r3, #16
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	43d9      	mvns	r1, r3
 8002044:	887b      	ldrh	r3, [r7, #2]
 8002046:	400b      	ands	r3, r1
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	611a      	str	r2, [r3, #16]
}
 800204e:	bf00      	nop
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e26c      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	2b00      	cmp	r3, #0
 8002074:	f000 8087 	beq.w	8002186 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002078:	4b92      	ldr	r3, [pc, #584]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 030c 	and.w	r3, r3, #12
 8002080:	2b04      	cmp	r3, #4
 8002082:	d00c      	beq.n	800209e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002084:	4b8f      	ldr	r3, [pc, #572]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f003 030c 	and.w	r3, r3, #12
 800208c:	2b08      	cmp	r3, #8
 800208e:	d112      	bne.n	80020b6 <HAL_RCC_OscConfig+0x5e>
 8002090:	4b8c      	ldr	r3, [pc, #560]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002098:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800209c:	d10b      	bne.n	80020b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209e:	4b89      	ldr	r3, [pc, #548]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d06c      	beq.n	8002184 <HAL_RCC_OscConfig+0x12c>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d168      	bne.n	8002184 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e246      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020be:	d106      	bne.n	80020ce <HAL_RCC_OscConfig+0x76>
 80020c0:	4b80      	ldr	r3, [pc, #512]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a7f      	ldr	r2, [pc, #508]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ca:	6013      	str	r3, [r2, #0]
 80020cc:	e02e      	b.n	800212c <HAL_RCC_OscConfig+0xd4>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10c      	bne.n	80020f0 <HAL_RCC_OscConfig+0x98>
 80020d6:	4b7b      	ldr	r3, [pc, #492]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a7a      	ldr	r2, [pc, #488]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4b78      	ldr	r3, [pc, #480]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a77      	ldr	r2, [pc, #476]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	e01d      	b.n	800212c <HAL_RCC_OscConfig+0xd4>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020f8:	d10c      	bne.n	8002114 <HAL_RCC_OscConfig+0xbc>
 80020fa:	4b72      	ldr	r3, [pc, #456]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a71      	ldr	r2, [pc, #452]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	4b6f      	ldr	r3, [pc, #444]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a6e      	ldr	r2, [pc, #440]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 800210c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	e00b      	b.n	800212c <HAL_RCC_OscConfig+0xd4>
 8002114:	4b6b      	ldr	r3, [pc, #428]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a6a      	ldr	r2, [pc, #424]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 800211a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	4b68      	ldr	r3, [pc, #416]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a67      	ldr	r2, [pc, #412]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800212a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d013      	beq.n	800215c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002134:	f7ff fcb6 	bl	8001aa4 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800213c:	f7ff fcb2 	bl	8001aa4 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b64      	cmp	r3, #100	; 0x64
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e1fa      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800214e:	4b5d      	ldr	r3, [pc, #372]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0f0      	beq.n	800213c <HAL_RCC_OscConfig+0xe4>
 800215a:	e014      	b.n	8002186 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7ff fca2 	bl	8001aa4 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002164:	f7ff fc9e 	bl	8001aa4 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b64      	cmp	r3, #100	; 0x64
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e1e6      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002176:	4b53      	ldr	r3, [pc, #332]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0x10c>
 8002182:	e000      	b.n	8002186 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d063      	beq.n	800225a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002192:	4b4c      	ldr	r3, [pc, #304]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f003 030c 	and.w	r3, r3, #12
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00b      	beq.n	80021b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800219e:	4b49      	ldr	r3, [pc, #292]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	2b08      	cmp	r3, #8
 80021a8:	d11c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x18c>
 80021aa:	4b46      	ldr	r3, [pc, #280]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d116      	bne.n	80021e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b6:	4b43      	ldr	r3, [pc, #268]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d005      	beq.n	80021ce <HAL_RCC_OscConfig+0x176>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d001      	beq.n	80021ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e1ba      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ce:	4b3d      	ldr	r3, [pc, #244]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	4939      	ldr	r1, [pc, #228]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021e2:	e03a      	b.n	800225a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d020      	beq.n	800222e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021ec:	4b36      	ldr	r3, [pc, #216]	; (80022c8 <HAL_RCC_OscConfig+0x270>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f2:	f7ff fc57 	bl	8001aa4 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021fa:	f7ff fc53 	bl	8001aa4 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e19b      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220c:	4b2d      	ldr	r3, [pc, #180]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002218:	4b2a      	ldr	r3, [pc, #168]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	4927      	ldr	r1, [pc, #156]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002228:	4313      	orrs	r3, r2
 800222a:	600b      	str	r3, [r1, #0]
 800222c:	e015      	b.n	800225a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800222e:	4b26      	ldr	r3, [pc, #152]	; (80022c8 <HAL_RCC_OscConfig+0x270>)
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002234:	f7ff fc36 	bl	8001aa4 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800223c:	f7ff fc32 	bl	8001aa4 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e17a      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800224e:	4b1d      	ldr	r3, [pc, #116]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f0      	bne.n	800223c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d03a      	beq.n	80022dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d019      	beq.n	80022a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800226e:	4b17      	ldr	r3, [pc, #92]	; (80022cc <HAL_RCC_OscConfig+0x274>)
 8002270:	2201      	movs	r2, #1
 8002272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002274:	f7ff fc16 	bl	8001aa4 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227c:	f7ff fc12 	bl	8001aa4 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e15a      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800228e:	4b0d      	ldr	r3, [pc, #52]	; (80022c4 <HAL_RCC_OscConfig+0x26c>)
 8002290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800229a:	2001      	movs	r0, #1
 800229c:	f000 fa9a 	bl	80027d4 <RCC_Delay>
 80022a0:	e01c      	b.n	80022dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022a2:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <HAL_RCC_OscConfig+0x274>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a8:	f7ff fbfc 	bl	8001aa4 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ae:	e00f      	b.n	80022d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b0:	f7ff fbf8 	bl	8001aa4 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d908      	bls.n	80022d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e140      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
 80022c2:	bf00      	nop
 80022c4:	40021000 	.word	0x40021000
 80022c8:	42420000 	.word	0x42420000
 80022cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022d0:	4b9e      	ldr	r3, [pc, #632]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80022d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1e9      	bne.n	80022b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f000 80a6 	beq.w	8002436 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022ea:	2300      	movs	r3, #0
 80022ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ee:	4b97      	ldr	r3, [pc, #604]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10d      	bne.n	8002316 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022fa:	4b94      	ldr	r3, [pc, #592]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	4a93      	ldr	r2, [pc, #588]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002304:	61d3      	str	r3, [r2, #28]
 8002306:	4b91      	ldr	r3, [pc, #580]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002312:	2301      	movs	r3, #1
 8002314:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002316:	4b8e      	ldr	r3, [pc, #568]	; (8002550 <HAL_RCC_OscConfig+0x4f8>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231e:	2b00      	cmp	r3, #0
 8002320:	d118      	bne.n	8002354 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002322:	4b8b      	ldr	r3, [pc, #556]	; (8002550 <HAL_RCC_OscConfig+0x4f8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a8a      	ldr	r2, [pc, #552]	; (8002550 <HAL_RCC_OscConfig+0x4f8>)
 8002328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800232c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800232e:	f7ff fbb9 	bl	8001aa4 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002336:	f7ff fbb5 	bl	8001aa4 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b64      	cmp	r3, #100	; 0x64
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e0fd      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002348:	4b81      	ldr	r3, [pc, #516]	; (8002550 <HAL_RCC_OscConfig+0x4f8>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0f0      	beq.n	8002336 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d106      	bne.n	800236a <HAL_RCC_OscConfig+0x312>
 800235c:	4b7b      	ldr	r3, [pc, #492]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	4a7a      	ldr	r2, [pc, #488]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	6213      	str	r3, [r2, #32]
 8002368:	e02d      	b.n	80023c6 <HAL_RCC_OscConfig+0x36e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d10c      	bne.n	800238c <HAL_RCC_OscConfig+0x334>
 8002372:	4b76      	ldr	r3, [pc, #472]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	4a75      	ldr	r2, [pc, #468]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002378:	f023 0301 	bic.w	r3, r3, #1
 800237c:	6213      	str	r3, [r2, #32]
 800237e:	4b73      	ldr	r3, [pc, #460]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	4a72      	ldr	r2, [pc, #456]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002384:	f023 0304 	bic.w	r3, r3, #4
 8002388:	6213      	str	r3, [r2, #32]
 800238a:	e01c      	b.n	80023c6 <HAL_RCC_OscConfig+0x36e>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	2b05      	cmp	r3, #5
 8002392:	d10c      	bne.n	80023ae <HAL_RCC_OscConfig+0x356>
 8002394:	4b6d      	ldr	r3, [pc, #436]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	4a6c      	ldr	r2, [pc, #432]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 800239a:	f043 0304 	orr.w	r3, r3, #4
 800239e:	6213      	str	r3, [r2, #32]
 80023a0:	4b6a      	ldr	r3, [pc, #424]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	4a69      	ldr	r2, [pc, #420]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80023a6:	f043 0301 	orr.w	r3, r3, #1
 80023aa:	6213      	str	r3, [r2, #32]
 80023ac:	e00b      	b.n	80023c6 <HAL_RCC_OscConfig+0x36e>
 80023ae:	4b67      	ldr	r3, [pc, #412]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	4a66      	ldr	r2, [pc, #408]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80023b4:	f023 0301 	bic.w	r3, r3, #1
 80023b8:	6213      	str	r3, [r2, #32]
 80023ba:	4b64      	ldr	r3, [pc, #400]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	4a63      	ldr	r2, [pc, #396]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80023c0:	f023 0304 	bic.w	r3, r3, #4
 80023c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d015      	beq.n	80023fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ce:	f7ff fb69 	bl	8001aa4 <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023d4:	e00a      	b.n	80023ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7ff fb65 	bl	8001aa4 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e0ab      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ec:	4b57      	ldr	r3, [pc, #348]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d0ee      	beq.n	80023d6 <HAL_RCC_OscConfig+0x37e>
 80023f8:	e014      	b.n	8002424 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fa:	f7ff fb53 	bl	8001aa4 <HAL_GetTick>
 80023fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002400:	e00a      	b.n	8002418 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002402:	f7ff fb4f 	bl	8001aa4 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002410:	4293      	cmp	r3, r2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e095      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002418:	4b4c      	ldr	r3, [pc, #304]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 800241a:	6a1b      	ldr	r3, [r3, #32]
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1ee      	bne.n	8002402 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002424:	7dfb      	ldrb	r3, [r7, #23]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d105      	bne.n	8002436 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800242a:	4b48      	ldr	r3, [pc, #288]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	4a47      	ldr	r2, [pc, #284]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002430:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002434:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	2b00      	cmp	r3, #0
 800243c:	f000 8081 	beq.w	8002542 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002440:	4b42      	ldr	r3, [pc, #264]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b08      	cmp	r3, #8
 800244a:	d061      	beq.n	8002510 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	2b02      	cmp	r3, #2
 8002452:	d146      	bne.n	80024e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002454:	4b3f      	ldr	r3, [pc, #252]	; (8002554 <HAL_RCC_OscConfig+0x4fc>)
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245a:	f7ff fb23 	bl	8001aa4 <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002462:	f7ff fb1f 	bl	8001aa4 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e067      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002474:	4b35      	ldr	r3, [pc, #212]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1f0      	bne.n	8002462 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a1b      	ldr	r3, [r3, #32]
 8002484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002488:	d108      	bne.n	800249c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800248a:	4b30      	ldr	r3, [pc, #192]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	492d      	ldr	r1, [pc, #180]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800249c:	4b2b      	ldr	r3, [pc, #172]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a19      	ldr	r1, [r3, #32]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ac:	430b      	orrs	r3, r1
 80024ae:	4927      	ldr	r1, [pc, #156]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024b4:	4b27      	ldr	r3, [pc, #156]	; (8002554 <HAL_RCC_OscConfig+0x4fc>)
 80024b6:	2201      	movs	r2, #1
 80024b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ba:	f7ff faf3 	bl	8001aa4 <HAL_GetTick>
 80024be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024c0:	e008      	b.n	80024d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c2:	f7ff faef 	bl	8001aa4 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e037      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024d4:	4b1d      	ldr	r3, [pc, #116]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0f0      	beq.n	80024c2 <HAL_RCC_OscConfig+0x46a>
 80024e0:	e02f      	b.n	8002542 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e2:	4b1c      	ldr	r3, [pc, #112]	; (8002554 <HAL_RCC_OscConfig+0x4fc>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e8:	f7ff fadc 	bl	8001aa4 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f0:	f7ff fad8 	bl	8001aa4 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e020      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002502:	4b12      	ldr	r3, [pc, #72]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f0      	bne.n	80024f0 <HAL_RCC_OscConfig+0x498>
 800250e:	e018      	b.n	8002542 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d101      	bne.n	800251c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e013      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800251c:	4b0b      	ldr	r3, [pc, #44]	; (800254c <HAL_RCC_OscConfig+0x4f4>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	429a      	cmp	r2, r3
 800252e:	d106      	bne.n	800253e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800253a:	429a      	cmp	r2, r3
 800253c:	d001      	beq.n	8002542 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40021000 	.word	0x40021000
 8002550:	40007000 	.word	0x40007000
 8002554:	42420060 	.word	0x42420060

08002558 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e0d0      	b.n	800270e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800256c:	4b6a      	ldr	r3, [pc, #424]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	429a      	cmp	r2, r3
 8002578:	d910      	bls.n	800259c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257a:	4b67      	ldr	r3, [pc, #412]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f023 0207 	bic.w	r2, r3, #7
 8002582:	4965      	ldr	r1, [pc, #404]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	4313      	orrs	r3, r2
 8002588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800258a:	4b63      	ldr	r3, [pc, #396]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	683a      	ldr	r2, [r7, #0]
 8002594:	429a      	cmp	r2, r3
 8002596:	d001      	beq.n	800259c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e0b8      	b.n	800270e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d020      	beq.n	80025ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0304 	and.w	r3, r3, #4
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025b4:	4b59      	ldr	r3, [pc, #356]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	4a58      	ldr	r2, [pc, #352]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80025ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80025be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0308 	and.w	r3, r3, #8
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025cc:	4b53      	ldr	r3, [pc, #332]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	4a52      	ldr	r2, [pc, #328]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80025d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025d8:	4b50      	ldr	r3, [pc, #320]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	494d      	ldr	r1, [pc, #308]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d040      	beq.n	8002678 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d107      	bne.n	800260e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025fe:	4b47      	ldr	r3, [pc, #284]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d115      	bne.n	8002636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e07f      	b.n	800270e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2b02      	cmp	r3, #2
 8002614:	d107      	bne.n	8002626 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002616:	4b41      	ldr	r3, [pc, #260]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d109      	bne.n	8002636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e073      	b.n	800270e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002626:	4b3d      	ldr	r3, [pc, #244]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e06b      	b.n	800270e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002636:	4b39      	ldr	r3, [pc, #228]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f023 0203 	bic.w	r2, r3, #3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	4936      	ldr	r1, [pc, #216]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 8002644:	4313      	orrs	r3, r2
 8002646:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002648:	f7ff fa2c 	bl	8001aa4 <HAL_GetTick>
 800264c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264e:	e00a      	b.n	8002666 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002650:	f7ff fa28 	bl	8001aa4 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	f241 3288 	movw	r2, #5000	; 0x1388
 800265e:	4293      	cmp	r3, r2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e053      	b.n	800270e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002666:	4b2d      	ldr	r3, [pc, #180]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f003 020c 	and.w	r2, r3, #12
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	429a      	cmp	r2, r3
 8002676:	d1eb      	bne.n	8002650 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002678:	4b27      	ldr	r3, [pc, #156]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0307 	and.w	r3, r3, #7
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	429a      	cmp	r2, r3
 8002684:	d210      	bcs.n	80026a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002686:	4b24      	ldr	r3, [pc, #144]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f023 0207 	bic.w	r2, r3, #7
 800268e:	4922      	ldr	r1, [pc, #136]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	4313      	orrs	r3, r2
 8002694:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002696:	4b20      	ldr	r3, [pc, #128]	; (8002718 <HAL_RCC_ClockConfig+0x1c0>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0307 	and.w	r3, r3, #7
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d001      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e032      	b.n	800270e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d008      	beq.n	80026c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026b4:	4b19      	ldr	r3, [pc, #100]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	4916      	ldr	r1, [pc, #88]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d009      	beq.n	80026e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026d2:	4b12      	ldr	r3, [pc, #72]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	490e      	ldr	r1, [pc, #56]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026e6:	f000 f821 	bl	800272c <HAL_RCC_GetSysClockFreq>
 80026ea:	4602      	mov	r2, r0
 80026ec:	4b0b      	ldr	r3, [pc, #44]	; (800271c <HAL_RCC_ClockConfig+0x1c4>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	091b      	lsrs	r3, r3, #4
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	490a      	ldr	r1, [pc, #40]	; (8002720 <HAL_RCC_ClockConfig+0x1c8>)
 80026f8:	5ccb      	ldrb	r3, [r1, r3]
 80026fa:	fa22 f303 	lsr.w	r3, r2, r3
 80026fe:	4a09      	ldr	r2, [pc, #36]	; (8002724 <HAL_RCC_ClockConfig+0x1cc>)
 8002700:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002702:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_RCC_ClockConfig+0x1d0>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff f98a 	bl	8001a20 <HAL_InitTick>

  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40022000 	.word	0x40022000
 800271c:	40021000 	.word	0x40021000
 8002720:	08003038 	.word	0x08003038
 8002724:	200000ac 	.word	0x200000ac
 8002728:	200000b4 	.word	0x200000b4

0800272c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800272c:	b480      	push	{r7}
 800272e:	b087      	sub	sp, #28
 8002730:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002732:	2300      	movs	r3, #0
 8002734:	60fb      	str	r3, [r7, #12]
 8002736:	2300      	movs	r3, #0
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	2300      	movs	r3, #0
 8002740:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002746:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	2b04      	cmp	r3, #4
 8002754:	d002      	beq.n	800275c <HAL_RCC_GetSysClockFreq+0x30>
 8002756:	2b08      	cmp	r3, #8
 8002758:	d003      	beq.n	8002762 <HAL_RCC_GetSysClockFreq+0x36>
 800275a:	e027      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800275c:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800275e:	613b      	str	r3, [r7, #16]
      break;
 8002760:	e027      	b.n	80027b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	0c9b      	lsrs	r3, r3, #18
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	4a17      	ldr	r2, [pc, #92]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800276c:	5cd3      	ldrb	r3, [r2, r3]
 800276e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d010      	beq.n	800279c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800277a:	4b11      	ldr	r3, [pc, #68]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	0c5b      	lsrs	r3, r3, #17
 8002780:	f003 0301 	and.w	r3, r3, #1
 8002784:	4a11      	ldr	r2, [pc, #68]	; (80027cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002786:	5cd3      	ldrb	r3, [r2, r3]
 8002788:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a0d      	ldr	r2, [pc, #52]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800278e:	fb02 f203 	mul.w	r2, r2, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	fbb2 f3f3 	udiv	r3, r2, r3
 8002798:	617b      	str	r3, [r7, #20]
 800279a:	e004      	b.n	80027a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a0c      	ldr	r2, [pc, #48]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80027a0:	fb02 f303 	mul.w	r3, r2, r3
 80027a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	613b      	str	r3, [r7, #16]
      break;
 80027aa:	e002      	b.n	80027b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027ac:	4b05      	ldr	r3, [pc, #20]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80027ae:	613b      	str	r3, [r7, #16]
      break;
 80027b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027b2:	693b      	ldr	r3, [r7, #16]
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	371c      	adds	r7, #28
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
 80027c4:	007a1200 	.word	0x007a1200
 80027c8:	08003048 	.word	0x08003048
 80027cc:	08003058 	.word	0x08003058
 80027d0:	003d0900 	.word	0x003d0900

080027d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <RCC_Delay+0x34>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0a      	ldr	r2, [pc, #40]	; (800280c <RCC_Delay+0x38>)
 80027e2:	fba2 2303 	umull	r2, r3, r2, r3
 80027e6:	0a5b      	lsrs	r3, r3, #9
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027f0:	bf00      	nop
  }
  while (Delay --);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	1e5a      	subs	r2, r3, #1
 80027f6:	60fa      	str	r2, [r7, #12]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f9      	bne.n	80027f0 <RCC_Delay+0x1c>
}
 80027fc:	bf00      	nop
 80027fe:	bf00      	nop
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr
 8002808:	200000ac 	.word	0x200000ac
 800280c:	10624dd3 	.word	0x10624dd3

08002810 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e041      	b.n	80028a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d106      	bne.n	800283c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7fe ffda 	bl	80017f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	3304      	adds	r3, #4
 800284c:	4619      	mov	r1, r3
 800284e:	4610      	mov	r0, r2
 8002850:	f000 fa56 	bl	8002d00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d001      	beq.n	80028c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e035      	b.n	8002934 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2202      	movs	r2, #2
 80028cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68da      	ldr	r2, [r3, #12]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0201 	orr.w	r2, r2, #1
 80028de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a16      	ldr	r2, [pc, #88]	; (8002940 <HAL_TIM_Base_Start_IT+0x90>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d009      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x4e>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028f2:	d004      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x4e>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a12      	ldr	r2, [pc, #72]	; (8002944 <HAL_TIM_Base_Start_IT+0x94>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d111      	bne.n	8002922 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2b06      	cmp	r3, #6
 800290e:	d010      	beq.n	8002932 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002920:	e007      	b.n	8002932 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f042 0201 	orr.w	r2, r2, #1
 8002930:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	40012c00 	.word	0x40012c00
 8002944:	40000400 	.word	0x40000400

08002948 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d020      	beq.n	80029ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d01b      	beq.n	80029ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0202 	mvn.w	r2, #2
 800297c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2201      	movs	r2, #1
 8002982:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f998 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 8002998:	e005      	b.n	80029a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f98b 	bl	8002cb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f000 f99a 	bl	8002cda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d020      	beq.n	80029f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d01b      	beq.n	80029f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0204 	mvn.w	r2, #4
 80029c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2202      	movs	r2, #2
 80029ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f972 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f965 	bl	8002cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f974 	bl	8002cda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f003 0308 	and.w	r3, r3, #8
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d020      	beq.n	8002a44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d01b      	beq.n	8002a44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0208 	mvn.w	r2, #8
 8002a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2204      	movs	r2, #4
 8002a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f94c 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 8002a30:	e005      	b.n	8002a3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f93f 	bl	8002cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f94e 	bl	8002cda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f003 0310 	and.w	r3, r3, #16
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d020      	beq.n	8002a90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f003 0310 	and.w	r3, r3, #16
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d01b      	beq.n	8002a90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f06f 0210 	mvn.w	r2, #16
 8002a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2208      	movs	r2, #8
 8002a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f926 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 8002a7c:	e005      	b.n	8002a8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f919 	bl	8002cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f928 	bl	8002cda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00c      	beq.n	8002ab4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d007      	beq.n	8002ab4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0201 	mvn.w	r2, #1
 8002aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7fe ff66 	bl	8001980 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00c      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d007      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 fa6f 	bl	8002fb6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00c      	beq.n	8002afc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d007      	beq.n	8002afc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f8f8 	bl	8002cec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	f003 0320 	and.w	r3, r3, #32
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00c      	beq.n	8002b20 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f003 0320 	and.w	r3, r3, #32
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d007      	beq.n	8002b20 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f06f 0220 	mvn.w	r2, #32
 8002b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 fa42 	bl	8002fa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b20:	bf00      	nop
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_TIM_ConfigClockSource+0x1c>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e0b4      	b.n	8002cae <HAL_TIM_ConfigClockSource+0x186>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2202      	movs	r2, #2
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68ba      	ldr	r2, [r7, #8]
 8002b72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b7c:	d03e      	beq.n	8002bfc <HAL_TIM_ConfigClockSource+0xd4>
 8002b7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b82:	f200 8087 	bhi.w	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b8a:	f000 8086 	beq.w	8002c9a <HAL_TIM_ConfigClockSource+0x172>
 8002b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b92:	d87f      	bhi.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002b94:	2b70      	cmp	r3, #112	; 0x70
 8002b96:	d01a      	beq.n	8002bce <HAL_TIM_ConfigClockSource+0xa6>
 8002b98:	2b70      	cmp	r3, #112	; 0x70
 8002b9a:	d87b      	bhi.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002b9c:	2b60      	cmp	r3, #96	; 0x60
 8002b9e:	d050      	beq.n	8002c42 <HAL_TIM_ConfigClockSource+0x11a>
 8002ba0:	2b60      	cmp	r3, #96	; 0x60
 8002ba2:	d877      	bhi.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002ba4:	2b50      	cmp	r3, #80	; 0x50
 8002ba6:	d03c      	beq.n	8002c22 <HAL_TIM_ConfigClockSource+0xfa>
 8002ba8:	2b50      	cmp	r3, #80	; 0x50
 8002baa:	d873      	bhi.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002bac:	2b40      	cmp	r3, #64	; 0x40
 8002bae:	d058      	beq.n	8002c62 <HAL_TIM_ConfigClockSource+0x13a>
 8002bb0:	2b40      	cmp	r3, #64	; 0x40
 8002bb2:	d86f      	bhi.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002bb4:	2b30      	cmp	r3, #48	; 0x30
 8002bb6:	d064      	beq.n	8002c82 <HAL_TIM_ConfigClockSource+0x15a>
 8002bb8:	2b30      	cmp	r3, #48	; 0x30
 8002bba:	d86b      	bhi.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002bbc:	2b20      	cmp	r3, #32
 8002bbe:	d060      	beq.n	8002c82 <HAL_TIM_ConfigClockSource+0x15a>
 8002bc0:	2b20      	cmp	r3, #32
 8002bc2:	d867      	bhi.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d05c      	beq.n	8002c82 <HAL_TIM_ConfigClockSource+0x15a>
 8002bc8:	2b10      	cmp	r3, #16
 8002bca:	d05a      	beq.n	8002c82 <HAL_TIM_ConfigClockSource+0x15a>
 8002bcc:	e062      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6818      	ldr	r0, [r3, #0]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	6899      	ldr	r1, [r3, #8]
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	f000 f96a 	bl	8002eb6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	609a      	str	r2, [r3, #8]
      break;
 8002bfa:	e04f      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	6899      	ldr	r1, [r3, #8]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f000 f953 	bl	8002eb6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c1e:	609a      	str	r2, [r3, #8]
      break;
 8002c20:	e03c      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6818      	ldr	r0, [r3, #0]
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	6859      	ldr	r1, [r3, #4]
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	f000 f8ca 	bl	8002dc8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2150      	movs	r1, #80	; 0x50
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f000 f921 	bl	8002e82 <TIM_ITRx_SetConfig>
      break;
 8002c40:	e02c      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6818      	ldr	r0, [r3, #0]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	6859      	ldr	r1, [r3, #4]
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	f000 f8e8 	bl	8002e24 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2160      	movs	r1, #96	; 0x60
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 f911 	bl	8002e82 <TIM_ITRx_SetConfig>
      break;
 8002c60:	e01c      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6818      	ldr	r0, [r3, #0]
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	6859      	ldr	r1, [r3, #4]
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	461a      	mov	r2, r3
 8002c70:	f000 f8aa 	bl	8002dc8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2140      	movs	r1, #64	; 0x40
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f000 f901 	bl	8002e82 <TIM_ITRx_SetConfig>
      break;
 8002c80:	e00c      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	f000 f8f8 	bl	8002e82 <TIM_ITRx_SetConfig>
      break;
 8002c92:	e003      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	73fb      	strb	r3, [r7, #15]
      break;
 8002c98:	e000      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr

08002cda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr
	...

08002d00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a2b      	ldr	r2, [pc, #172]	; (8002dc0 <TIM_Base_SetConfig+0xc0>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d007      	beq.n	8002d28 <TIM_Base_SetConfig+0x28>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d1e:	d003      	beq.n	8002d28 <TIM_Base_SetConfig+0x28>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a28      	ldr	r2, [pc, #160]	; (8002dc4 <TIM_Base_SetConfig+0xc4>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d108      	bne.n	8002d3a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a20      	ldr	r2, [pc, #128]	; (8002dc0 <TIM_Base_SetConfig+0xc0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d007      	beq.n	8002d52 <TIM_Base_SetConfig+0x52>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d48:	d003      	beq.n	8002d52 <TIM_Base_SetConfig+0x52>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a1d      	ldr	r2, [pc, #116]	; (8002dc4 <TIM_Base_SetConfig+0xc4>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d108      	bne.n	8002d64 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a0d      	ldr	r2, [pc, #52]	; (8002dc0 <TIM_Base_SetConfig+0xc0>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d103      	bne.n	8002d98 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d005      	beq.n	8002db6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	f023 0201 	bic.w	r2, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	611a      	str	r2, [r3, #16]
  }
}
 8002db6:	bf00      	nop
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr
 8002dc0:	40012c00 	.word	0x40012c00
 8002dc4:	40000400 	.word	0x40000400

08002dc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b087      	sub	sp, #28
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a1b      	ldr	r3, [r3, #32]
 8002dd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	f023 0201 	bic.w	r2, r3, #1
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002df2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	011b      	lsls	r3, r3, #4
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f023 030a 	bic.w	r3, r3, #10
 8002e04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	621a      	str	r2, [r3, #32]
}
 8002e1a:	bf00      	nop
 8002e1c:	371c      	adds	r7, #28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr

08002e24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b087      	sub	sp, #28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	f023 0210 	bic.w	r2, r3, #16
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	031b      	lsls	r3, r3, #12
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e60:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	621a      	str	r2, [r3, #32]
}
 8002e78:	bf00      	nop
 8002e7a:	371c      	adds	r7, #28
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr

08002e82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b085      	sub	sp, #20
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
 8002e8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f043 0307 	orr.w	r3, r3, #7
 8002ea4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	609a      	str	r2, [r3, #8]
}
 8002eac:	bf00      	nop
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b087      	sub	sp, #28
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	60f8      	str	r0, [r7, #12]
 8002ebe:	60b9      	str	r1, [r7, #8]
 8002ec0:	607a      	str	r2, [r7, #4]
 8002ec2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ed0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	021a      	lsls	r2, r3, #8
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	609a      	str	r2, [r3, #8]
}
 8002eea:	bf00      	nop
 8002eec:	371c      	adds	r7, #28
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bc80      	pop	{r7}
 8002ef2:	4770      	bx	lr

08002ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d101      	bne.n	8002f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f08:	2302      	movs	r3, #2
 8002f0a:	e041      	b.n	8002f90 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a14      	ldr	r2, [pc, #80]	; (8002f9c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d009      	beq.n	8002f64 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f58:	d004      	beq.n	8002f64 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a10      	ldr	r2, [pc, #64]	; (8002fa0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d10c      	bne.n	8002f7e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68ba      	ldr	r2, [r7, #8]
 8002f7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bc80      	pop	{r7}
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	40012c00 	.word	0x40012c00
 8002fa0:	40000400 	.word	0x40000400

08002fa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bc80      	pop	{r7}
 8002fb4:	4770      	bx	lr

08002fb6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr

08002fc8 <__libc_init_array>:
 8002fc8:	b570      	push	{r4, r5, r6, lr}
 8002fca:	2600      	movs	r6, #0
 8002fcc:	4d0c      	ldr	r5, [pc, #48]	; (8003000 <__libc_init_array+0x38>)
 8002fce:	4c0d      	ldr	r4, [pc, #52]	; (8003004 <__libc_init_array+0x3c>)
 8002fd0:	1b64      	subs	r4, r4, r5
 8002fd2:	10a4      	asrs	r4, r4, #2
 8002fd4:	42a6      	cmp	r6, r4
 8002fd6:	d109      	bne.n	8002fec <__libc_init_array+0x24>
 8002fd8:	f000 f822 	bl	8003020 <_init>
 8002fdc:	2600      	movs	r6, #0
 8002fde:	4d0a      	ldr	r5, [pc, #40]	; (8003008 <__libc_init_array+0x40>)
 8002fe0:	4c0a      	ldr	r4, [pc, #40]	; (800300c <__libc_init_array+0x44>)
 8002fe2:	1b64      	subs	r4, r4, r5
 8002fe4:	10a4      	asrs	r4, r4, #2
 8002fe6:	42a6      	cmp	r6, r4
 8002fe8:	d105      	bne.n	8002ff6 <__libc_init_array+0x2e>
 8002fea:	bd70      	pop	{r4, r5, r6, pc}
 8002fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ff0:	4798      	blx	r3
 8002ff2:	3601      	adds	r6, #1
 8002ff4:	e7ee      	b.n	8002fd4 <__libc_init_array+0xc>
 8002ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ffa:	4798      	blx	r3
 8002ffc:	3601      	adds	r6, #1
 8002ffe:	e7f2      	b.n	8002fe6 <__libc_init_array+0x1e>
 8003000:	0800305c 	.word	0x0800305c
 8003004:	0800305c 	.word	0x0800305c
 8003008:	0800305c 	.word	0x0800305c
 800300c:	08003060 	.word	0x08003060

08003010 <memset>:
 8003010:	4603      	mov	r3, r0
 8003012:	4402      	add	r2, r0
 8003014:	4293      	cmp	r3, r2
 8003016:	d100      	bne.n	800301a <memset+0xa>
 8003018:	4770      	bx	lr
 800301a:	f803 1b01 	strb.w	r1, [r3], #1
 800301e:	e7f9      	b.n	8003014 <memset+0x4>

08003020 <_init>:
 8003020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003022:	bf00      	nop
 8003024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003026:	bc08      	pop	{r3}
 8003028:	469e      	mov	lr, r3
 800302a:	4770      	bx	lr

0800302c <_fini>:
 800302c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302e:	bf00      	nop
 8003030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003032:	bc08      	pop	{r3}
 8003034:	469e      	mov	lr, r3
 8003036:	4770      	bx	lr
