
STM32_Normal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ce8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08009df8  08009df8  0000adf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1c8  0800a1c8  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1c8  0800a1c8  0000b1c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1d0  0800a1d0  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1d0  0800a1d0  0000b1d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1d4  0800a1d4  0000b1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a1d8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  200001d4  0800a3ac  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  0800a3ac  0000c430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be45  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d63  00000000  00000000  00018042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  00019da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000087b  00000000  00000000  0001a880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001847c  00000000  00000000  0001b0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e317  00000000  00000000  00033577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000873e5  00000000  00000000  0004188e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8c73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f6c  00000000  00000000  000c8cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ccc24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08009de0 	.word	0x08009de0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08009de0 	.word	0x08009de0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2uiz>:
 8000fe4:	0042      	lsls	r2, r0, #1
 8000fe6:	d20e      	bcs.n	8001006 <__aeabi_f2uiz+0x22>
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fec:	d30b      	bcc.n	8001006 <__aeabi_f2uiz+0x22>
 8000fee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d409      	bmi.n	800100c <__aeabi_f2uiz+0x28>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001000:	fa23 f002 	lsr.w	r0, r3, r2
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr
 800100c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001010:	d101      	bne.n	8001016 <__aeabi_f2uiz+0x32>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	d102      	bne.n	800101c <__aeabi_f2uiz+0x38>
 8001016:	f04f 30ff 	mov.w	r0, #4294967295
 800101a:	4770      	bx	lr
 800101c:	f04f 0000 	mov.w	r0, #0
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <__aeabi_ldivmod>:
 8001024:	b97b      	cbnz	r3, 8001046 <__aeabi_ldivmod+0x22>
 8001026:	b972      	cbnz	r2, 8001046 <__aeabi_ldivmod+0x22>
 8001028:	2900      	cmp	r1, #0
 800102a:	bfbe      	ittt	lt
 800102c:	2000      	movlt	r0, #0
 800102e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001032:	e006      	blt.n	8001042 <__aeabi_ldivmod+0x1e>
 8001034:	bf08      	it	eq
 8001036:	2800      	cmpeq	r0, #0
 8001038:	bf1c      	itt	ne
 800103a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800103e:	f04f 30ff 	movne.w	r0, #4294967295
 8001042:	f000 b99b 	b.w	800137c <__aeabi_idiv0>
 8001046:	f1ad 0c08 	sub.w	ip, sp, #8
 800104a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800104e:	2900      	cmp	r1, #0
 8001050:	db09      	blt.n	8001066 <__aeabi_ldivmod+0x42>
 8001052:	2b00      	cmp	r3, #0
 8001054:	db1a      	blt.n	800108c <__aeabi_ldivmod+0x68>
 8001056:	f000 f835 	bl	80010c4 <__udivmoddi4>
 800105a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800105e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001062:	b004      	add	sp, #16
 8001064:	4770      	bx	lr
 8001066:	4240      	negs	r0, r0
 8001068:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800106c:	2b00      	cmp	r3, #0
 800106e:	db1b      	blt.n	80010a8 <__aeabi_ldivmod+0x84>
 8001070:	f000 f828 	bl	80010c4 <__udivmoddi4>
 8001074:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001078:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800107c:	b004      	add	sp, #16
 800107e:	4240      	negs	r0, r0
 8001080:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001084:	4252      	negs	r2, r2
 8001086:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800108a:	4770      	bx	lr
 800108c:	4252      	negs	r2, r2
 800108e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001092:	f000 f817 	bl	80010c4 <__udivmoddi4>
 8001096:	f8dd e004 	ldr.w	lr, [sp, #4]
 800109a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800109e:	b004      	add	sp, #16
 80010a0:	4240      	negs	r0, r0
 80010a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010a6:	4770      	bx	lr
 80010a8:	4252      	negs	r2, r2
 80010aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010ae:	f000 f809 	bl	80010c4 <__udivmoddi4>
 80010b2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010ba:	b004      	add	sp, #16
 80010bc:	4252      	negs	r2, r2
 80010be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010c2:	4770      	bx	lr

080010c4 <__udivmoddi4>:
 80010c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010c8:	9d08      	ldr	r5, [sp, #32]
 80010ca:	460c      	mov	r4, r1
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d14e      	bne.n	800116e <__udivmoddi4+0xaa>
 80010d0:	4694      	mov	ip, r2
 80010d2:	458c      	cmp	ip, r1
 80010d4:	4686      	mov	lr, r0
 80010d6:	fab2 f282 	clz	r2, r2
 80010da:	d962      	bls.n	80011a2 <__udivmoddi4+0xde>
 80010dc:	b14a      	cbz	r2, 80010f2 <__udivmoddi4+0x2e>
 80010de:	f1c2 0320 	rsb	r3, r2, #32
 80010e2:	4091      	lsls	r1, r2
 80010e4:	fa20 f303 	lsr.w	r3, r0, r3
 80010e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80010ec:	4319      	orrs	r1, r3
 80010ee:	fa00 fe02 	lsl.w	lr, r0, r2
 80010f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80010fa:	fb07 1114 	mls	r1, r7, r4, r1
 80010fe:	fa1f f68c 	uxth.w	r6, ip
 8001102:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001106:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800110a:	fb04 f106 	mul.w	r1, r4, r6
 800110e:	4299      	cmp	r1, r3
 8001110:	d90a      	bls.n	8001128 <__udivmoddi4+0x64>
 8001112:	eb1c 0303 	adds.w	r3, ip, r3
 8001116:	f104 30ff 	add.w	r0, r4, #4294967295
 800111a:	f080 8110 	bcs.w	800133e <__udivmoddi4+0x27a>
 800111e:	4299      	cmp	r1, r3
 8001120:	f240 810d 	bls.w	800133e <__udivmoddi4+0x27a>
 8001124:	3c02      	subs	r4, #2
 8001126:	4463      	add	r3, ip
 8001128:	1a59      	subs	r1, r3, r1
 800112a:	fbb1 f0f7 	udiv	r0, r1, r7
 800112e:	fb07 1110 	mls	r1, r7, r0, r1
 8001132:	fb00 f606 	mul.w	r6, r0, r6
 8001136:	fa1f f38e 	uxth.w	r3, lr
 800113a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800113e:	429e      	cmp	r6, r3
 8001140:	d90a      	bls.n	8001158 <__udivmoddi4+0x94>
 8001142:	eb1c 0303 	adds.w	r3, ip, r3
 8001146:	f100 31ff 	add.w	r1, r0, #4294967295
 800114a:	f080 80fa 	bcs.w	8001342 <__udivmoddi4+0x27e>
 800114e:	429e      	cmp	r6, r3
 8001150:	f240 80f7 	bls.w	8001342 <__udivmoddi4+0x27e>
 8001154:	4463      	add	r3, ip
 8001156:	3802      	subs	r0, #2
 8001158:	2100      	movs	r1, #0
 800115a:	1b9b      	subs	r3, r3, r6
 800115c:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001160:	b11d      	cbz	r5, 800116a <__udivmoddi4+0xa6>
 8001162:	40d3      	lsrs	r3, r2
 8001164:	2200      	movs	r2, #0
 8001166:	e9c5 3200 	strd	r3, r2, [r5]
 800116a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800116e:	428b      	cmp	r3, r1
 8001170:	d905      	bls.n	800117e <__udivmoddi4+0xba>
 8001172:	b10d      	cbz	r5, 8001178 <__udivmoddi4+0xb4>
 8001174:	e9c5 0100 	strd	r0, r1, [r5]
 8001178:	2100      	movs	r1, #0
 800117a:	4608      	mov	r0, r1
 800117c:	e7f5      	b.n	800116a <__udivmoddi4+0xa6>
 800117e:	fab3 f183 	clz	r1, r3
 8001182:	2900      	cmp	r1, #0
 8001184:	d146      	bne.n	8001214 <__udivmoddi4+0x150>
 8001186:	42a3      	cmp	r3, r4
 8001188:	d302      	bcc.n	8001190 <__udivmoddi4+0xcc>
 800118a:	4290      	cmp	r0, r2
 800118c:	f0c0 80ee 	bcc.w	800136c <__udivmoddi4+0x2a8>
 8001190:	1a86      	subs	r6, r0, r2
 8001192:	eb64 0303 	sbc.w	r3, r4, r3
 8001196:	2001      	movs	r0, #1
 8001198:	2d00      	cmp	r5, #0
 800119a:	d0e6      	beq.n	800116a <__udivmoddi4+0xa6>
 800119c:	e9c5 6300 	strd	r6, r3, [r5]
 80011a0:	e7e3      	b.n	800116a <__udivmoddi4+0xa6>
 80011a2:	2a00      	cmp	r2, #0
 80011a4:	f040 808f 	bne.w	80012c6 <__udivmoddi4+0x202>
 80011a8:	eba1 040c 	sub.w	r4, r1, ip
 80011ac:	2101      	movs	r1, #1
 80011ae:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80011b2:	fa1f f78c 	uxth.w	r7, ip
 80011b6:	fbb4 f6f8 	udiv	r6, r4, r8
 80011ba:	fb08 4416 	mls	r4, r8, r6, r4
 80011be:	fb07 f006 	mul.w	r0, r7, r6
 80011c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011ca:	4298      	cmp	r0, r3
 80011cc:	d908      	bls.n	80011e0 <__udivmoddi4+0x11c>
 80011ce:	eb1c 0303 	adds.w	r3, ip, r3
 80011d2:	f106 34ff 	add.w	r4, r6, #4294967295
 80011d6:	d202      	bcs.n	80011de <__udivmoddi4+0x11a>
 80011d8:	4298      	cmp	r0, r3
 80011da:	f200 80cb 	bhi.w	8001374 <__udivmoddi4+0x2b0>
 80011de:	4626      	mov	r6, r4
 80011e0:	1a1c      	subs	r4, r3, r0
 80011e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80011e6:	fb08 4410 	mls	r4, r8, r0, r4
 80011ea:	fb00 f707 	mul.w	r7, r0, r7
 80011ee:	fa1f f38e 	uxth.w	r3, lr
 80011f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011f6:	429f      	cmp	r7, r3
 80011f8:	d908      	bls.n	800120c <__udivmoddi4+0x148>
 80011fa:	eb1c 0303 	adds.w	r3, ip, r3
 80011fe:	f100 34ff 	add.w	r4, r0, #4294967295
 8001202:	d202      	bcs.n	800120a <__udivmoddi4+0x146>
 8001204:	429f      	cmp	r7, r3
 8001206:	f200 80ae 	bhi.w	8001366 <__udivmoddi4+0x2a2>
 800120a:	4620      	mov	r0, r4
 800120c:	1bdb      	subs	r3, r3, r7
 800120e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001212:	e7a5      	b.n	8001160 <__udivmoddi4+0x9c>
 8001214:	f1c1 0720 	rsb	r7, r1, #32
 8001218:	408b      	lsls	r3, r1
 800121a:	fa22 fc07 	lsr.w	ip, r2, r7
 800121e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001222:	fa24 f607 	lsr.w	r6, r4, r7
 8001226:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800122a:	fbb6 f8f9 	udiv	r8, r6, r9
 800122e:	fa1f fe8c 	uxth.w	lr, ip
 8001232:	fb09 6618 	mls	r6, r9, r8, r6
 8001236:	fa20 f307 	lsr.w	r3, r0, r7
 800123a:	408c      	lsls	r4, r1
 800123c:	fa00 fa01 	lsl.w	sl, r0, r1
 8001240:	fb08 f00e 	mul.w	r0, r8, lr
 8001244:	431c      	orrs	r4, r3
 8001246:	0c23      	lsrs	r3, r4, #16
 8001248:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800124c:	4298      	cmp	r0, r3
 800124e:	fa02 f201 	lsl.w	r2, r2, r1
 8001252:	d90a      	bls.n	800126a <__udivmoddi4+0x1a6>
 8001254:	eb1c 0303 	adds.w	r3, ip, r3
 8001258:	f108 36ff 	add.w	r6, r8, #4294967295
 800125c:	f080 8081 	bcs.w	8001362 <__udivmoddi4+0x29e>
 8001260:	4298      	cmp	r0, r3
 8001262:	d97e      	bls.n	8001362 <__udivmoddi4+0x29e>
 8001264:	f1a8 0802 	sub.w	r8, r8, #2
 8001268:	4463      	add	r3, ip
 800126a:	1a1e      	subs	r6, r3, r0
 800126c:	fbb6 f3f9 	udiv	r3, r6, r9
 8001270:	fb09 6613 	mls	r6, r9, r3, r6
 8001274:	fb03 fe0e 	mul.w	lr, r3, lr
 8001278:	b2a4      	uxth	r4, r4
 800127a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800127e:	45a6      	cmp	lr, r4
 8001280:	d908      	bls.n	8001294 <__udivmoddi4+0x1d0>
 8001282:	eb1c 0404 	adds.w	r4, ip, r4
 8001286:	f103 30ff 	add.w	r0, r3, #4294967295
 800128a:	d266      	bcs.n	800135a <__udivmoddi4+0x296>
 800128c:	45a6      	cmp	lr, r4
 800128e:	d964      	bls.n	800135a <__udivmoddi4+0x296>
 8001290:	3b02      	subs	r3, #2
 8001292:	4464      	add	r4, ip
 8001294:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001298:	fba0 8302 	umull	r8, r3, r0, r2
 800129c:	eba4 040e 	sub.w	r4, r4, lr
 80012a0:	429c      	cmp	r4, r3
 80012a2:	46c6      	mov	lr, r8
 80012a4:	461e      	mov	r6, r3
 80012a6:	d350      	bcc.n	800134a <__udivmoddi4+0x286>
 80012a8:	d04d      	beq.n	8001346 <__udivmoddi4+0x282>
 80012aa:	b155      	cbz	r5, 80012c2 <__udivmoddi4+0x1fe>
 80012ac:	ebba 030e 	subs.w	r3, sl, lr
 80012b0:	eb64 0406 	sbc.w	r4, r4, r6
 80012b4:	fa04 f707 	lsl.w	r7, r4, r7
 80012b8:	40cb      	lsrs	r3, r1
 80012ba:	431f      	orrs	r7, r3
 80012bc:	40cc      	lsrs	r4, r1
 80012be:	e9c5 7400 	strd	r7, r4, [r5]
 80012c2:	2100      	movs	r1, #0
 80012c4:	e751      	b.n	800116a <__udivmoddi4+0xa6>
 80012c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80012ca:	f1c2 0320 	rsb	r3, r2, #32
 80012ce:	40d9      	lsrs	r1, r3
 80012d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012d4:	fa20 f303 	lsr.w	r3, r0, r3
 80012d8:	fa00 fe02 	lsl.w	lr, r0, r2
 80012dc:	fbb1 f0f8 	udiv	r0, r1, r8
 80012e0:	fb08 1110 	mls	r1, r8, r0, r1
 80012e4:	4094      	lsls	r4, r2
 80012e6:	431c      	orrs	r4, r3
 80012e8:	fa1f f78c 	uxth.w	r7, ip
 80012ec:	0c23      	lsrs	r3, r4, #16
 80012ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012f2:	fb00 f107 	mul.w	r1, r0, r7
 80012f6:	4299      	cmp	r1, r3
 80012f8:	d908      	bls.n	800130c <__udivmoddi4+0x248>
 80012fa:	eb1c 0303 	adds.w	r3, ip, r3
 80012fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8001302:	d22c      	bcs.n	800135e <__udivmoddi4+0x29a>
 8001304:	4299      	cmp	r1, r3
 8001306:	d92a      	bls.n	800135e <__udivmoddi4+0x29a>
 8001308:	3802      	subs	r0, #2
 800130a:	4463      	add	r3, ip
 800130c:	1a5b      	subs	r3, r3, r1
 800130e:	fbb3 f1f8 	udiv	r1, r3, r8
 8001312:	fb08 3311 	mls	r3, r8, r1, r3
 8001316:	b2a4      	uxth	r4, r4
 8001318:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800131c:	fb01 f307 	mul.w	r3, r1, r7
 8001320:	42a3      	cmp	r3, r4
 8001322:	d908      	bls.n	8001336 <__udivmoddi4+0x272>
 8001324:	eb1c 0404 	adds.w	r4, ip, r4
 8001328:	f101 36ff 	add.w	r6, r1, #4294967295
 800132c:	d213      	bcs.n	8001356 <__udivmoddi4+0x292>
 800132e:	42a3      	cmp	r3, r4
 8001330:	d911      	bls.n	8001356 <__udivmoddi4+0x292>
 8001332:	3902      	subs	r1, #2
 8001334:	4464      	add	r4, ip
 8001336:	1ae4      	subs	r4, r4, r3
 8001338:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800133c:	e73b      	b.n	80011b6 <__udivmoddi4+0xf2>
 800133e:	4604      	mov	r4, r0
 8001340:	e6f2      	b.n	8001128 <__udivmoddi4+0x64>
 8001342:	4608      	mov	r0, r1
 8001344:	e708      	b.n	8001158 <__udivmoddi4+0x94>
 8001346:	45c2      	cmp	sl, r8
 8001348:	d2af      	bcs.n	80012aa <__udivmoddi4+0x1e6>
 800134a:	ebb8 0e02 	subs.w	lr, r8, r2
 800134e:	eb63 060c 	sbc.w	r6, r3, ip
 8001352:	3801      	subs	r0, #1
 8001354:	e7a9      	b.n	80012aa <__udivmoddi4+0x1e6>
 8001356:	4631      	mov	r1, r6
 8001358:	e7ed      	b.n	8001336 <__udivmoddi4+0x272>
 800135a:	4603      	mov	r3, r0
 800135c:	e79a      	b.n	8001294 <__udivmoddi4+0x1d0>
 800135e:	4630      	mov	r0, r6
 8001360:	e7d4      	b.n	800130c <__udivmoddi4+0x248>
 8001362:	46b0      	mov	r8, r6
 8001364:	e781      	b.n	800126a <__udivmoddi4+0x1a6>
 8001366:	4463      	add	r3, ip
 8001368:	3802      	subs	r0, #2
 800136a:	e74f      	b.n	800120c <__udivmoddi4+0x148>
 800136c:	4606      	mov	r6, r0
 800136e:	4623      	mov	r3, r4
 8001370:	4608      	mov	r0, r1
 8001372:	e711      	b.n	8001198 <__udivmoddi4+0xd4>
 8001374:	3e02      	subs	r6, #2
 8001376:	4463      	add	r3, ip
 8001378:	e732      	b.n	80011e0 <__udivmoddi4+0x11c>
 800137a:	bf00      	nop

0800137c <__aeabi_idiv0>:
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop

08001380 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001380:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001384:	b09e      	sub	sp, #120	@ 0x78
 8001386:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001388:	f001 fd40 	bl	8002e0c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800138c:	f000 f8ac 	bl	80014e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001390:	f000 f948 	bl	8001624 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001394:	f000 f8ee 	bl	8001574 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001398:	f000 f91a 	bl	80015d0 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	BME280_init(&bme280_hdl, I2C, &hi2c1);	// Initializing bme280 handler structure and selecting communication interface
 800139c:	4a4b      	ldr	r2, [pc, #300]	@ (80014cc <main+0x14c>)
 800139e:	2100      	movs	r1, #0
 80013a0:	484b      	ldr	r0, [pc, #300]	@ (80014d0 <main+0x150>)
 80013a2:	f000 fc18 	bl	8001bd6 <BME280_init>

	BME280_measureConfig_t measure_cfg = {};	// Creating and filling measurement config structure
 80013a6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013aa:	2220      	movs	r2, #32
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f006 fcf9 	bl	8007da6 <memset>
	measure_cfg.filter_coeff = FILTER_X8;
 80013b4:	2303      	movs	r3, #3
 80013b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	measure_cfg.hum_oversamp = X1_OVERSAMP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	measure_cfg.press_oversamp = X4_OVERSAMP;
 80013c0:	2303      	movs	r3, #3
 80013c2:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
	measure_cfg.temp_oversamp = X1_OVERSAMP;
 80013c6:	2301      	movs	r3, #1
 80013c8:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

	BME280_normal_mode_enable(&bme280_hdl, &measure_cfg);	// Enabling normal mode (continuous measurements)
 80013cc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013d0:	4619      	mov	r1, r3
 80013d2:	483f      	ldr	r0, [pc, #252]	@ (80014d0 <main+0x150>)
 80013d4:	f000 fda6 	bl	8001f24 <BME280_normal_mode_enable>
	BME280_delay(&bme280_hdl, bme280_hdl.current_config->data_flow_info.IIR_response_time);		// Waiting for correct measurements to be established
 80013d8:	4b3d      	ldr	r3, [pc, #244]	@ (80014d0 <main+0x150>)
 80013da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fe00 	bl	8000fe4 <__aeabi_f2uiz>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4619      	mov	r1, r3
 80013e8:	4839      	ldr	r0, [pc, #228]	@ (80014d0 <main+0x150>)
 80013ea:	f000 fb48 	bl	8001a7e <BME280_delay>
	BME280_read_comp_parameters(&bme280_hdl, &measure_cfg);		// Reading out and compensating measurement data
 80013ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013f2:	4619      	mov	r1, r3
 80013f4:	4836      	ldr	r0, [pc, #216]	@ (80014d0 <main+0x150>)
 80013f6:	f000 fd31 	bl	8001e5c <BME280_read_comp_parameters>
	float period = bme280_hdl.current_config->data_flow_info.measure_time + bme280_hdl.current_config->data_flow_info.standby_time;
 80013fa:	4b35      	ldr	r3, [pc, #212]	@ (80014d0 <main+0x150>)
 80013fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	4b33      	ldr	r3, [pc, #204]	@ (80014d0 <main+0x150>)
 8001402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	4619      	mov	r1, r3
 8001408:	4610      	mov	r0, r2
 800140a:	f7ff fb93 	bl	8000b34 <__addsf3>
 800140e:	4603      	mov	r3, r0
 8001410:	667b      	str	r3, [r7, #100]	@ 0x64

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		// Waiting for next measurement to be performed
		BME280_delay(&bme280_hdl, period);
 8001412:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001414:	f7ff fde6 	bl	8000fe4 <__aeabi_f2uiz>
 8001418:	4603      	mov	r3, r0
 800141a:	4619      	mov	r1, r3
 800141c:	482c      	ldr	r0, [pc, #176]	@ (80014d0 <main+0x150>)
 800141e:	f000 fb2e 	bl	8001a7e <BME280_delay>
		BME280_read_comp_parameters(&bme280_hdl, &measure_cfg);
 8001422:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001426:	4619      	mov	r1, r3
 8001428:	4829      	ldr	r0, [pc, #164]	@ (80014d0 <main+0x150>)
 800142a:	f000 fd17 	bl	8001e5c <BME280_read_comp_parameters>

		while(HAL_UART_GetState(&huart1) == HAL_UART_STATE_BUSY_TX);	// Waiting for UART module to be free
 800142e:	bf00      	nop
 8001430:	4828      	ldr	r0, [pc, #160]	@ (80014d4 <main+0x154>)
 8001432:	f005 fc33 	bl	8006c9c <HAL_UART_GetState>
 8001436:	4603      	mov	r3, r0
 8001438:	2b21      	cmp	r3, #33	@ 0x21
 800143a:	d0f9      	beq.n	8001430 <main+0xb0>

#if ENABLE_DOUBLE_PRECISION == 1	// Filling output buffer depending on the compensation mode setting
		size = sprintf(output, "pressure: %.2f, temperature: %.2f, humidity: %.2f\n", bme280_hdl.comp_parameters.pressure, \
						   bme280_hdl.comp_parameters.temperature, bme280_hdl.comp_parameters.humidity);
#else
		size = sprintf(output, "pressure: %.2f, temperature: %.2f, humidity: %.2f\n", (float)bme280_hdl.comp_parameters.pressure/256., \
 800143c:	4b24      	ldr	r3, [pc, #144]	@ (80014d0 <main+0x150>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff fc27 	bl	8000c94 <__aeabi_ui2f>
 8001446:	4603      	mov	r3, r0
 8001448:	4618      	mov	r0, r3
 800144a:	f7fe ffed 	bl	8000428 <__aeabi_f2d>
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <main+0x158>)
 8001454:	f7ff f96a 	bl	800072c <__aeabi_ddiv>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4690      	mov	r8, r2
 800145e:	4699      	mov	r9, r3
						   (float)bme280_hdl.comp_parameters.temperature/100., (float)bme280_hdl.comp_parameters.humidity/1024.);
 8001460:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <main+0x150>)
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fc19 	bl	8000c9c <__aeabi_i2f>
 800146a:	4603      	mov	r3, r0
 800146c:	4618      	mov	r0, r3
 800146e:	f7fe ffdb 	bl	8000428 <__aeabi_f2d>
		size = sprintf(output, "pressure: %.2f, temperature: %.2f, humidity: %.2f\n", (float)bme280_hdl.comp_parameters.pressure/256., \
 8001472:	f04f 0200 	mov.w	r2, #0
 8001476:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <main+0x15c>)
 8001478:	f7ff f958 	bl	800072c <__aeabi_ddiv>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	4614      	mov	r4, r2
 8001482:	461d      	mov	r5, r3
						   (float)bme280_hdl.comp_parameters.temperature/100., (float)bme280_hdl.comp_parameters.humidity/1024.);
 8001484:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <main+0x150>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc03 	bl	8000c94 <__aeabi_ui2f>
 800148e:	4603      	mov	r3, r0
 8001490:	4618      	mov	r0, r3
 8001492:	f7fe ffc9 	bl	8000428 <__aeabi_f2d>
		size = sprintf(output, "pressure: %.2f, temperature: %.2f, humidity: %.2f\n", (float)bme280_hdl.comp_parameters.pressure/256., \
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <main+0x160>)
 800149c:	f7ff f946 	bl	800072c <__aeabi_ddiv>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	1d38      	adds	r0, r7, #4
 80014a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014aa:	e9cd 4500 	strd	r4, r5, [sp]
 80014ae:	4642      	mov	r2, r8
 80014b0:	464b      	mov	r3, r9
 80014b2:	490c      	ldr	r1, [pc, #48]	@ (80014e4 <main+0x164>)
 80014b4:	f006 fc14 	bl	8007ce0 <siprintf>
 80014b8:	6638      	str	r0, [r7, #96]	@ 0x60
#endif
		HAL_UART_Transmit_IT(&huart1, output, size);	// Sending output buffer data via UART
 80014ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014bc:	b29a      	uxth	r2, r3
 80014be:	1d3b      	adds	r3, r7, #4
 80014c0:	4619      	mov	r1, r3
 80014c2:	4804      	ldr	r0, [pc, #16]	@ (80014d4 <main+0x154>)
 80014c4:	f005 f8fc 	bl	80066c0 <HAL_UART_Transmit_IT>
		BME280_delay(&bme280_hdl, period);
 80014c8:	e7a3      	b.n	8001412 <main+0x92>
 80014ca:	bf00      	nop
 80014cc:	200001f0 	.word	0x200001f0
 80014d0:	2000028c 	.word	0x2000028c
 80014d4:	20000244 	.word	0x20000244
 80014d8:	40700000 	.word	0x40700000
 80014dc:	40590000 	.word	0x40590000
 80014e0:	40900000 	.word	0x40900000
 80014e4:	08009df8 	.word	0x08009df8

080014e8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b090      	sub	sp, #64	@ 0x40
 80014ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ee:	f107 0318 	add.w	r3, r7, #24
 80014f2:	2228      	movs	r2, #40	@ 0x28
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f006 fc55 	bl	8007da6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800150a:	2301      	movs	r3, #1
 800150c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800150e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001512:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001518:	2301      	movs	r3, #1
 800151a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800151c:	2302      	movs	r3, #2
 800151e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001520:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001524:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001526:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800152a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800152c:	f107 0318 	add.w	r3, r7, #24
 8001530:	4618      	mov	r0, r3
 8001532:	f004 fc65 	bl	8005e00 <HAL_RCC_OscConfig>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemClock_Config+0x58>
		Error_Handler();
 800153c:	f000 f8a0 	bl	8001680 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001540:	230f      	movs	r3, #15
 8001542:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001544:	2302      	movs	r3, #2
 8001546:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800154c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001550:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001552:	2300      	movs	r3, #0
 8001554:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001556:	1d3b      	adds	r3, r7, #4
 8001558:	2102      	movs	r1, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f004 fed2 	bl	8006304 <HAL_RCC_ClockConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0x82>
		Error_Handler();
 8001566:	f000 f88b 	bl	8001680 <Error_Handler>
	}
}
 800156a:	bf00      	nop
 800156c:	3740      	adds	r7, #64	@ 0x40
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001578:	4b12      	ldr	r3, [pc, #72]	@ (80015c4 <MX_I2C1_Init+0x50>)
 800157a:	4a13      	ldr	r2, [pc, #76]	@ (80015c8 <MX_I2C1_Init+0x54>)
 800157c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800157e:	4b11      	ldr	r3, [pc, #68]	@ (80015c4 <MX_I2C1_Init+0x50>)
 8001580:	4a12      	ldr	r2, [pc, #72]	@ (80015cc <MX_I2C1_Init+0x58>)
 8001582:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001584:	4b0f      	ldr	r3, [pc, #60]	@ (80015c4 <MX_I2C1_Init+0x50>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800158a:	4b0e      	ldr	r3, [pc, #56]	@ (80015c4 <MX_I2C1_Init+0x50>)
 800158c:	2200      	movs	r2, #0
 800158e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <MX_I2C1_Init+0x50>)
 8001592:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001596:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001598:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <MX_I2C1_Init+0x50>)
 800159a:	2200      	movs	r2, #0
 800159c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800159e:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a4:	4b07      	ldr	r3, [pc, #28]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015aa:	4b06      	ldr	r3, [pc, #24]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80015b0:	4804      	ldr	r0, [pc, #16]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015b2:	f002 f803 	bl	80035bc <HAL_I2C_Init>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80015bc:	f000 f860 	bl	8001680 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	200001f0 	.word	0x200001f0
 80015c8:	40005400 	.word	0x40005400
 80015cc:	000186a0 	.word	0x000186a0

080015d0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80015d4:	4b11      	ldr	r3, [pc, #68]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 80015d6:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <MX_USART1_UART_Init+0x50>)
 80015d8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80015da:	4b10      	ldr	r3, [pc, #64]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 80015dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015e0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015e2:	4b0e      	ldr	r3, [pc, #56]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80015e8:	4b0c      	ldr	r3, [pc, #48]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80015ee:	4b0b      	ldr	r3, [pc, #44]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX;
 80015f4:	4b09      	ldr	r3, [pc, #36]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 80015f6:	2208      	movs	r2, #8
 80015f8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fa:	4b08      	ldr	r3, [pc, #32]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 8001602:	2200      	movs	r2, #0
 8001604:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001606:	4805      	ldr	r0, [pc, #20]	@ (800161c <MX_USART1_UART_Init+0x4c>)
 8001608:	f005 f80a 	bl	8006620 <HAL_UART_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001612:	f000 f835 	bl	8001680 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000244 	.word	0x20000244
 8001620:	40013800 	.word	0x40013800

08001624 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800162a:	4b14      	ldr	r3, [pc, #80]	@ (800167c <MX_GPIO_Init+0x58>)
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	4a13      	ldr	r2, [pc, #76]	@ (800167c <MX_GPIO_Init+0x58>)
 8001630:	f043 0320 	orr.w	r3, r3, #32
 8001634:	6193      	str	r3, [r2, #24]
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <MX_GPIO_Init+0x58>)
 8001638:	699b      	ldr	r3, [r3, #24]
 800163a:	f003 0320 	and.w	r3, r3, #32
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001642:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <MX_GPIO_Init+0x58>)
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	4a0d      	ldr	r2, [pc, #52]	@ (800167c <MX_GPIO_Init+0x58>)
 8001648:	f043 0304 	orr.w	r3, r3, #4
 800164c:	6193      	str	r3, [r2, #24]
 800164e:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <MX_GPIO_Init+0x58>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f003 0304 	and.w	r3, r3, #4
 8001656:	60bb      	str	r3, [r7, #8]
 8001658:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800165a:	4b08      	ldr	r3, [pc, #32]	@ (800167c <MX_GPIO_Init+0x58>)
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	4a07      	ldr	r2, [pc, #28]	@ (800167c <MX_GPIO_Init+0x58>)
 8001660:	f043 0308 	orr.w	r3, r3, #8
 8001664:	6193      	str	r3, [r2, #24]
 8001666:	4b05      	ldr	r3, [pc, #20]	@ (800167c <MX_GPIO_Init+0x58>)
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	40021000 	.word	0x40021000

08001680 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <Error_Handler+0x8>

0800168c <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <HAL_MspInit+0x5c>)
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	4a14      	ldr	r2, [pc, #80]	@ (80016e8 <HAL_MspInit+0x5c>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6193      	str	r3, [r2, #24]
 800169e:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <HAL_MspInit+0x5c>)
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <HAL_MspInit+0x5c>)
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	4a0e      	ldr	r2, [pc, #56]	@ (80016e8 <HAL_MspInit+0x5c>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b4:	61d3      	str	r3, [r2, #28]
 80016b6:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <HAL_MspInit+0x5c>)
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

	/* System interrupt init*/

	/** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
	 */
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_MspInit+0x60>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	4a04      	ldr	r2, [pc, #16]	@ (80016ec <HAL_MspInit+0x60>)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6053      	str	r3, [r2, #4]

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010000 	.word	0x40010000

080016f0 <HAL_I2C_MspInit>:
 * @brief I2C MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
	if (hi2c->Instance == I2C1) {
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a19      	ldr	r2, [pc, #100]	@ (8001770 <HAL_I2C_MspInit+0x80>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d12b      	bne.n	8001768 <HAL_I2C_MspInit+0x78>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001710:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <HAL_I2C_MspInit+0x84>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	4a17      	ldr	r2, [pc, #92]	@ (8001774 <HAL_I2C_MspInit+0x84>)
 8001716:	f043 0308 	orr.w	r3, r3, #8
 800171a:	6193      	str	r3, [r2, #24]
 800171c:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <HAL_I2C_MspInit+0x84>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f003 0308 	and.w	r3, r3, #8
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]
		/**I2C1 GPIO Configuration
		 PB6     ------> I2C1_SCL
		 PB7     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001728:	23c0      	movs	r3, #192	@ 0xc0
 800172a:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800172c:	2312      	movs	r3, #18
 800172e:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001730:	2303      	movs	r3, #3
 8001732:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001734:	f107 0310 	add.w	r3, r7, #16
 8001738:	4619      	mov	r1, r3
 800173a:	480f      	ldr	r0, [pc, #60]	@ (8001778 <HAL_I2C_MspInit+0x88>)
 800173c:	f001 fdba 	bl	80032b4 <HAL_GPIO_Init>

		/* Peripheral clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 8001740:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <HAL_I2C_MspInit+0x84>)
 8001742:	69db      	ldr	r3, [r3, #28]
 8001744:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <HAL_I2C_MspInit+0x84>)
 8001746:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800174a:	61d3      	str	r3, [r2, #28]
 800174c:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <HAL_I2C_MspInit+0x84>)
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
		/* I2C1 interrupt Init */
		HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001758:	2200      	movs	r2, #0
 800175a:	2100      	movs	r1, #0
 800175c:	201f      	movs	r0, #31
 800175e:	f001 fcb2 	bl	80030c6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001762:	201f      	movs	r0, #31
 8001764:	f001 fccb 	bl	80030fe <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}

}
 8001768:	bf00      	nop
 800176a:	3720      	adds	r7, #32
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40005400 	.word	0x40005400
 8001774:	40021000 	.word	0x40021000
 8001778:	40010c00 	.word	0x40010c00

0800177c <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b088      	sub	sp, #32
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	f107 0310 	add.w	r3, r7, #16
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
	if (huart->Instance == USART1) {
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a20      	ldr	r2, [pc, #128]	@ (8001818 <HAL_UART_MspInit+0x9c>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d139      	bne.n	8001810 <HAL_UART_MspInit+0x94>
		/* USER CODE BEGIN USART1_MspInit 0 */

		/* USER CODE END USART1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 800179c:	4b1f      	ldr	r3, [pc, #124]	@ (800181c <HAL_UART_MspInit+0xa0>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	4a1e      	ldr	r2, [pc, #120]	@ (800181c <HAL_UART_MspInit+0xa0>)
 80017a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017a6:	6193      	str	r3, [r2, #24]
 80017a8:	4b1c      	ldr	r3, [pc, #112]	@ (800181c <HAL_UART_MspInit+0xa0>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	4b19      	ldr	r3, [pc, #100]	@ (800181c <HAL_UART_MspInit+0xa0>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a18      	ldr	r2, [pc, #96]	@ (800181c <HAL_UART_MspInit+0xa0>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b16      	ldr	r3, [pc, #88]	@ (800181c <HAL_UART_MspInit+0xa0>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	60bb      	str	r3, [r7, #8]
 80017ca:	68bb      	ldr	r3, [r7, #8]
		/**USART1 GPIO Configuration
		 PA9     ------> USART1_TX
		 PA10     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017d0:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d2:	2302      	movs	r3, #2
 80017d4:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d6:	2303      	movs	r3, #3
 80017d8:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	4619      	mov	r1, r3
 80017e0:	480f      	ldr	r0, [pc, #60]	@ (8001820 <HAL_UART_MspInit+0xa4>)
 80017e2:	f001 fd67 	bl	80032b4 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ea:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	4619      	mov	r1, r3
 80017fa:	4809      	ldr	r0, [pc, #36]	@ (8001820 <HAL_UART_MspInit+0xa4>)
 80017fc:	f001 fd5a 	bl	80032b4 <HAL_GPIO_Init>

		/* USART1 interrupt Init */
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001800:	2200      	movs	r2, #0
 8001802:	2100      	movs	r1, #0
 8001804:	2025      	movs	r0, #37	@ 0x25
 8001806:	f001 fc5e 	bl	80030c6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 800180a:	2025      	movs	r0, #37	@ 0x25
 800180c:	f001 fc77 	bl	80030fe <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN USART1_MspInit 1 */

		/* USER CODE END USART1_MspInit 1 */
	}

}
 8001810:	bf00      	nop
 8001812:	3720      	adds	r7, #32
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40013800 	.word	0x40013800
 800181c:	40021000 	.word	0x40021000
 8001820:	40010800 	.word	0x40010800

08001824 <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <NMI_Handler+0x4>

0800182c <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <HardFault_Handler+0x4>

08001834 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <MemManage_Handler+0x4>

0800183c <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <BusFault_Handler+0x4>

08001844 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <UsageFault_Handler+0x4>

0800184c <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001874:	f001 fb10 	bl	8002e98 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}

0800187c <I2C1_EV_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles I2C1 event interrupt.
 */
void I2C1_EV_IRQHandler(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */

	/* USER CODE END I2C1_EV_IRQn 0 */
	HAL_I2C_EV_IRQHandler(&hi2c1);
 8001880:	4802      	ldr	r0, [pc, #8]	@ (800188c <I2C1_EV_IRQHandler+0x10>)
 8001882:	f002 fb65 	bl	8003f50 <HAL_I2C_EV_IRQHandler>
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	200001f0 	.word	0x200001f0

08001890 <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void) {
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <USART1_IRQHandler+0x10>)
 8001896:	f004 ff49 	bl	800672c <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */

	/* USER CODE END USART1_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000244 	.word	0x20000244

080018a4 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
	return 1;
 80018a8:	2301      	movs	r3, #1
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <_kill>:

int _kill(int pid, int sig) {
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 80018bc:	f006 fad6 	bl	8007e6c <__errno>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2216      	movs	r2, #22
 80018c4:	601a      	str	r2, [r3, #0]
	return -1;
 80018c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <_exit>:

void _exit(int status) {
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018da:	f04f 31ff 	mov.w	r1, #4294967295
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff ffe7 	bl	80018b2 <_kill>
	while (1) {
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <_exit+0x12>

080018e8 <_read>:
	}/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	e00a      	b.n	8001910 <_read+0x28>
		*ptr++ = __io_getchar();
 80018fa:	f3af 8000 	nop.w
 80018fe:	4601      	mov	r1, r0
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	1c5a      	adds	r2, r3, #1
 8001904:	60ba      	str	r2, [r7, #8]
 8001906:	b2ca      	uxtb	r2, r1
 8001908:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	429a      	cmp	r2, r3
 8001916:	dbf0      	blt.n	80018fa <_read+0x12>
	}

	return len;
 8001918:	687b      	ldr	r3, [r7, #4]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8001922:	b580      	push	{r7, lr}
 8001924:	b086      	sub	sp, #24
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	e009      	b.n	8001948 <_write+0x26>
		__io_putchar(*ptr++);
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	1c5a      	adds	r2, r3, #1
 8001938:	60ba      	str	r2, [r7, #8]
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	3301      	adds	r3, #1
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	429a      	cmp	r2, r3
 800194e:	dbf1      	blt.n	8001934 <_write+0x12>
	}
	return len;
 8001950:	687b      	ldr	r3, [r7, #4]
}
 8001952:	4618      	mov	r0, r3
 8001954:	3718      	adds	r7, #24
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <_close>:

int _close(int file) {
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001966:	4618      	mov	r0, r3
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <_fstat>:

int _fstat(int file, struct stat *st) {
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001980:	605a      	str	r2, [r3, #4]
	return 0;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr

0800198e <_isatty>:

int _isatty(int file) {
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8001996:	2301      	movs	r3, #1
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80019a2:	b480      	push	{r7}
 80019a4:	b085      	sub	sp, #20
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	60f8      	str	r0, [r7, #12]
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
	...

080019bc <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
	extern uint8_t _end;/* Symbol defined in the linker script */
	extern uint8_t _estack;/* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size;/* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80019c4:	4a14      	ldr	r2, [pc, #80]	@ (8001a18 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80019c6:	4b15      	ldr	r3, [pc, #84]	@ (8001a1c <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80019d0:	4b13      	ldr	r3, [pc, #76]	@ (8001a20 <_sbrk+0x64>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d102      	bne.n	80019de <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80019d8:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <_sbrk+0x64>)
 80019da:	4a12      	ldr	r2, [pc, #72]	@ (8001a24 <_sbrk+0x68>)
 80019dc:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80019de:	4b10      	ldr	r3, [pc, #64]	@ (8001a20 <_sbrk+0x64>)
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d207      	bcs.n	80019fc <_sbrk+0x40>
		errno = ENOMEM;
 80019ec:	f006 fa3e 	bl	8007e6c <__errno>
 80019f0:	4603      	mov	r3, r0
 80019f2:	220c      	movs	r2, #12
 80019f4:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
 80019fa:	e009      	b.n	8001a10 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80019fc:	4b08      	ldr	r3, [pc, #32]	@ (8001a20 <_sbrk+0x64>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001a02:	4b07      	ldr	r3, [pc, #28]	@ (8001a20 <_sbrk+0x64>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4413      	add	r3, r2
 8001a0a:	4a05      	ldr	r2, [pc, #20]	@ (8001a20 <_sbrk+0x64>)
 8001a0c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20005000 	.word	0x20005000
 8001a1c:	00000400 	.word	0x00000400
 8001a20:	200002d8 	.word	0x200002d8
 8001a24:	20000430 	.word	0x20000430

08001a28 <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr

08001a34 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a34:	f7ff fff8 	bl	8001a28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a38:	480b      	ldr	r0, [pc, #44]	@ (8001a68 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a3a:	490c      	ldr	r1, [pc, #48]	@ (8001a6c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a3c:	4a0c      	ldr	r2, [pc, #48]	@ (8001a70 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a40:	e002      	b.n	8001a48 <LoopCopyDataInit>

08001a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a46:	3304      	adds	r3, #4

08001a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a4c:	d3f9      	bcc.n	8001a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a4e:	4a09      	ldr	r2, [pc, #36]	@ (8001a74 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a50:	4c09      	ldr	r4, [pc, #36]	@ (8001a78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a54:	e001      	b.n	8001a5a <LoopFillZerobss>

08001a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a58:	3204      	adds	r2, #4

08001a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a5c:	d3fb      	bcc.n	8001a56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a5e:	f006 fa0b 	bl	8007e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a62:	f7ff fc8d 	bl	8001380 <main>
  bx lr
 8001a66:	4770      	bx	lr
  ldr r0, =_sdata
 8001a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a6c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a70:	0800a1d8 	.word	0x0800a1d8
  ldr r2, =_sbss
 8001a74:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a78:	20000430 	.word	0x20000430

08001a7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a7c:	e7fe      	b.n	8001a7c <ADC1_2_IRQHandler>

08001a7e <BME280_delay>:
 * @brief This functions is used to perform a delay. You should rewrite it if you want to use other delay function.
 *
 * @param[in] bme_handler: Pointer to BME280 Handler structure
 * @param[in] delay: Time delay in ms
 */
__weak void BME280_delay(BME280_handler_t *bme_handler, uint32_t delay) {
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	6039      	str	r1, [r7, #0]
	HAL_Delay(delay);
 8001a88:	6838      	ldr	r0, [r7, #0]
 8001a8a:	f001 fa21 	bl	8002ed0 <HAL_Delay>
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <BME280_readout_data>:
 * @param[in] size: Number of data bytes needs to be read out
 * @param[in,out] read_buffer: Buffer into which read data must be written
 * @param[in] read_data_len: Size of read_buffer buffer in bytes (fool protection)
 * @return[in] Function result status
 */
__weak BME280_status_t BME280_readout_data(BME280_handler_t *bme_handler, uint8_t reg_addr, uint16_t size, uint8_t *read_buffer, uint16_t read_data_len) {
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b088      	sub	sp, #32
 8001a9a:	af04      	add	r7, sp, #16
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	72fb      	strb	r3, [r7, #11]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	813b      	strh	r3, [r7, #8]
	if(size == 0 || size > read_data_len || bme_handler == NULL || read_buffer == NULL)
 8001aa8:	893b      	ldrh	r3, [r7, #8]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d009      	beq.n	8001ac2 <BME280_readout_data+0x2c>
 8001aae:	893a      	ldrh	r2, [r7, #8]
 8001ab0:	8b3b      	ldrh	r3, [r7, #24]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d805      	bhi.n	8001ac2 <BME280_readout_data+0x2c>
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d002      	beq.n	8001ac2 <BME280_readout_data+0x2c>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d101      	bne.n	8001ac6 <BME280_readout_data+0x30>
		return BME280_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e017      	b.n	8001af6 <BME280_readout_data+0x60>

	if(HAL_I2C_Mem_Read((I2C_HandleTypeDef *)bme_handler->interface_handler, bme_handler->device_addr << 1, (uint16_t)reg_addr, I2C_MEMADD_SIZE_8BIT, \
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	b299      	uxth	r1, r3
 8001ad2:	7afb      	ldrb	r3, [r7, #11]
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8001ada:	9302      	str	r3, [sp, #8]
 8001adc:	893b      	ldrh	r3, [r7, #8]
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	f001 ffbf 	bl	8003a68 <HAL_I2C_Mem_Read>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d101      	bne.n	8001af4 <BME280_readout_data+0x5e>
						read_buffer, size, HAL_MAX_DELAY) == HAL_BUSY)
		return BME280_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e000      	b.n	8001af6 <BME280_readout_data+0x60>

	return BME280_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <BME280_write_data>:
 * @param[in] size: Number of data bytes needs to be sent to the sensor
 * @param[in] write_data: Buffer contains data needs to be sent to the sensor
 * @param[in] write_data_len: Size of write_data buffer in bytes (fool protection)
 * @return Function result status
 */
__weak BME280_status_t BME280_write_data(BME280_handler_t *bme_handler, uint8_t reg_addr, uint16_t size, uint8_t *write_data, uint16_t write_data_len) {
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b08c      	sub	sp, #48	@ 0x30
 8001b02:	af02      	add	r7, sp, #8
 8001b04:	60f8      	str	r0, [r7, #12]
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	72fb      	strb	r3, [r7, #11]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	813b      	strh	r3, [r7, #8]
	if(size == 0 || size > write_data_len || bme_handler == NULL || write_data == NULL)		// Checking input data correctness
 8001b10:	893b      	ldrh	r3, [r7, #8]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d009      	beq.n	8001b2a <BME280_write_data+0x2c>
 8001b16:	893a      	ldrh	r2, [r7, #8]
 8001b18:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d805      	bhi.n	8001b2a <BME280_write_data+0x2c>
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d002      	beq.n	8001b2a <BME280_write_data+0x2c>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <BME280_write_data+0x30>
		return BME280_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e04f      	b.n	8001bce <BME280_write_data+0xd0>

	uint8_t *write_buffer;
	size_t write_len = (size_t)size*2;
 8001b2e:	893b      	ldrh	r3, [r7, #8]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	61fb      	str	r3, [r7, #28]

	write_buffer = malloc(write_len);	 	// Allocating and filling buffer "register addr, data, ..."
 8001b34:	69f8      	ldr	r0, [r7, #28]
 8001b36:	f005 faf7 	bl	8007128 <malloc>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	61bb      	str	r3, [r7, #24]
	if(write_buffer == NULL)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <BME280_write_data+0x4a>
		return BME280_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e042      	b.n	8001bce <BME280_write_data+0xd0>
	uint8_t temp_reg = reg_addr;
 8001b48:	7afb      	ldrb	r3, [r7, #11]
 8001b4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	for(int i = 0; i < write_len; i++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
 8001b52:	e01f      	b.n	8001b94 <BME280_write_data+0x96>
		if(i % 2)
 8001b54:	6a3b      	ldr	r3, [r7, #32]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d00c      	beq.n	8001b78 <BME280_write_data+0x7a>
			write_buffer[i] = write_data[i/2];
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	0fda      	lsrs	r2, r3, #31
 8001b62:	4413      	add	r3, r2
 8001b64:	105b      	asrs	r3, r3, #1
 8001b66:	461a      	mov	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	441a      	add	r2, r3
 8001b6c:	6a3b      	ldr	r3, [r7, #32]
 8001b6e:	69b9      	ldr	r1, [r7, #24]
 8001b70:	440b      	add	r3, r1
 8001b72:	7812      	ldrb	r2, [r2, #0]
 8001b74:	701a      	strb	r2, [r3, #0]
 8001b76:	e00a      	b.n	8001b8e <BME280_write_data+0x90>
		else {
			write_buffer[i] = temp_reg;
 8001b78:	6a3b      	ldr	r3, [r7, #32]
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001b82:	701a      	strb	r2, [r3, #0]
			temp_reg++;
 8001b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001b88:	3301      	adds	r3, #1
 8001b8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	for(int i = 0; i < write_len; i++) {
 8001b8e:	6a3b      	ldr	r3, [r7, #32]
 8001b90:	3301      	adds	r3, #1
 8001b92:	623b      	str	r3, [r7, #32]
 8001b94:	6a3b      	ldr	r3, [r7, #32]
 8001b96:	69fa      	ldr	r2, [r7, #28]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d8db      	bhi.n	8001b54 <BME280_write_data+0x56>
		}
	}

	HAL_StatusTypeDef result;			// Sending data result variable
	result = HAL_I2C_Master_Transmit((I2C_HandleTypeDef *)bme_handler->interface_handler, bme_handler->device_addr << 1, write_buffer, \
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	881b      	ldrh	r3, [r3, #0]
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	b299      	uxth	r1, r3
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	f04f 32ff 	mov.w	r2, #4294967295
 8001bb0:	9200      	str	r2, [sp, #0]
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	f001 fe5a 	bl	800386c <HAL_I2C_Master_Transmit>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	75fb      	strb	r3, [r7, #23]
									write_len, HAL_MAX_DELAY);		// Sending filled buffer to the sensor
	free(write_buffer);			// Freeing buffer memory
 8001bbc:	69b8      	ldr	r0, [r7, #24]
 8001bbe:	f005 fabb 	bl	8007138 <free>

	if(result != HAL_OK)		// Check sending data result variable
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <BME280_write_data+0xce>
		return BME280_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e000      	b.n	8001bce <BME280_write_data+0xd0>

	return BME280_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3728      	adds	r7, #40	@ 0x28
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <BME280_init>:
 * @param[in,out] bme_handler: Pointer to BME280 Handler structure
 * @param[in] interface_select: Choice between SPI and I2C
 * @param[in] interface_handler: Data or structure pointer that can be used in communication functions. (Optional)
 * @return Function result status
 */
BME280_status_t BME280_init(BME280_handler_t *bme_handler, BME280_interface_t interface_select, void *interface_handler) {
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b088      	sub	sp, #32
 8001bda:	af02      	add	r7, sp, #8
 8001bdc:	60f8      	str	r0, [r7, #12]
 8001bde:	460b      	mov	r3, r1
 8001be0:	607a      	str	r2, [r7, #4]
 8001be2:	72fb      	strb	r3, [r7, #11]
	if(interface_select == I2C)
 8001be4:	7afb      	ldrb	r3, [r7, #11]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d102      	bne.n	8001bf0 <BME280_init+0x1a>
		bme_handler->device_addr = BME280_DEV_ADDR;			// Set I2C device address
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2276      	movs	r2, #118	@ 0x76
 8001bee:	801a      	strh	r2, [r3, #0]
	bme_handler->interface_select = interface_select;		// Set selected interface
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	7afa      	ldrb	r2, [r7, #11]
 8001bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	bme_handler->interface_handler = interface_handler;		// Set pointer to interface handler structure
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	645a      	str	r2, [r3, #68]	@ 0x44
	uint8_t chip_id;
	if(BME280_readout_data(bme_handler, BME280_REG_ID, 1, &chip_id, 1) != BME280_OK)	// Check chip id of the device
 8001bfe:	f107 0317 	add.w	r3, r7, #23
 8001c02:	2201      	movs	r2, #1
 8001c04:	9200      	str	r2, [sp, #0]
 8001c06:	2201      	movs	r2, #1
 8001c08:	21d0      	movs	r1, #208	@ 0xd0
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f7ff ff43 	bl	8001a96 <BME280_readout_data>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <BME280_init+0x44>
		return BME280_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e015      	b.n	8001c46 <BME280_init+0x70>

	if(chip_id == BME280_CHIP_ID) {
 8001c1a:	7dfb      	ldrb	r3, [r7, #23]
 8001c1c:	2b60      	cmp	r3, #96	@ 0x60
 8001c1e:	d10f      	bne.n	8001c40 <BME280_init+0x6a>
		if(BME280_soft_reset(bme_handler) != BME280_OK)		// If chip id is correct reset sensor
 8001c20:	68f8      	ldr	r0, [r7, #12]
 8001c22:	f000 f814 	bl	8001c4e <BME280_soft_reset>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <BME280_init+0x5a>
			return BME280_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e00a      	b.n	8001c46 <BME280_init+0x70>

		if(BME280_get_calibration_data(bme_handler) != BME280_OK)	// then get calibration data
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f000 f84e 	bl	8001cd2 <BME280_get_calibration_data>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <BME280_init+0x6e>
			return BME280_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e002      	b.n	8001c46 <BME280_init+0x70>
	}
	else
		return BME280_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <BME280_init+0x70>


	return BME280_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <BME280_soft_reset>:
 * @brief Function is used to perform a soft reset.
 *
 * @param[in] bme_handler: Pointer to BME280 Handler structure
 * @return Function result status
 */
BME280_status_t BME280_soft_reset(BME280_handler_t *bme_handler) {
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b086      	sub	sp, #24
 8001c52:	af02      	add	r7, sp, #8
 8001c54:	6078      	str	r0, [r7, #4]
	uint8_t try_temp = BME280_TRY_ATTEMPTS_TO_CHECK_REG;	// Number of attempts to check sensor is reseted variable
 8001c56:	2305      	movs	r3, #5
 8001c58:	73fb      	strb	r3, [r7, #15]
	uint8_t write_reset = BME280_SOFT_RESET;				// Byte containing soft reset command
 8001c5a:	23b6      	movs	r3, #182	@ 0xb6
 8001c5c:	737b      	strb	r3, [r7, #13]
	BME280_status_t result;									// Function result variable

	if(BME280_write_data(bme_handler, BME280_REG_RESET, 1, &write_reset, 1) != BME280_OK)	// Send soft reset command to your sensor
 8001c5e:	f107 030d 	add.w	r3, r7, #13
 8001c62:	2201      	movs	r2, #1
 8001c64:	9200      	str	r2, [sp, #0]
 8001c66:	2201      	movs	r2, #1
 8001c68:	21e0      	movs	r1, #224	@ 0xe0
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff ff47 	bl	8001afe <BME280_write_data>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <BME280_soft_reset+0x2c>
		return BME280_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e027      	b.n	8001cca <BME280_soft_reset+0x7c>

	uint8_t status_reg;		// Received status register data
	do {
		BME280_delay(bme_handler, BME280_WAIT_REG_UPDATE_DELAY);	// Wait for delay time between attempts to check sensor is reseted (ms)
 8001c7a:	2103      	movs	r1, #3
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7ff fefe 	bl	8001a7e <BME280_delay>
		result = BME280_readout_data(bme_handler, BME280_REG_STATUS, 1, &status_reg, 1);	// Read out status register data
 8001c82:	f107 030c 	add.w	r3, r7, #12
 8001c86:	2201      	movs	r2, #1
 8001c88:	9200      	str	r2, [sp, #0]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	21f3      	movs	r1, #243	@ 0xf3
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ff01 	bl	8001a96 <BME280_readout_data>
 8001c94:	4603      	mov	r3, r0
 8001c96:	73bb      	strb	r3, [r7, #14]
		try_temp--;		// Decrement number of attempts variable
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	73fb      	strb	r3, [r7, #15]
	}
	while((status_reg & BME280_STATUS_COPYING) && result == BME280_OK && try_temp != 0);	// Check status register data, status of performed function and
 8001c9e:	7b3b      	ldrb	r3, [r7, #12]
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d005      	beq.n	8001cb4 <BME280_soft_reset+0x66>
 8001ca8:	7bbb      	ldrb	r3, [r7, #14]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d102      	bne.n	8001cb4 <BME280_soft_reset+0x66>
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1e2      	bne.n	8001c7a <BME280_soft_reset+0x2c>
																							// number of attempts
	if(result == BME280_ERROR || (status_reg & BME280_STATUS_COPYING))	// If status register data isn't correct or function returned error return error
 8001cb4:	7bbb      	ldrb	r3, [r7, #14]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d004      	beq.n	8001cc4 <BME280_soft_reset+0x76>
 8001cba:	7b3b      	ldrb	r3, [r7, #12]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <BME280_soft_reset+0x7a>
		return BME280_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <BME280_soft_reset+0x7c>

	return BME280_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <BME280_get_calibration_data>:
 * @brief Function is used to receive calibration data from your sensor.
 *
 * @param[in,out] bme_handler: Pointer to BME280 Handler structure
 * @return Function result status
 */
BME280_status_t BME280_get_calibration_data(BME280_handler_t *bme_handler) {
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b08c      	sub	sp, #48	@ 0x30
 8001cd6:	af02      	add	r7, sp, #8
 8001cd8:	6078      	str	r0, [r7, #4]
	uint8_t read_buffer[26];	// Buffer into which calibration data is written

	// Read out the first part of calibration data from registers to the corresponding structure
	if(BME280_readout_data(bme_handler, BME280_REG_CALIB00, BME280_DATA_LEN_FROM_CALIB00, read_buffer, (uint16_t)sizeof(read_buffer)) == BME280_ERROR)
 8001cda:	f107 030c 	add.w	r3, r7, #12
 8001cde:	221a      	movs	r2, #26
 8001ce0:	9200      	str	r2, [sp, #0]
 8001ce2:	221a      	movs	r2, #26
 8001ce4:	2188      	movs	r1, #136	@ 0x88
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7ff fed5 	bl	8001a96 <BME280_readout_data>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d101      	bne.n	8001cf6 <BME280_get_calibration_data+0x24>
		return BME280_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e0ae      	b.n	8001e54 <BME280_get_calibration_data+0x182>
	else {
		bme_handler->calibration_data.dig_T1 = BME280_CONCAT_BYTES(read_buffer[1], read_buffer[0]);
 8001cf6:	7b7b      	ldrb	r3, [r7, #13]
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	b21a      	sxth	r2, r3
 8001cfc:	7b3b      	ldrb	r3, [r7, #12]
 8001cfe:	b21b      	sxth	r3, r3
 8001d00:	4313      	orrs	r3, r2
 8001d02:	b21b      	sxth	r3, r3
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	839a      	strh	r2, [r3, #28]
		bme_handler->calibration_data.dig_T2 = (int16_t)BME280_CONCAT_BYTES(read_buffer[3], read_buffer[2]);
 8001d0a:	7bfb      	ldrb	r3, [r7, #15]
 8001d0c:	021b      	lsls	r3, r3, #8
 8001d0e:	b21a      	sxth	r2, r3
 8001d10:	7bbb      	ldrb	r3, [r7, #14]
 8001d12:	b21b      	sxth	r3, r3
 8001d14:	4313      	orrs	r3, r2
 8001d16:	b21a      	sxth	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	83da      	strh	r2, [r3, #30]
		bme_handler->calibration_data.dig_T3 = (int16_t)BME280_CONCAT_BYTES(read_buffer[5], read_buffer[4]);
 8001d1c:	7c7b      	ldrb	r3, [r7, #17]
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	b21a      	sxth	r2, r3
 8001d22:	7c3b      	ldrb	r3, [r7, #16]
 8001d24:	b21b      	sxth	r3, r3
 8001d26:	4313      	orrs	r3, r2
 8001d28:	b21a      	sxth	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	841a      	strh	r2, [r3, #32]
		bme_handler->calibration_data.dig_P1 = BME280_CONCAT_BYTES(read_buffer[7], read_buffer[6]);
 8001d2e:	7cfb      	ldrb	r3, [r7, #19]
 8001d30:	021b      	lsls	r3, r3, #8
 8001d32:	b21a      	sxth	r2, r3
 8001d34:	7cbb      	ldrb	r3, [r7, #18]
 8001d36:	b21b      	sxth	r3, r3
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	b21b      	sxth	r3, r3
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	845a      	strh	r2, [r3, #34]	@ 0x22
		bme_handler->calibration_data.dig_P2 = (int16_t)BME280_CONCAT_BYTES(read_buffer[9], read_buffer[8]);
 8001d42:	7d7b      	ldrb	r3, [r7, #21]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	b21a      	sxth	r2, r3
 8001d48:	7d3b      	ldrb	r3, [r7, #20]
 8001d4a:	b21b      	sxth	r3, r3
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	849a      	strh	r2, [r3, #36]	@ 0x24
		bme_handler->calibration_data.dig_P3 = (int16_t)BME280_CONCAT_BYTES(read_buffer[11], read_buffer[10]);
 8001d54:	7dfb      	ldrb	r3, [r7, #23]
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	b21a      	sxth	r2, r3
 8001d5a:	7dbb      	ldrb	r3, [r7, #22]
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	b21a      	sxth	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	84da      	strh	r2, [r3, #38]	@ 0x26
		bme_handler->calibration_data.dig_P4 = (int16_t)BME280_CONCAT_BYTES(read_buffer[13], read_buffer[12]);
 8001d66:	7e7b      	ldrb	r3, [r7, #25]
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	7e3b      	ldrb	r3, [r7, #24]
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	851a      	strh	r2, [r3, #40]	@ 0x28
		bme_handler->calibration_data.dig_P5 = (int16_t)BME280_CONCAT_BYTES(read_buffer[15], read_buffer[14]);
 8001d78:	7efb      	ldrb	r3, [r7, #27]
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	b21a      	sxth	r2, r3
 8001d7e:	7ebb      	ldrb	r3, [r7, #26]
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	4313      	orrs	r3, r2
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
		bme_handler->calibration_data.dig_P6 = (int16_t)BME280_CONCAT_BYTES(read_buffer[17], read_buffer[16]);
 8001d8a:	7f7b      	ldrb	r3, [r7, #29]
 8001d8c:	021b      	lsls	r3, r3, #8
 8001d8e:	b21a      	sxth	r2, r3
 8001d90:	7f3b      	ldrb	r3, [r7, #28]
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	4313      	orrs	r3, r2
 8001d96:	b21a      	sxth	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	859a      	strh	r2, [r3, #44]	@ 0x2c
		bme_handler->calibration_data.dig_P7 = (int16_t)BME280_CONCAT_BYTES(read_buffer[19], read_buffer[18]);
 8001d9c:	7ffb      	ldrb	r3, [r7, #31]
 8001d9e:	021b      	lsls	r3, r3, #8
 8001da0:	b21a      	sxth	r2, r3
 8001da2:	7fbb      	ldrb	r3, [r7, #30]
 8001da4:	b21b      	sxth	r3, r3
 8001da6:	4313      	orrs	r3, r2
 8001da8:	b21a      	sxth	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	85da      	strh	r2, [r3, #46]	@ 0x2e
		bme_handler->calibration_data.dig_P8 = (int16_t)BME280_CONCAT_BYTES(read_buffer[21], read_buffer[20]);
 8001dae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b21a      	sxth	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	861a      	strh	r2, [r3, #48]	@ 0x30
		bme_handler->calibration_data.dig_P9 = (int16_t)BME280_CONCAT_BYTES(read_buffer[23], read_buffer[22]);
 8001dc4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001dc8:	021b      	lsls	r3, r3, #8
 8001dca:	b21a      	sxth	r2, r3
 8001dcc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001dd0:	b21b      	sxth	r3, r3
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	b21a      	sxth	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	865a      	strh	r2, [r3, #50]	@ 0x32
		bme_handler->calibration_data.dig_H1 = read_buffer[25];
 8001dda:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}
	// Read out the second part of calibration data from registers to the corresponding structure
	if(BME280_readout_data(bme_handler, BME280_REG_CALIB26, BME280_DATA_LEN_FROM_CALIB26, read_buffer, (uint16_t)sizeof(read_buffer)) == BME280_ERROR)
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	221a      	movs	r2, #26
 8001dea:	9200      	str	r2, [sp, #0]
 8001dec:	2207      	movs	r2, #7
 8001dee:	21e1      	movs	r1, #225	@ 0xe1
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff fe50 	bl	8001a96 <BME280_readout_data>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d101      	bne.n	8001e00 <BME280_get_calibration_data+0x12e>
		return BME280_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e029      	b.n	8001e54 <BME280_get_calibration_data+0x182>
	else {
		bme_handler->calibration_data.dig_H2 = (int16_t)BME280_CONCAT_BYTES(read_buffer[1], read_buffer[0]);;
 8001e00:	7b7b      	ldrb	r3, [r7, #13]
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	b21a      	sxth	r2, r3
 8001e06:	7b3b      	ldrb	r3, [r7, #12]
 8001e08:	b21b      	sxth	r3, r3
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	b21a      	sxth	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	86da      	strh	r2, [r3, #54]	@ 0x36
		bme_handler->calibration_data.dig_H3 = (uint8_t)read_buffer[2];
 8001e12:	7bba      	ldrb	r2, [r7, #14]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
		bme_handler->calibration_data.dig_H4 = (int16_t)((uint16_t)read_buffer[3] << 4 | ((uint16_t)read_buffer[4] & 0x0F));
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	011b      	lsls	r3, r3, #4
 8001e1e:	b21a      	sxth	r2, r3
 8001e20:	7c3b      	ldrb	r3, [r7, #16]
 8001e22:	b21b      	sxth	r3, r3
 8001e24:	f003 030f 	and.w	r3, r3, #15
 8001e28:	b21b      	sxth	r3, r3
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	b21a      	sxth	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	875a      	strh	r2, [r3, #58]	@ 0x3a
		bme_handler->calibration_data.dig_H5 = (int16_t)((uint16_t)read_buffer[4] >> 4 | (uint16_t)read_buffer[5] << 4);
 8001e32:	7c3b      	ldrb	r3, [r7, #16]
 8001e34:	091b      	lsrs	r3, r3, #4
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	b21a      	sxth	r2, r3
 8001e3a:	7c7b      	ldrb	r3, [r7, #17]
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	b21b      	sxth	r3, r3
 8001e40:	4313      	orrs	r3, r2
 8001e42:	b21a      	sxth	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	879a      	strh	r2, [r3, #60]	@ 0x3c
		bme_handler->calibration_data.dig_H6 = (int8_t)read_buffer[6];
 8001e48:	7cbb      	ldrb	r3, [r7, #18]
 8001e4a:	b25a      	sxtb	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	}

	return BME280_OK;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3728      	adds	r7, #40	@ 0x28
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <BME280_read_comp_parameters>:
 *
 * @param[in,out] bme_handler: Pointer to BME280 Handler structure
 * @param[in] measure_struct: Pointer to measurement config structure
 * @return Function result status
 */
BME280_status_t BME280_read_comp_parameters(BME280_handler_t *bme_handler, BME280_measureConfig_t *measure_struct) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af02      	add	r7, sp, #8
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
	uint8_t read_buffer[8];		// Buffer into which raw measurement data is written
	// Read out measurement raw output data to the buffer
	if(BME280_readout_data(bme_handler, BME280_REG_PRESS_MSB, BME280_MEASURMENTS_DATA_LEN, read_buffer, (uint16_t)sizeof(read_buffer)) != BME280_OK)
 8001e66:	f107 0308 	add.w	r3, r7, #8
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	9200      	str	r2, [sp, #0]
 8001e6e:	2208      	movs	r2, #8
 8001e70:	21f7      	movs	r1, #247	@ 0xf7
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff fe0f 	bl	8001a96 <BME280_readout_data>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <BME280_read_comp_parameters+0x26>
		return BME280_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e04c      	b.n	8001f1c <BME280_read_comp_parameters+0xc0>
	if(measure_struct->hum_oversamp != MEAS_SKIP) {
		bme_handler->uncomp_parameters.uncomp_humidity = (read_buffer[6] << 8) | read_buffer[7];
		bme_handler->comp_parameters.humidity = BME280_compensate_hum_double(&bme_handler->calibration_data, bme_handler->uncomp_parameters.uncomp_humidity);
	}
#else	// use int calculation for compensation
	if(measure_struct->press_oversamp != MEAS_SKIP) {
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	785b      	ldrb	r3, [r3, #1]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d016      	beq.n	8001eb8 <BME280_read_comp_parameters+0x5c>
		bme_handler->uncomp_parameters.uncomp_pressure = (read_buffer[0] << 12) | (read_buffer[1] << 4) | (read_buffer[2] >> 4);
 8001e8a:	7a3b      	ldrb	r3, [r7, #8]
 8001e8c:	031a      	lsls	r2, r3, #12
 8001e8e:	7a7b      	ldrb	r3, [r7, #9]
 8001e90:	011b      	lsls	r3, r3, #4
 8001e92:	4313      	orrs	r3, r2
 8001e94:	7aba      	ldrb	r2, [r7, #10]
 8001e96:	0912      	lsrs	r2, r2, #4
 8001e98:	b2d2      	uxtb	r2, r2
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	619a      	str	r2, [r3, #24]
	#if PRESSURE_32BIT_CALC == 0
		bme_handler->comp_parameters.pressure = BME280_compensate_press_int64(&bme_handler->calibration_data, bme_handler->uncomp_parameters.uncomp_pressure);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f103 021c 	add.w	r2, r3, #28
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4610      	mov	r0, r2
 8001eae:	f000 f8ed 	bl	800208c <BME280_compensate_press_int64>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	60da      	str	r2, [r3, #12]
	#else
		bme_handler->comp_parameters.pressure = BME280_compensate_press_int32(&bme_handler->calibration_data, bme_handler->uncomp_parameters.uncomp_pressure);
	#endif /* End of #if PRESSURE_32BIT_CALC == 1*/
	}
	if(measure_struct->temp_oversamp != MEAS_SKIP) {
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d016      	beq.n	8001eee <BME280_read_comp_parameters+0x92>
		bme_handler->uncomp_parameters.uncomp_temperature = (read_buffer[3] << 12) | (read_buffer[4] << 4) | (read_buffer[5] >> 4);
 8001ec0:	7afb      	ldrb	r3, [r7, #11]
 8001ec2:	031a      	lsls	r2, r3, #12
 8001ec4:	7b3b      	ldrb	r3, [r7, #12]
 8001ec6:	011b      	lsls	r3, r3, #4
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	7b7a      	ldrb	r2, [r7, #13]
 8001ecc:	0912      	lsrs	r2, r2, #4
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	431a      	orrs	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	615a      	str	r2, [r3, #20]
		bme_handler->comp_parameters.temperature = BME280_compensate_temp_int32(&bme_handler->calibration_data, \
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f103 021c 	add.w	r2, r3, #28
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	f000 f882 	bl	8001fec <BME280_compensate_temp_int32>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	609a      	str	r2, [r3, #8]
																				bme_handler->uncomp_parameters.uncomp_temperature);
	}
	if(measure_struct->hum_oversamp != MEAS_SKIP) {
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	789b      	ldrb	r3, [r3, #2]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d011      	beq.n	8001f1a <BME280_read_comp_parameters+0xbe>
		bme_handler->uncomp_parameters.uncomp_humidity = (read_buffer[6] << 8) | read_buffer[7];
 8001ef6:	7bbb      	ldrb	r3, [r7, #14]
 8001ef8:	021b      	lsls	r3, r3, #8
 8001efa:	7bfa      	ldrb	r2, [r7, #15]
 8001efc:	431a      	orrs	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	611a      	str	r2, [r3, #16]
		bme_handler->comp_parameters.humidity = BME280_compensate_hum_int32(&bme_handler->calibration_data, bme_handler->uncomp_parameters.uncomp_humidity);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f103 021c 	add.w	r2, r3, #28
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4610      	mov	r0, r2
 8001f10:	f000 fb9e 	bl	8002650 <BME280_compensate_hum_int32>
 8001f14:	4602      	mov	r2, r0
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	605a      	str	r2, [r3, #4]
	}
#endif /* End of #if ENABLE_DOUBLE_PRECISION == 1*/

	return BME280_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <BME280_normal_mode_enable>:
 *
 * @param[in,out] bme_handler: Pointer to BME280 Handler structure
 * @param[in,out] measure_struct: Pointer to measurement config structure
 * @return Function result status
 */
BME280_status_t BME280_normal_mode_enable(BME280_handler_t *bme_handler, BME280_measureConfig_t *measure_struct) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
	if(measure_struct == NULL || bme_handler == NULL)	// Check correctness of input data
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d002      	beq.n	8001f3a <BME280_normal_mode_enable+0x16>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <BME280_normal_mode_enable+0x1a>
		return BME280_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e051      	b.n	8001fe2 <BME280_normal_mode_enable+0xbe>

	measure_struct->mode = NORMAL_MODE;				// Set normal mode
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2203      	movs	r2, #3
 8001f42:	715a      	strb	r2, [r3, #5]
	bme_handler->current_config = measure_struct;	// Set received structure as current measurement config
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	683a      	ldr	r2, [r7, #0]
 8001f48:	649a      	str	r2, [r3, #72]	@ 0x48

	uint8_t write_data = (SPI_3WIRE) | measure_struct->filter_coeff << 2 | measure_struct->standby_time << 5;	// Send filter coefficient, standby time
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	78db      	ldrb	r3, [r3, #3]
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	b25a      	sxtb	r2, r3
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	791b      	ldrb	r3, [r3, #4]
 8001f56:	015b      	lsls	r3, r3, #5
 8001f58:	b25b      	sxtb	r3, r3
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	b25b      	sxtb	r3, r3
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	73fb      	strb	r3, [r7, #15]
	if(BME280_write_data(bme_handler, BME280_REG_CONFIG, 1, &write_data, 1) != BME280_OK)						// and spi mode to your sensor register
 8001f62:	f107 030f 	add.w	r3, r7, #15
 8001f66:	2201      	movs	r2, #1
 8001f68:	9200      	str	r2, [sp, #0]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	21f5      	movs	r1, #245	@ 0xf5
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7ff fdc5 	bl	8001afe <BME280_write_data>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <BME280_normal_mode_enable+0x5a>
		return BME280_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e031      	b.n	8001fe2 <BME280_normal_mode_enable+0xbe>

	write_data = measure_struct->hum_oversamp;
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	789b      	ldrb	r3, [r3, #2]
 8001f82:	73fb      	strb	r3, [r7, #15]
	if(BME280_write_data(bme_handler, BME280_REG_CTRL_HUM, 1, &write_data, 1) != BME280_OK)		// Send humidity oversampling to your sensor
 8001f84:	f107 030f 	add.w	r3, r7, #15
 8001f88:	2201      	movs	r2, #1
 8001f8a:	9200      	str	r2, [sp, #0]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	21f2      	movs	r1, #242	@ 0xf2
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f7ff fdb4 	bl	8001afe <BME280_write_data>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <BME280_normal_mode_enable+0x7c>
		return BME280_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e020      	b.n	8001fe2 <BME280_normal_mode_enable+0xbe>

	write_data = BME280_NORMAL_MODE | measure_struct->press_oversamp << 2 | measure_struct->temp_oversamp << 5;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	785b      	ldrb	r3, [r3, #1]
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	b25b      	sxtb	r3, r3
 8001fa8:	f043 0303 	orr.w	r3, r3, #3
 8001fac:	b25a      	sxtb	r2, r3
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	015b      	lsls	r3, r3, #5
 8001fb4:	b25b      	sxtb	r3, r3
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	b25b      	sxtb	r3, r3
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	73fb      	strb	r3, [r7, #15]
	if(BME280_write_data(bme_handler, BME280_REG_CTRL_MEAS, 1, &write_data, 1) != BME280_OK)	// Send pressure and temperature oversampling to sensor
 8001fbe:	f107 030f 	add.w	r3, r7, #15
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	9200      	str	r2, [sp, #0]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	21f4      	movs	r1, #244	@ 0xf4
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f7ff fd97 	bl	8001afe <BME280_write_data>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <BME280_normal_mode_enable+0xb6>
		return BME280_ERROR;																	// and set normal mode
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e003      	b.n	8001fe2 <BME280_normal_mode_enable+0xbe>

	BME280_update_data_flow_info(measure_struct);	// Calculate data flow info and current consumption if it's necessary
 8001fda:	6838      	ldr	r0, [r7, #0]
 8001fdc:	f000 fb98 	bl	8002710 <BME280_update_data_flow_info>

	return BME280_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <BME280_compensate_temp_int32>:
 *
 * @param[in] calib_data: Pointer to calibration data structure
 * @param[in] uncomp_temp: 20 bit positive temperature raw data
 * @return Compensated int32 temperature value. Needs to be divided by 100 to get result in degrees.
 */
int32_t BME280_compensate_temp_int32(BME280_calibData_t *calib_data, int32_t uncomp_temp) {
 8001fec:	b480      	push	{r7}
 8001fee:	b089      	sub	sp, #36	@ 0x24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
	int32_t var1, var2, temp;
	var1 = ((((uncomp_temp>>3) - ((int32_t)calib_data->dig_T1<<1))) * ((int32_t)calib_data->dig_T2)) >> 11;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	10da      	asrs	r2, r3, #3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	881b      	ldrh	r3, [r3, #0]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8002008:	fb02 f303 	mul.w	r3, r2, r3
 800200c:	12db      	asrs	r3, r3, #11
 800200e:	61bb      	str	r3, [r7, #24]
	var2 = (((((uncomp_temp>>4) - ((int32_t)calib_data->dig_T1)) * (uncomp_temp>>4) - ((int32_t)calib_data->dig_T1))) >> 12) * \
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	111b      	asrs	r3, r3, #4
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	8812      	ldrh	r2, [r2, #0]
 8002018:	1a9b      	subs	r3, r3, r2
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	1112      	asrs	r2, r2, #4
 800201e:	fb02 f303 	mul.w	r3, r2, r3
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	8812      	ldrh	r2, [r2, #0]
 8002026:	1a9b      	subs	r3, r3, r2
 8002028:	131b      	asrs	r3, r3, #12
		   ((int32_t)calib_data->dig_T3) >> 14;
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
	var2 = (((((uncomp_temp>>4) - ((int32_t)calib_data->dig_T1)) * (uncomp_temp>>4) - ((int32_t)calib_data->dig_T1))) >> 12) * \
 8002030:	fb02 f303 	mul.w	r3, r2, r3
 8002034:	139b      	asrs	r3, r3, #14
 8002036:	617b      	str	r3, [r7, #20]
	t_fine = var1 + var2;
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	4413      	add	r3, r2
 800203e:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <BME280_compensate_temp_int32+0x98>)
 8002040:	6013      	str	r3, [r2, #0]
	temp = (t_fine * 5 + 128) >> 8;
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <BME280_compensate_temp_int32+0x98>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	3380      	adds	r3, #128	@ 0x80
 800204e:	121b      	asrs	r3, r3, #8
 8002050:	61fb      	str	r3, [r7, #28]

	int32_t temperature_min = BME280_TEMPERATURE_MIN * 100;
 8002052:	4b0d      	ldr	r3, [pc, #52]	@ (8002088 <BME280_compensate_temp_int32+0x9c>)
 8002054:	613b      	str	r3, [r7, #16]
	int32_t temperature_max = BME280_TEMPERATURE_MAX * 100;
 8002056:	f242 1334 	movw	r3, #8500	@ 0x2134
 800205a:	60fb      	str	r3, [r7, #12]
	if(temp < (temperature_min))
 800205c:	69fa      	ldr	r2, [r7, #28]
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	429a      	cmp	r2, r3
 8002062:	da02      	bge.n	800206a <BME280_compensate_temp_int32+0x7e>
		temp = temperature_min;
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	61fb      	str	r3, [r7, #28]
 8002068:	e005      	b.n	8002076 <BME280_compensate_temp_int32+0x8a>
	else if(temp > temperature_max)
 800206a:	69fa      	ldr	r2, [r7, #28]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	429a      	cmp	r2, r3
 8002070:	dd01      	ble.n	8002076 <BME280_compensate_temp_int32+0x8a>
		temp = temperature_max;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	61fb      	str	r3, [r7, #28]

	return temp;
 8002076:	69fb      	ldr	r3, [r7, #28]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3724      	adds	r7, #36	@ 0x24
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	200002dc 	.word	0x200002dc
 8002088:	fffff060 	.word	0xfffff060

0800208c <BME280_compensate_press_int64>:
 *
 * @param[in] calib_data: Pointer to calibration data structure
 * @param[in] uncomp_press: 20 bit positive pressure raw data
 * @return Compensated uint32 pressure value. Needs to be divided by 256 to get result in Pa.
 */
uint32_t BME280_compensate_press_int64(BME280_calibData_t *calib_data, int32_t uncomp_press) {
 800208c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002090:	b0ce      	sub	sp, #312	@ 0x138
 8002092:	af00      	add	r7, sp, #0
 8002094:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8002098:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
	int64_t var1, var2, press;
	var1 = ((int64_t)t_fine) - 128000;
 800209c:	4bb1      	ldr	r3, [pc, #708]	@ (8002364 <BME280_compensate_press_int64+0x2d8>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	17da      	asrs	r2, r3, #31
 80020a2:	461c      	mov	r4, r3
 80020a4:	4615      	mov	r5, r2
 80020a6:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80020aa:	f145 3bff 	adc.w	fp, r5, #4294967295
 80020ae:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 80020b2:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80020b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80020ba:	fb03 f102 	mul.w	r1, r3, r2
 80020be:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80020c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80020c6:	fb02 f303 	mul.w	r3, r2, r3
 80020ca:	18ca      	adds	r2, r1, r3
 80020cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80020d0:	fba3 8903 	umull	r8, r9, r3, r3
 80020d4:	eb02 0309 	add.w	r3, r2, r9
 80020d8:	4699      	mov	r9, r3
 80020da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80020de:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80020e2:	b21b      	sxth	r3, r3
 80020e4:	17da      	asrs	r2, r3, #31
 80020e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80020ea:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80020ee:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80020f2:	4603      	mov	r3, r0
 80020f4:	fb03 f209 	mul.w	r2, r3, r9
 80020f8:	460b      	mov	r3, r1
 80020fa:	fb08 f303 	mul.w	r3, r8, r3
 80020fe:	4413      	add	r3, r2
 8002100:	4602      	mov	r2, r0
 8002102:	fba8 2102 	umull	r2, r1, r8, r2
 8002106:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 800210a:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 800210e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002112:	4413      	add	r3, r2
 8002114:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002118:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 800211c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8002120:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5)<<17);
 8002124:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002128:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800212c:	b21b      	sxth	r3, r3
 800212e:	17da      	asrs	r2, r3, #31
 8002130:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002134:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8002138:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800213c:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8002140:	462a      	mov	r2, r5
 8002142:	fb02 f203 	mul.w	r2, r2, r3
 8002146:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800214a:	4621      	mov	r1, r4
 800214c:	fb01 f303 	mul.w	r3, r1, r3
 8002150:	441a      	add	r2, r3
 8002152:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002156:	4621      	mov	r1, r4
 8002158:	fba3 3101 	umull	r3, r1, r3, r1
 800215c:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8002160:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002168:	18d3      	adds	r3, r2, r3
 800216a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800216e:	f04f 0000 	mov.w	r0, #0
 8002172:	f04f 0100 	mov.w	r1, #0
 8002176:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800217a:	462b      	mov	r3, r5
 800217c:	0459      	lsls	r1, r3, #17
 800217e:	4622      	mov	r2, r4
 8002180:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8002184:	4623      	mov	r3, r4
 8002186:	0458      	lsls	r0, r3, #17
 8002188:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800218c:	1814      	adds	r4, r2, r0
 800218e:	643c      	str	r4, [r7, #64]	@ 0x40
 8002190:	414b      	adcs	r3, r1
 8002192:	647b      	str	r3, [r7, #68]	@ 0x44
 8002194:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8002198:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + (((int64_t)calib_data->dig_P4)<<35);
 800219c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80021a0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	17da      	asrs	r2, r3, #31
 80021a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80021ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80021b0:	f04f 0000 	mov.w	r0, #0
 80021b4:	f04f 0100 	mov.w	r1, #0
 80021b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021bc:	00d9      	lsls	r1, r3, #3
 80021be:	2000      	movs	r0, #0
 80021c0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80021c4:	1814      	adds	r4, r2, r0
 80021c6:	63bc      	str	r4, [r7, #56]	@ 0x38
 80021c8:	414b      	adcs	r3, r1
 80021ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021cc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80021d0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3)>>8) + ((var1 * (int64_t)calib_data->dig_P2)<<12);
 80021d4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80021d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80021dc:	fb03 f102 	mul.w	r1, r3, r2
 80021e0:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80021e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80021e8:	fb02 f303 	mul.w	r3, r2, r3
 80021ec:	18ca      	adds	r2, r1, r3
 80021ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80021f2:	fba3 3103 	umull	r3, r1, r3, r3
 80021f6:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 80021fa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80021fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002202:	18d3      	adds	r3, r2, r3
 8002204:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002208:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800220c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002210:	b21b      	sxth	r3, r3
 8002212:	17da      	asrs	r2, r3, #31
 8002214:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002218:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800221c:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8002220:	4622      	mov	r2, r4
 8002222:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002226:	4641      	mov	r1, r8
 8002228:	fb01 f202 	mul.w	r2, r1, r2
 800222c:	464d      	mov	r5, r9
 800222e:	4618      	mov	r0, r3
 8002230:	4621      	mov	r1, r4
 8002232:	4603      	mov	r3, r0
 8002234:	fb03 f305 	mul.w	r3, r3, r5
 8002238:	4413      	add	r3, r2
 800223a:	4602      	mov	r2, r0
 800223c:	4641      	mov	r1, r8
 800223e:	fba2 2101 	umull	r2, r1, r2, r1
 8002242:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8002246:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800224a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800224e:	4413      	add	r3, r2
 8002250:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002254:	f04f 0000 	mov.w	r0, #0
 8002258:	f04f 0100 	mov.w	r1, #0
 800225c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8002260:	4623      	mov	r3, r4
 8002262:	0a18      	lsrs	r0, r3, #8
 8002264:	462a      	mov	r2, r5
 8002266:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 800226a:	462b      	mov	r3, r5
 800226c:	1219      	asrs	r1, r3, #8
 800226e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002272:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002276:	b21b      	sxth	r3, r3
 8002278:	17da      	asrs	r2, r3, #31
 800227a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800227e:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002282:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002286:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 800228a:	464a      	mov	r2, r9
 800228c:	fb02 f203 	mul.w	r2, r2, r3
 8002290:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002294:	4644      	mov	r4, r8
 8002296:	fb04 f303 	mul.w	r3, r4, r3
 800229a:	441a      	add	r2, r3
 800229c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80022a0:	4644      	mov	r4, r8
 80022a2:	fba3 3404 	umull	r3, r4, r3, r4
 80022a6:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 80022aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80022ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80022b2:	18d3      	adds	r3, r2, r3
 80022b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80022c4:	464c      	mov	r4, r9
 80022c6:	0323      	lsls	r3, r4, #12
 80022c8:	46c4      	mov	ip, r8
 80022ca:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 80022ce:	4644      	mov	r4, r8
 80022d0:	0322      	lsls	r2, r4, #12
 80022d2:	1884      	adds	r4, r0, r2
 80022d4:	633c      	str	r4, [r7, #48]	@ 0x30
 80022d6:	eb41 0303 	adc.w	r3, r1, r3
 80022da:	637b      	str	r3, [r7, #52]	@ 0x34
 80022dc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80022e0:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	var1 = (((((int64_t)1)<<47)+var1)) * ((int64_t)calib_data->dig_P1)>>33;
 80022e4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80022e8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80022ec:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80022f0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80022f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80022f8:	88db      	ldrh	r3, [r3, #6]
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	2200      	movs	r2, #0
 80022fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002302:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002306:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 800230a:	4622      	mov	r2, r4
 800230c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002310:	4641      	mov	r1, r8
 8002312:	fb01 f202 	mul.w	r2, r1, r2
 8002316:	464d      	mov	r5, r9
 8002318:	4618      	mov	r0, r3
 800231a:	4621      	mov	r1, r4
 800231c:	4603      	mov	r3, r0
 800231e:	fb03 f305 	mul.w	r3, r3, r5
 8002322:	4413      	add	r3, r2
 8002324:	4602      	mov	r2, r0
 8002326:	4641      	mov	r1, r8
 8002328:	fba2 2101 	umull	r2, r1, r2, r1
 800232c:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002330:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8002334:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002338:	4413      	add	r3, r2
 800233a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800234a:	4629      	mov	r1, r5
 800234c:	104a      	asrs	r2, r1, #1
 800234e:	4629      	mov	r1, r5
 8002350:	17cb      	asrs	r3, r1, #31
 8002352:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	if(var1 == 0)
 8002356:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800235a:	4313      	orrs	r3, r2
 800235c:	d104      	bne.n	8002368 <BME280_compensate_press_int64+0x2dc>
		return 0;
 800235e:	2300      	movs	r3, #0
 8002360:	e16c      	b.n	800263c <BME280_compensate_press_int64+0x5b0>
 8002362:	bf00      	nop
 8002364:	200002dc 	.word	0x200002dc
	press = 1048576 - uncomp_press;
 8002368:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800236c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8002370:	17da      	asrs	r2, r3, #31
 8002372:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002374:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002376:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800237a:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
	press = (((press<<31) - var2) * 3125) / var1;
 800237e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002382:	105b      	asrs	r3, r3, #1
 8002384:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002388:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800238c:	07db      	lsls	r3, r3, #31
 800238e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002392:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002396:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800239a:	4604      	mov	r4, r0
 800239c:	1aa4      	subs	r4, r4, r2
 800239e:	67bc      	str	r4, [r7, #120]	@ 0x78
 80023a0:	eb61 0303 	sbc.w	r3, r1, r3
 80023a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80023a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80023aa:	4622      	mov	r2, r4
 80023ac:	462b      	mov	r3, r5
 80023ae:	1891      	adds	r1, r2, r2
 80023b0:	6239      	str	r1, [r7, #32]
 80023b2:	415b      	adcs	r3, r3
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80023b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023ba:	4621      	mov	r1, r4
 80023bc:	1851      	adds	r1, r2, r1
 80023be:	61b9      	str	r1, [r7, #24]
 80023c0:	4629      	mov	r1, r5
 80023c2:	414b      	adcs	r3, r1
 80023c4:	61fb      	str	r3, [r7, #28]
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	f04f 0300 	mov.w	r3, #0
 80023ce:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80023d2:	4649      	mov	r1, r9
 80023d4:	018b      	lsls	r3, r1, #6
 80023d6:	4641      	mov	r1, r8
 80023d8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023dc:	4641      	mov	r1, r8
 80023de:	018a      	lsls	r2, r1, #6
 80023e0:	4641      	mov	r1, r8
 80023e2:	1889      	adds	r1, r1, r2
 80023e4:	6139      	str	r1, [r7, #16]
 80023e6:	4649      	mov	r1, r9
 80023e8:	eb43 0101 	adc.w	r1, r3, r1
 80023ec:	6179      	str	r1, [r7, #20]
 80023ee:	f04f 0200 	mov.w	r2, #0
 80023f2:	f04f 0300 	mov.w	r3, #0
 80023f6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80023fa:	4649      	mov	r1, r9
 80023fc:	008b      	lsls	r3, r1, #2
 80023fe:	46c4      	mov	ip, r8
 8002400:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8002404:	4641      	mov	r1, r8
 8002406:	008a      	lsls	r2, r1, #2
 8002408:	4610      	mov	r0, r2
 800240a:	4619      	mov	r1, r3
 800240c:	4603      	mov	r3, r0
 800240e:	4622      	mov	r2, r4
 8002410:	189b      	adds	r3, r3, r2
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	460b      	mov	r3, r1
 8002416:	462a      	mov	r2, r5
 8002418:	eb42 0303 	adc.w	r3, r2, r3
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	f04f 0200 	mov.w	r2, #0
 8002422:	f04f 0300 	mov.w	r3, #0
 8002426:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800242a:	4649      	mov	r1, r9
 800242c:	008b      	lsls	r3, r1, #2
 800242e:	46c4      	mov	ip, r8
 8002430:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8002434:	4641      	mov	r1, r8
 8002436:	008a      	lsls	r2, r1, #2
 8002438:	4610      	mov	r0, r2
 800243a:	4619      	mov	r1, r3
 800243c:	4603      	mov	r3, r0
 800243e:	4622      	mov	r2, r4
 8002440:	189b      	adds	r3, r3, r2
 8002442:	673b      	str	r3, [r7, #112]	@ 0x70
 8002444:	462b      	mov	r3, r5
 8002446:	460a      	mov	r2, r1
 8002448:	eb42 0303 	adc.w	r3, r2, r3
 800244c:	677b      	str	r3, [r7, #116]	@ 0x74
 800244e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8002452:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002456:	f7fe fde5 	bl	8001024 <__aeabi_ldivmod>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	var1 = ((int64_t)calib_data->dig_P9) * (press>>13) * (press>>13) >> 25;
 8002462:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002466:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800246a:	b21b      	sxth	r3, r3
 800246c:	17da      	asrs	r2, r3, #31
 800246e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002470:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002472:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8002476:	f04f 0000 	mov.w	r0, #0
 800247a:	f04f 0100 	mov.w	r1, #0
 800247e:	0b50      	lsrs	r0, r2, #13
 8002480:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8002484:	1359      	asrs	r1, r3, #13
 8002486:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800248a:	462b      	mov	r3, r5
 800248c:	fb00 f203 	mul.w	r2, r0, r3
 8002490:	4623      	mov	r3, r4
 8002492:	fb03 f301 	mul.w	r3, r3, r1
 8002496:	4413      	add	r3, r2
 8002498:	4622      	mov	r2, r4
 800249a:	fba2 2100 	umull	r2, r1, r2, r0
 800249e:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 80024a2:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80024a6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80024aa:	4413      	add	r3, r2
 80024ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80024b0:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 80024b4:	f04f 0000 	mov.w	r0, #0
 80024b8:	f04f 0100 	mov.w	r1, #0
 80024bc:	0b50      	lsrs	r0, r2, #13
 80024be:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80024c2:	1359      	asrs	r1, r3, #13
 80024c4:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80024c8:	462b      	mov	r3, r5
 80024ca:	fb00 f203 	mul.w	r2, r0, r3
 80024ce:	4623      	mov	r3, r4
 80024d0:	fb03 f301 	mul.w	r3, r3, r1
 80024d4:	4413      	add	r3, r2
 80024d6:	4622      	mov	r2, r4
 80024d8:	fba2 2100 	umull	r2, r1, r2, r0
 80024dc:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 80024e0:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80024e4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80024e8:	4413      	add	r3, r2
 80024ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	f04f 0300 	mov.w	r3, #0
 80024f6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80024fa:	4621      	mov	r1, r4
 80024fc:	0e4a      	lsrs	r2, r1, #25
 80024fe:	4620      	mov	r0, r4
 8002500:	4629      	mov	r1, r5
 8002502:	460c      	mov	r4, r1
 8002504:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8002508:	164b      	asrs	r3, r1, #25
 800250a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var2 = (((int64_t)calib_data->dig_P8) * press) >> 19;
 800250e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002512:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002516:	b21b      	sxth	r3, r3
 8002518:	17da      	asrs	r2, r3, #31
 800251a:	663b      	str	r3, [r7, #96]	@ 0x60
 800251c:	667a      	str	r2, [r7, #100]	@ 0x64
 800251e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002522:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002526:	462a      	mov	r2, r5
 8002528:	fb02 f203 	mul.w	r2, r2, r3
 800252c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002530:	4621      	mov	r1, r4
 8002532:	fb01 f303 	mul.w	r3, r1, r3
 8002536:	4413      	add	r3, r2
 8002538:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800253c:	4621      	mov	r1, r4
 800253e:	fba2 2101 	umull	r2, r1, r2, r1
 8002542:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8002546:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 800254a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800254e:	4413      	add	r3, r2
 8002550:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002554:	f04f 0200 	mov.w	r2, #0
 8002558:	f04f 0300 	mov.w	r3, #0
 800255c:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8002560:	4621      	mov	r1, r4
 8002562:	0cca      	lsrs	r2, r1, #19
 8002564:	4620      	mov	r0, r4
 8002566:	4629      	mov	r1, r5
 8002568:	460c      	mov	r4, r1
 800256a:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800256e:	14cb      	asrs	r3, r1, #19
 8002570:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	press = ((press + var1 + var2) >> 8) + (((int64_t)calib_data->dig_P7) << 4);
 8002574:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 8002578:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800257c:	1884      	adds	r4, r0, r2
 800257e:	65bc      	str	r4, [r7, #88]	@ 0x58
 8002580:	eb41 0303 	adc.w	r3, r1, r3
 8002584:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002586:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800258a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800258e:	4621      	mov	r1, r4
 8002590:	1889      	adds	r1, r1, r2
 8002592:	6539      	str	r1, [r7, #80]	@ 0x50
 8002594:	4629      	mov	r1, r5
 8002596:	eb43 0101 	adc.w	r1, r3, r1
 800259a:	6579      	str	r1, [r7, #84]	@ 0x54
 800259c:	f04f 0000 	mov.w	r0, #0
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80025a8:	4623      	mov	r3, r4
 80025aa:	0a18      	lsrs	r0, r3, #8
 80025ac:	462a      	mov	r2, r5
 80025ae:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80025b2:	462b      	mov	r3, r5
 80025b4:	1219      	asrs	r1, r3, #8
 80025b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80025ba:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80025be:	b21b      	sxth	r3, r3
 80025c0:	17da      	asrs	r2, r3, #31
 80025c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025c4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80025c6:	f04f 0200 	mov.w	r2, #0
 80025ca:	f04f 0300 	mov.w	r3, #0
 80025ce:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80025d2:	464c      	mov	r4, r9
 80025d4:	0123      	lsls	r3, r4, #4
 80025d6:	46c4      	mov	ip, r8
 80025d8:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 80025dc:	4644      	mov	r4, r8
 80025de:	0122      	lsls	r2, r4, #4
 80025e0:	1884      	adds	r4, r0, r2
 80025e2:	603c      	str	r4, [r7, #0]
 80025e4:	eb41 0303 	adc.w	r3, r1, r3
 80025e8:	607b      	str	r3, [r7, #4]
 80025ea:	e9d7 3400 	ldrd	r3, r4, [r7]
 80025ee:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130

	int64_t pressure_max = BME280_PRESSURE_MAX * 256;
 80025f2:	4a15      	ldr	r2, [pc, #84]	@ (8002648 <BME280_compensate_press_int64+0x5bc>)
 80025f4:	f04f 0300 	mov.w	r3, #0
 80025f8:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	int64_t pressure_min = BME280_PRESSURE_MIN * 256;
 80025fc:	4a13      	ldr	r2, [pc, #76]	@ (800264c <BME280_compensate_press_int64+0x5c0>)
 80025fe:	f04f 0300 	mov.w	r3, #0
 8002602:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	if(press > pressure_max)
 8002606:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800260a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800260e:	4290      	cmp	r0, r2
 8002610:	eb71 0303 	sbcs.w	r3, r1, r3
 8002614:	da04      	bge.n	8002620 <BME280_compensate_press_int64+0x594>
		press = pressure_max;
 8002616:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800261a:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
 800261e:	e00b      	b.n	8002638 <BME280_compensate_press_int64+0x5ac>
	else if(press < pressure_min)
 8002620:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 8002624:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8002628:	4290      	cmp	r0, r2
 800262a:	eb71 0303 	sbcs.w	r3, r1, r3
 800262e:	da03      	bge.n	8002638 <BME280_compensate_press_int64+0x5ac>
		press = pressure_min;
 8002630:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8002634:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130

	return (uint32_t)press;
 8002638:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
}
 800263c:	4618      	mov	r0, r3
 800263e:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8002642:	46bd      	mov	sp, r7
 8002644:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002648:	01adb000 	.word	0x01adb000
 800264c:	00753000 	.word	0x00753000

08002650 <BME280_compensate_hum_int32>:
 *
 * @param[in] calib_data: Pointer to calibration data structure
 * @param[in] uncomp_hum: 16 bit positive humidity raw data
 * @return Compensated uint32 humidity value. Needs to be divided by 1024 to get result in %RH.
 */
uint32_t BME280_compensate_hum_int32(BME280_calibData_t *calib_data, int32_t uncomp_hum) {
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
	int32_t v_x1_u32r;

	v_x1_u32r = (t_fine - ((int32_t)76800));
 800265a:	4b2c      	ldr	r3, [pc, #176]	@ (800270c <BME280_compensate_hum_int32+0xbc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8002662:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((uncomp_hum << 14) - (((int32_t)calib_data->dig_H4) << 20) - (((int32_t)calib_data->dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) \
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	039a      	lsls	r2, r3, #14
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800266e:	051b      	lsls	r3, r3, #20
 8002670:	1ad2      	subs	r2, r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002678:	4619      	mov	r1, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	fb01 f303 	mul.w	r3, r1, r3
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002686:	13db      	asrs	r3, r3, #15
				* (((((((v_x1_u32r * ((int32_t)calib_data->dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)calib_data->dig_H3)) >> 11) + ((int32_t)32768))) \
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 800268e:	4611      	mov	r1, r2
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	fb01 f202 	mul.w	r2, r1, r2
 8002696:	1292      	asrs	r2, r2, #10
 8002698:	6879      	ldr	r1, [r7, #4]
 800269a:	7f09      	ldrb	r1, [r1, #28]
 800269c:	4608      	mov	r0, r1
 800269e:	68f9      	ldr	r1, [r7, #12]
 80026a0:	fb00 f101 	mul.w	r1, r0, r1
 80026a4:	12c9      	asrs	r1, r1, #11
 80026a6:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 80026aa:	fb01 f202 	mul.w	r2, r1, r2
				>> 10) + ((int32_t)2097152)) * ((int32_t)calib_data->dig_H2) + 8192) >> 14));
 80026ae:	1292      	asrs	r2, r2, #10
 80026b0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 80026ba:	fb01 f202 	mul.w	r2, r1, r2
 80026be:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80026c2:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((uncomp_hum << 14) - (((int32_t)calib_data->dig_H4) << 20) - (((int32_t)calib_data->dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) \
 80026c4:	fb02 f303 	mul.w	r3, r2, r3
 80026c8:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)calib_data->dig_H1)) >> 4));
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	13db      	asrs	r3, r3, #15
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	13d2      	asrs	r2, r2, #15
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	11db      	asrs	r3, r3, #7
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	7e12      	ldrb	r2, [r2, #24]
 80026dc:	fb02 f303 	mul.w	r3, r2, r3
 80026e0:	111b      	asrs	r3, r3, #4
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	60fb      	str	r3, [r7, #12]

	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80026ee:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80026f6:	bfa8      	it	ge
 80026f8:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80026fc:	60fb      	str	r3, [r7, #12]

	return (uint32_t)(v_x1_u32r >> 12);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	131b      	asrs	r3, r3, #12
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr
 800270c:	200002dc 	.word	0x200002dc

08002710 <BME280_update_data_flow_info>:
 * @brief The function calculates measurement time, standby time, maximum output data rate, samples and time to reach 75% of step response using IIR filter
 * 		  in accordance with modes. If corresponding setting is set function calculates current consumption.
 *
 * @param[in,out] measure_struct: Pointer to measurement config structure
 */
void BME280_update_data_flow_info(BME280_measureConfig_t *measure_struct) {
 8002710:	b5b0      	push	{r4, r5, r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af02      	add	r7, sp, #8
 8002716:	6078      	str	r0, [r7, #4]
	if(measure_struct->mode == SLEEP_MODE) {
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	795b      	ldrb	r3, [r3, #5]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d117      	bne.n	8002750 <BME280_update_data_flow_info+0x40>
		measure_struct->data_flow_info.measure_time = 0.;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f04f 0200 	mov.w	r2, #0
 8002726:	609a      	str	r2, [r3, #8]
		measure_struct->data_flow_info.standby_time = 0.;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f04f 0200 	mov.w	r2, #0
 800272e:	60da      	str	r2, [r3, #12]
		measure_struct->data_flow_info.max_ODR = 0.;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	611a      	str	r2, [r3, #16]
		measure_struct->data_flow_info.IIR_response_samples = 0.;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	751a      	strb	r2, [r3, #20]
		measure_struct->data_flow_info.IIR_response_time = 0.;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	619a      	str	r2, [r3, #24]
		measure_struct->data_flow_info.current_consumption = 0.;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	61da      	str	r2, [r3, #28]
#if UPDATE_CONSUMPTION_INFO == 1
	BME280_calc_current_consumption(measure_struct->mode, measure_struct->data_flow_info.max_ODR, measure_struct->data_flow_info.measure_time, \
									measure_struct->temp_oversamp, measure_struct->press_oversamp, measure_struct->hum_oversamp);
#endif
	}
}
 800274e:	e04d      	b.n	80027ec <BME280_update_data_flow_info+0xdc>
		measure_struct->data_flow_info.measure_time = BME280_calc_measure_time(measure_struct->temp_oversamp, measure_struct->press_oversamp, \
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	7818      	ldrb	r0, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	7859      	ldrb	r1, [r3, #1]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	789b      	ldrb	r3, [r3, #2]
 800275c:	461a      	mov	r2, r3
 800275e:	f000 f84b 	bl	80027f8 <BME280_calc_measure_time>
 8002762:	4602      	mov	r2, r0
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	609a      	str	r2, [r3, #8]
		if(measure_struct->mode == NORMAL_MODE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	795b      	ldrb	r3, [r3, #5]
 800276c:	2b03      	cmp	r3, #3
 800276e:	d108      	bne.n	8002782 <BME280_update_data_flow_info+0x72>
			measure_struct->data_flow_info.standby_time = BME280_calc_standby_time(measure_struct->standby_time);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	791b      	ldrb	r3, [r3, #4]
 8002774:	4618      	mov	r0, r3
 8002776:	f000 f8df 	bl	8002938 <BME280_calc_standby_time>
 800277a:	4602      	mov	r2, r0
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	60da      	str	r2, [r3, #12]
 8002780:	e003      	b.n	800278a <BME280_update_data_flow_info+0x7a>
			measure_struct->data_flow_info.standby_time = 0.;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f04f 0200 	mov.w	r2, #0
 8002788:	60da      	str	r2, [r3, #12]
		measure_struct->data_flow_info.max_ODR = BME280_calc_data_rate(measure_struct->data_flow_info.measure_time, \
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	4619      	mov	r1, r3
 8002794:	4610      	mov	r0, r2
 8002796:	f000 f917 	bl	80029c8 <BME280_calc_data_rate>
 800279a:	4602      	mov	r2, r0
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	611a      	str	r2, [r3, #16]
		measure_struct->data_flow_info.IIR_response_samples = BME280_calc_response_samples(measure_struct->filter_coeff);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	78db      	ldrb	r3, [r3, #3]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 f927 	bl	80029f8 <BME280_calc_response_samples>
 80027aa:	4603      	mov	r3, r0
 80027ac:	461a      	mov	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	751a      	strb	r2, [r3, #20]
		measure_struct->data_flow_info.IIR_response_time = BME280_calc_response_time(measure_struct->data_flow_info.IIR_response_samples, \
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	7d1a      	ldrb	r2, [r3, #20]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	4619      	mov	r1, r3
 80027bc:	4610      	mov	r0, r2
 80027be:	f000 f945 	bl	8002a4c <BME280_calc_response_time>
 80027c2:	4602      	mov	r2, r0
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	619a      	str	r2, [r3, #24]
	BME280_calc_current_consumption(measure_struct->mode, measure_struct->data_flow_info.max_ODR, measure_struct->data_flow_info.measure_time, \
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	7958      	ldrb	r0, [r3, #5]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6919      	ldr	r1, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689c      	ldr	r4, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	781d      	ldrb	r5, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	785b      	ldrb	r3, [r3, #1]
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	7892      	ldrb	r2, [r2, #2]
 80027e0:	9201      	str	r2, [sp, #4]
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	462b      	mov	r3, r5
 80027e6:	4622      	mov	r2, r4
 80027e8:	f000 f94a 	bl	8002a80 <BME280_calc_current_consumption>
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bdb0      	pop	{r4, r5, r7, pc}
 80027f4:	0000      	movs	r0, r0
	...

080027f8 <BME280_calc_measure_time>:
 * @param[in] temp_oversamp: Oversampling of temperature data enum
 * @param[in] press_oversamp: Oversampling of pressure data enum
 * @param[in] hum_oversamp: Oversampling of humidity data enum
 * @return Calculated measurement time (float)
 */
float BME280_calc_measure_time(BME280_oversampling_t temp_oversamp, BME280_oversampling_t press_oversamp, BME280_oversampling_t hum_oversamp) {
 80027f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80027fc:	b084      	sub	sp, #16
 80027fe:	af00      	add	r7, sp, #0
 8002800:	4603      	mov	r3, r0
 8002802:	71fb      	strb	r3, [r7, #7]
 8002804:	460b      	mov	r3, r1
 8002806:	71bb      	strb	r3, [r7, #6]
 8002808:	4613      	mov	r3, r2
 800280a:	717b      	strb	r3, [r7, #5]
	float measure_time;
#if CALCULATE_VALUES_MAX == 0
	measure_time = 1. + 2. * (float)temp_oversamp + (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
				  (2. * (float)hum_oversamp + 0.5) * (hum_oversamp != 0);
#else
	measure_time = 1.25 + 2.3 * (float)temp_oversamp + (2.3 * (float)press_oversamp + 0.575) * (press_oversamp != 0) + \
 800280c:	79fb      	ldrb	r3, [r7, #7]
 800280e:	4618      	mov	r0, r3
 8002810:	f7fe fa40 	bl	8000c94 <__aeabi_ui2f>
 8002814:	4603      	mov	r3, r0
 8002816:	4618      	mov	r0, r3
 8002818:	f7fd fe06 	bl	8000428 <__aeabi_f2d>
 800281c:	a340      	add	r3, pc, #256	@ (adr r3, 8002920 <BME280_calc_measure_time+0x128>)
 800281e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002822:	f7fd fe59 	bl	80004d8 <__aeabi_dmul>
 8002826:	4602      	mov	r2, r0
 8002828:	460b      	mov	r3, r1
 800282a:	4610      	mov	r0, r2
 800282c:	4619      	mov	r1, r3
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	4b3f      	ldr	r3, [pc, #252]	@ (8002930 <BME280_calc_measure_time+0x138>)
 8002834:	f7fd fc9a 	bl	800016c <__adddf3>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	4614      	mov	r4, r2
 800283e:	461d      	mov	r5, r3
 8002840:	79bb      	ldrb	r3, [r7, #6]
 8002842:	4618      	mov	r0, r3
 8002844:	f7fe fa26 	bl	8000c94 <__aeabi_ui2f>
 8002848:	4603      	mov	r3, r0
 800284a:	4618      	mov	r0, r3
 800284c:	f7fd fdec 	bl	8000428 <__aeabi_f2d>
 8002850:	a333      	add	r3, pc, #204	@ (adr r3, 8002920 <BME280_calc_measure_time+0x128>)
 8002852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002856:	f7fd fe3f 	bl	80004d8 <__aeabi_dmul>
 800285a:	4602      	mov	r2, r0
 800285c:	460b      	mov	r3, r1
 800285e:	4610      	mov	r0, r2
 8002860:	4619      	mov	r1, r3
 8002862:	a331      	add	r3, pc, #196	@ (adr r3, 8002928 <BME280_calc_measure_time+0x130>)
 8002864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002868:	f7fd fc80 	bl	800016c <__adddf3>
 800286c:	4602      	mov	r2, r0
 800286e:	460b      	mov	r3, r1
 8002870:	4690      	mov	r8, r2
 8002872:	4699      	mov	r9, r3
 8002874:	79bb      	ldrb	r3, [r7, #6]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <BME280_calc_measure_time+0x8a>
 800287a:	f04f 0000 	mov.w	r0, #0
 800287e:	492d      	ldr	r1, [pc, #180]	@ (8002934 <BME280_calc_measure_time+0x13c>)
 8002880:	e003      	b.n	800288a <BME280_calc_measure_time+0x92>
 8002882:	f04f 0000 	mov.w	r0, #0
 8002886:	f04f 0100 	mov.w	r1, #0
 800288a:	4642      	mov	r2, r8
 800288c:	464b      	mov	r3, r9
 800288e:	f7fd fe23 	bl	80004d8 <__aeabi_dmul>
 8002892:	4602      	mov	r2, r0
 8002894:	460b      	mov	r3, r1
 8002896:	4620      	mov	r0, r4
 8002898:	4629      	mov	r1, r5
 800289a:	f7fd fc67 	bl	800016c <__adddf3>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4614      	mov	r4, r2
 80028a4:	461d      	mov	r5, r3
				  (2.3 * (float)hum_oversamp + 0.575) * (hum_oversamp != 0);
 80028a6:	797b      	ldrb	r3, [r7, #5]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7fe f9f3 	bl	8000c94 <__aeabi_ui2f>
 80028ae:	4603      	mov	r3, r0
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7fd fdb9 	bl	8000428 <__aeabi_f2d>
 80028b6:	a31a      	add	r3, pc, #104	@ (adr r3, 8002920 <BME280_calc_measure_time+0x128>)
 80028b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028bc:	f7fd fe0c 	bl	80004d8 <__aeabi_dmul>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4610      	mov	r0, r2
 80028c6:	4619      	mov	r1, r3
 80028c8:	a317      	add	r3, pc, #92	@ (adr r3, 8002928 <BME280_calc_measure_time+0x130>)
 80028ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ce:	f7fd fc4d 	bl	800016c <__adddf3>
 80028d2:	4602      	mov	r2, r0
 80028d4:	460b      	mov	r3, r1
 80028d6:	4690      	mov	r8, r2
 80028d8:	4699      	mov	r9, r3
 80028da:	797b      	ldrb	r3, [r7, #5]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d003      	beq.n	80028e8 <BME280_calc_measure_time+0xf0>
 80028e0:	f04f 0000 	mov.w	r0, #0
 80028e4:	4913      	ldr	r1, [pc, #76]	@ (8002934 <BME280_calc_measure_time+0x13c>)
 80028e6:	e003      	b.n	80028f0 <BME280_calc_measure_time+0xf8>
 80028e8:	f04f 0000 	mov.w	r0, #0
 80028ec:	f04f 0100 	mov.w	r1, #0
 80028f0:	4642      	mov	r2, r8
 80028f2:	464b      	mov	r3, r9
 80028f4:	f7fd fdf0 	bl	80004d8 <__aeabi_dmul>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
	measure_time = 1.25 + 2.3 * (float)temp_oversamp + (2.3 * (float)press_oversamp + 0.575) * (press_oversamp != 0) + \
 80028fc:	4620      	mov	r0, r4
 80028fe:	4629      	mov	r1, r5
 8002900:	f7fd fc34 	bl	800016c <__adddf3>
 8002904:	4602      	mov	r2, r0
 8002906:	460b      	mov	r3, r1
 8002908:	4610      	mov	r0, r2
 800290a:	4619      	mov	r1, r3
 800290c:	f7fe f8bc 	bl	8000a88 <__aeabi_d2f>
 8002910:	4603      	mov	r3, r0
 8002912:	60fb      	str	r3, [r7, #12]
#endif

	return measure_time;
 8002914:	68fb      	ldr	r3, [r7, #12]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002920:	66666666 	.word	0x66666666
 8002924:	40026666 	.word	0x40026666
 8002928:	66666666 	.word	0x66666666
 800292c:	3fe26666 	.word	0x3fe26666
 8002930:	3ff40000 	.word	0x3ff40000
 8002934:	3ff00000 	.word	0x3ff00000

08002938 <BME280_calc_standby_time>:
 * @brief The function is used to calculate standby time using corresponding setting
 *
 * @param[in] reg_data_standby: Standby time enum
 * @return Calculated standby time (float)
 */
float BME280_calc_standby_time(BME280_standbyTime_t reg_data_standby) {
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	71fb      	strb	r3, [r7, #7]
	float result;
	switch(reg_data_standby) {
 8002942:	79fb      	ldrb	r3, [r7, #7]
 8002944:	2b07      	cmp	r3, #7
 8002946:	d82b      	bhi.n	80029a0 <BME280_calc_standby_time+0x68>
 8002948:	a201      	add	r2, pc, #4	@ (adr r2, 8002950 <BME280_calc_standby_time+0x18>)
 800294a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294e:	bf00      	nop
 8002950:	08002971 	.word	0x08002971
 8002954:	08002979 	.word	0x08002979
 8002958:	0800297f 	.word	0x0800297f
 800295c:	08002985 	.word	0x08002985
 8002960:	0800298b 	.word	0x0800298b
 8002964:	08002991 	.word	0x08002991
 8002968:	08002997 	.word	0x08002997
 800296c:	0800299d 	.word	0x0800299d
		case STANDBY_1MS:
			result = 0.5;
 8002970:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8002974:	60fb      	str	r3, [r7, #12]
			break;
 8002976:	e013      	b.n	80029a0 <BME280_calc_standby_time+0x68>
		case STANDBY_63MS:
			result = 62.5;
 8002978:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <BME280_calc_standby_time+0x74>)
 800297a:	60fb      	str	r3, [r7, #12]
			break;
 800297c:	e010      	b.n	80029a0 <BME280_calc_standby_time+0x68>
		case STANDBY_125MS:
			result = 125.;
 800297e:	4b0c      	ldr	r3, [pc, #48]	@ (80029b0 <BME280_calc_standby_time+0x78>)
 8002980:	60fb      	str	r3, [r7, #12]
			break;
 8002982:	e00d      	b.n	80029a0 <BME280_calc_standby_time+0x68>
		case STANDBY_250MS:
			result = 250.;
 8002984:	4b0b      	ldr	r3, [pc, #44]	@ (80029b4 <BME280_calc_standby_time+0x7c>)
 8002986:	60fb      	str	r3, [r7, #12]
			break;
 8002988:	e00a      	b.n	80029a0 <BME280_calc_standby_time+0x68>
		case STANDBY_500MS:
			result = 500.;
 800298a:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <BME280_calc_standby_time+0x80>)
 800298c:	60fb      	str	r3, [r7, #12]
			break;
 800298e:	e007      	b.n	80029a0 <BME280_calc_standby_time+0x68>
		case STANDBY_1000MS:
			result = 1000.;
 8002990:	4b0a      	ldr	r3, [pc, #40]	@ (80029bc <BME280_calc_standby_time+0x84>)
 8002992:	60fb      	str	r3, [r7, #12]
			break;
 8002994:	e004      	b.n	80029a0 <BME280_calc_standby_time+0x68>
		case STANDBY_10MS:
			result = 10.;
 8002996:	4b0a      	ldr	r3, [pc, #40]	@ (80029c0 <BME280_calc_standby_time+0x88>)
 8002998:	60fb      	str	r3, [r7, #12]
			break;
 800299a:	e001      	b.n	80029a0 <BME280_calc_standby_time+0x68>
		case STANDBY_20MS:
			result = 20.;
 800299c:	4b09      	ldr	r3, [pc, #36]	@ (80029c4 <BME280_calc_standby_time+0x8c>)
 800299e:	60fb      	str	r3, [r7, #12]
	}

	return result;
 80029a0:	68fb      	ldr	r3, [r7, #12]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3714      	adds	r7, #20
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr
 80029ac:	427a0000 	.word	0x427a0000
 80029b0:	42fa0000 	.word	0x42fa0000
 80029b4:	437a0000 	.word	0x437a0000
 80029b8:	43fa0000 	.word	0x43fa0000
 80029bc:	447a0000 	.word	0x447a0000
 80029c0:	41200000 	.word	0x41200000
 80029c4:	41a00000 	.word	0x41a00000

080029c8 <BME280_calc_data_rate>:
 *
 * @param[in] measure_time: Measurement time value
 * @param[in] standby_time: Standby time value
 * @return Calculated output data rate (float)
 */
float BME280_calc_data_rate(float measure_time, float standby_time) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
	float out_data_rate = 1000 / (measure_time + standby_time);
 80029d2:	6839      	ldr	r1, [r7, #0]
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7fe f8ad 	bl	8000b34 <__addsf3>
 80029da:	4603      	mov	r3, r0
 80029dc:	4619      	mov	r1, r3
 80029de:	4805      	ldr	r0, [pc, #20]	@ (80029f4 <BME280_calc_data_rate+0x2c>)
 80029e0:	f7fe fa64 	bl	8000eac <__aeabi_fdiv>
 80029e4:	4603      	mov	r3, r0
 80029e6:	60fb      	str	r3, [r7, #12]

	return out_data_rate;
 80029e8:	68fb      	ldr	r3, [r7, #12]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	447a0000 	.word	0x447a0000

080029f8 <BME280_calc_response_samples>:
 * @brief The function is used to calculate number of samples to reach >75% of step response
 *
 * @param[in] filter_coeff: Filter coefficient enum
 * @return Calculated number of samples to reach >75% of step response
 */
uint8_t BME280_calc_response_samples(BME280_filterCoeff_t filter_coeff) {
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	71fb      	strb	r3, [r7, #7]
	uint8_t response_samples;
	switch(filter_coeff) {
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	2b03      	cmp	r3, #3
 8002a06:	d817      	bhi.n	8002a38 <BME280_calc_response_samples+0x40>
 8002a08:	a201      	add	r2, pc, #4	@ (adr r2, 8002a10 <BME280_calc_response_samples+0x18>)
 8002a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0e:	bf00      	nop
 8002a10:	08002a21 	.word	0x08002a21
 8002a14:	08002a27 	.word	0x08002a27
 8002a18:	08002a2d 	.word	0x08002a2d
 8002a1c:	08002a33 	.word	0x08002a33
		case FILTER_OFF:
			response_samples = 1;
 8002a20:	2301      	movs	r3, #1
 8002a22:	73fb      	strb	r3, [r7, #15]
			break;
 8002a24:	e00b      	b.n	8002a3e <BME280_calc_response_samples+0x46>
		case FILTER_X2:
			response_samples = 3;
 8002a26:	2303      	movs	r3, #3
 8002a28:	73fb      	strb	r3, [r7, #15]
			break;
 8002a2a:	e008      	b.n	8002a3e <BME280_calc_response_samples+0x46>
		case FILTER_X4:
			response_samples = 8;
 8002a2c:	2308      	movs	r3, #8
 8002a2e:	73fb      	strb	r3, [r7, #15]
			break;
 8002a30:	e005      	b.n	8002a3e <BME280_calc_response_samples+0x46>
		case FILTER_X8:
			response_samples = 11;
 8002a32:	230b      	movs	r3, #11
 8002a34:	73fb      	strb	r3, [r7, #15]
			break;
 8002a36:	e002      	b.n	8002a3e <BME280_calc_response_samples+0x46>
		default:
			response_samples = 16;
 8002a38:	2310      	movs	r3, #16
 8002a3a:	73fb      	strb	r3, [r7, #15]
			break;
 8002a3c:	bf00      	nop
	}

	return response_samples;
 8002a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop

08002a4c <BME280_calc_response_time>:
 *
 * @param[in] response_samples: Number of samples to reach >75% of step response
 * @param[in] out_data_rate: Output data rate value
 * @return Calculated time to reach >75% of step response
 */
float BME280_calc_response_time(uint8_t response_samples, float out_data_rate) {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	6039      	str	r1, [r7, #0]
 8002a56:	71fb      	strb	r3, [r7, #7]
	float response_time = 1000 * response_samples / out_data_rate;
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a5e:	fb02 f303 	mul.w	r3, r2, r3
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fe f91a 	bl	8000c9c <__aeabi_i2f>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	6839      	ldr	r1, [r7, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fe fa1d 	bl	8000eac <__aeabi_fdiv>
 8002a72:	4603      	mov	r3, r0
 8002a74:	60fb      	str	r3, [r7, #12]

	return response_time;
 8002a76:	68fb      	ldr	r3, [r7, #12]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <BME280_calc_current_consumption>:
 * @param[in] press_oversamp: Oversampling of pressure data enum
 * @param[in] hum_oversamp: Oversampling of humidity data enum
 * @return Calculated current consumption value (float)
 */
float BME280_calc_current_consumption(BME280_mode_t mode, float out_data_rate, float measure_time, BME280_oversampling_t temp_oversamp, \
		  	  	  	  	  	  	  	  BME280_oversampling_t press_oversamp, BME280_oversampling_t hum_oversamp) {
 8002a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a84:	b088      	sub	sp, #32
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6139      	str	r1, [r7, #16]
 8002a8a:	60fa      	str	r2, [r7, #12]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4603      	mov	r3, r0
 8002a90:	75fb      	strb	r3, [r7, #23]
 8002a92:	4613      	mov	r3, r2
 8002a94:	75bb      	strb	r3, [r7, #22]
	float current_consumption;
	float measure_time_s = measure_time / 1000;
 8002a96:	49c2      	ldr	r1, [pc, #776]	@ (8002da0 <BME280_calc_current_consumption+0x320>)
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f7fe fa07 	bl	8000eac <__aeabi_fdiv>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	61bb      	str	r3, [r7, #24]
	else if(mode == FORCED_MODE)
		current_consumption = BME280_SLEEP_CURRENT_TYP * (1. - measure_time_s * out_data_rate) + out_data_rate / 1000. * (205. + BME280_TEMP_MEAS_CURRENT * \
							  2. * temp_oversamp + BME280_PRESS_MEAS_CURRENT * (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
							  BME280_HUM_MEAS_CURRENT * (2. * (float)hum_oversamp + 0.5) * (hum_oversamp != 0));
#else
	if(mode == NORMAL_MODE)
 8002aa2:	7dfb      	ldrb	r3, [r7, #23]
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	f040 80c9 	bne.w	8002c3c <BME280_calc_current_consumption+0x1bc>
		current_consumption = BME280_STANDBY_CURRENT_MAX * (1. - measure_time_s * out_data_rate) + out_data_rate / 1000. * (205. + BME280_TEMP_MEAS_CURRENT * \
 8002aaa:	6939      	ldr	r1, [r7, #16]
 8002aac:	69b8      	ldr	r0, [r7, #24]
 8002aae:	f7fe f949 	bl	8000d44 <__aeabi_fmul>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fd fcb7 	bl	8000428 <__aeabi_f2d>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	f04f 0000 	mov.w	r0, #0
 8002ac2:	49b8      	ldr	r1, [pc, #736]	@ (8002da4 <BME280_calc_current_consumption+0x324>)
 8002ac4:	f7fd fb50 	bl	8000168 <__aeabi_dsub>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4610      	mov	r0, r2
 8002ace:	4619      	mov	r1, r3
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	4bb4      	ldr	r3, [pc, #720]	@ (8002da8 <BME280_calc_current_consumption+0x328>)
 8002ad6:	f7fd fcff 	bl	80004d8 <__aeabi_dmul>
 8002ada:	4602      	mov	r2, r0
 8002adc:	460b      	mov	r3, r1
 8002ade:	4614      	mov	r4, r2
 8002ae0:	461d      	mov	r5, r3
 8002ae2:	6938      	ldr	r0, [r7, #16]
 8002ae4:	f7fd fca0 	bl	8000428 <__aeabi_f2d>
 8002ae8:	f04f 0200 	mov.w	r2, #0
 8002aec:	4baf      	ldr	r3, [pc, #700]	@ (8002dac <BME280_calc_current_consumption+0x32c>)
 8002aee:	f7fd fe1d 	bl	800072c <__aeabi_ddiv>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4690      	mov	r8, r2
 8002af8:	4699      	mov	r9, r3
							  2. * temp_oversamp + BME280_PRESS_MEAS_CURRENT * (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
 8002afa:	7dbb      	ldrb	r3, [r7, #22]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fd fc81 	bl	8000404 <__aeabi_i2d>
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	4baa      	ldr	r3, [pc, #680]	@ (8002db0 <BME280_calc_current_consumption+0x330>)
 8002b08:	f7fd fce6 	bl	80004d8 <__aeabi_dmul>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4610      	mov	r0, r2
 8002b12:	4619      	mov	r1, r3
		current_consumption = BME280_STANDBY_CURRENT_MAX * (1. - measure_time_s * out_data_rate) + out_data_rate / 1000. * (205. + BME280_TEMP_MEAS_CURRENT * \
 8002b14:	a39e      	add	r3, pc, #632	@ (adr r3, 8002d90 <BME280_calc_current_consumption+0x310>)
 8002b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1a:	f7fd fb27 	bl	800016c <__adddf3>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	460b      	mov	r3, r1
 8002b22:	4692      	mov	sl, r2
 8002b24:	469b      	mov	fp, r3
							  2. * temp_oversamp + BME280_PRESS_MEAS_CURRENT * (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
 8002b26:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fe f8b2 	bl	8000c94 <__aeabi_ui2f>
 8002b30:	4603      	mov	r3, r0
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fd fc78 	bl	8000428 <__aeabi_f2d>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	f7fd fb16 	bl	800016c <__adddf3>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4610      	mov	r0, r2
 8002b46:	4619      	mov	r1, r3
 8002b48:	f04f 0200 	mov.w	r2, #0
 8002b4c:	4b96      	ldr	r3, [pc, #600]	@ (8002da8 <BME280_calc_current_consumption+0x328>)
 8002b4e:	f7fd fb0d 	bl	800016c <__adddf3>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4610      	mov	r0, r2
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	4b95      	ldr	r3, [pc, #596]	@ (8002db4 <BME280_calc_current_consumption+0x334>)
 8002b60:	f7fd fcba 	bl	80004d8 <__aeabi_dmul>
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	e9c7 2300 	strd	r2, r3, [r7]
 8002b6c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <BME280_calc_current_consumption+0xfc>
 8002b74:	f04f 0000 	mov.w	r0, #0
 8002b78:	498a      	ldr	r1, [pc, #552]	@ (8002da4 <BME280_calc_current_consumption+0x324>)
 8002b7a:	e003      	b.n	8002b84 <BME280_calc_current_consumption+0x104>
 8002b7c:	f04f 0000 	mov.w	r0, #0
 8002b80:	f04f 0100 	mov.w	r1, #0
 8002b84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b88:	f7fd fca6 	bl	80004d8 <__aeabi_dmul>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4650      	mov	r0, sl
 8002b92:	4659      	mov	r1, fp
 8002b94:	f7fd faea 	bl	800016c <__adddf3>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	4692      	mov	sl, r2
 8002b9e:	469b      	mov	fp, r3
							  BME280_HUM_MEAS_CURRENT * (2. * (float)hum_oversamp + 0.5) * (hum_oversamp != 0));
 8002ba0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe f875 	bl	8000c94 <__aeabi_ui2f>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fd fc3b 	bl	8000428 <__aeabi_f2d>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	f7fd fad9 	bl	800016c <__adddf3>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	4610      	mov	r0, r2
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	4b78      	ldr	r3, [pc, #480]	@ (8002da8 <BME280_calc_current_consumption+0x328>)
 8002bc8:	f7fd fad0 	bl	800016c <__adddf3>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	4610      	mov	r0, r2
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	4b77      	ldr	r3, [pc, #476]	@ (8002db8 <BME280_calc_current_consumption+0x338>)
 8002bda:	f7fd fc7d 	bl	80004d8 <__aeabi_dmul>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	e9c7 2300 	strd	r2, r3, [r7]
 8002be6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d003      	beq.n	8002bf6 <BME280_calc_current_consumption+0x176>
 8002bee:	f04f 0000 	mov.w	r0, #0
 8002bf2:	496c      	ldr	r1, [pc, #432]	@ (8002da4 <BME280_calc_current_consumption+0x324>)
 8002bf4:	e003      	b.n	8002bfe <BME280_calc_current_consumption+0x17e>
 8002bf6:	f04f 0000 	mov.w	r0, #0
 8002bfa:	f04f 0100 	mov.w	r1, #0
 8002bfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c02:	f7fd fc69 	bl	80004d8 <__aeabi_dmul>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
							  2. * temp_oversamp + BME280_PRESS_MEAS_CURRENT * (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
 8002c0a:	4650      	mov	r0, sl
 8002c0c:	4659      	mov	r1, fp
 8002c0e:	f7fd faad 	bl	800016c <__adddf3>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
		current_consumption = BME280_STANDBY_CURRENT_MAX * (1. - measure_time_s * out_data_rate) + out_data_rate / 1000. * (205. + BME280_TEMP_MEAS_CURRENT * \
 8002c16:	4640      	mov	r0, r8
 8002c18:	4649      	mov	r1, r9
 8002c1a:	f7fd fc5d 	bl	80004d8 <__aeabi_dmul>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	460b      	mov	r3, r1
 8002c22:	4620      	mov	r0, r4
 8002c24:	4629      	mov	r1, r5
 8002c26:	f7fd faa1 	bl	800016c <__adddf3>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	4610      	mov	r0, r2
 8002c30:	4619      	mov	r1, r3
 8002c32:	f7fd ff29 	bl	8000a88 <__aeabi_d2f>
 8002c36:	4603      	mov	r3, r0
 8002c38:	61fb      	str	r3, [r7, #28]
 8002c3a:	e0e1      	b.n	8002e00 <BME280_calc_current_consumption+0x380>
	else if(mode == FORCED_MODE)
 8002c3c:	7dfb      	ldrb	r3, [r7, #23]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	f040 80de 	bne.w	8002e00 <BME280_calc_current_consumption+0x380>
		current_consumption = BME280_SLEEP_CURRENT_MAX * (1. - measure_time_s * out_data_rate) + out_data_rate / 1000. * (205. + BME280_TEMP_MEAS_CURRENT * \
 8002c44:	6939      	ldr	r1, [r7, #16]
 8002c46:	69b8      	ldr	r0, [r7, #24]
 8002c48:	f7fe f87c 	bl	8000d44 <__aeabi_fmul>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fd fbea 	bl	8000428 <__aeabi_f2d>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	f04f 0000 	mov.w	r0, #0
 8002c5c:	4951      	ldr	r1, [pc, #324]	@ (8002da4 <BME280_calc_current_consumption+0x324>)
 8002c5e:	f7fd fa83 	bl	8000168 <__aeabi_dsub>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	a34b      	add	r3, pc, #300	@ (adr r3, 8002d98 <BME280_calc_current_consumption+0x318>)
 8002c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c70:	f7fd fc32 	bl	80004d8 <__aeabi_dmul>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4614      	mov	r4, r2
 8002c7a:	461d      	mov	r5, r3
 8002c7c:	6938      	ldr	r0, [r7, #16]
 8002c7e:	f7fd fbd3 	bl	8000428 <__aeabi_f2d>
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	4b49      	ldr	r3, [pc, #292]	@ (8002dac <BME280_calc_current_consumption+0x32c>)
 8002c88:	f7fd fd50 	bl	800072c <__aeabi_ddiv>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	460b      	mov	r3, r1
 8002c90:	4690      	mov	r8, r2
 8002c92:	4699      	mov	r9, r3
							  2. * temp_oversamp + BME280_PRESS_MEAS_CURRENT * (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
 8002c94:	7dbb      	ldrb	r3, [r7, #22]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fd fbb4 	bl	8000404 <__aeabi_i2d>
 8002c9c:	f04f 0200 	mov.w	r2, #0
 8002ca0:	4b43      	ldr	r3, [pc, #268]	@ (8002db0 <BME280_calc_current_consumption+0x330>)
 8002ca2:	f7fd fc19 	bl	80004d8 <__aeabi_dmul>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	4610      	mov	r0, r2
 8002cac:	4619      	mov	r1, r3
		current_consumption = BME280_SLEEP_CURRENT_MAX * (1. - measure_time_s * out_data_rate) + out_data_rate / 1000. * (205. + BME280_TEMP_MEAS_CURRENT * \
 8002cae:	a338      	add	r3, pc, #224	@ (adr r3, 8002d90 <BME280_calc_current_consumption+0x310>)
 8002cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb4:	f7fd fa5a 	bl	800016c <__adddf3>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	4692      	mov	sl, r2
 8002cbe:	469b      	mov	fp, r3
							  2. * temp_oversamp + BME280_PRESS_MEAS_CURRENT * (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
 8002cc0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fd ffe5 	bl	8000c94 <__aeabi_ui2f>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fd fbab 	bl	8000428 <__aeabi_f2d>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	f7fd fa49 	bl	800016c <__adddf3>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4610      	mov	r0, r2
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	4b30      	ldr	r3, [pc, #192]	@ (8002da8 <BME280_calc_current_consumption+0x328>)
 8002ce8:	f7fd fa40 	bl	800016c <__adddf3>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8002db4 <BME280_calc_current_consumption+0x334>)
 8002cfa:	f7fd fbed 	bl	80004d8 <__aeabi_dmul>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	460b      	mov	r3, r1
 8002d02:	e9c7 2300 	strd	r2, r3, [r7]
 8002d06:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <BME280_calc_current_consumption+0x296>
 8002d0e:	f04f 0000 	mov.w	r0, #0
 8002d12:	4924      	ldr	r1, [pc, #144]	@ (8002da4 <BME280_calc_current_consumption+0x324>)
 8002d14:	e003      	b.n	8002d1e <BME280_calc_current_consumption+0x29e>
 8002d16:	f04f 0000 	mov.w	r0, #0
 8002d1a:	f04f 0100 	mov.w	r1, #0
 8002d1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d22:	f7fd fbd9 	bl	80004d8 <__aeabi_dmul>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4650      	mov	r0, sl
 8002d2c:	4659      	mov	r1, fp
 8002d2e:	f7fd fa1d 	bl	800016c <__adddf3>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	4692      	mov	sl, r2
 8002d38:	469b      	mov	fp, r3
							  BME280_HUM_MEAS_CURRENT * (2. * (float)hum_oversamp + 0.5) * (hum_oversamp != 0));
 8002d3a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd ffa8 	bl	8000c94 <__aeabi_ui2f>
 8002d44:	4603      	mov	r3, r0
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd fb6e 	bl	8000428 <__aeabi_f2d>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	f7fd fa0c 	bl	800016c <__adddf3>
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	4b11      	ldr	r3, [pc, #68]	@ (8002da8 <BME280_calc_current_consumption+0x328>)
 8002d62:	f7fd fa03 	bl	800016c <__adddf3>
 8002d66:	4602      	mov	r2, r0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	4610      	mov	r0, r2
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	4b11      	ldr	r3, [pc, #68]	@ (8002db8 <BME280_calc_current_consumption+0x338>)
 8002d74:	f7fd fbb0 	bl	80004d8 <__aeabi_dmul>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	e9c7 2300 	strd	r2, r3, [r7]
 8002d80:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d019      	beq.n	8002dbc <BME280_calc_current_consumption+0x33c>
 8002d88:	f04f 0000 	mov.w	r0, #0
 8002d8c:	4905      	ldr	r1, [pc, #20]	@ (8002da4 <BME280_calc_current_consumption+0x324>)
 8002d8e:	e019      	b.n	8002dc4 <BME280_calc_current_consumption+0x344>
 8002d90:	00000000 	.word	0x00000000
 8002d94:	4069a000 	.word	0x4069a000
 8002d98:	33333333 	.word	0x33333333
 8002d9c:	3fd33333 	.word	0x3fd33333
 8002da0:	447a0000 	.word	0x447a0000
 8002da4:	3ff00000 	.word	0x3ff00000
 8002da8:	3fe00000 	.word	0x3fe00000
 8002dac:	408f4000 	.word	0x408f4000
 8002db0:	4085e000 	.word	0x4085e000
 8002db4:	40865000 	.word	0x40865000
 8002db8:	40754000 	.word	0x40754000
 8002dbc:	f04f 0000 	mov.w	r0, #0
 8002dc0:	f04f 0100 	mov.w	r1, #0
 8002dc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002dc8:	f7fd fb86 	bl	80004d8 <__aeabi_dmul>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
							  2. * temp_oversamp + BME280_PRESS_MEAS_CURRENT * (2. * (float)press_oversamp + 0.5) * (press_oversamp != 0) + \
 8002dd0:	4650      	mov	r0, sl
 8002dd2:	4659      	mov	r1, fp
 8002dd4:	f7fd f9ca 	bl	800016c <__adddf3>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	460b      	mov	r3, r1
		current_consumption = BME280_SLEEP_CURRENT_MAX * (1. - measure_time_s * out_data_rate) + out_data_rate / 1000. * (205. + BME280_TEMP_MEAS_CURRENT * \
 8002ddc:	4640      	mov	r0, r8
 8002dde:	4649      	mov	r1, r9
 8002de0:	f7fd fb7a 	bl	80004d8 <__aeabi_dmul>
 8002de4:	4602      	mov	r2, r0
 8002de6:	460b      	mov	r3, r1
 8002de8:	4620      	mov	r0, r4
 8002dea:	4629      	mov	r1, r5
 8002dec:	f7fd f9be 	bl	800016c <__adddf3>
 8002df0:	4602      	mov	r2, r0
 8002df2:	460b      	mov	r3, r1
 8002df4:	4610      	mov	r0, r2
 8002df6:	4619      	mov	r1, r3
 8002df8:	f7fd fe46 	bl	8000a88 <__aeabi_d2f>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	61fb      	str	r3, [r7, #28]
#endif
	return current_consumption;
 8002e00:	69fb      	ldr	r3, [r7, #28]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3720      	adds	r7, #32
 8002e06:	46bd      	mov	sp, r7
 8002e08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002e0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e10:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <HAL_Init+0x28>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a07      	ldr	r2, [pc, #28]	@ (8002e34 <HAL_Init+0x28>)
 8002e16:	f043 0310 	orr.w	r3, r3, #16
 8002e1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e1c:	2003      	movs	r0, #3
 8002e1e:	f000 f947 	bl	80030b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e22:	200f      	movs	r0, #15
 8002e24:	f000 f808 	bl	8002e38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e28:	f7fe fc30 	bl	800168c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40022000 	.word	0x40022000

08002e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e40:	4b12      	ldr	r3, [pc, #72]	@ (8002e8c <HAL_InitTick+0x54>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <HAL_InitTick+0x58>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	4619      	mov	r1, r3
 8002e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 f95f 	bl	800311a <HAL_SYSTICK_Config>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00e      	b.n	8002e84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b0f      	cmp	r3, #15
 8002e6a:	d80a      	bhi.n	8002e82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f000 f927 	bl	80030c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e78:	4a06      	ldr	r2, [pc, #24]	@ (8002e94 <HAL_InitTick+0x5c>)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e000      	b.n	8002e84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	20000000 	.word	0x20000000
 8002e90:	20000008 	.word	0x20000008
 8002e94:	20000004 	.word	0x20000004

08002e98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e9c:	4b05      	ldr	r3, [pc, #20]	@ (8002eb4 <HAL_IncTick+0x1c>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <HAL_IncTick+0x20>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	4a03      	ldr	r2, [pc, #12]	@ (8002eb8 <HAL_IncTick+0x20>)
 8002eaa:	6013      	str	r3, [r2, #0]
}
 8002eac:	bf00      	nop
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr
 8002eb4:	20000008 	.word	0x20000008
 8002eb8:	200002e0 	.word	0x200002e0

08002ebc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec0:	4b02      	ldr	r3, [pc, #8]	@ (8002ecc <HAL_GetTick+0x10>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr
 8002ecc:	200002e0 	.word	0x200002e0

08002ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ed8:	f7ff fff0 	bl	8002ebc <HAL_GetTick>
 8002edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee8:	d005      	beq.n	8002ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eea:	4b0a      	ldr	r3, [pc, #40]	@ (8002f14 <HAL_Delay+0x44>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ef6:	bf00      	nop
 8002ef8:	f7ff ffe0 	bl	8002ebc <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d8f7      	bhi.n	8002ef8 <HAL_Delay+0x28>
  {
  }
}
 8002f08:	bf00      	nop
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	20000008 	.word	0x20000008

08002f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f28:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <__NVIC_SetPriorityGrouping+0x44>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f34:	4013      	ands	r3, r2
 8002f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f4a:	4a04      	ldr	r2, [pc, #16]	@ (8002f5c <__NVIC_SetPriorityGrouping+0x44>)
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	60d3      	str	r3, [r2, #12]
}
 8002f50:	bf00      	nop
 8002f52:	3714      	adds	r7, #20
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f64:	4b04      	ldr	r3, [pc, #16]	@ (8002f78 <__NVIC_GetPriorityGrouping+0x18>)
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	0a1b      	lsrs	r3, r3, #8
 8002f6a:	f003 0307 	and.w	r3, r3, #7
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bc80      	pop	{r7}
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	db0b      	blt.n	8002fa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	f003 021f 	and.w	r2, r3, #31
 8002f94:	4906      	ldr	r1, [pc, #24]	@ (8002fb0 <__NVIC_EnableIRQ+0x34>)
 8002f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9a:	095b      	lsrs	r3, r3, #5
 8002f9c:	2001      	movs	r0, #1
 8002f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr
 8002fb0:	e000e100 	.word	0xe000e100

08002fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	6039      	str	r1, [r7, #0]
 8002fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	db0a      	blt.n	8002fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	490c      	ldr	r1, [pc, #48]	@ (8003000 <__NVIC_SetPriority+0x4c>)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	0112      	lsls	r2, r2, #4
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fdc:	e00a      	b.n	8002ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	4908      	ldr	r1, [pc, #32]	@ (8003004 <__NVIC_SetPriority+0x50>)
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	3b04      	subs	r3, #4
 8002fec:	0112      	lsls	r2, r2, #4
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	761a      	strb	r2, [r3, #24]
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc80      	pop	{r7}
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	e000e100 	.word	0xe000e100
 8003004:	e000ed00 	.word	0xe000ed00

08003008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003008:	b480      	push	{r7}
 800300a:	b089      	sub	sp, #36	@ 0x24
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f1c3 0307 	rsb	r3, r3, #7
 8003022:	2b04      	cmp	r3, #4
 8003024:	bf28      	it	cs
 8003026:	2304      	movcs	r3, #4
 8003028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	3304      	adds	r3, #4
 800302e:	2b06      	cmp	r3, #6
 8003030:	d902      	bls.n	8003038 <NVIC_EncodePriority+0x30>
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	3b03      	subs	r3, #3
 8003036:	e000      	b.n	800303a <NVIC_EncodePriority+0x32>
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800303c:	f04f 32ff 	mov.w	r2, #4294967295
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	43da      	mvns	r2, r3
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	401a      	ands	r2, r3
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003050:	f04f 31ff 	mov.w	r1, #4294967295
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	fa01 f303 	lsl.w	r3, r1, r3
 800305a:	43d9      	mvns	r1, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003060:	4313      	orrs	r3, r2
         );
}
 8003062:	4618      	mov	r0, r3
 8003064:	3724      	adds	r7, #36	@ 0x24
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr

0800306c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800307c:	d301      	bcc.n	8003082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307e:	2301      	movs	r3, #1
 8003080:	e00f      	b.n	80030a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003082:	4a0a      	ldr	r2, [pc, #40]	@ (80030ac <SysTick_Config+0x40>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800308a:	210f      	movs	r1, #15
 800308c:	f04f 30ff 	mov.w	r0, #4294967295
 8003090:	f7ff ff90 	bl	8002fb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003094:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <SysTick_Config+0x40>)
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800309a:	4b04      	ldr	r3, [pc, #16]	@ (80030ac <SysTick_Config+0x40>)
 800309c:	2207      	movs	r2, #7
 800309e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	e000e010 	.word	0xe000e010

080030b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ff2d 	bl	8002f18 <__NVIC_SetPriorityGrouping>
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	4603      	mov	r3, r0
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	607a      	str	r2, [r7, #4]
 80030d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030d8:	f7ff ff42 	bl	8002f60 <__NVIC_GetPriorityGrouping>
 80030dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68b9      	ldr	r1, [r7, #8]
 80030e2:	6978      	ldr	r0, [r7, #20]
 80030e4:	f7ff ff90 	bl	8003008 <NVIC_EncodePriority>
 80030e8:	4602      	mov	r2, r0
 80030ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ee:	4611      	mov	r1, r2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff5f 	bl	8002fb4 <__NVIC_SetPriority>
}
 80030f6:	bf00      	nop
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ff35 	bl	8002f7c <__NVIC_EnableIRQ>
}
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff ffa2 	bl	800306c <SysTick_Config>
 8003128:	4603      	mov	r3, r0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003132:	b480      	push	{r7}
 8003134:	b085      	sub	sp, #20
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d008      	beq.n	800315c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2204      	movs	r2, #4
 800314e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e020      	b.n	800319e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 020e 	bic.w	r2, r2, #14
 800316a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0201 	bic.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003184:	2101      	movs	r1, #1
 8003186:	fa01 f202 	lsl.w	r2, r1, r2
 800318a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800319c:	7bfb      	ldrb	r3, [r7, #15]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3714      	adds	r7, #20
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr

080031a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b0:	2300      	movs	r3, #0
 80031b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d005      	beq.n	80031cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2204      	movs	r2, #4
 80031c4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	73fb      	strb	r3, [r7, #15]
 80031ca:	e051      	b.n	8003270 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 020e 	bic.w	r2, r2, #14
 80031da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0201 	bic.w	r2, r2, #1
 80031ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a22      	ldr	r2, [pc, #136]	@ (800327c <HAL_DMA_Abort_IT+0xd4>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d029      	beq.n	800324a <HAL_DMA_Abort_IT+0xa2>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a21      	ldr	r2, [pc, #132]	@ (8003280 <HAL_DMA_Abort_IT+0xd8>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d022      	beq.n	8003246 <HAL_DMA_Abort_IT+0x9e>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a1f      	ldr	r2, [pc, #124]	@ (8003284 <HAL_DMA_Abort_IT+0xdc>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d01a      	beq.n	8003240 <HAL_DMA_Abort_IT+0x98>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a1e      	ldr	r2, [pc, #120]	@ (8003288 <HAL_DMA_Abort_IT+0xe0>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d012      	beq.n	800323a <HAL_DMA_Abort_IT+0x92>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a1c      	ldr	r2, [pc, #112]	@ (800328c <HAL_DMA_Abort_IT+0xe4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d00a      	beq.n	8003234 <HAL_DMA_Abort_IT+0x8c>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a1b      	ldr	r2, [pc, #108]	@ (8003290 <HAL_DMA_Abort_IT+0xe8>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d102      	bne.n	800322e <HAL_DMA_Abort_IT+0x86>
 8003228:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800322c:	e00e      	b.n	800324c <HAL_DMA_Abort_IT+0xa4>
 800322e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003232:	e00b      	b.n	800324c <HAL_DMA_Abort_IT+0xa4>
 8003234:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003238:	e008      	b.n	800324c <HAL_DMA_Abort_IT+0xa4>
 800323a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800323e:	e005      	b.n	800324c <HAL_DMA_Abort_IT+0xa4>
 8003240:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003244:	e002      	b.n	800324c <HAL_DMA_Abort_IT+0xa4>
 8003246:	2310      	movs	r3, #16
 8003248:	e000      	b.n	800324c <HAL_DMA_Abort_IT+0xa4>
 800324a:	2301      	movs	r3, #1
 800324c:	4a11      	ldr	r2, [pc, #68]	@ (8003294 <HAL_DMA_Abort_IT+0xec>)
 800324e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	4798      	blx	r3
    } 
  }
  return status;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
}
 8003272:	4618      	mov	r0, r3
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40020008 	.word	0x40020008
 8003280:	4002001c 	.word	0x4002001c
 8003284:	40020030 	.word	0x40020030
 8003288:	40020044 	.word	0x40020044
 800328c:	40020058 	.word	0x40020058
 8003290:	4002006c 	.word	0x4002006c
 8003294:	40020000 	.word	0x40020000

08003298 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80032a6:	b2db      	uxtb	r3, r3
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
	...

080032b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b08b      	sub	sp, #44	@ 0x2c
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032be:	2300      	movs	r3, #0
 80032c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80032c2:	2300      	movs	r3, #0
 80032c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c6:	e169      	b.n	800359c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80032c8:	2201      	movs	r2, #1
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	69fa      	ldr	r2, [r7, #28]
 80032d8:	4013      	ands	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	f040 8158 	bne.w	8003596 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	4a9a      	ldr	r2, [pc, #616]	@ (8003554 <HAL_GPIO_Init+0x2a0>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d05e      	beq.n	80033ae <HAL_GPIO_Init+0xfa>
 80032f0:	4a98      	ldr	r2, [pc, #608]	@ (8003554 <HAL_GPIO_Init+0x2a0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d875      	bhi.n	80033e2 <HAL_GPIO_Init+0x12e>
 80032f6:	4a98      	ldr	r2, [pc, #608]	@ (8003558 <HAL_GPIO_Init+0x2a4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d058      	beq.n	80033ae <HAL_GPIO_Init+0xfa>
 80032fc:	4a96      	ldr	r2, [pc, #600]	@ (8003558 <HAL_GPIO_Init+0x2a4>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d86f      	bhi.n	80033e2 <HAL_GPIO_Init+0x12e>
 8003302:	4a96      	ldr	r2, [pc, #600]	@ (800355c <HAL_GPIO_Init+0x2a8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d052      	beq.n	80033ae <HAL_GPIO_Init+0xfa>
 8003308:	4a94      	ldr	r2, [pc, #592]	@ (800355c <HAL_GPIO_Init+0x2a8>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d869      	bhi.n	80033e2 <HAL_GPIO_Init+0x12e>
 800330e:	4a94      	ldr	r2, [pc, #592]	@ (8003560 <HAL_GPIO_Init+0x2ac>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d04c      	beq.n	80033ae <HAL_GPIO_Init+0xfa>
 8003314:	4a92      	ldr	r2, [pc, #584]	@ (8003560 <HAL_GPIO_Init+0x2ac>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d863      	bhi.n	80033e2 <HAL_GPIO_Init+0x12e>
 800331a:	4a92      	ldr	r2, [pc, #584]	@ (8003564 <HAL_GPIO_Init+0x2b0>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d046      	beq.n	80033ae <HAL_GPIO_Init+0xfa>
 8003320:	4a90      	ldr	r2, [pc, #576]	@ (8003564 <HAL_GPIO_Init+0x2b0>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d85d      	bhi.n	80033e2 <HAL_GPIO_Init+0x12e>
 8003326:	2b12      	cmp	r3, #18
 8003328:	d82a      	bhi.n	8003380 <HAL_GPIO_Init+0xcc>
 800332a:	2b12      	cmp	r3, #18
 800332c:	d859      	bhi.n	80033e2 <HAL_GPIO_Init+0x12e>
 800332e:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <HAL_GPIO_Init+0x80>)
 8003330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003334:	080033af 	.word	0x080033af
 8003338:	08003389 	.word	0x08003389
 800333c:	0800339b 	.word	0x0800339b
 8003340:	080033dd 	.word	0x080033dd
 8003344:	080033e3 	.word	0x080033e3
 8003348:	080033e3 	.word	0x080033e3
 800334c:	080033e3 	.word	0x080033e3
 8003350:	080033e3 	.word	0x080033e3
 8003354:	080033e3 	.word	0x080033e3
 8003358:	080033e3 	.word	0x080033e3
 800335c:	080033e3 	.word	0x080033e3
 8003360:	080033e3 	.word	0x080033e3
 8003364:	080033e3 	.word	0x080033e3
 8003368:	080033e3 	.word	0x080033e3
 800336c:	080033e3 	.word	0x080033e3
 8003370:	080033e3 	.word	0x080033e3
 8003374:	080033e3 	.word	0x080033e3
 8003378:	08003391 	.word	0x08003391
 800337c:	080033a5 	.word	0x080033a5
 8003380:	4a79      	ldr	r2, [pc, #484]	@ (8003568 <HAL_GPIO_Init+0x2b4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d013      	beq.n	80033ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003386:	e02c      	b.n	80033e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	623b      	str	r3, [r7, #32]
          break;
 800338e:	e029      	b.n	80033e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	3304      	adds	r3, #4
 8003396:	623b      	str	r3, [r7, #32]
          break;
 8003398:	e024      	b.n	80033e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	3308      	adds	r3, #8
 80033a0:	623b      	str	r3, [r7, #32]
          break;
 80033a2:	e01f      	b.n	80033e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	330c      	adds	r3, #12
 80033aa:	623b      	str	r3, [r7, #32]
          break;
 80033ac:	e01a      	b.n	80033e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d102      	bne.n	80033bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80033b6:	2304      	movs	r3, #4
 80033b8:	623b      	str	r3, [r7, #32]
          break;
 80033ba:	e013      	b.n	80033e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d105      	bne.n	80033d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033c4:	2308      	movs	r3, #8
 80033c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	69fa      	ldr	r2, [r7, #28]
 80033cc:	611a      	str	r2, [r3, #16]
          break;
 80033ce:	e009      	b.n	80033e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033d0:	2308      	movs	r3, #8
 80033d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	69fa      	ldr	r2, [r7, #28]
 80033d8:	615a      	str	r2, [r3, #20]
          break;
 80033da:	e003      	b.n	80033e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033dc:	2300      	movs	r3, #0
 80033de:	623b      	str	r3, [r7, #32]
          break;
 80033e0:	e000      	b.n	80033e4 <HAL_GPIO_Init+0x130>
          break;
 80033e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	2bff      	cmp	r3, #255	@ 0xff
 80033e8:	d801      	bhi.n	80033ee <HAL_GPIO_Init+0x13a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	e001      	b.n	80033f2 <HAL_GPIO_Init+0x13e>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	3304      	adds	r3, #4
 80033f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	2bff      	cmp	r3, #255	@ 0xff
 80033f8:	d802      	bhi.n	8003400 <HAL_GPIO_Init+0x14c>
 80033fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	e002      	b.n	8003406 <HAL_GPIO_Init+0x152>
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	3b08      	subs	r3, #8
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	210f      	movs	r1, #15
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	fa01 f303 	lsl.w	r3, r1, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	401a      	ands	r2, r3
 8003418:	6a39      	ldr	r1, [r7, #32]
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	fa01 f303 	lsl.w	r3, r1, r3
 8003420:	431a      	orrs	r2, r3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 80b1 	beq.w	8003596 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003434:	4b4d      	ldr	r3, [pc, #308]	@ (800356c <HAL_GPIO_Init+0x2b8>)
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	4a4c      	ldr	r2, [pc, #304]	@ (800356c <HAL_GPIO_Init+0x2b8>)
 800343a:	f043 0301 	orr.w	r3, r3, #1
 800343e:	6193      	str	r3, [r2, #24]
 8003440:	4b4a      	ldr	r3, [pc, #296]	@ (800356c <HAL_GPIO_Init+0x2b8>)
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	60bb      	str	r3, [r7, #8]
 800344a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800344c:	4a48      	ldr	r2, [pc, #288]	@ (8003570 <HAL_GPIO_Init+0x2bc>)
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	089b      	lsrs	r3, r3, #2
 8003452:	3302      	adds	r3, #2
 8003454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003458:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	f003 0303 	and.w	r3, r3, #3
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	220f      	movs	r2, #15
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	43db      	mvns	r3, r3
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	4013      	ands	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a40      	ldr	r2, [pc, #256]	@ (8003574 <HAL_GPIO_Init+0x2c0>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d013      	beq.n	80034a0 <HAL_GPIO_Init+0x1ec>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a3f      	ldr	r2, [pc, #252]	@ (8003578 <HAL_GPIO_Init+0x2c4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d00d      	beq.n	800349c <HAL_GPIO_Init+0x1e8>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a3e      	ldr	r2, [pc, #248]	@ (800357c <HAL_GPIO_Init+0x2c8>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d007      	beq.n	8003498 <HAL_GPIO_Init+0x1e4>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a3d      	ldr	r2, [pc, #244]	@ (8003580 <HAL_GPIO_Init+0x2cc>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d101      	bne.n	8003494 <HAL_GPIO_Init+0x1e0>
 8003490:	2303      	movs	r3, #3
 8003492:	e006      	b.n	80034a2 <HAL_GPIO_Init+0x1ee>
 8003494:	2304      	movs	r3, #4
 8003496:	e004      	b.n	80034a2 <HAL_GPIO_Init+0x1ee>
 8003498:	2302      	movs	r3, #2
 800349a:	e002      	b.n	80034a2 <HAL_GPIO_Init+0x1ee>
 800349c:	2301      	movs	r3, #1
 800349e:	e000      	b.n	80034a2 <HAL_GPIO_Init+0x1ee>
 80034a0:	2300      	movs	r3, #0
 80034a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a4:	f002 0203 	and.w	r2, r2, #3
 80034a8:	0092      	lsls	r2, r2, #2
 80034aa:	4093      	lsls	r3, r2
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80034b2:	492f      	ldr	r1, [pc, #188]	@ (8003570 <HAL_GPIO_Init+0x2bc>)
 80034b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b6:	089b      	lsrs	r3, r3, #2
 80034b8:	3302      	adds	r3, #2
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d006      	beq.n	80034da <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	492c      	ldr	r1, [pc, #176]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	608b      	str	r3, [r1, #8]
 80034d8:	e006      	b.n	80034e8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034da:	4b2a      	ldr	r3, [pc, #168]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 80034dc:	689a      	ldr	r2, [r3, #8]
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	43db      	mvns	r3, r3
 80034e2:	4928      	ldr	r1, [pc, #160]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d006      	beq.n	8003502 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034f4:	4b23      	ldr	r3, [pc, #140]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	4922      	ldr	r1, [pc, #136]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	60cb      	str	r3, [r1, #12]
 8003500:	e006      	b.n	8003510 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003502:	4b20      	ldr	r3, [pc, #128]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	43db      	mvns	r3, r3
 800350a:	491e      	ldr	r1, [pc, #120]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 800350c:	4013      	ands	r3, r2
 800350e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d006      	beq.n	800352a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800351c:	4b19      	ldr	r3, [pc, #100]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	4918      	ldr	r1, [pc, #96]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	4313      	orrs	r3, r2
 8003526:	604b      	str	r3, [r1, #4]
 8003528:	e006      	b.n	8003538 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800352a:	4b16      	ldr	r3, [pc, #88]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	43db      	mvns	r3, r3
 8003532:	4914      	ldr	r1, [pc, #80]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 8003534:	4013      	ands	r3, r2
 8003536:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d021      	beq.n	8003588 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003544:	4b0f      	ldr	r3, [pc, #60]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	490e      	ldr	r1, [pc, #56]	@ (8003584 <HAL_GPIO_Init+0x2d0>)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	4313      	orrs	r3, r2
 800354e:	600b      	str	r3, [r1, #0]
 8003550:	e021      	b.n	8003596 <HAL_GPIO_Init+0x2e2>
 8003552:	bf00      	nop
 8003554:	10320000 	.word	0x10320000
 8003558:	10310000 	.word	0x10310000
 800355c:	10220000 	.word	0x10220000
 8003560:	10210000 	.word	0x10210000
 8003564:	10120000 	.word	0x10120000
 8003568:	10110000 	.word	0x10110000
 800356c:	40021000 	.word	0x40021000
 8003570:	40010000 	.word	0x40010000
 8003574:	40010800 	.word	0x40010800
 8003578:	40010c00 	.word	0x40010c00
 800357c:	40011000 	.word	0x40011000
 8003580:	40011400 	.word	0x40011400
 8003584:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003588:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <HAL_GPIO_Init+0x304>)
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	43db      	mvns	r3, r3
 8003590:	4909      	ldr	r1, [pc, #36]	@ (80035b8 <HAL_GPIO_Init+0x304>)
 8003592:	4013      	ands	r3, r2
 8003594:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003598:	3301      	adds	r3, #1
 800359a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a2:	fa22 f303 	lsr.w	r3, r2, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f47f ae8e 	bne.w	80032c8 <HAL_GPIO_Init+0x14>
  }
}
 80035ac:	bf00      	nop
 80035ae:	bf00      	nop
 80035b0:	372c      	adds	r7, #44	@ 0x2c
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr
 80035b8:	40010400 	.word	0x40010400

080035bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e12b      	b.n	8003826 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d106      	bne.n	80035e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7fe f884 	bl	80016f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2224      	movs	r2, #36	@ 0x24
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0201 	bic.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800360e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800361e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003620:	f002 ffb8 	bl	8006594 <HAL_RCC_GetPCLK1Freq>
 8003624:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	4a81      	ldr	r2, [pc, #516]	@ (8003830 <HAL_I2C_Init+0x274>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d807      	bhi.n	8003640 <HAL_I2C_Init+0x84>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4a80      	ldr	r2, [pc, #512]	@ (8003834 <HAL_I2C_Init+0x278>)
 8003634:	4293      	cmp	r3, r2
 8003636:	bf94      	ite	ls
 8003638:	2301      	movls	r3, #1
 800363a:	2300      	movhi	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	e006      	b.n	800364e <HAL_I2C_Init+0x92>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4a7d      	ldr	r2, [pc, #500]	@ (8003838 <HAL_I2C_Init+0x27c>)
 8003644:	4293      	cmp	r3, r2
 8003646:	bf94      	ite	ls
 8003648:	2301      	movls	r3, #1
 800364a:	2300      	movhi	r3, #0
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e0e7      	b.n	8003826 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4a78      	ldr	r2, [pc, #480]	@ (800383c <HAL_I2C_Init+0x280>)
 800365a:	fba2 2303 	umull	r2, r3, r2, r3
 800365e:	0c9b      	lsrs	r3, r3, #18
 8003660:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	430a      	orrs	r2, r1
 8003674:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	4a6a      	ldr	r2, [pc, #424]	@ (8003830 <HAL_I2C_Init+0x274>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d802      	bhi.n	8003690 <HAL_I2C_Init+0xd4>
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	3301      	adds	r3, #1
 800368e:	e009      	b.n	80036a4 <HAL_I2C_Init+0xe8>
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003696:	fb02 f303 	mul.w	r3, r2, r3
 800369a:	4a69      	ldr	r2, [pc, #420]	@ (8003840 <HAL_I2C_Init+0x284>)
 800369c:	fba2 2303 	umull	r2, r3, r2, r3
 80036a0:	099b      	lsrs	r3, r3, #6
 80036a2:	3301      	adds	r3, #1
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	430b      	orrs	r3, r1
 80036aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036b6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	495c      	ldr	r1, [pc, #368]	@ (8003830 <HAL_I2C_Init+0x274>)
 80036c0:	428b      	cmp	r3, r1
 80036c2:	d819      	bhi.n	80036f8 <HAL_I2C_Init+0x13c>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	1e59      	subs	r1, r3, #1
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d2:	1c59      	adds	r1, r3, #1
 80036d4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036d8:	400b      	ands	r3, r1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <HAL_I2C_Init+0x138>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1e59      	subs	r1, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ec:	3301      	adds	r3, #1
 80036ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f2:	e051      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 80036f4:	2304      	movs	r3, #4
 80036f6:	e04f      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d111      	bne.n	8003724 <HAL_I2C_Init+0x168>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1e58      	subs	r0, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6859      	ldr	r1, [r3, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	440b      	add	r3, r1
 800370e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	2b00      	cmp	r3, #0
 800371a:	bf0c      	ite	eq
 800371c:	2301      	moveq	r3, #1
 800371e:	2300      	movne	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	e012      	b.n	800374a <HAL_I2C_Init+0x18e>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	1e58      	subs	r0, r3, #1
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6859      	ldr	r1, [r3, #4]
 800372c:	460b      	mov	r3, r1
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	0099      	lsls	r1, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	fbb0 f3f3 	udiv	r3, r0, r3
 800373a:	3301      	adds	r3, #1
 800373c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003740:	2b00      	cmp	r3, #0
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <HAL_I2C_Init+0x196>
 800374e:	2301      	movs	r3, #1
 8003750:	e022      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10e      	bne.n	8003778 <HAL_I2C_Init+0x1bc>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	1e58      	subs	r0, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6859      	ldr	r1, [r3, #4]
 8003762:	460b      	mov	r3, r1
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	440b      	add	r3, r1
 8003768:	fbb0 f3f3 	udiv	r3, r0, r3
 800376c:	3301      	adds	r3, #1
 800376e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003772:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003776:	e00f      	b.n	8003798 <HAL_I2C_Init+0x1dc>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1e58      	subs	r0, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6859      	ldr	r1, [r3, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	0099      	lsls	r1, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	fbb0 f3f3 	udiv	r3, r0, r3
 800378e:	3301      	adds	r3, #1
 8003790:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003794:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003798:	6879      	ldr	r1, [r7, #4]
 800379a:	6809      	ldr	r1, [r1, #0]
 800379c:	4313      	orrs	r3, r2
 800379e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6911      	ldr	r1, [r2, #16]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68d2      	ldr	r2, [r2, #12]
 80037d2:	4311      	orrs	r1, r2
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	6812      	ldr	r2, [r2, #0]
 80037d8:	430b      	orrs	r3, r1
 80037da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	695a      	ldr	r2, [r3, #20]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0201 	orr.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2220      	movs	r2, #32
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	000186a0 	.word	0x000186a0
 8003834:	001e847f 	.word	0x001e847f
 8003838:	003d08ff 	.word	0x003d08ff
 800383c:	431bde83 	.word	0x431bde83
 8003840:	10624dd3 	.word	0x10624dd3

08003844 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003856:	2b80      	cmp	r3, #128	@ 0x80
 8003858:	d103      	bne.n	8003862 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2200      	movs	r2, #0
 8003860:	611a      	str	r2, [r3, #16]
  }
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr

0800386c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af02      	add	r7, sp, #8
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	607a      	str	r2, [r7, #4]
 8003876:	461a      	mov	r2, r3
 8003878:	460b      	mov	r3, r1
 800387a:	817b      	strh	r3, [r7, #10]
 800387c:	4613      	mov	r3, r2
 800387e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003880:	f7ff fb1c 	bl	8002ebc <HAL_GetTick>
 8003884:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b20      	cmp	r3, #32
 8003890:	f040 80e0 	bne.w	8003a54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	2319      	movs	r3, #25
 800389a:	2201      	movs	r2, #1
 800389c:	4970      	ldr	r1, [pc, #448]	@ (8003a60 <HAL_I2C_Master_Transmit+0x1f4>)
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f002 f82c 	bl	80058fc <I2C_WaitOnFlagUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038aa:	2302      	movs	r3, #2
 80038ac:	e0d3      	b.n	8003a56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d101      	bne.n	80038bc <HAL_I2C_Master_Transmit+0x50>
 80038b8:	2302      	movs	r3, #2
 80038ba:	e0cc      	b.n	8003a56 <HAL_I2C_Master_Transmit+0x1ea>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d007      	beq.n	80038e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f042 0201 	orr.w	r2, r2, #1
 80038e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2221      	movs	r2, #33	@ 0x21
 80038f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2210      	movs	r2, #16
 80038fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	893a      	ldrh	r2, [r7, #8]
 8003912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003918:	b29a      	uxth	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4a50      	ldr	r2, [pc, #320]	@ (8003a64 <HAL_I2C_Master_Transmit+0x1f8>)
 8003922:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003924:	8979      	ldrh	r1, [r7, #10]
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	6a3a      	ldr	r2, [r7, #32]
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f001 fdd4 	bl	80054d8 <I2C_MasterRequestWrite>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e08d      	b.n	8003a56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393a:	2300      	movs	r3, #0
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	613b      	str	r3, [r7, #16]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	613b      	str	r3, [r7, #16]
 800394e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003950:	e066      	b.n	8003a20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003952:	697a      	ldr	r2, [r7, #20]
 8003954:	6a39      	ldr	r1, [r7, #32]
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f002 f8ea 	bl	8005b30 <I2C_WaitOnTXEFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00d      	beq.n	800397e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003966:	2b04      	cmp	r3, #4
 8003968:	d107      	bne.n	800397a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003978:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e06b      	b.n	8003a56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003982:	781a      	ldrb	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	3b01      	subs	r3, #1
 800399c:	b29a      	uxth	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b04      	cmp	r3, #4
 80039ba:	d11b      	bne.n	80039f4 <HAL_I2C_Master_Transmit+0x188>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d017      	beq.n	80039f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	781a      	ldrb	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	6a39      	ldr	r1, [r7, #32]
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f002 f8e1 	bl	8005bc0 <I2C_WaitOnBTFFlagUntilTimeout>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00d      	beq.n	8003a20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	2b04      	cmp	r3, #4
 8003a0a:	d107      	bne.n	8003a1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e01a      	b.n	8003a56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d194      	bne.n	8003952 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a50:	2300      	movs	r3, #0
 8003a52:	e000      	b.n	8003a56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a54:	2302      	movs	r3, #2
  }
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3718      	adds	r7, #24
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	00100002 	.word	0x00100002
 8003a64:	ffff0000 	.word	0xffff0000

08003a68 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b08c      	sub	sp, #48	@ 0x30
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	4608      	mov	r0, r1
 8003a72:	4611      	mov	r1, r2
 8003a74:	461a      	mov	r2, r3
 8003a76:	4603      	mov	r3, r0
 8003a78:	817b      	strh	r3, [r7, #10]
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	813b      	strh	r3, [r7, #8]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a86:	f7ff fa19 	bl	8002ebc <HAL_GetTick>
 8003a8a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b20      	cmp	r3, #32
 8003a96:	f040 8250 	bne.w	8003f3a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	2319      	movs	r3, #25
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	4982      	ldr	r1, [pc, #520]	@ (8003cac <HAL_I2C_Mem_Read+0x244>)
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f001 ff29 	bl	80058fc <I2C_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e243      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_I2C_Mem_Read+0x5a>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e23c      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d007      	beq.n	8003ae8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f042 0201 	orr.w	r2, r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003af6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2222      	movs	r2, #34	@ 0x22
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2240      	movs	r2, #64	@ 0x40
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003b18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	4a62      	ldr	r2, [pc, #392]	@ (8003cb0 <HAL_I2C_Mem_Read+0x248>)
 8003b28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b2a:	88f8      	ldrh	r0, [r7, #6]
 8003b2c:	893a      	ldrh	r2, [r7, #8]
 8003b2e:	8979      	ldrh	r1, [r7, #10]
 8003b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b32:	9301      	str	r3, [sp, #4]
 8003b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	4603      	mov	r3, r0
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f001 fd4e 	bl	80055dc <I2C_RequestMemoryRead>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e1f8      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d113      	bne.n	8003b7a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b52:	2300      	movs	r3, #0
 8003b54:	61fb      	str	r3, [r7, #28]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e1cc      	b.n	8003f14 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d11e      	bne.n	8003bc0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b92:	b672      	cpsid	i
}
 8003b94:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b96:	2300      	movs	r3, #0
 8003b98:	61bb      	str	r3, [r7, #24]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	61bb      	str	r3, [r7, #24]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	61bb      	str	r3, [r7, #24]
 8003baa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003bbc:	b662      	cpsie	i
}
 8003bbe:	e035      	b.n	8003c2c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d11e      	bne.n	8003c06 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bd6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bd8:	b672      	cpsid	i
}
 8003bda:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bdc:	2300      	movs	r3, #0
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	617b      	str	r3, [r7, #20]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	617b      	str	r3, [r7, #20]
 8003bf0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c00:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003c02:	b662      	cpsie	i
}
 8003c04:	e012      	b.n	8003c2c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c14:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c16:	2300      	movs	r3, #0
 8003c18:	613b      	str	r3, [r7, #16]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	613b      	str	r3, [r7, #16]
 8003c2a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003c2c:	e172      	b.n	8003f14 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	f200 811f 	bhi.w	8003e76 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d123      	bne.n	8003c88 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f002 f835 	bl	8005cb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e173      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c86:	e145      	b.n	8003f14 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d152      	bne.n	8003d36 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c96:	2200      	movs	r2, #0
 8003c98:	4906      	ldr	r1, [pc, #24]	@ (8003cb4 <HAL_I2C_Mem_Read+0x24c>)
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f001 fe2e 	bl	80058fc <I2C_WaitOnFlagUntilTimeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d008      	beq.n	8003cb8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e148      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
 8003caa:	bf00      	nop
 8003cac:	00100002 	.word	0x00100002
 8003cb0:	ffff0000 	.word	0xffff0000
 8003cb4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003cb8:	b672      	cpsid	i
}
 8003cba:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	691a      	ldr	r2, [r3, #16]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003cfe:	b662      	cpsie	i
}
 8003d00:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	691a      	ldr	r2, [r3, #16]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	b2d2      	uxtb	r2, r2
 8003d0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	1c5a      	adds	r2, r3, #1
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d34:	e0ee      	b.n	8003f14 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	4981      	ldr	r1, [pc, #516]	@ (8003f44 <HAL_I2C_Mem_Read+0x4dc>)
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f001 fddb 	bl	80058fc <I2C_WaitOnFlagUntilTimeout>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0f5      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d5e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d60:	b672      	cpsid	i
}
 8003d62:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	691a      	ldr	r2, [r3, #16]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d96:	4b6c      	ldr	r3, [pc, #432]	@ (8003f48 <HAL_I2C_Mem_Read+0x4e0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	08db      	lsrs	r3, r3, #3
 8003d9c:	4a6b      	ldr	r2, [pc, #428]	@ (8003f4c <HAL_I2C_Mem_Read+0x4e4>)
 8003d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003da2:	0a1a      	lsrs	r2, r3, #8
 8003da4:	4613      	mov	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	00da      	lsls	r2, r3, #3
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003db0:	6a3b      	ldr	r3, [r7, #32]
 8003db2:	3b01      	subs	r3, #1
 8003db4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d118      	bne.n	8003dee <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	f043 0220 	orr.w	r2, r3, #32
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003dde:	b662      	cpsie	i
}
 8003de0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e0a6      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d1d9      	bne.n	8003db0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1e:	1c5a      	adds	r2, r3, #1
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e3e:	b662      	cpsie	i
}
 8003e40:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e74:	e04e      	b.n	8003f14 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f001 ff1a 	bl	8005cb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e058      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	691a      	ldr	r2, [r3, #16]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e94:	b2d2      	uxtb	r2, r2
 8003e96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	1c5a      	adds	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d124      	bne.n	8003f14 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d107      	bne.n	8003ee2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ee0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	691a      	ldr	r2, [r3, #16]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f47f ae88 	bne.w	8003c2e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	e000      	b.n	8003f3c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003f3a:	2302      	movs	r3, #2
  }
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3728      	adds	r7, #40	@ 0x28
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	00010004 	.word	0x00010004
 8003f48:	20000000 	.word	0x20000000
 8003f4c:	14f8b589 	.word	0x14f8b589

08003f50 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b088      	sub	sp, #32
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f68:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f70:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f78:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	2b10      	cmp	r3, #16
 8003f7e:	d003      	beq.n	8003f88 <HAL_I2C_EV_IRQHandler+0x38>
 8003f80:	7bfb      	ldrb	r3, [r7, #15]
 8003f82:	2b40      	cmp	r3, #64	@ 0x40
 8003f84:	f040 80b1 	bne.w	80040ea <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10d      	bne.n	8003fbe <HAL_I2C_EV_IRQHandler+0x6e>
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003fa8:	d003      	beq.n	8003fb2 <HAL_I2C_EV_IRQHandler+0x62>
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003fb0:	d101      	bne.n	8003fb6 <HAL_I2C_EV_IRQHandler+0x66>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <HAL_I2C_EV_IRQHandler+0x68>
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	f000 8114 	beq.w	80041e6 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00b      	beq.n	8003fe0 <HAL_I2C_EV_IRQHandler+0x90>
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d006      	beq.n	8003fe0 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f001 fef9 	bl	8005dca <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 fccd 	bl	8004978 <I2C_Master_SB>
 8003fde:	e083      	b.n	80040e8 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d008      	beq.n	8003ffc <HAL_I2C_EV_IRQHandler+0xac>
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 fd44 	bl	8004a82 <I2C_Master_ADD10>
 8003ffa:	e075      	b.n	80040e8 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d008      	beq.n	8004018 <HAL_I2C_EV_IRQHandler+0xc8>
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 fd5f 	bl	8004ad4 <I2C_Master_ADDR>
 8004016:	e067      	b.n	80040e8 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	f003 0304 	and.w	r3, r3, #4
 800401e:	2b00      	cmp	r3, #0
 8004020:	d036      	beq.n	8004090 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800402c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004030:	f000 80db 	beq.w	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00d      	beq.n	800405a <HAL_I2C_EV_IRQHandler+0x10a>
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004044:	2b00      	cmp	r3, #0
 8004046:	d008      	beq.n	800405a <HAL_I2C_EV_IRQHandler+0x10a>
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b00      	cmp	r3, #0
 8004050:	d103      	bne.n	800405a <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f92d 	bl	80042b2 <I2C_MasterTransmit_TXE>
 8004058:	e046      	b.n	80040e8 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 80c2 	beq.w	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80bc 	beq.w	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004072:	7bbb      	ldrb	r3, [r7, #14]
 8004074:	2b21      	cmp	r3, #33	@ 0x21
 8004076:	d103      	bne.n	8004080 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f9b6 	bl	80043ea <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800407e:	e0b4      	b.n	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004080:	7bfb      	ldrb	r3, [r7, #15]
 8004082:	2b40      	cmp	r3, #64	@ 0x40
 8004084:	f040 80b1 	bne.w	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 fa24 	bl	80044d6 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800408e:	e0ac      	b.n	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800409a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800409e:	f000 80a4 	beq.w	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00d      	beq.n	80040c8 <HAL_I2C_EV_IRQHandler+0x178>
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d008      	beq.n	80040c8 <HAL_I2C_EV_IRQHandler+0x178>
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d103      	bne.n	80040c8 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 faa0 	bl	8004606 <I2C_MasterReceive_RXNE>
 80040c6:	e00f      	b.n	80040e8 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 808b 	beq.w	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 8085 	beq.w	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 fb58 	bl	8004796 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040e6:	e080      	b.n	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
 80040e8:	e07f      	b.n	80041ea <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d004      	beq.n	80040fc <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	61fb      	str	r3, [r7, #28]
 80040fa:	e007      	b.n	800410c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d011      	beq.n	800413a <HAL_I2C_EV_IRQHandler+0x1ea>
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00c      	beq.n	800413a <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004130:	69b9      	ldr	r1, [r7, #24]
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 ff25 	bl	8004f82 <I2C_Slave_ADDR>
 8004138:	e05a      	b.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	f003 0310 	and.w	r3, r3, #16
 8004140:	2b00      	cmp	r3, #0
 8004142:	d008      	beq.n	8004156 <HAL_I2C_EV_IRQHandler+0x206>
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 ff60 	bl	8005014 <I2C_Slave_STOPF>
 8004154:	e04c      	b.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004156:	7bbb      	ldrb	r3, [r7, #14]
 8004158:	2b21      	cmp	r3, #33	@ 0x21
 800415a:	d002      	beq.n	8004162 <HAL_I2C_EV_IRQHandler+0x212>
 800415c:	7bbb      	ldrb	r3, [r7, #14]
 800415e:	2b29      	cmp	r3, #41	@ 0x29
 8004160:	d120      	bne.n	80041a4 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004168:	2b00      	cmp	r3, #0
 800416a:	d00d      	beq.n	8004188 <HAL_I2C_EV_IRQHandler+0x238>
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004172:	2b00      	cmp	r3, #0
 8004174:	d008      	beq.n	8004188 <HAL_I2C_EV_IRQHandler+0x238>
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b00      	cmp	r3, #0
 800417e:	d103      	bne.n	8004188 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 fe42 	bl	8004e0a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004186:	e032      	b.n	80041ee <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d02d      	beq.n	80041ee <HAL_I2C_EV_IRQHandler+0x29e>
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004198:	2b00      	cmp	r3, #0
 800419a:	d028      	beq.n	80041ee <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 fe71 	bl	8004e84 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041a2:	e024      	b.n	80041ee <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00d      	beq.n	80041ca <HAL_I2C_EV_IRQHandler+0x27a>
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d008      	beq.n	80041ca <HAL_I2C_EV_IRQHandler+0x27a>
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	f003 0304 	and.w	r3, r3, #4
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d103      	bne.n	80041ca <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 fe7e 	bl	8004ec4 <I2C_SlaveReceive_RXNE>
 80041c8:	e012      	b.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	f003 0304 	and.w	r3, r3, #4
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00d      	beq.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d008      	beq.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 feae 	bl	8004f40 <I2C_SlaveReceive_BTF>
 80041e4:	e004      	b.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80041e6:	bf00      	nop
 80041e8:	e002      	b.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041ea:	bf00      	nop
 80041ec:	e000      	b.n	80041f0 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041ee:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80041f0:	3720      	adds	r7, #32
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr

08004208 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	bc80      	pop	{r7}
 8004218:	4770      	bx	lr

0800421a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr

0800422c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	bc80      	pop	{r7}
 800423c:	4770      	bx	lr

0800423e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800423e:	b480      	push	{r7}
 8004240:	b083      	sub	sp, #12
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
 8004246:	460b      	mov	r3, r1
 8004248:	70fb      	strb	r3, [r7, #3]
 800424a:	4613      	mov	r3, r2
 800424c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr

08004258 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	bc80      	pop	{r7}
 8004268:	4770      	bx	lr

0800426a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800426a:	b480      	push	{r7}
 800426c:	b083      	sub	sp, #12
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr

0800427c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	bc80      	pop	{r7}
 800428c:	4770      	bx	lr

0800428e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr

080042a0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr

080042b2 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b084      	sub	sp, #16
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042c8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ce:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d150      	bne.n	800437a <I2C_MasterTransmit_TXE+0xc8>
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	2b21      	cmp	r3, #33	@ 0x21
 80042dc:	d14d      	bne.n	800437a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b08      	cmp	r3, #8
 80042e2:	d01d      	beq.n	8004320 <I2C_MasterTransmit_TXE+0x6e>
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	2b20      	cmp	r3, #32
 80042e8:	d01a      	beq.n	8004320 <I2C_MasterTransmit_TXE+0x6e>
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042f0:	d016      	beq.n	8004320 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004300:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2211      	movs	r2, #17
 8004306:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f7ff ff6c 	bl	80041f6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800431e:	e060      	b.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800432e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800433e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2220      	movs	r2, #32
 800434a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b40      	cmp	r3, #64	@ 0x40
 8004358:	d107      	bne.n	800436a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7ff ff81 	bl	800426a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004368:	e03b      	b.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7ff ff3f 	bl	80041f6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004378:	e033      	b.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800437a:	7bfb      	ldrb	r3, [r7, #15]
 800437c:	2b21      	cmp	r3, #33	@ 0x21
 800437e:	d005      	beq.n	800438c <I2C_MasterTransmit_TXE+0xda>
 8004380:	7bbb      	ldrb	r3, [r7, #14]
 8004382:	2b40      	cmp	r3, #64	@ 0x40
 8004384:	d12d      	bne.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004386:	7bfb      	ldrb	r3, [r7, #15]
 8004388:	2b22      	cmp	r3, #34	@ 0x22
 800438a:	d12a      	bne.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d108      	bne.n	80043a8 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80043a6:	e01c      	b.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b40      	cmp	r3, #64	@ 0x40
 80043b2:	d103      	bne.n	80043bc <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f88e 	bl	80044d6 <I2C_MemoryTransmit_TXE_BTF>
}
 80043ba:	e012      	b.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c0:	781a      	ldrb	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043cc:	1c5a      	adds	r2, r3, #1
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	3b01      	subs	r3, #1
 80043da:	b29a      	uxth	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80043e0:	e7ff      	b.n	80043e2 <I2C_MasterTransmit_TXE+0x130>
 80043e2:	bf00      	nop
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b084      	sub	sp, #16
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b21      	cmp	r3, #33	@ 0x21
 8004402:	d164      	bne.n	80044ce <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d012      	beq.n	8004434 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004412:	781a      	ldrb	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441e:	1c5a      	adds	r2, r3, #1
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004428:	b29b      	uxth	r3, r3
 800442a:	3b01      	subs	r3, #1
 800442c:	b29a      	uxth	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004432:	e04c      	b.n	80044ce <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b08      	cmp	r3, #8
 8004438:	d01d      	beq.n	8004476 <I2C_MasterTransmit_BTF+0x8c>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2b20      	cmp	r3, #32
 800443e:	d01a      	beq.n	8004476 <I2C_MasterTransmit_BTF+0x8c>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004446:	d016      	beq.n	8004476 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004456:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2211      	movs	r2, #17
 800445c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2220      	movs	r2, #32
 800446a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f7ff fec1 	bl	80041f6 <HAL_I2C_MasterTxCpltCallback>
}
 8004474:	e02b      	b.n	80044ce <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004484:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004494:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2220      	movs	r2, #32
 80044a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b40      	cmp	r3, #64	@ 0x40
 80044ae:	d107      	bne.n	80044c0 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f7ff fed6 	bl	800426a <HAL_I2C_MemTxCpltCallback>
}
 80044be:	e006      	b.n	80044ce <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f7ff fe94 	bl	80041f6 <HAL_I2C_MasterTxCpltCallback>
}
 80044ce:	bf00      	nop
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b084      	sub	sp, #16
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d11d      	bne.n	800452a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d10b      	bne.n	800450e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fa:	b2da      	uxtb	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004506:	1c9a      	adds	r2, r3, #2
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800450c:	e077      	b.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004512:	b29b      	uxth	r3, r3
 8004514:	121b      	asrs	r3, r3, #8
 8004516:	b2da      	uxtb	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004522:	1c5a      	adds	r2, r3, #1
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004528:	e069      	b.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800452e:	2b01      	cmp	r3, #1
 8004530:	d10b      	bne.n	800454a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004536:	b2da      	uxtb	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004548:	e059      	b.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800454e:	2b02      	cmp	r3, #2
 8004550:	d152      	bne.n	80045f8 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	2b22      	cmp	r3, #34	@ 0x22
 8004556:	d10d      	bne.n	8004574 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004566:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004572:	e044      	b.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004578:	b29b      	uxth	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d015      	beq.n	80045aa <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	2b21      	cmp	r3, #33	@ 0x21
 8004582:	d112      	bne.n	80045aa <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004588:	781a      	ldrb	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80045a8:	e029      	b.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d124      	bne.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
 80045b6:	2b21      	cmp	r3, #33	@ 0x21
 80045b8:	d121      	bne.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045c8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045d8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2220      	movs	r2, #32
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f7ff fe3a 	bl	800426a <HAL_I2C_MemTxCpltCallback>
}
 80045f6:	e002      	b.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f7ff f923 	bl	8003844 <I2C_Flush_DR>
}
 80045fe:	bf00      	nop
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b22      	cmp	r3, #34	@ 0x22
 8004618:	f040 80b9 	bne.w	800478e <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004620:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004626:	b29b      	uxth	r3, r3
 8004628:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	2b03      	cmp	r3, #3
 800462e:	d921      	bls.n	8004674 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	691a      	ldr	r2, [r3, #16]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004642:	1c5a      	adds	r2, r3, #1
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800464c:	b29b      	uxth	r3, r3
 800464e:	3b01      	subs	r3, #1
 8004650:	b29a      	uxth	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465a:	b29b      	uxth	r3, r3
 800465c:	2b03      	cmp	r3, #3
 800465e:	f040 8096 	bne.w	800478e <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685a      	ldr	r2, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004670:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004672:	e08c      	b.n	800478e <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004678:	2b02      	cmp	r3, #2
 800467a:	d07f      	beq.n	800477c <I2C_MasterReceive_RXNE+0x176>
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d002      	beq.n	8004688 <I2C_MasterReceive_RXNE+0x82>
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d179      	bne.n	800477c <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f001 fae1 	bl	8005c50 <I2C_WaitOnSTOPRequestThroughIT>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d14c      	bne.n	800472e <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046b2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691a      	ldr	r2, [r3, #16]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	b2d2      	uxtb	r2, r2
 80046c0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	3b01      	subs	r3, #1
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2220      	movs	r2, #32
 80046de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2b40      	cmp	r3, #64	@ 0x40
 80046ec:	d10a      	bne.n	8004704 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f7ff fdbd 	bl	800427c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004702:	e044      	b.n	800478e <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2b08      	cmp	r3, #8
 8004710:	d002      	beq.n	8004718 <I2C_MasterReceive_RXNE+0x112>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2b20      	cmp	r3, #32
 8004716:	d103      	bne.n	8004720 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	631a      	str	r2, [r3, #48]	@ 0x30
 800471e:	e002      	b.n	8004726 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2212      	movs	r2, #18
 8004724:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f7ff fd6e 	bl	8004208 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800472c:	e02f      	b.n	800478e <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800473c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	691a      	ldr	r2, [r3, #16]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004748:	b2d2      	uxtb	r2, r2
 800474a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800475a:	b29b      	uxth	r3, r3
 800475c:	3b01      	subs	r3, #1
 800475e:	b29a      	uxth	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f7ff fd8a 	bl	800428e <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800477a:	e008      	b.n	800478e <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800478a:	605a      	str	r2, [r3, #4]
}
 800478c:	e7ff      	b.n	800478e <I2C_MasterReceive_RXNE+0x188>
 800478e:	bf00      	nop
 8004790:	3710      	adds	r7, #16
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}

08004796 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004796:	b580      	push	{r7, lr}
 8004798:	b084      	sub	sp, #16
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d11b      	bne.n	80047e6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047bc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	691a      	ldr	r2, [r3, #16]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c8:	b2d2      	uxtb	r2, r2
 80047ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d0:	1c5a      	adds	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047da:	b29b      	uxth	r3, r3
 80047dc:	3b01      	subs	r3, #1
 80047de:	b29a      	uxth	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80047e4:	e0c4      	b.n	8004970 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	2b03      	cmp	r3, #3
 80047ee:	d129      	bne.n	8004844 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047fe:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2b04      	cmp	r3, #4
 8004804:	d00a      	beq.n	800481c <I2C_MasterReceive_BTF+0x86>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2b02      	cmp	r3, #2
 800480a:	d007      	beq.n	800481c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800481a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004826:	b2d2      	uxtb	r2, r2
 8004828:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004842:	e095      	b.n	8004970 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004848:	b29b      	uxth	r3, r3
 800484a:	2b02      	cmp	r3, #2
 800484c:	d17d      	bne.n	800494a <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d002      	beq.n	800485a <I2C_MasterReceive_BTF+0xc4>
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2b10      	cmp	r3, #16
 8004858:	d108      	bne.n	800486c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	e016      	b.n	800489a <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b04      	cmp	r3, #4
 8004870:	d002      	beq.n	8004878 <I2C_MasterReceive_BTF+0xe2>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b02      	cmp	r3, #2
 8004876:	d108      	bne.n	800488a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	e007      	b.n	800489a <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004898:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	691a      	ldr	r2, [r3, #16]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a4:	b2d2      	uxtb	r2, r2
 80048a6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	1c5a      	adds	r2, r3, #1
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	691a      	ldr	r2, [r3, #16]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d2:	1c5a      	adds	r2, r3, #1
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048dc:	b29b      	uxth	r3, r3
 80048de:	3b01      	subs	r3, #1
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80048f4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2220      	movs	r2, #32
 80048fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b40      	cmp	r3, #64	@ 0x40
 8004908:	d10a      	bne.n	8004920 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f7ff fcaf 	bl	800427c <HAL_I2C_MemRxCpltCallback>
}
 800491e:	e027      	b.n	8004970 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2b08      	cmp	r3, #8
 800492c:	d002      	beq.n	8004934 <I2C_MasterReceive_BTF+0x19e>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2b20      	cmp	r3, #32
 8004932:	d103      	bne.n	800493c <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	631a      	str	r2, [r3, #48]	@ 0x30
 800493a:	e002      	b.n	8004942 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2212      	movs	r2, #18
 8004940:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f7ff fc60 	bl	8004208 <HAL_I2C_MasterRxCpltCallback>
}
 8004948:	e012      	b.n	8004970 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	691a      	ldr	r2, [r3, #16]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004954:	b2d2      	uxtb	r2, r2
 8004956:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495c:	1c5a      	adds	r2, r3, #1
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004966:	b29b      	uxth	r3, r3
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004970:	bf00      	nop
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b40      	cmp	r3, #64	@ 0x40
 800498a:	d117      	bne.n	80049bc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004990:	2b00      	cmp	r3, #0
 8004992:	d109      	bne.n	80049a8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004998:	b2db      	uxtb	r3, r3
 800499a:	461a      	mov	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80049a4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80049a6:	e067      	b.n	8004a78 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	f043 0301 	orr.w	r3, r3, #1
 80049b2:	b2da      	uxtb	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	611a      	str	r2, [r3, #16]
}
 80049ba:	e05d      	b.n	8004a78 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049c4:	d133      	bne.n	8004a2e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b21      	cmp	r3, #33	@ 0x21
 80049d0:	d109      	bne.n	80049e6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	461a      	mov	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80049e2:	611a      	str	r2, [r3, #16]
 80049e4:	e008      	b.n	80049f8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	f043 0301 	orr.w	r3, r3, #1
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d004      	beq.n	8004a0a <I2C_Master_SB+0x92>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d108      	bne.n	8004a1c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d032      	beq.n	8004a78 <I2C_Master_SB+0x100>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d02d      	beq.n	8004a78 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a2a:	605a      	str	r2, [r3, #4]
}
 8004a2c:	e024      	b.n	8004a78 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10e      	bne.n	8004a54 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	11db      	asrs	r3, r3, #7
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	f003 0306 	and.w	r3, r3, #6
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	f063 030f 	orn	r3, r3, #15
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	611a      	str	r2, [r3, #16]
}
 8004a52:	e011      	b.n	8004a78 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d10d      	bne.n	8004a78 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	11db      	asrs	r3, r3, #7
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	f003 0306 	and.w	r3, r3, #6
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	f063 030e 	orn	r3, r3, #14
 8004a70:	b2da      	uxtb	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	611a      	str	r2, [r3, #16]
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bc80      	pop	{r7}
 8004a80:	4770      	bx	lr

08004a82 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004a82:	b480      	push	{r7}
 8004a84:	b083      	sub	sp, #12
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a8e:	b2da      	uxtb	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d004      	beq.n	8004aa8 <I2C_Master_ADD10+0x26>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d108      	bne.n	8004aba <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00c      	beq.n	8004aca <I2C_Master_ADD10+0x48>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d007      	beq.n	8004aca <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685a      	ldr	r2, [r3, #4]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ac8:	605a      	str	r2, [r3, #4]
  }
}
 8004aca:	bf00      	nop
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bc80      	pop	{r7}
 8004ad2:	4770      	bx	lr

08004ad4 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b091      	sub	sp, #68	@ 0x44
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ae2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aea:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af0:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b22      	cmp	r3, #34	@ 0x22
 8004afc:	f040 8174 	bne.w	8004de8 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d10f      	bne.n	8004b28 <I2C_Master_ADDR+0x54>
 8004b08:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004b0c:	2b40      	cmp	r3, #64	@ 0x40
 8004b0e:	d10b      	bne.n	8004b28 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b10:	2300      	movs	r3, #0
 8004b12:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b26:	e16b      	b.n	8004e00 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d11d      	bne.n	8004b6c <I2C_Master_ADDR+0x98>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004b38:	d118      	bne.n	8004b6c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b5e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b6a:	e149      	b.n	8004e00 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d113      	bne.n	8004b9e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b76:	2300      	movs	r3, #0
 8004b78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	e120      	b.n	8004de0 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	f040 808a 	bne.w	8004cbe <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004bb0:	d137      	bne.n	8004c22 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bc0:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bd0:	d113      	bne.n	8004bfa <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004be0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004be2:	2300      	movs	r3, #0
 8004be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	e0f2      	b.n	8004de0 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	623b      	str	r3, [r7, #32]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	623b      	str	r3, [r7, #32]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	623b      	str	r3, [r7, #32]
 8004c0e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	e0de      	b.n	8004de0 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c24:	2b08      	cmp	r3, #8
 8004c26:	d02e      	beq.n	8004c86 <I2C_Master_ADDR+0x1b2>
 8004c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2a:	2b20      	cmp	r3, #32
 8004c2c:	d02b      	beq.n	8004c86 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c30:	2b12      	cmp	r3, #18
 8004c32:	d102      	bne.n	8004c3a <I2C_Master_ADDR+0x166>
 8004c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d125      	bne.n	8004c86 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c3c:	2b04      	cmp	r3, #4
 8004c3e:	d00e      	beq.n	8004c5e <I2C_Master_ADDR+0x18a>
 8004c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d00b      	beq.n	8004c5e <I2C_Master_ADDR+0x18a>
 8004c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c48:	2b10      	cmp	r3, #16
 8004c4a:	d008      	beq.n	8004c5e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	e007      	b.n	8004c6e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c6c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c6e:	2300      	movs	r3, #0
 8004c70:	61fb      	str	r3, [r7, #28]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	61fb      	str	r3, [r7, #28]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	61fb      	str	r3, [r7, #28]
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	e0ac      	b.n	8004de0 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c94:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c96:	2300      	movs	r3, #0
 8004c98:	61bb      	str	r3, [r7, #24]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	61bb      	str	r3, [r7, #24]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	61bb      	str	r3, [r7, #24]
 8004caa:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	e090      	b.n	8004de0 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d158      	bne.n	8004d7a <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d021      	beq.n	8004d12 <I2C_Master_ADDR+0x23e>
 8004cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d01e      	beq.n	8004d12 <I2C_Master_ADDR+0x23e>
 8004cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd6:	2b10      	cmp	r3, #16
 8004cd8:	d01b      	beq.n	8004d12 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ce8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cea:	2300      	movs	r3, #0
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	617b      	str	r3, [r7, #20]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d0e:	601a      	str	r2, [r3, #0]
 8004d10:	e012      	b.n	8004d38 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d20:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d22:	2300      	movs	r3, #0
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	613b      	str	r3, [r7, #16]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	613b      	str	r3, [r7, #16]
 8004d36:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d46:	d14b      	bne.n	8004de0 <I2C_Master_ADDR+0x30c>
 8004d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d4e:	d00b      	beq.n	8004d68 <I2C_Master_ADDR+0x294>
 8004d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d008      	beq.n	8004d68 <I2C_Master_ADDR+0x294>
 8004d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d58:	2b08      	cmp	r3, #8
 8004d5a:	d005      	beq.n	8004d68 <I2C_Master_ADDR+0x294>
 8004d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d5e:	2b10      	cmp	r3, #16
 8004d60:	d002      	beq.n	8004d68 <I2C_Master_ADDR+0x294>
 8004d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d64:	2b20      	cmp	r3, #32
 8004d66:	d13b      	bne.n	8004de0 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d76:	605a      	str	r2, [r3, #4]
 8004d78:	e032      	b.n	8004de0 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d88:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d98:	d117      	bne.n	8004dca <I2C_Master_ADDR+0x2f6>
 8004d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004da0:	d00b      	beq.n	8004dba <I2C_Master_ADDR+0x2e6>
 8004da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d008      	beq.n	8004dba <I2C_Master_ADDR+0x2e6>
 8004da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d005      	beq.n	8004dba <I2C_Master_ADDR+0x2e6>
 8004dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db0:	2b10      	cmp	r3, #16
 8004db2:	d002      	beq.n	8004dba <I2C_Master_ADDR+0x2e6>
 8004db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	d107      	bne.n	8004dca <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004dc8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	60fb      	str	r3, [r7, #12]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004de6:	e00b      	b.n	8004e00 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de8:	2300      	movs	r3, #0
 8004dea:	60bb      	str	r3, [r7, #8]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	60bb      	str	r3, [r7, #8]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	60bb      	str	r3, [r7, #8]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
}
 8004dfe:	e7ff      	b.n	8004e00 <I2C_Master_ADDR+0x32c>
 8004e00:	bf00      	nop
 8004e02:	3744      	adds	r7, #68	@ 0x44
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bc80      	pop	{r7}
 8004e08:	4770      	bx	lr

08004e0a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b084      	sub	sp, #16
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e18:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d02b      	beq.n	8004e7c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e28:	781a      	ldrb	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	3b01      	subs	r3, #1
 8004e42:	b29a      	uxth	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d114      	bne.n	8004e7c <I2C_SlaveTransmit_TXE+0x72>
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	2b29      	cmp	r3, #41	@ 0x29
 8004e56:	d111      	bne.n	8004e7c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	685a      	ldr	r2, [r3, #4]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e66:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2221      	movs	r2, #33	@ 0x21
 8004e6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2228      	movs	r2, #40	@ 0x28
 8004e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7ff f9cf 	bl	800421a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004e7c:	bf00      	nop
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d011      	beq.n	8004eba <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9a:	781a      	ldrb	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004eba:	bf00      	nop
 8004ebc:	370c      	adds	r7, #12
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr

08004ec4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ed2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d02c      	beq.n	8004f38 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	691a      	ldr	r2, [r3, #16]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	3b01      	subs	r3, #1
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d114      	bne.n	8004f38 <I2C_SlaveReceive_RXNE+0x74>
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f12:	d111      	bne.n	8004f38 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f22:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2222      	movs	r2, #34	@ 0x22
 8004f28:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2228      	movs	r2, #40	@ 0x28
 8004f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7ff f97a 	bl	800422c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004f38:	bf00      	nop
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d012      	beq.n	8004f78 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	691a      	ldr	r2, [r3, #16]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	b2d2      	uxtb	r2, r2
 8004f5e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bc80      	pop	{r7}
 8004f80:	4770      	bx	lr

08004f82 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b084      	sub	sp, #16
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
 8004f8a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f9c:	2b28      	cmp	r3, #40	@ 0x28
 8004f9e:	d125      	bne.n	8004fec <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fae:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	f003 0304 	and.w	r3, r3, #4
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d103      	bne.n	8004fd0 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	81bb      	strh	r3, [r7, #12]
 8004fce:	e002      	b.n	8004fd6 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004fde:	89ba      	ldrh	r2, [r7, #12]
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f7ff f92a 	bl	800423e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004fea:	e00e      	b.n	800500a <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fec:	2300      	movs	r3, #0
 8004fee:	60bb      	str	r3, [r7, #8]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	60bb      	str	r3, [r7, #8]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	60bb      	str	r3, [r7, #8]
 8005000:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800500a:	bf00      	nop
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
	...

08005014 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005022:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	685a      	ldr	r2, [r3, #4]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005032:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005034:	2300      	movs	r3, #0
 8005036:	60bb      	str	r3, [r7, #8]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	60bb      	str	r3, [r7, #8]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f042 0201 	orr.w	r2, r2, #1
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005060:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800506c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005070:	d172      	bne.n	8005158 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005072:	7bfb      	ldrb	r3, [r7, #15]
 8005074:	2b22      	cmp	r3, #34	@ 0x22
 8005076:	d002      	beq.n	800507e <I2C_Slave_STOPF+0x6a>
 8005078:	7bfb      	ldrb	r3, [r7, #15]
 800507a:	2b2a      	cmp	r3, #42	@ 0x2a
 800507c:	d135      	bne.n	80050ea <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	b29a      	uxth	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005090:	b29b      	uxth	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d005      	beq.n	80050a2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	f043 0204 	orr.w	r2, r3, #4
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050b0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe f8ee 	bl	8003298 <HAL_DMA_GetState>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d049      	beq.n	8005156 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c6:	4a69      	ldr	r2, [pc, #420]	@ (800526c <I2C_Slave_STOPF+0x258>)
 80050c8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7fe f86a 	bl	80031a8 <HAL_DMA_Abort_IT>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d03d      	beq.n	8005156 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050e4:	4610      	mov	r0, r2
 80050e6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80050e8:	e035      	b.n	8005156 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d005      	beq.n	800510e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005106:	f043 0204 	orr.w	r2, r3, #4
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800511c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005122:	4618      	mov	r0, r3
 8005124:	f7fe f8b8 	bl	8003298 <HAL_DMA_GetState>
 8005128:	4603      	mov	r3, r0
 800512a:	2b01      	cmp	r3, #1
 800512c:	d014      	beq.n	8005158 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005132:	4a4e      	ldr	r2, [pc, #312]	@ (800526c <I2C_Slave_STOPF+0x258>)
 8005134:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513a:	4618      	mov	r0, r3
 800513c:	f7fe f834 	bl	80031a8 <HAL_DMA_Abort_IT>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d008      	beq.n	8005158 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800514a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005150:	4610      	mov	r0, r2
 8005152:	4798      	blx	r3
 8005154:	e000      	b.n	8005158 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005156:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d03e      	beq.n	80051e0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	695b      	ldr	r3, [r3, #20]
 8005168:	f003 0304 	and.w	r3, r3, #4
 800516c:	2b04      	cmp	r3, #4
 800516e:	d112      	bne.n	8005196 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	691a      	ldr	r2, [r3, #16]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	b2d2      	uxtb	r2, r2
 800517c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	1c5a      	adds	r2, r3, #1
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800518c:	b29b      	uxth	r3, r3
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a0:	2b40      	cmp	r3, #64	@ 0x40
 80051a2:	d112      	bne.n	80051ca <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ae:	b2d2      	uxtb	r2, r2
 80051b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d005      	beq.n	80051e0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d8:	f043 0204 	orr.w	r2, r3, #4
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d003      	beq.n	80051f0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f843 	bl	8005274 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80051ee:	e039      	b.n	8005264 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
 80051f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80051f4:	d109      	bne.n	800520a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2228      	movs	r2, #40	@ 0x28
 8005200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f7ff f811 	bl	800422c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b28      	cmp	r3, #40	@ 0x28
 8005214:	d111      	bne.n	800523a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a15      	ldr	r2, [pc, #84]	@ (8005270 <I2C_Slave_STOPF+0x25c>)
 800521a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2220      	movs	r2, #32
 8005226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7ff f810 	bl	8004258 <HAL_I2C_ListenCpltCallback>
}
 8005238:	e014      	b.n	8005264 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523e:	2b22      	cmp	r3, #34	@ 0x22
 8005240:	d002      	beq.n	8005248 <I2C_Slave_STOPF+0x234>
 8005242:	7bfb      	ldrb	r3, [r7, #15]
 8005244:	2b22      	cmp	r3, #34	@ 0x22
 8005246:	d10d      	bne.n	8005264 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2220      	movs	r2, #32
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f7fe ffe4 	bl	800422c <HAL_I2C_SlaveRxCpltCallback>
}
 8005264:	bf00      	nop
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}
 800526c:	080057ad 	.word	0x080057ad
 8005270:	ffff0000 	.word	0xffff0000

08005274 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005282:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800528a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800528c:	7bbb      	ldrb	r3, [r7, #14]
 800528e:	2b10      	cmp	r3, #16
 8005290:	d002      	beq.n	8005298 <I2C_ITError+0x24>
 8005292:	7bbb      	ldrb	r3, [r7, #14]
 8005294:	2b40      	cmp	r3, #64	@ 0x40
 8005296:	d10a      	bne.n	80052ae <I2C_ITError+0x3a>
 8005298:	7bfb      	ldrb	r3, [r7, #15]
 800529a:	2b22      	cmp	r3, #34	@ 0x22
 800529c:	d107      	bne.n	80052ae <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052ac:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80052ae:	7bfb      	ldrb	r3, [r7, #15]
 80052b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052b4:	2b28      	cmp	r3, #40	@ 0x28
 80052b6:	d107      	bne.n	80052c8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2228      	movs	r2, #40	@ 0x28
 80052c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80052c6:	e015      	b.n	80052f4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052d6:	d00a      	beq.n	80052ee <I2C_ITError+0x7a>
 80052d8:	7bfb      	ldrb	r3, [r7, #15]
 80052da:	2b60      	cmp	r3, #96	@ 0x60
 80052dc:	d007      	beq.n	80052ee <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2220      	movs	r2, #32
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005302:	d162      	bne.n	80053ca <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005312:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005318:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b01      	cmp	r3, #1
 8005320:	d020      	beq.n	8005364 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005326:	4a6a      	ldr	r2, [pc, #424]	@ (80054d0 <I2C_ITError+0x25c>)
 8005328:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800532e:	4618      	mov	r0, r3
 8005330:	f7fd ff3a 	bl	80031a8 <HAL_DMA_Abort_IT>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	f000 8089 	beq.w	800544e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 0201 	bic.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2220      	movs	r2, #32
 8005350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800535e:	4610      	mov	r0, r2
 8005360:	4798      	blx	r3
 8005362:	e074      	b.n	800544e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005368:	4a59      	ldr	r2, [pc, #356]	@ (80054d0 <I2C_ITError+0x25c>)
 800536a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005370:	4618      	mov	r0, r3
 8005372:	f7fd ff19 	bl	80031a8 <HAL_DMA_Abort_IT>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d068      	beq.n	800544e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005386:	2b40      	cmp	r3, #64	@ 0x40
 8005388:	d10b      	bne.n	80053a2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	691a      	ldr	r2, [r3, #16]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005394:	b2d2      	uxtb	r2, r2
 8005396:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539c:	1c5a      	adds	r2, r3, #1
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f022 0201 	bic.w	r2, r2, #1
 80053b0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2220      	movs	r2, #32
 80053b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80053c4:	4610      	mov	r0, r2
 80053c6:	4798      	blx	r3
 80053c8:	e041      	b.n	800544e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b60      	cmp	r3, #96	@ 0x60
 80053d4:	d125      	bne.n	8005422 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2220      	movs	r2, #32
 80053da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ee:	2b40      	cmp	r3, #64	@ 0x40
 80053f0:	d10b      	bne.n	800540a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	691a      	ldr	r2, [r3, #16]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	b2d2      	uxtb	r2, r2
 80053fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005404:	1c5a      	adds	r2, r3, #1
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f022 0201 	bic.w	r2, r2, #1
 8005418:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7fe ff40 	bl	80042a0 <HAL_I2C_AbortCpltCallback>
 8005420:	e015      	b.n	800544e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542c:	2b40      	cmp	r3, #64	@ 0x40
 800542e:	d10b      	bne.n	8005448 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f7fe ff20 	bl	800428e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005452:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10e      	bne.n	800547c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005464:	2b00      	cmp	r3, #0
 8005466:	d109      	bne.n	800547c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800546e:	2b00      	cmp	r3, #0
 8005470:	d104      	bne.n	800547c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685a      	ldr	r2, [r3, #4]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800548a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005492:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	2b04      	cmp	r3, #4
 800549e:	d113      	bne.n	80054c8 <I2C_ITError+0x254>
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	2b28      	cmp	r3, #40	@ 0x28
 80054a4:	d110      	bne.n	80054c8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a0a      	ldr	r2, [pc, #40]	@ (80054d4 <I2C_ITError+0x260>)
 80054aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2220      	movs	r2, #32
 80054b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f7fe fec8 	bl	8004258 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80054c8:	bf00      	nop
 80054ca:	3710      	adds	r7, #16
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	080057ad 	.word	0x080057ad
 80054d4:	ffff0000 	.word	0xffff0000

080054d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af02      	add	r7, sp, #8
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	607a      	str	r2, [r7, #4]
 80054e2:	603b      	str	r3, [r7, #0]
 80054e4:	460b      	mov	r3, r1
 80054e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d006      	beq.n	8005502 <I2C_MasterRequestWrite+0x2a>
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d003      	beq.n	8005502 <I2C_MasterRequestWrite+0x2a>
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005500:	d108      	bne.n	8005514 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	e00b      	b.n	800552c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005518:	2b12      	cmp	r3, #18
 800551a:	d107      	bne.n	800552c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800552a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	9300      	str	r3, [sp, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 f9df 	bl	80058fc <I2C_WaitOnFlagUntilTimeout>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00d      	beq.n	8005560 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800554e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005552:	d103      	bne.n	800555c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800555a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e035      	b.n	80055cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005568:	d108      	bne.n	800557c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800556a:	897b      	ldrh	r3, [r7, #10]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	461a      	mov	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005578:	611a      	str	r2, [r3, #16]
 800557a:	e01b      	b.n	80055b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800557c:	897b      	ldrh	r3, [r7, #10]
 800557e:	11db      	asrs	r3, r3, #7
 8005580:	b2db      	uxtb	r3, r3
 8005582:	f003 0306 	and.w	r3, r3, #6
 8005586:	b2db      	uxtb	r3, r3
 8005588:	f063 030f 	orn	r3, r3, #15
 800558c:	b2da      	uxtb	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	490e      	ldr	r1, [pc, #56]	@ (80055d4 <I2C_MasterRequestWrite+0xfc>)
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 fa28 	bl	80059f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e010      	b.n	80055cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80055aa:	897b      	ldrh	r3, [r7, #10]
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	4907      	ldr	r1, [pc, #28]	@ (80055d8 <I2C_MasterRequestWrite+0x100>)
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f000 fa18 	bl	80059f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e000      	b.n	80055cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3718      	adds	r7, #24
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	00010008 	.word	0x00010008
 80055d8:	00010002 	.word	0x00010002

080055dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b088      	sub	sp, #32
 80055e0:	af02      	add	r7, sp, #8
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	4608      	mov	r0, r1
 80055e6:	4611      	mov	r1, r2
 80055e8:	461a      	mov	r2, r3
 80055ea:	4603      	mov	r3, r0
 80055ec:	817b      	strh	r3, [r7, #10]
 80055ee:	460b      	mov	r3, r1
 80055f0:	813b      	strh	r3, [r7, #8]
 80055f2:	4613      	mov	r3, r2
 80055f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005604:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005614:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	2200      	movs	r2, #0
 800561e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 f96a 	bl	80058fc <I2C_WaitOnFlagUntilTimeout>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00d      	beq.n	800564a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800563c:	d103      	bne.n	8005646 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005644:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e0aa      	b.n	80057a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800564a:	897b      	ldrh	r3, [r7, #10]
 800564c:	b2db      	uxtb	r3, r3
 800564e:	461a      	mov	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005658:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800565a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565c:	6a3a      	ldr	r2, [r7, #32]
 800565e:	4952      	ldr	r1, [pc, #328]	@ (80057a8 <I2C_RequestMemoryRead+0x1cc>)
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f000 f9c5 	bl	80059f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e097      	b.n	80057a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005670:	2300      	movs	r3, #0
 8005672:	617b      	str	r3, [r7, #20]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	617b      	str	r3, [r7, #20]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005688:	6a39      	ldr	r1, [r7, #32]
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 fa50 	bl	8005b30 <I2C_WaitOnTXEFlagUntilTimeout>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00d      	beq.n	80056b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	2b04      	cmp	r3, #4
 800569c:	d107      	bne.n	80056ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e076      	b.n	80057a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056b2:	88fb      	ldrh	r3, [r7, #6]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d105      	bne.n	80056c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056b8:	893b      	ldrh	r3, [r7, #8]
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	611a      	str	r2, [r3, #16]
 80056c2:	e021      	b.n	8005708 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80056c4:	893b      	ldrh	r3, [r7, #8]
 80056c6:	0a1b      	lsrs	r3, r3, #8
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056d4:	6a39      	ldr	r1, [r7, #32]
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 fa2a 	bl	8005b30 <I2C_WaitOnTXEFlagUntilTimeout>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00d      	beq.n	80056fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e6:	2b04      	cmp	r3, #4
 80056e8:	d107      	bne.n	80056fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e050      	b.n	80057a0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056fe:	893b      	ldrh	r3, [r7, #8]
 8005700:	b2da      	uxtb	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800570a:	6a39      	ldr	r1, [r7, #32]
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f000 fa0f 	bl	8005b30 <I2C_WaitOnTXEFlagUntilTimeout>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00d      	beq.n	8005734 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571c:	2b04      	cmp	r3, #4
 800571e:	d107      	bne.n	8005730 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800572e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e035      	b.n	80057a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005742:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	2200      	movs	r2, #0
 800574c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 f8d3 	bl	80058fc <I2C_WaitOnFlagUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00d      	beq.n	8005778 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005766:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800576a:	d103      	bne.n	8005774 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005772:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e013      	b.n	80057a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005778:	897b      	ldrh	r3, [r7, #10]
 800577a:	b2db      	uxtb	r3, r3
 800577c:	f043 0301 	orr.w	r3, r3, #1
 8005780:	b2da      	uxtb	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578a:	6a3a      	ldr	r2, [r7, #32]
 800578c:	4906      	ldr	r1, [pc, #24]	@ (80057a8 <I2C_RequestMemoryRead+0x1cc>)
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f000 f92e 	bl	80059f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e000      	b.n	80057a0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3718      	adds	r7, #24
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	00010002 	.word	0x00010002

080057ac <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057bc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057c4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80057c6:	4b4b      	ldr	r3, [pc, #300]	@ (80058f4 <I2C_DMAAbort+0x148>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	08db      	lsrs	r3, r3, #3
 80057cc:	4a4a      	ldr	r2, [pc, #296]	@ (80058f8 <I2C_DMAAbort+0x14c>)
 80057ce:	fba2 2303 	umull	r2, r3, r2, r3
 80057d2:	0a1a      	lsrs	r2, r3, #8
 80057d4:	4613      	mov	r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	4413      	add	r3, r2
 80057da:	00da      	lsls	r2, r3, #3
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d106      	bne.n	80057f4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ea:	f043 0220 	orr.w	r2, r3, #32
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80057f2:	e00a      	b.n	800580a <I2C_DMAAbort+0x5e>
    }
    count--;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	3b01      	subs	r3, #1
 80057f8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005808:	d0ea      	beq.n	80057e0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005816:	2200      	movs	r2, #0
 8005818:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800581e:	2b00      	cmp	r3, #0
 8005820:	d003      	beq.n	800582a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005826:	2200      	movs	r2, #0
 8005828:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005838:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	2200      	movs	r2, #0
 800583e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005844:	2b00      	cmp	r3, #0
 8005846:	d003      	beq.n	8005850 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800584c:	2200      	movs	r2, #0
 800584e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585c:	2200      	movs	r2, #0
 800585e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f022 0201 	bic.w	r2, r2, #1
 800586e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005876:	b2db      	uxtb	r3, r3
 8005878:	2b60      	cmp	r3, #96	@ 0x60
 800587a:	d10e      	bne.n	800589a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	2220      	movs	r2, #32
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	2200      	movs	r2, #0
 8005890:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005892:	6978      	ldr	r0, [r7, #20]
 8005894:	f7fe fd04 	bl	80042a0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005898:	e027      	b.n	80058ea <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800589a:	7cfb      	ldrb	r3, [r7, #19]
 800589c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80058a0:	2b28      	cmp	r3, #40	@ 0x28
 80058a2:	d117      	bne.n	80058d4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0201 	orr.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80058c2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	2200      	movs	r2, #0
 80058c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	2228      	movs	r2, #40	@ 0x28
 80058ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80058d2:	e007      	b.n	80058e4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2220      	movs	r2, #32
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80058e4:	6978      	ldr	r0, [r7, #20]
 80058e6:	f7fe fcd2 	bl	800428e <HAL_I2C_ErrorCallback>
}
 80058ea:	bf00      	nop
 80058ec:	3718      	adds	r7, #24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	20000000 	.word	0x20000000
 80058f8:	14f8b589 	.word	0x14f8b589

080058fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	603b      	str	r3, [r7, #0]
 8005908:	4613      	mov	r3, r2
 800590a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800590c:	e048      	b.n	80059a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005914:	d044      	beq.n	80059a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005916:	f7fd fad1 	bl	8002ebc <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	429a      	cmp	r2, r3
 8005924:	d302      	bcc.n	800592c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d139      	bne.n	80059a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	0c1b      	lsrs	r3, r3, #16
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	d10d      	bne.n	8005952 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	43da      	mvns	r2, r3
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	4013      	ands	r3, r2
 8005942:	b29b      	uxth	r3, r3
 8005944:	2b00      	cmp	r3, #0
 8005946:	bf0c      	ite	eq
 8005948:	2301      	moveq	r3, #1
 800594a:	2300      	movne	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	461a      	mov	r2, r3
 8005950:	e00c      	b.n	800596c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	43da      	mvns	r2, r3
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	4013      	ands	r3, r2
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	bf0c      	ite	eq
 8005964:	2301      	moveq	r3, #1
 8005966:	2300      	movne	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	461a      	mov	r2, r3
 800596c:	79fb      	ldrb	r3, [r7, #7]
 800596e:	429a      	cmp	r2, r3
 8005970:	d116      	bne.n	80059a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2220      	movs	r2, #32
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598c:	f043 0220 	orr.w	r2, r3, #32
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e023      	b.n	80059e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	0c1b      	lsrs	r3, r3, #16
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d10d      	bne.n	80059c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	43da      	mvns	r2, r3
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	4013      	ands	r3, r2
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	bf0c      	ite	eq
 80059bc:	2301      	moveq	r3, #1
 80059be:	2300      	movne	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	461a      	mov	r2, r3
 80059c4:	e00c      	b.n	80059e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	43da      	mvns	r2, r3
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	4013      	ands	r3, r2
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	bf0c      	ite	eq
 80059d8:	2301      	moveq	r3, #1
 80059da:	2300      	movne	r3, #0
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	461a      	mov	r2, r3
 80059e0:	79fb      	ldrb	r3, [r7, #7]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d093      	beq.n	800590e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
 80059fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059fe:	e071      	b.n	8005ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a0e:	d123      	bne.n	8005a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a1e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a44:	f043 0204 	orr.w	r2, r3, #4
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e067      	b.n	8005b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5e:	d041      	beq.n	8005ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a60:	f7fd fa2c 	bl	8002ebc <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d302      	bcc.n	8005a76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d136      	bne.n	8005ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	0c1b      	lsrs	r3, r3, #16
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d10c      	bne.n	8005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	43da      	mvns	r2, r3
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	bf14      	ite	ne
 8005a92:	2301      	movne	r3, #1
 8005a94:	2300      	moveq	r3, #0
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	e00b      	b.n	8005ab2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	43da      	mvns	r2, r3
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bf14      	ite	ne
 8005aac:	2301      	movne	r3, #1
 8005aae:	2300      	moveq	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d016      	beq.n	8005ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad0:	f043 0220 	orr.w	r2, r3, #32
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e021      	b.n	8005b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	0c1b      	lsrs	r3, r3, #16
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d10c      	bne.n	8005b08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	695b      	ldr	r3, [r3, #20]
 8005af4:	43da      	mvns	r2, r3
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	4013      	ands	r3, r2
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	bf14      	ite	ne
 8005b00:	2301      	movne	r3, #1
 8005b02:	2300      	moveq	r3, #0
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	e00b      	b.n	8005b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	43da      	mvns	r2, r3
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	4013      	ands	r3, r2
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	bf14      	ite	ne
 8005b1a:	2301      	movne	r3, #1
 8005b1c:	2300      	moveq	r3, #0
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f47f af6d 	bne.w	8005a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b3c:	e034      	b.n	8005ba8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f915 	bl	8005d6e <I2C_IsAcknowledgeFailed>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e034      	b.n	8005bb8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b54:	d028      	beq.n	8005ba8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b56:	f7fd f9b1 	bl	8002ebc <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	68ba      	ldr	r2, [r7, #8]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d302      	bcc.n	8005b6c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d11d      	bne.n	8005ba8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b76:	2b80      	cmp	r3, #128	@ 0x80
 8005b78:	d016      	beq.n	8005ba8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b94:	f043 0220 	orr.w	r2, r3, #32
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e007      	b.n	8005bb8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb2:	2b80      	cmp	r3, #128	@ 0x80
 8005bb4:	d1c3      	bne.n	8005b3e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3710      	adds	r7, #16
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	60b9      	str	r1, [r7, #8]
 8005bca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005bcc:	e034      	b.n	8005c38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f000 f8cd 	bl	8005d6e <I2C_IsAcknowledgeFailed>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e034      	b.n	8005c48 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be4:	d028      	beq.n	8005c38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005be6:	f7fd f969 	bl	8002ebc <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d302      	bcc.n	8005bfc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d11d      	bne.n	8005c38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	d016      	beq.n	8005c38 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2220      	movs	r2, #32
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c24:	f043 0220 	orr.w	r2, r3, #32
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e007      	b.n	8005c48 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	f003 0304 	and.w	r3, r3, #4
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d1c3      	bne.n	8005bce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3710      	adds	r7, #16
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005c5c:	4b13      	ldr	r3, [pc, #76]	@ (8005cac <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	08db      	lsrs	r3, r3, #3
 8005c62:	4a13      	ldr	r2, [pc, #76]	@ (8005cb0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005c64:	fba2 2303 	umull	r2, r3, r2, r3
 8005c68:	0a1a      	lsrs	r2, r3, #8
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	4413      	add	r3, r2
 8005c70:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	3b01      	subs	r3, #1
 8005c76:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d107      	bne.n	8005c8e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c82:	f043 0220 	orr.w	r2, r3, #32
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e008      	b.n	8005ca0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c9c:	d0e9      	beq.n	8005c72 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3714      	adds	r7, #20
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bc80      	pop	{r7}
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	20000000 	.word	0x20000000
 8005cb0:	14f8b589 	.word	0x14f8b589

08005cb4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	60b9      	str	r1, [r7, #8]
 8005cbe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005cc0:	e049      	b.n	8005d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	f003 0310 	and.w	r3, r3, #16
 8005ccc:	2b10      	cmp	r3, #16
 8005cce:	d119      	bne.n	8005d04 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f06f 0210 	mvn.w	r2, #16
 8005cd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e030      	b.n	8005d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d04:	f7fd f8da 	bl	8002ebc <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d302      	bcc.n	8005d1a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d11d      	bne.n	8005d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	695b      	ldr	r3, [r3, #20]
 8005d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d24:	2b40      	cmp	r3, #64	@ 0x40
 8005d26:	d016      	beq.n	8005d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d42:	f043 0220 	orr.w	r2, r3, #32
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e007      	b.n	8005d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	695b      	ldr	r3, [r3, #20]
 8005d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d60:	2b40      	cmp	r3, #64	@ 0x40
 8005d62:	d1ae      	bne.n	8005cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}

08005d6e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b083      	sub	sp, #12
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695b      	ldr	r3, [r3, #20]
 8005d7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d84:	d11b      	bne.n	8005dbe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d8e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2220      	movs	r2, #32
 8005d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005daa:	f043 0204 	orr.w	r2, r3, #4
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e000      	b.n	8005dc0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bc80      	pop	{r7}
 8005dc8:	4770      	bx	lr

08005dca <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b083      	sub	sp, #12
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005dda:	d103      	bne.n	8005de4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005de2:	e007      	b.n	8005df4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005dec:	d102      	bne.n	8005df4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2208      	movs	r2, #8
 8005df2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bc80      	pop	{r7}
 8005dfc:	4770      	bx	lr
	...

08005e00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d101      	bne.n	8005e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e272      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0301 	and.w	r3, r3, #1
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f000 8087 	beq.w	8005f2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e20:	4b92      	ldr	r3, [pc, #584]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f003 030c 	and.w	r3, r3, #12
 8005e28:	2b04      	cmp	r3, #4
 8005e2a:	d00c      	beq.n	8005e46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005e2c:	4b8f      	ldr	r3, [pc, #572]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f003 030c 	and.w	r3, r3, #12
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	d112      	bne.n	8005e5e <HAL_RCC_OscConfig+0x5e>
 8005e38:	4b8c      	ldr	r3, [pc, #560]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e44:	d10b      	bne.n	8005e5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e46:	4b89      	ldr	r3, [pc, #548]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d06c      	beq.n	8005f2c <HAL_RCC_OscConfig+0x12c>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d168      	bne.n	8005f2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e24c      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e66:	d106      	bne.n	8005e76 <HAL_RCC_OscConfig+0x76>
 8005e68:	4b80      	ldr	r3, [pc, #512]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a7f      	ldr	r2, [pc, #508]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	e02e      	b.n	8005ed4 <HAL_RCC_OscConfig+0xd4>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10c      	bne.n	8005e98 <HAL_RCC_OscConfig+0x98>
 8005e7e:	4b7b      	ldr	r3, [pc, #492]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a7a      	ldr	r2, [pc, #488]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e88:	6013      	str	r3, [r2, #0]
 8005e8a:	4b78      	ldr	r3, [pc, #480]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a77      	ldr	r2, [pc, #476]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005e90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e94:	6013      	str	r3, [r2, #0]
 8005e96:	e01d      	b.n	8005ed4 <HAL_RCC_OscConfig+0xd4>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ea0:	d10c      	bne.n	8005ebc <HAL_RCC_OscConfig+0xbc>
 8005ea2:	4b72      	ldr	r3, [pc, #456]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a71      	ldr	r2, [pc, #452]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005eac:	6013      	str	r3, [r2, #0]
 8005eae:	4b6f      	ldr	r3, [pc, #444]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a6e      	ldr	r2, [pc, #440]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	e00b      	b.n	8005ed4 <HAL_RCC_OscConfig+0xd4>
 8005ebc:	4b6b      	ldr	r3, [pc, #428]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a6a      	ldr	r2, [pc, #424]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	4b68      	ldr	r3, [pc, #416]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a67      	ldr	r2, [pc, #412]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ed2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d013      	beq.n	8005f04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005edc:	f7fc ffee 	bl	8002ebc <HAL_GetTick>
 8005ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ee2:	e008      	b.n	8005ef6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ee4:	f7fc ffea 	bl	8002ebc <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	2b64      	cmp	r3, #100	@ 0x64
 8005ef0:	d901      	bls.n	8005ef6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e200      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ef6:	4b5d      	ldr	r3, [pc, #372]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d0f0      	beq.n	8005ee4 <HAL_RCC_OscConfig+0xe4>
 8005f02:	e014      	b.n	8005f2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f04:	f7fc ffda 	bl	8002ebc <HAL_GetTick>
 8005f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f0a:	e008      	b.n	8005f1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f0c:	f7fc ffd6 	bl	8002ebc <HAL_GetTick>
 8005f10:	4602      	mov	r2, r0
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	2b64      	cmp	r3, #100	@ 0x64
 8005f18:	d901      	bls.n	8005f1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e1ec      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f1e:	4b53      	ldr	r3, [pc, #332]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1f0      	bne.n	8005f0c <HAL_RCC_OscConfig+0x10c>
 8005f2a:	e000      	b.n	8005f2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d063      	beq.n	8006002 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f3a:	4b4c      	ldr	r3, [pc, #304]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f003 030c 	and.w	r3, r3, #12
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00b      	beq.n	8005f5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005f46:	4b49      	ldr	r3, [pc, #292]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f003 030c 	and.w	r3, r3, #12
 8005f4e:	2b08      	cmp	r3, #8
 8005f50:	d11c      	bne.n	8005f8c <HAL_RCC_OscConfig+0x18c>
 8005f52:	4b46      	ldr	r3, [pc, #280]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d116      	bne.n	8005f8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f5e:	4b43      	ldr	r3, [pc, #268]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d005      	beq.n	8005f76 <HAL_RCC_OscConfig+0x176>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d001      	beq.n	8005f76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e1c0      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f76:	4b3d      	ldr	r3, [pc, #244]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	00db      	lsls	r3, r3, #3
 8005f84:	4939      	ldr	r1, [pc, #228]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f8a:	e03a      	b.n	8006002 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d020      	beq.n	8005fd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f94:	4b36      	ldr	r3, [pc, #216]	@ (8006070 <HAL_RCC_OscConfig+0x270>)
 8005f96:	2201      	movs	r2, #1
 8005f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f9a:	f7fc ff8f 	bl	8002ebc <HAL_GetTick>
 8005f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fa0:	e008      	b.n	8005fb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fa2:	f7fc ff8b 	bl	8002ebc <HAL_GetTick>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	1ad3      	subs	r3, r2, r3
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	d901      	bls.n	8005fb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005fb0:	2303      	movs	r3, #3
 8005fb2:	e1a1      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 0302 	and.w	r3, r3, #2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d0f0      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	695b      	ldr	r3, [r3, #20]
 8005fcc:	00db      	lsls	r3, r3, #3
 8005fce:	4927      	ldr	r1, [pc, #156]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	600b      	str	r3, [r1, #0]
 8005fd4:	e015      	b.n	8006002 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fd6:	4b26      	ldr	r3, [pc, #152]	@ (8006070 <HAL_RCC_OscConfig+0x270>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fdc:	f7fc ff6e 	bl	8002ebc <HAL_GetTick>
 8005fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fe2:	e008      	b.n	8005ff6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fe4:	f7fc ff6a 	bl	8002ebc <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d901      	bls.n	8005ff6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e180      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0302 	and.w	r3, r3, #2
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1f0      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0308 	and.w	r3, r3, #8
 800600a:	2b00      	cmp	r3, #0
 800600c:	d03a      	beq.n	8006084 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d019      	beq.n	800604a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006016:	4b17      	ldr	r3, [pc, #92]	@ (8006074 <HAL_RCC_OscConfig+0x274>)
 8006018:	2201      	movs	r2, #1
 800601a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800601c:	f7fc ff4e 	bl	8002ebc <HAL_GetTick>
 8006020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006022:	e008      	b.n	8006036 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006024:	f7fc ff4a 	bl	8002ebc <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	2b02      	cmp	r3, #2
 8006030:	d901      	bls.n	8006036 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e160      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006036:	4b0d      	ldr	r3, [pc, #52]	@ (800606c <HAL_RCC_OscConfig+0x26c>)
 8006038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	2b00      	cmp	r3, #0
 8006040:	d0f0      	beq.n	8006024 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006042:	2001      	movs	r0, #1
 8006044:	f000 face 	bl	80065e4 <RCC_Delay>
 8006048:	e01c      	b.n	8006084 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800604a:	4b0a      	ldr	r3, [pc, #40]	@ (8006074 <HAL_RCC_OscConfig+0x274>)
 800604c:	2200      	movs	r2, #0
 800604e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006050:	f7fc ff34 	bl	8002ebc <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006056:	e00f      	b.n	8006078 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006058:	f7fc ff30 	bl	8002ebc <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d908      	bls.n	8006078 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e146      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
 800606a:	bf00      	nop
 800606c:	40021000 	.word	0x40021000
 8006070:	42420000 	.word	0x42420000
 8006074:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006078:	4b92      	ldr	r3, [pc, #584]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800607a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1e9      	bne.n	8006058 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 80a6 	beq.w	80061de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006092:	2300      	movs	r3, #0
 8006094:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006096:	4b8b      	ldr	r3, [pc, #556]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10d      	bne.n	80060be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060a2:	4b88      	ldr	r3, [pc, #544]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	4a87      	ldr	r2, [pc, #540]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80060a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060ac:	61d3      	str	r3, [r2, #28]
 80060ae:	4b85      	ldr	r3, [pc, #532]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060b6:	60bb      	str	r3, [r7, #8]
 80060b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060ba:	2301      	movs	r3, #1
 80060bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060be:	4b82      	ldr	r3, [pc, #520]	@ (80062c8 <HAL_RCC_OscConfig+0x4c8>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d118      	bne.n	80060fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060ca:	4b7f      	ldr	r3, [pc, #508]	@ (80062c8 <HAL_RCC_OscConfig+0x4c8>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a7e      	ldr	r2, [pc, #504]	@ (80062c8 <HAL_RCC_OscConfig+0x4c8>)
 80060d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060d6:	f7fc fef1 	bl	8002ebc <HAL_GetTick>
 80060da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060dc:	e008      	b.n	80060f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060de:	f7fc feed 	bl	8002ebc <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	2b64      	cmp	r3, #100	@ 0x64
 80060ea:	d901      	bls.n	80060f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e103      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060f0:	4b75      	ldr	r3, [pc, #468]	@ (80062c8 <HAL_RCC_OscConfig+0x4c8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d0f0      	beq.n	80060de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d106      	bne.n	8006112 <HAL_RCC_OscConfig+0x312>
 8006104:	4b6f      	ldr	r3, [pc, #444]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	4a6e      	ldr	r2, [pc, #440]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800610a:	f043 0301 	orr.w	r3, r3, #1
 800610e:	6213      	str	r3, [r2, #32]
 8006110:	e02d      	b.n	800616e <HAL_RCC_OscConfig+0x36e>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10c      	bne.n	8006134 <HAL_RCC_OscConfig+0x334>
 800611a:	4b6a      	ldr	r3, [pc, #424]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	4a69      	ldr	r2, [pc, #420]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006120:	f023 0301 	bic.w	r3, r3, #1
 8006124:	6213      	str	r3, [r2, #32]
 8006126:	4b67      	ldr	r3, [pc, #412]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	4a66      	ldr	r2, [pc, #408]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800612c:	f023 0304 	bic.w	r3, r3, #4
 8006130:	6213      	str	r3, [r2, #32]
 8006132:	e01c      	b.n	800616e <HAL_RCC_OscConfig+0x36e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	2b05      	cmp	r3, #5
 800613a:	d10c      	bne.n	8006156 <HAL_RCC_OscConfig+0x356>
 800613c:	4b61      	ldr	r3, [pc, #388]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800613e:	6a1b      	ldr	r3, [r3, #32]
 8006140:	4a60      	ldr	r2, [pc, #384]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006142:	f043 0304 	orr.w	r3, r3, #4
 8006146:	6213      	str	r3, [r2, #32]
 8006148:	4b5e      	ldr	r3, [pc, #376]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	4a5d      	ldr	r2, [pc, #372]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800614e:	f043 0301 	orr.w	r3, r3, #1
 8006152:	6213      	str	r3, [r2, #32]
 8006154:	e00b      	b.n	800616e <HAL_RCC_OscConfig+0x36e>
 8006156:	4b5b      	ldr	r3, [pc, #364]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	4a5a      	ldr	r2, [pc, #360]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800615c:	f023 0301 	bic.w	r3, r3, #1
 8006160:	6213      	str	r3, [r2, #32]
 8006162:	4b58      	ldr	r3, [pc, #352]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	4a57      	ldr	r2, [pc, #348]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006168:	f023 0304 	bic.w	r3, r3, #4
 800616c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d015      	beq.n	80061a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006176:	f7fc fea1 	bl	8002ebc <HAL_GetTick>
 800617a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800617c:	e00a      	b.n	8006194 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800617e:	f7fc fe9d 	bl	8002ebc <HAL_GetTick>
 8006182:	4602      	mov	r2, r0
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	1ad3      	subs	r3, r2, r3
 8006188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800618c:	4293      	cmp	r3, r2
 800618e:	d901      	bls.n	8006194 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006190:	2303      	movs	r3, #3
 8006192:	e0b1      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006194:	4b4b      	ldr	r3, [pc, #300]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	f003 0302 	and.w	r3, r3, #2
 800619c:	2b00      	cmp	r3, #0
 800619e:	d0ee      	beq.n	800617e <HAL_RCC_OscConfig+0x37e>
 80061a0:	e014      	b.n	80061cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061a2:	f7fc fe8b 	bl	8002ebc <HAL_GetTick>
 80061a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061a8:	e00a      	b.n	80061c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061aa:	f7fc fe87 	bl	8002ebc <HAL_GetTick>
 80061ae:	4602      	mov	r2, r0
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d901      	bls.n	80061c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80061bc:	2303      	movs	r3, #3
 80061be:	e09b      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061c0:	4b40      	ldr	r3, [pc, #256]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1ee      	bne.n	80061aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80061cc:	7dfb      	ldrb	r3, [r7, #23]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d105      	bne.n	80061de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061d2:	4b3c      	ldr	r3, [pc, #240]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	4a3b      	ldr	r2, [pc, #236]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80061d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 8087 	beq.w	80062f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061e8:	4b36      	ldr	r3, [pc, #216]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f003 030c 	and.w	r3, r3, #12
 80061f0:	2b08      	cmp	r3, #8
 80061f2:	d061      	beq.n	80062b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d146      	bne.n	800628a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061fc:	4b33      	ldr	r3, [pc, #204]	@ (80062cc <HAL_RCC_OscConfig+0x4cc>)
 80061fe:	2200      	movs	r2, #0
 8006200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006202:	f7fc fe5b 	bl	8002ebc <HAL_GetTick>
 8006206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006208:	e008      	b.n	800621c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800620a:	f7fc fe57 	bl	8002ebc <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	2b02      	cmp	r3, #2
 8006216:	d901      	bls.n	800621c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e06d      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800621c:	4b29      	ldr	r3, [pc, #164]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1f0      	bne.n	800620a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a1b      	ldr	r3, [r3, #32]
 800622c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006230:	d108      	bne.n	8006244 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006232:	4b24      	ldr	r3, [pc, #144]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	4921      	ldr	r1, [pc, #132]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006240:	4313      	orrs	r3, r2
 8006242:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006244:	4b1f      	ldr	r3, [pc, #124]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a19      	ldr	r1, [r3, #32]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006254:	430b      	orrs	r3, r1
 8006256:	491b      	ldr	r1, [pc, #108]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 8006258:	4313      	orrs	r3, r2
 800625a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800625c:	4b1b      	ldr	r3, [pc, #108]	@ (80062cc <HAL_RCC_OscConfig+0x4cc>)
 800625e:	2201      	movs	r2, #1
 8006260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006262:	f7fc fe2b 	bl	8002ebc <HAL_GetTick>
 8006266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006268:	e008      	b.n	800627c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800626a:	f7fc fe27 	bl	8002ebc <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	2b02      	cmp	r3, #2
 8006276:	d901      	bls.n	800627c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e03d      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800627c:	4b11      	ldr	r3, [pc, #68]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d0f0      	beq.n	800626a <HAL_RCC_OscConfig+0x46a>
 8006288:	e035      	b.n	80062f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800628a:	4b10      	ldr	r3, [pc, #64]	@ (80062cc <HAL_RCC_OscConfig+0x4cc>)
 800628c:	2200      	movs	r2, #0
 800628e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006290:	f7fc fe14 	bl	8002ebc <HAL_GetTick>
 8006294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006296:	e008      	b.n	80062aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006298:	f7fc fe10 	bl	8002ebc <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	d901      	bls.n	80062aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e026      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062aa:	4b06      	ldr	r3, [pc, #24]	@ (80062c4 <HAL_RCC_OscConfig+0x4c4>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1f0      	bne.n	8006298 <HAL_RCC_OscConfig+0x498>
 80062b6:	e01e      	b.n	80062f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	69db      	ldr	r3, [r3, #28]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d107      	bne.n	80062d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e019      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
 80062c4:	40021000 	.word	0x40021000
 80062c8:	40007000 	.word	0x40007000
 80062cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80062d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006300 <HAL_RCC_OscConfig+0x500>)
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d106      	bne.n	80062f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d001      	beq.n	80062f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e000      	b.n	80062f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3718      	adds	r7, #24
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	40021000 	.word	0x40021000

08006304 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e0d0      	b.n	80064ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006318:	4b6a      	ldr	r3, [pc, #424]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0307 	and.w	r3, r3, #7
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	429a      	cmp	r2, r3
 8006324:	d910      	bls.n	8006348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006326:	4b67      	ldr	r3, [pc, #412]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f023 0207 	bic.w	r2, r3, #7
 800632e:	4965      	ldr	r1, [pc, #404]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	4313      	orrs	r3, r2
 8006334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006336:	4b63      	ldr	r3, [pc, #396]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 0307 	and.w	r3, r3, #7
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	429a      	cmp	r2, r3
 8006342:	d001      	beq.n	8006348 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e0b8      	b.n	80064ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0302 	and.w	r3, r3, #2
 8006350:	2b00      	cmp	r3, #0
 8006352:	d020      	beq.n	8006396 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0304 	and.w	r3, r3, #4
 800635c:	2b00      	cmp	r3, #0
 800635e:	d005      	beq.n	800636c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006360:	4b59      	ldr	r3, [pc, #356]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	4a58      	ldr	r2, [pc, #352]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 8006366:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800636a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0308 	and.w	r3, r3, #8
 8006374:	2b00      	cmp	r3, #0
 8006376:	d005      	beq.n	8006384 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006378:	4b53      	ldr	r3, [pc, #332]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	4a52      	ldr	r2, [pc, #328]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 800637e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006382:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006384:	4b50      	ldr	r3, [pc, #320]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	494d      	ldr	r1, [pc, #308]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 8006392:	4313      	orrs	r3, r2
 8006394:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d040      	beq.n	8006424 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d107      	bne.n	80063ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063aa:	4b47      	ldr	r3, [pc, #284]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d115      	bne.n	80063e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e07f      	b.n	80064ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d107      	bne.n	80063d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063c2:	4b41      	ldr	r3, [pc, #260]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d109      	bne.n	80063e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e073      	b.n	80064ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063d2:	4b3d      	ldr	r3, [pc, #244]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0302 	and.w	r3, r3, #2
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d101      	bne.n	80063e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e06b      	b.n	80064ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063e2:	4b39      	ldr	r3, [pc, #228]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f023 0203 	bic.w	r2, r3, #3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	4936      	ldr	r1, [pc, #216]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063f4:	f7fc fd62 	bl	8002ebc <HAL_GetTick>
 80063f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063fa:	e00a      	b.n	8006412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063fc:	f7fc fd5e 	bl	8002ebc <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800640a:	4293      	cmp	r3, r2
 800640c:	d901      	bls.n	8006412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e053      	b.n	80064ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006412:	4b2d      	ldr	r3, [pc, #180]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	f003 020c 	and.w	r2, r3, #12
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	429a      	cmp	r2, r3
 8006422:	d1eb      	bne.n	80063fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006424:	4b27      	ldr	r3, [pc, #156]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0307 	and.w	r3, r3, #7
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	429a      	cmp	r2, r3
 8006430:	d210      	bcs.n	8006454 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006432:	4b24      	ldr	r3, [pc, #144]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f023 0207 	bic.w	r2, r3, #7
 800643a:	4922      	ldr	r1, [pc, #136]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	4313      	orrs	r3, r2
 8006440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006442:	4b20      	ldr	r3, [pc, #128]	@ (80064c4 <HAL_RCC_ClockConfig+0x1c0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0307 	and.w	r3, r3, #7
 800644a:	683a      	ldr	r2, [r7, #0]
 800644c:	429a      	cmp	r2, r3
 800644e:	d001      	beq.n	8006454 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e032      	b.n	80064ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 0304 	and.w	r3, r3, #4
 800645c:	2b00      	cmp	r3, #0
 800645e:	d008      	beq.n	8006472 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006460:	4b19      	ldr	r3, [pc, #100]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	4916      	ldr	r1, [pc, #88]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 800646e:	4313      	orrs	r3, r2
 8006470:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 0308 	and.w	r3, r3, #8
 800647a:	2b00      	cmp	r3, #0
 800647c:	d009      	beq.n	8006492 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800647e:	4b12      	ldr	r3, [pc, #72]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	490e      	ldr	r1, [pc, #56]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 800648e:	4313      	orrs	r3, r2
 8006490:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006492:	f000 f821 	bl	80064d8 <HAL_RCC_GetSysClockFreq>
 8006496:	4602      	mov	r2, r0
 8006498:	4b0b      	ldr	r3, [pc, #44]	@ (80064c8 <HAL_RCC_ClockConfig+0x1c4>)
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	091b      	lsrs	r3, r3, #4
 800649e:	f003 030f 	and.w	r3, r3, #15
 80064a2:	490a      	ldr	r1, [pc, #40]	@ (80064cc <HAL_RCC_ClockConfig+0x1c8>)
 80064a4:	5ccb      	ldrb	r3, [r1, r3]
 80064a6:	fa22 f303 	lsr.w	r3, r2, r3
 80064aa:	4a09      	ldr	r2, [pc, #36]	@ (80064d0 <HAL_RCC_ClockConfig+0x1cc>)
 80064ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80064ae:	4b09      	ldr	r3, [pc, #36]	@ (80064d4 <HAL_RCC_ClockConfig+0x1d0>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4618      	mov	r0, r3
 80064b4:	f7fc fcc0 	bl	8002e38 <HAL_InitTick>

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3710      	adds	r7, #16
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	40022000 	.word	0x40022000
 80064c8:	40021000 	.word	0x40021000
 80064cc:	08009e2c 	.word	0x08009e2c
 80064d0:	20000000 	.word	0x20000000
 80064d4:	20000004 	.word	0x20000004

080064d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064d8:	b480      	push	{r7}
 80064da:	b087      	sub	sp, #28
 80064dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]
 80064e2:	2300      	movs	r3, #0
 80064e4:	60bb      	str	r3, [r7, #8]
 80064e6:	2300      	movs	r3, #0
 80064e8:	617b      	str	r3, [r7, #20]
 80064ea:	2300      	movs	r3, #0
 80064ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80064ee:	2300      	movs	r3, #0
 80064f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80064f2:	4b1e      	ldr	r3, [pc, #120]	@ (800656c <HAL_RCC_GetSysClockFreq+0x94>)
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f003 030c 	and.w	r3, r3, #12
 80064fe:	2b04      	cmp	r3, #4
 8006500:	d002      	beq.n	8006508 <HAL_RCC_GetSysClockFreq+0x30>
 8006502:	2b08      	cmp	r3, #8
 8006504:	d003      	beq.n	800650e <HAL_RCC_GetSysClockFreq+0x36>
 8006506:	e027      	b.n	8006558 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006508:	4b19      	ldr	r3, [pc, #100]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x98>)
 800650a:	613b      	str	r3, [r7, #16]
      break;
 800650c:	e027      	b.n	800655e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	0c9b      	lsrs	r3, r3, #18
 8006512:	f003 030f 	and.w	r3, r3, #15
 8006516:	4a17      	ldr	r2, [pc, #92]	@ (8006574 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006518:	5cd3      	ldrb	r3, [r2, r3]
 800651a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d010      	beq.n	8006548 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006526:	4b11      	ldr	r3, [pc, #68]	@ (800656c <HAL_RCC_GetSysClockFreq+0x94>)
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	0c5b      	lsrs	r3, r3, #17
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	4a11      	ldr	r2, [pc, #68]	@ (8006578 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006532:	5cd3      	ldrb	r3, [r2, r3]
 8006534:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a0d      	ldr	r2, [pc, #52]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x98>)
 800653a:	fb03 f202 	mul.w	r2, r3, r2
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	fbb2 f3f3 	udiv	r3, r2, r3
 8006544:	617b      	str	r3, [r7, #20]
 8006546:	e004      	b.n	8006552 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a0c      	ldr	r2, [pc, #48]	@ (800657c <HAL_RCC_GetSysClockFreq+0xa4>)
 800654c:	fb02 f303 	mul.w	r3, r2, r3
 8006550:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	613b      	str	r3, [r7, #16]
      break;
 8006556:	e002      	b.n	800655e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006558:	4b05      	ldr	r3, [pc, #20]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x98>)
 800655a:	613b      	str	r3, [r7, #16]
      break;
 800655c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800655e:	693b      	ldr	r3, [r7, #16]
}
 8006560:	4618      	mov	r0, r3
 8006562:	371c      	adds	r7, #28
 8006564:	46bd      	mov	sp, r7
 8006566:	bc80      	pop	{r7}
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40021000 	.word	0x40021000
 8006570:	007a1200 	.word	0x007a1200
 8006574:	08009e44 	.word	0x08009e44
 8006578:	08009e54 	.word	0x08009e54
 800657c:	003d0900 	.word	0x003d0900

08006580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006580:	b480      	push	{r7}
 8006582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006584:	4b02      	ldr	r3, [pc, #8]	@ (8006590 <HAL_RCC_GetHCLKFreq+0x10>)
 8006586:	681b      	ldr	r3, [r3, #0]
}
 8006588:	4618      	mov	r0, r3
 800658a:	46bd      	mov	sp, r7
 800658c:	bc80      	pop	{r7}
 800658e:	4770      	bx	lr
 8006590:	20000000 	.word	0x20000000

08006594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006598:	f7ff fff2 	bl	8006580 <HAL_RCC_GetHCLKFreq>
 800659c:	4602      	mov	r2, r0
 800659e:	4b05      	ldr	r3, [pc, #20]	@ (80065b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	0a1b      	lsrs	r3, r3, #8
 80065a4:	f003 0307 	and.w	r3, r3, #7
 80065a8:	4903      	ldr	r1, [pc, #12]	@ (80065b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065aa:	5ccb      	ldrb	r3, [r1, r3]
 80065ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	40021000 	.word	0x40021000
 80065b8:	08009e3c 	.word	0x08009e3c

080065bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80065c0:	f7ff ffde 	bl	8006580 <HAL_RCC_GetHCLKFreq>
 80065c4:	4602      	mov	r2, r0
 80065c6:	4b05      	ldr	r3, [pc, #20]	@ (80065dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	0adb      	lsrs	r3, r3, #11
 80065cc:	f003 0307 	and.w	r3, r3, #7
 80065d0:	4903      	ldr	r1, [pc, #12]	@ (80065e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065d2:	5ccb      	ldrb	r3, [r1, r3]
 80065d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065d8:	4618      	mov	r0, r3
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	40021000 	.word	0x40021000
 80065e0:	08009e3c 	.word	0x08009e3c

080065e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80065ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006618 <RCC_Delay+0x34>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a0a      	ldr	r2, [pc, #40]	@ (800661c <RCC_Delay+0x38>)
 80065f2:	fba2 2303 	umull	r2, r3, r2, r3
 80065f6:	0a5b      	lsrs	r3, r3, #9
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	fb02 f303 	mul.w	r3, r2, r3
 80065fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006600:	bf00      	nop
  }
  while (Delay --);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	1e5a      	subs	r2, r3, #1
 8006606:	60fa      	str	r2, [r7, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1f9      	bne.n	8006600 <RCC_Delay+0x1c>
}
 800660c:	bf00      	nop
 800660e:	bf00      	nop
 8006610:	3714      	adds	r7, #20
 8006612:	46bd      	mov	sp, r7
 8006614:	bc80      	pop	{r7}
 8006616:	4770      	bx	lr
 8006618:	20000000 	.word	0x20000000
 800661c:	10624dd3 	.word	0x10624dd3

08006620 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e042      	b.n	80066b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006638:	b2db      	uxtb	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d106      	bne.n	800664c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7fb f898 	bl	800177c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2224      	movs	r2, #36	@ 0x24
 8006650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68da      	ldr	r2, [r3, #12]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006662:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fcd1 	bl	800700c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	691a      	ldr	r2, [r3, #16]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006678:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	695a      	ldr	r2, [r3, #20]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006688:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68da      	ldr	r2, [r3, #12]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006698:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2220      	movs	r2, #32
 80066a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2220      	movs	r2, #32
 80066ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3708      	adds	r7, #8
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	4613      	mov	r3, r2
 80066cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b20      	cmp	r3, #32
 80066d8:	d121      	bne.n	800671e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <HAL_UART_Transmit_IT+0x26>
 80066e0:	88fb      	ldrh	r3, [r7, #6]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d101      	bne.n	80066ea <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e01a      	b.n	8006720 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	88fa      	ldrh	r2, [r7, #6]
 80066f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	88fa      	ldrh	r2, [r7, #6]
 80066fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2221      	movs	r2, #33	@ 0x21
 8006706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68da      	ldr	r2, [r3, #12]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006718:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800671a:	2300      	movs	r3, #0
 800671c:	e000      	b.n	8006720 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800671e:	2302      	movs	r3, #2
  }
}
 8006720:	4618      	mov	r0, r3
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	bc80      	pop	{r7}
 8006728:	4770      	bx	lr
	...

0800672c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b0ba      	sub	sp, #232	@ 0xe8
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006752:	2300      	movs	r3, #0
 8006754:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006758:	2300      	movs	r3, #0
 800675a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800675e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006762:	f003 030f 	and.w	r3, r3, #15
 8006766:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800676a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800676e:	2b00      	cmp	r3, #0
 8006770:	d10f      	bne.n	8006792 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006776:	f003 0320 	and.w	r3, r3, #32
 800677a:	2b00      	cmp	r3, #0
 800677c:	d009      	beq.n	8006792 <HAL_UART_IRQHandler+0x66>
 800677e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006782:	f003 0320 	and.w	r3, r3, #32
 8006786:	2b00      	cmp	r3, #0
 8006788:	d003      	beq.n	8006792 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fb80 	bl	8006e90 <UART_Receive_IT>
      return;
 8006790:	e25b      	b.n	8006c4a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006792:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006796:	2b00      	cmp	r3, #0
 8006798:	f000 80de 	beq.w	8006958 <HAL_UART_IRQHandler+0x22c>
 800679c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d106      	bne.n	80067b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80067a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067ac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f000 80d1 	beq.w	8006958 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00b      	beq.n	80067da <HAL_UART_IRQHandler+0xae>
 80067c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d005      	beq.n	80067da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d2:	f043 0201 	orr.w	r2, r3, #1
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067de:	f003 0304 	and.w	r3, r3, #4
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00b      	beq.n	80067fe <HAL_UART_IRQHandler+0xd2>
 80067e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d005      	beq.n	80067fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067f6:	f043 0202 	orr.w	r2, r3, #2
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006802:	f003 0302 	and.w	r3, r3, #2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00b      	beq.n	8006822 <HAL_UART_IRQHandler+0xf6>
 800680a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d005      	beq.n	8006822 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800681a:	f043 0204 	orr.w	r2, r3, #4
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006826:	f003 0308 	and.w	r3, r3, #8
 800682a:	2b00      	cmp	r3, #0
 800682c:	d011      	beq.n	8006852 <HAL_UART_IRQHandler+0x126>
 800682e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006832:	f003 0320 	and.w	r3, r3, #32
 8006836:	2b00      	cmp	r3, #0
 8006838:	d105      	bne.n	8006846 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800683a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800683e:	f003 0301 	and.w	r3, r3, #1
 8006842:	2b00      	cmp	r3, #0
 8006844:	d005      	beq.n	8006852 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800684a:	f043 0208 	orr.w	r2, r3, #8
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006856:	2b00      	cmp	r3, #0
 8006858:	f000 81f2 	beq.w	8006c40 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800685c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006860:	f003 0320 	and.w	r3, r3, #32
 8006864:	2b00      	cmp	r3, #0
 8006866:	d008      	beq.n	800687a <HAL_UART_IRQHandler+0x14e>
 8006868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800686c:	f003 0320 	and.w	r3, r3, #32
 8006870:	2b00      	cmp	r3, #0
 8006872:	d002      	beq.n	800687a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 fb0b 	bl	8006e90 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	695b      	ldr	r3, [r3, #20]
 8006880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006884:	2b00      	cmp	r3, #0
 8006886:	bf14      	ite	ne
 8006888:	2301      	movne	r3, #1
 800688a:	2300      	moveq	r3, #0
 800688c:	b2db      	uxtb	r3, r3
 800688e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006896:	f003 0308 	and.w	r3, r3, #8
 800689a:	2b00      	cmp	r3, #0
 800689c:	d103      	bne.n	80068a6 <HAL_UART_IRQHandler+0x17a>
 800689e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d04f      	beq.n	8006946 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 fa15 	bl	8006cd6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d041      	beq.n	800693e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	3314      	adds	r3, #20
 80068c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068c8:	e853 3f00 	ldrex	r3, [r3]
 80068cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80068d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	3314      	adds	r3, #20
 80068e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80068ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068f6:	e841 2300 	strex	r3, r2, [r1]
 80068fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80068fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1d9      	bne.n	80068ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800690a:	2b00      	cmp	r3, #0
 800690c:	d013      	beq.n	8006936 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006912:	4a7e      	ldr	r2, [pc, #504]	@ (8006b0c <HAL_UART_IRQHandler+0x3e0>)
 8006914:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800691a:	4618      	mov	r0, r3
 800691c:	f7fc fc44 	bl	80031a8 <HAL_DMA_Abort_IT>
 8006920:	4603      	mov	r3, r0
 8006922:	2b00      	cmp	r3, #0
 8006924:	d016      	beq.n	8006954 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800692a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006930:	4610      	mov	r0, r2
 8006932:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006934:	e00e      	b.n	8006954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f99c 	bl	8006c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800693c:	e00a      	b.n	8006954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 f998 	bl	8006c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006944:	e006      	b.n	8006954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f994 	bl	8006c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006952:	e175      	b.n	8006c40 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006954:	bf00      	nop
    return;
 8006956:	e173      	b.n	8006c40 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695c:	2b01      	cmp	r3, #1
 800695e:	f040 814f 	bne.w	8006c00 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006966:	f003 0310 	and.w	r3, r3, #16
 800696a:	2b00      	cmp	r3, #0
 800696c:	f000 8148 	beq.w	8006c00 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006974:	f003 0310 	and.w	r3, r3, #16
 8006978:	2b00      	cmp	r3, #0
 800697a:	f000 8141 	beq.w	8006c00 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800697e:	2300      	movs	r3, #0
 8006980:	60bb      	str	r3, [r7, #8]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	60bb      	str	r3, [r7, #8]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	60bb      	str	r3, [r7, #8]
 8006992:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f000 80b6 	beq.w	8006b10 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 8145 	beq.w	8006c44 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069c2:	429a      	cmp	r2, r3
 80069c4:	f080 813e 	bcs.w	8006c44 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	2b20      	cmp	r3, #32
 80069d8:	f000 8088 	beq.w	8006aec <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	330c      	adds	r3, #12
 80069e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80069ea:	e853 3f00 	ldrex	r3, [r3]
 80069ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80069f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80069f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	330c      	adds	r3, #12
 8006a04:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006a08:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a10:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a14:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a18:	e841 2300 	strex	r3, r2, [r1]
 8006a1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1d9      	bne.n	80069dc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	3314      	adds	r3, #20
 8006a2e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a32:	e853 3f00 	ldrex	r3, [r3]
 8006a36:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a3a:	f023 0301 	bic.w	r3, r3, #1
 8006a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3314      	adds	r3, #20
 8006a48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a4c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a50:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a52:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a54:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a58:	e841 2300 	strex	r3, r2, [r1]
 8006a5c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1e1      	bne.n	8006a28 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	3314      	adds	r3, #20
 8006a6a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a6e:	e853 3f00 	ldrex	r3, [r3]
 8006a72:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	3314      	adds	r3, #20
 8006a84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a88:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a8a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a8e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a90:	e841 2300 	strex	r3, r2, [r1]
 8006a94:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1e3      	bne.n	8006a64 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	330c      	adds	r3, #12
 8006ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ab4:	e853 3f00 	ldrex	r3, [r3]
 8006ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006abc:	f023 0310 	bic.w	r3, r3, #16
 8006ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	330c      	adds	r3, #12
 8006aca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006ace:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006ad0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ad4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ad6:	e841 2300 	strex	r3, r2, [r1]
 8006ada:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006adc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1e3      	bne.n	8006aaa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7fc fb23 	bl	8003132 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2202      	movs	r2, #2
 8006af0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	4619      	mov	r1, r3
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f8bf 	bl	8006c86 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b08:	e09c      	b.n	8006c44 <HAL_UART_IRQHandler+0x518>
 8006b0a:	bf00      	nop
 8006b0c:	08006d9b 	.word	0x08006d9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f000 808e 	beq.w	8006c48 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f000 8089 	beq.w	8006c48 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	330c      	adds	r3, #12
 8006b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b40:	e853 3f00 	ldrex	r3, [r3]
 8006b44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	330c      	adds	r3, #12
 8006b56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006b5a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b62:	e841 2300 	strex	r3, r2, [r1]
 8006b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1e3      	bne.n	8006b36 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3314      	adds	r3, #20
 8006b74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	623b      	str	r3, [r7, #32]
   return(result);
 8006b7e:	6a3b      	ldr	r3, [r7, #32]
 8006b80:	f023 0301 	bic.w	r3, r3, #1
 8006b84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	3314      	adds	r3, #20
 8006b8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006b92:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b9a:	e841 2300 	strex	r3, r2, [r1]
 8006b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1e3      	bne.n	8006b6e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	330c      	adds	r3, #12
 8006bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	e853 3f00 	ldrex	r3, [r3]
 8006bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f023 0310 	bic.w	r3, r3, #16
 8006bca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	330c      	adds	r3, #12
 8006bd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006bd8:	61fa      	str	r2, [r7, #28]
 8006bda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bdc:	69b9      	ldr	r1, [r7, #24]
 8006bde:	69fa      	ldr	r2, [r7, #28]
 8006be0:	e841 2300 	strex	r3, r2, [r1]
 8006be4:	617b      	str	r3, [r7, #20]
   return(result);
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1e3      	bne.n	8006bb4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 f844 	bl	8006c86 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006bfe:	e023      	b.n	8006c48 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d009      	beq.n	8006c20 <HAL_UART_IRQHandler+0x4f4>
 8006c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d003      	beq.n	8006c20 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f8d2 	bl	8006dc2 <UART_Transmit_IT>
    return;
 8006c1e:	e014      	b.n	8006c4a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00e      	beq.n	8006c4a <HAL_UART_IRQHandler+0x51e>
 8006c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d008      	beq.n	8006c4a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 f911 	bl	8006e60 <UART_EndTransmit_IT>
    return;
 8006c3e:	e004      	b.n	8006c4a <HAL_UART_IRQHandler+0x51e>
    return;
 8006c40:	bf00      	nop
 8006c42:	e002      	b.n	8006c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8006c44:	bf00      	nop
 8006c46:	e000      	b.n	8006c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8006c48:	bf00      	nop
  }
}
 8006c4a:	37e8      	adds	r7, #232	@ 0xe8
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bc80      	pop	{r7}
 8006c60:	4770      	bx	lr

08006c62 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c62:	b480      	push	{r7}
 8006c64:	b083      	sub	sp, #12
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006c6a:	bf00      	nop
 8006c6c:	370c      	adds	r7, #12
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bc80      	pop	{r7}
 8006c72:	4770      	bx	lr

08006c74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bc80      	pop	{r7}
 8006c84:	4770      	bx	lr

08006c86 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c86:	b480      	push	{r7}
 8006c88:	b083      	sub	sp, #12
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
 8006c8e:	460b      	mov	r3, r1
 8006c90:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c92:	bf00      	nop
 8006c94:	370c      	adds	r7, #12
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bc80      	pop	{r7}
 8006c9a:	4770      	bx	lr

08006c9c <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	2300      	movs	r3, #0
 8006caa:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	b2da      	uxtb	r2, r3
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	b2db      	uxtb	r3, r3
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bc80      	pop	{r7}
 8006cd4:	4770      	bx	lr

08006cd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b095      	sub	sp, #84	@ 0x54
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	330c      	adds	r3, #12
 8006ce4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	330c      	adds	r3, #12
 8006cfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006cfe:	643a      	str	r2, [r7, #64]	@ 0x40
 8006d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d02:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	3314      	adds	r3, #20
 8006d18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	6a3b      	ldr	r3, [r7, #32]
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	f023 0301 	bic.w	r3, r3, #1
 8006d28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3314      	adds	r3, #20
 8006d30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d3a:	e841 2300 	strex	r3, r2, [r1]
 8006d3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1e5      	bne.n	8006d12 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d119      	bne.n	8006d82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	330c      	adds	r3, #12
 8006d54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	e853 3f00 	ldrex	r3, [r3]
 8006d5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	f023 0310 	bic.w	r3, r3, #16
 8006d64:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d6e:	61ba      	str	r2, [r7, #24]
 8006d70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d72:	6979      	ldr	r1, [r7, #20]
 8006d74:	69ba      	ldr	r2, [r7, #24]
 8006d76:	e841 2300 	strex	r3, r2, [r1]
 8006d7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1e5      	bne.n	8006d4e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d90:	bf00      	nop
 8006d92:	3754      	adds	r7, #84	@ 0x54
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bc80      	pop	{r7}
 8006d98:	4770      	bx	lr

08006d9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b084      	sub	sp, #16
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2200      	movs	r2, #0
 8006dac:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f7ff ff5d 	bl	8006c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dba:	bf00      	nop
 8006dbc:	3710      	adds	r7, #16
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b085      	sub	sp, #20
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b21      	cmp	r3, #33	@ 0x21
 8006dd4:	d13e      	bne.n	8006e54 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dde:	d114      	bne.n	8006e0a <UART_Transmit_IT+0x48>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d110      	bne.n	8006e0a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	881b      	ldrh	r3, [r3, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dfc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	1c9a      	adds	r2, r3, #2
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	621a      	str	r2, [r3, #32]
 8006e08:	e008      	b.n	8006e1c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	1c59      	adds	r1, r3, #1
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	6211      	str	r1, [r2, #32]
 8006e14:	781a      	ldrb	r2, [r3, #0]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	3b01      	subs	r3, #1
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	4619      	mov	r1, r3
 8006e2a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d10f      	bne.n	8006e50 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68da      	ldr	r2, [r3, #12]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e3e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68da      	ldr	r2, [r3, #12]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e4e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e50:	2300      	movs	r3, #0
 8006e52:	e000      	b.n	8006e56 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e54:	2302      	movs	r3, #2
  }
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bc80      	pop	{r7}
 8006e5e:	4770      	bx	lr

08006e60 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68da      	ldr	r2, [r3, #12]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e76:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2220      	movs	r2, #32
 8006e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f7ff fee5 	bl	8006c50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3708      	adds	r7, #8
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b08c      	sub	sp, #48	@ 0x30
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b22      	cmp	r3, #34	@ 0x22
 8006ea2:	f040 80ae 	bne.w	8007002 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eae:	d117      	bne.n	8006ee0 <UART_Receive_IT+0x50>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d113      	bne.n	8006ee0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed8:	1c9a      	adds	r2, r3, #2
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ede:	e026      	b.n	8006f2e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ef2:	d007      	beq.n	8006f04 <UART_Receive_IT+0x74>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10a      	bne.n	8006f12 <UART_Receive_IT+0x82>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d106      	bne.n	8006f12 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	b2da      	uxtb	r2, r3
 8006f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0e:	701a      	strb	r2, [r3, #0]
 8006f10:	e008      	b.n	8006f24 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f1e:	b2da      	uxtb	r2, r3
 8006f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f22:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f28:	1c5a      	adds	r2, r3, #1
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d15d      	bne.n	8006ffe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68da      	ldr	r2, [r3, #12]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f022 0220 	bic.w	r2, r2, #32
 8006f50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68da      	ldr	r2, [r3, #12]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	695a      	ldr	r2, [r3, #20]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f022 0201 	bic.w	r2, r2, #1
 8006f70:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d135      	bne.n	8006ff4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	330c      	adds	r3, #12
 8006f94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	e853 3f00 	ldrex	r3, [r3]
 8006f9c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	f023 0310 	bic.w	r3, r3, #16
 8006fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	330c      	adds	r3, #12
 8006fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fae:	623a      	str	r2, [r7, #32]
 8006fb0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb2:	69f9      	ldr	r1, [r7, #28]
 8006fb4:	6a3a      	ldr	r2, [r7, #32]
 8006fb6:	e841 2300 	strex	r3, r2, [r1]
 8006fba:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1e5      	bne.n	8006f8e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0310 	and.w	r3, r3, #16
 8006fcc:	2b10      	cmp	r3, #16
 8006fce:	d10a      	bne.n	8006fe6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	60fb      	str	r3, [r7, #12]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	60fb      	str	r3, [r7, #12]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	60fb      	str	r3, [r7, #12]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006fea:	4619      	mov	r1, r3
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f7ff fe4a 	bl	8006c86 <HAL_UARTEx_RxEventCallback>
 8006ff2:	e002      	b.n	8006ffa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f7ff fe34 	bl	8006c62 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	e002      	b.n	8007004 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
 8007000:	e000      	b.n	8007004 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007002:	2302      	movs	r3, #2
  }
}
 8007004:	4618      	mov	r0, r3
 8007006:	3730      	adds	r7, #48	@ 0x30
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	689a      	ldr	r2, [r3, #8]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	431a      	orrs	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	695b      	ldr	r3, [r3, #20]
 8007038:	4313      	orrs	r3, r2
 800703a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007046:	f023 030c 	bic.w	r3, r3, #12
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	6812      	ldr	r2, [r2, #0]
 800704e:	68b9      	ldr	r1, [r7, #8]
 8007050:	430b      	orrs	r3, r1
 8007052:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	699a      	ldr	r2, [r3, #24]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	430a      	orrs	r2, r1
 8007068:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a2c      	ldr	r2, [pc, #176]	@ (8007120 <UART_SetConfig+0x114>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d103      	bne.n	800707c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007074:	f7ff faa2 	bl	80065bc <HAL_RCC_GetPCLK2Freq>
 8007078:	60f8      	str	r0, [r7, #12]
 800707a:	e002      	b.n	8007082 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800707c:	f7ff fa8a 	bl	8006594 <HAL_RCC_GetPCLK1Freq>
 8007080:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4613      	mov	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4413      	add	r3, r2
 800708a:	009a      	lsls	r2, r3, #2
 800708c:	441a      	add	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	fbb2 f3f3 	udiv	r3, r2, r3
 8007098:	4a22      	ldr	r2, [pc, #136]	@ (8007124 <UART_SetConfig+0x118>)
 800709a:	fba2 2303 	umull	r2, r3, r2, r3
 800709e:	095b      	lsrs	r3, r3, #5
 80070a0:	0119      	lsls	r1, r3, #4
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	4613      	mov	r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	009a      	lsls	r2, r3, #2
 80070ac:	441a      	add	r2, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80070b8:	4b1a      	ldr	r3, [pc, #104]	@ (8007124 <UART_SetConfig+0x118>)
 80070ba:	fba3 0302 	umull	r0, r3, r3, r2
 80070be:	095b      	lsrs	r3, r3, #5
 80070c0:	2064      	movs	r0, #100	@ 0x64
 80070c2:	fb00 f303 	mul.w	r3, r0, r3
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	011b      	lsls	r3, r3, #4
 80070ca:	3332      	adds	r3, #50	@ 0x32
 80070cc:	4a15      	ldr	r2, [pc, #84]	@ (8007124 <UART_SetConfig+0x118>)
 80070ce:	fba2 2303 	umull	r2, r3, r2, r3
 80070d2:	095b      	lsrs	r3, r3, #5
 80070d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80070d8:	4419      	add	r1, r3
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	4613      	mov	r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	4413      	add	r3, r2
 80070e2:	009a      	lsls	r2, r3, #2
 80070e4:	441a      	add	r2, r3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80070f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007124 <UART_SetConfig+0x118>)
 80070f2:	fba3 0302 	umull	r0, r3, r3, r2
 80070f6:	095b      	lsrs	r3, r3, #5
 80070f8:	2064      	movs	r0, #100	@ 0x64
 80070fa:	fb00 f303 	mul.w	r3, r0, r3
 80070fe:	1ad3      	subs	r3, r2, r3
 8007100:	011b      	lsls	r3, r3, #4
 8007102:	3332      	adds	r3, #50	@ 0x32
 8007104:	4a07      	ldr	r2, [pc, #28]	@ (8007124 <UART_SetConfig+0x118>)
 8007106:	fba2 2303 	umull	r2, r3, r2, r3
 800710a:	095b      	lsrs	r3, r3, #5
 800710c:	f003 020f 	and.w	r2, r3, #15
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	440a      	add	r2, r1
 8007116:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007118:	bf00      	nop
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	40013800 	.word	0x40013800
 8007124:	51eb851f 	.word	0x51eb851f

08007128 <malloc>:
 8007128:	4b02      	ldr	r3, [pc, #8]	@ (8007134 <malloc+0xc>)
 800712a:	4601      	mov	r1, r0
 800712c:	6818      	ldr	r0, [r3, #0]
 800712e:	f000 b82d 	b.w	800718c <_malloc_r>
 8007132:	bf00      	nop
 8007134:	20000018 	.word	0x20000018

08007138 <free>:
 8007138:	4b02      	ldr	r3, [pc, #8]	@ (8007144 <free+0xc>)
 800713a:	4601      	mov	r1, r0
 800713c:	6818      	ldr	r0, [r3, #0]
 800713e:	f001 bd23 	b.w	8008b88 <_free_r>
 8007142:	bf00      	nop
 8007144:	20000018 	.word	0x20000018

08007148 <sbrk_aligned>:
 8007148:	b570      	push	{r4, r5, r6, lr}
 800714a:	4e0f      	ldr	r6, [pc, #60]	@ (8007188 <sbrk_aligned+0x40>)
 800714c:	460c      	mov	r4, r1
 800714e:	6831      	ldr	r1, [r6, #0]
 8007150:	4605      	mov	r5, r0
 8007152:	b911      	cbnz	r1, 800715a <sbrk_aligned+0x12>
 8007154:	f000 fe68 	bl	8007e28 <_sbrk_r>
 8007158:	6030      	str	r0, [r6, #0]
 800715a:	4621      	mov	r1, r4
 800715c:	4628      	mov	r0, r5
 800715e:	f000 fe63 	bl	8007e28 <_sbrk_r>
 8007162:	1c43      	adds	r3, r0, #1
 8007164:	d103      	bne.n	800716e <sbrk_aligned+0x26>
 8007166:	f04f 34ff 	mov.w	r4, #4294967295
 800716a:	4620      	mov	r0, r4
 800716c:	bd70      	pop	{r4, r5, r6, pc}
 800716e:	1cc4      	adds	r4, r0, #3
 8007170:	f024 0403 	bic.w	r4, r4, #3
 8007174:	42a0      	cmp	r0, r4
 8007176:	d0f8      	beq.n	800716a <sbrk_aligned+0x22>
 8007178:	1a21      	subs	r1, r4, r0
 800717a:	4628      	mov	r0, r5
 800717c:	f000 fe54 	bl	8007e28 <_sbrk_r>
 8007180:	3001      	adds	r0, #1
 8007182:	d1f2      	bne.n	800716a <sbrk_aligned+0x22>
 8007184:	e7ef      	b.n	8007166 <sbrk_aligned+0x1e>
 8007186:	bf00      	nop
 8007188:	200002e4 	.word	0x200002e4

0800718c <_malloc_r>:
 800718c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007190:	1ccd      	adds	r5, r1, #3
 8007192:	f025 0503 	bic.w	r5, r5, #3
 8007196:	3508      	adds	r5, #8
 8007198:	2d0c      	cmp	r5, #12
 800719a:	bf38      	it	cc
 800719c:	250c      	movcc	r5, #12
 800719e:	2d00      	cmp	r5, #0
 80071a0:	4606      	mov	r6, r0
 80071a2:	db01      	blt.n	80071a8 <_malloc_r+0x1c>
 80071a4:	42a9      	cmp	r1, r5
 80071a6:	d904      	bls.n	80071b2 <_malloc_r+0x26>
 80071a8:	230c      	movs	r3, #12
 80071aa:	6033      	str	r3, [r6, #0]
 80071ac:	2000      	movs	r0, #0
 80071ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007288 <_malloc_r+0xfc>
 80071b6:	f000 f869 	bl	800728c <__malloc_lock>
 80071ba:	f8d8 3000 	ldr.w	r3, [r8]
 80071be:	461c      	mov	r4, r3
 80071c0:	bb44      	cbnz	r4, 8007214 <_malloc_r+0x88>
 80071c2:	4629      	mov	r1, r5
 80071c4:	4630      	mov	r0, r6
 80071c6:	f7ff ffbf 	bl	8007148 <sbrk_aligned>
 80071ca:	1c43      	adds	r3, r0, #1
 80071cc:	4604      	mov	r4, r0
 80071ce:	d158      	bne.n	8007282 <_malloc_r+0xf6>
 80071d0:	f8d8 4000 	ldr.w	r4, [r8]
 80071d4:	4627      	mov	r7, r4
 80071d6:	2f00      	cmp	r7, #0
 80071d8:	d143      	bne.n	8007262 <_malloc_r+0xd6>
 80071da:	2c00      	cmp	r4, #0
 80071dc:	d04b      	beq.n	8007276 <_malloc_r+0xea>
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	4639      	mov	r1, r7
 80071e2:	4630      	mov	r0, r6
 80071e4:	eb04 0903 	add.w	r9, r4, r3
 80071e8:	f000 fe1e 	bl	8007e28 <_sbrk_r>
 80071ec:	4581      	cmp	r9, r0
 80071ee:	d142      	bne.n	8007276 <_malloc_r+0xea>
 80071f0:	6821      	ldr	r1, [r4, #0]
 80071f2:	4630      	mov	r0, r6
 80071f4:	1a6d      	subs	r5, r5, r1
 80071f6:	4629      	mov	r1, r5
 80071f8:	f7ff ffa6 	bl	8007148 <sbrk_aligned>
 80071fc:	3001      	adds	r0, #1
 80071fe:	d03a      	beq.n	8007276 <_malloc_r+0xea>
 8007200:	6823      	ldr	r3, [r4, #0]
 8007202:	442b      	add	r3, r5
 8007204:	6023      	str	r3, [r4, #0]
 8007206:	f8d8 3000 	ldr.w	r3, [r8]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	bb62      	cbnz	r2, 8007268 <_malloc_r+0xdc>
 800720e:	f8c8 7000 	str.w	r7, [r8]
 8007212:	e00f      	b.n	8007234 <_malloc_r+0xa8>
 8007214:	6822      	ldr	r2, [r4, #0]
 8007216:	1b52      	subs	r2, r2, r5
 8007218:	d420      	bmi.n	800725c <_malloc_r+0xd0>
 800721a:	2a0b      	cmp	r2, #11
 800721c:	d917      	bls.n	800724e <_malloc_r+0xc2>
 800721e:	1961      	adds	r1, r4, r5
 8007220:	42a3      	cmp	r3, r4
 8007222:	6025      	str	r5, [r4, #0]
 8007224:	bf18      	it	ne
 8007226:	6059      	strne	r1, [r3, #4]
 8007228:	6863      	ldr	r3, [r4, #4]
 800722a:	bf08      	it	eq
 800722c:	f8c8 1000 	streq.w	r1, [r8]
 8007230:	5162      	str	r2, [r4, r5]
 8007232:	604b      	str	r3, [r1, #4]
 8007234:	4630      	mov	r0, r6
 8007236:	f000 f82f 	bl	8007298 <__malloc_unlock>
 800723a:	f104 000b 	add.w	r0, r4, #11
 800723e:	1d23      	adds	r3, r4, #4
 8007240:	f020 0007 	bic.w	r0, r0, #7
 8007244:	1ac2      	subs	r2, r0, r3
 8007246:	bf1c      	itt	ne
 8007248:	1a1b      	subne	r3, r3, r0
 800724a:	50a3      	strne	r3, [r4, r2]
 800724c:	e7af      	b.n	80071ae <_malloc_r+0x22>
 800724e:	6862      	ldr	r2, [r4, #4]
 8007250:	42a3      	cmp	r3, r4
 8007252:	bf0c      	ite	eq
 8007254:	f8c8 2000 	streq.w	r2, [r8]
 8007258:	605a      	strne	r2, [r3, #4]
 800725a:	e7eb      	b.n	8007234 <_malloc_r+0xa8>
 800725c:	4623      	mov	r3, r4
 800725e:	6864      	ldr	r4, [r4, #4]
 8007260:	e7ae      	b.n	80071c0 <_malloc_r+0x34>
 8007262:	463c      	mov	r4, r7
 8007264:	687f      	ldr	r7, [r7, #4]
 8007266:	e7b6      	b.n	80071d6 <_malloc_r+0x4a>
 8007268:	461a      	mov	r2, r3
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	42a3      	cmp	r3, r4
 800726e:	d1fb      	bne.n	8007268 <_malloc_r+0xdc>
 8007270:	2300      	movs	r3, #0
 8007272:	6053      	str	r3, [r2, #4]
 8007274:	e7de      	b.n	8007234 <_malloc_r+0xa8>
 8007276:	230c      	movs	r3, #12
 8007278:	4630      	mov	r0, r6
 800727a:	6033      	str	r3, [r6, #0]
 800727c:	f000 f80c 	bl	8007298 <__malloc_unlock>
 8007280:	e794      	b.n	80071ac <_malloc_r+0x20>
 8007282:	6005      	str	r5, [r0, #0]
 8007284:	e7d6      	b.n	8007234 <_malloc_r+0xa8>
 8007286:	bf00      	nop
 8007288:	200002e8 	.word	0x200002e8

0800728c <__malloc_lock>:
 800728c:	4801      	ldr	r0, [pc, #4]	@ (8007294 <__malloc_lock+0x8>)
 800728e:	f000 be18 	b.w	8007ec2 <__retarget_lock_acquire_recursive>
 8007292:	bf00      	nop
 8007294:	2000042c 	.word	0x2000042c

08007298 <__malloc_unlock>:
 8007298:	4801      	ldr	r0, [pc, #4]	@ (80072a0 <__malloc_unlock+0x8>)
 800729a:	f000 be13 	b.w	8007ec4 <__retarget_lock_release_recursive>
 800729e:	bf00      	nop
 80072a0:	2000042c 	.word	0x2000042c

080072a4 <__cvt>:
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072aa:	461d      	mov	r5, r3
 80072ac:	bfbb      	ittet	lt
 80072ae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80072b2:	461d      	movlt	r5, r3
 80072b4:	2300      	movge	r3, #0
 80072b6:	232d      	movlt	r3, #45	@ 0x2d
 80072b8:	b088      	sub	sp, #32
 80072ba:	4614      	mov	r4, r2
 80072bc:	bfb8      	it	lt
 80072be:	4614      	movlt	r4, r2
 80072c0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80072c2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80072c4:	7013      	strb	r3, [r2, #0]
 80072c6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80072c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80072cc:	f023 0820 	bic.w	r8, r3, #32
 80072d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80072d4:	d005      	beq.n	80072e2 <__cvt+0x3e>
 80072d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80072da:	d100      	bne.n	80072de <__cvt+0x3a>
 80072dc:	3601      	adds	r6, #1
 80072de:	2302      	movs	r3, #2
 80072e0:	e000      	b.n	80072e4 <__cvt+0x40>
 80072e2:	2303      	movs	r3, #3
 80072e4:	aa07      	add	r2, sp, #28
 80072e6:	9204      	str	r2, [sp, #16]
 80072e8:	aa06      	add	r2, sp, #24
 80072ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80072ee:	e9cd 3600 	strd	r3, r6, [sp]
 80072f2:	4622      	mov	r2, r4
 80072f4:	462b      	mov	r3, r5
 80072f6:	f000 fe7f 	bl	8007ff8 <_dtoa_r>
 80072fa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80072fe:	4607      	mov	r7, r0
 8007300:	d119      	bne.n	8007336 <__cvt+0x92>
 8007302:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007304:	07db      	lsls	r3, r3, #31
 8007306:	d50e      	bpl.n	8007326 <__cvt+0x82>
 8007308:	eb00 0906 	add.w	r9, r0, r6
 800730c:	2200      	movs	r2, #0
 800730e:	2300      	movs	r3, #0
 8007310:	4620      	mov	r0, r4
 8007312:	4629      	mov	r1, r5
 8007314:	f7f9 fb48 	bl	80009a8 <__aeabi_dcmpeq>
 8007318:	b108      	cbz	r0, 800731e <__cvt+0x7a>
 800731a:	f8cd 901c 	str.w	r9, [sp, #28]
 800731e:	2230      	movs	r2, #48	@ 0x30
 8007320:	9b07      	ldr	r3, [sp, #28]
 8007322:	454b      	cmp	r3, r9
 8007324:	d31e      	bcc.n	8007364 <__cvt+0xc0>
 8007326:	4638      	mov	r0, r7
 8007328:	9b07      	ldr	r3, [sp, #28]
 800732a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800732c:	1bdb      	subs	r3, r3, r7
 800732e:	6013      	str	r3, [r2, #0]
 8007330:	b008      	add	sp, #32
 8007332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007336:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800733a:	eb00 0906 	add.w	r9, r0, r6
 800733e:	d1e5      	bne.n	800730c <__cvt+0x68>
 8007340:	7803      	ldrb	r3, [r0, #0]
 8007342:	2b30      	cmp	r3, #48	@ 0x30
 8007344:	d10a      	bne.n	800735c <__cvt+0xb8>
 8007346:	2200      	movs	r2, #0
 8007348:	2300      	movs	r3, #0
 800734a:	4620      	mov	r0, r4
 800734c:	4629      	mov	r1, r5
 800734e:	f7f9 fb2b 	bl	80009a8 <__aeabi_dcmpeq>
 8007352:	b918      	cbnz	r0, 800735c <__cvt+0xb8>
 8007354:	f1c6 0601 	rsb	r6, r6, #1
 8007358:	f8ca 6000 	str.w	r6, [sl]
 800735c:	f8da 3000 	ldr.w	r3, [sl]
 8007360:	4499      	add	r9, r3
 8007362:	e7d3      	b.n	800730c <__cvt+0x68>
 8007364:	1c59      	adds	r1, r3, #1
 8007366:	9107      	str	r1, [sp, #28]
 8007368:	701a      	strb	r2, [r3, #0]
 800736a:	e7d9      	b.n	8007320 <__cvt+0x7c>

0800736c <__exponent>:
 800736c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800736e:	2900      	cmp	r1, #0
 8007370:	bfb6      	itet	lt
 8007372:	232d      	movlt	r3, #45	@ 0x2d
 8007374:	232b      	movge	r3, #43	@ 0x2b
 8007376:	4249      	neglt	r1, r1
 8007378:	2909      	cmp	r1, #9
 800737a:	7002      	strb	r2, [r0, #0]
 800737c:	7043      	strb	r3, [r0, #1]
 800737e:	dd29      	ble.n	80073d4 <__exponent+0x68>
 8007380:	f10d 0307 	add.w	r3, sp, #7
 8007384:	461d      	mov	r5, r3
 8007386:	270a      	movs	r7, #10
 8007388:	fbb1 f6f7 	udiv	r6, r1, r7
 800738c:	461a      	mov	r2, r3
 800738e:	fb07 1416 	mls	r4, r7, r6, r1
 8007392:	3430      	adds	r4, #48	@ 0x30
 8007394:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007398:	460c      	mov	r4, r1
 800739a:	2c63      	cmp	r4, #99	@ 0x63
 800739c:	4631      	mov	r1, r6
 800739e:	f103 33ff 	add.w	r3, r3, #4294967295
 80073a2:	dcf1      	bgt.n	8007388 <__exponent+0x1c>
 80073a4:	3130      	adds	r1, #48	@ 0x30
 80073a6:	1e94      	subs	r4, r2, #2
 80073a8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80073ac:	4623      	mov	r3, r4
 80073ae:	1c41      	adds	r1, r0, #1
 80073b0:	42ab      	cmp	r3, r5
 80073b2:	d30a      	bcc.n	80073ca <__exponent+0x5e>
 80073b4:	f10d 0309 	add.w	r3, sp, #9
 80073b8:	1a9b      	subs	r3, r3, r2
 80073ba:	42ac      	cmp	r4, r5
 80073bc:	bf88      	it	hi
 80073be:	2300      	movhi	r3, #0
 80073c0:	3302      	adds	r3, #2
 80073c2:	4403      	add	r3, r0
 80073c4:	1a18      	subs	r0, r3, r0
 80073c6:	b003      	add	sp, #12
 80073c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073ca:	f813 6b01 	ldrb.w	r6, [r3], #1
 80073ce:	f801 6f01 	strb.w	r6, [r1, #1]!
 80073d2:	e7ed      	b.n	80073b0 <__exponent+0x44>
 80073d4:	2330      	movs	r3, #48	@ 0x30
 80073d6:	3130      	adds	r1, #48	@ 0x30
 80073d8:	7083      	strb	r3, [r0, #2]
 80073da:	70c1      	strb	r1, [r0, #3]
 80073dc:	1d03      	adds	r3, r0, #4
 80073de:	e7f1      	b.n	80073c4 <__exponent+0x58>

080073e0 <_printf_float>:
 80073e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e4:	b091      	sub	sp, #68	@ 0x44
 80073e6:	460c      	mov	r4, r1
 80073e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80073ec:	4616      	mov	r6, r2
 80073ee:	461f      	mov	r7, r3
 80073f0:	4605      	mov	r5, r0
 80073f2:	f000 fce1 	bl	8007db8 <_localeconv_r>
 80073f6:	6803      	ldr	r3, [r0, #0]
 80073f8:	4618      	mov	r0, r3
 80073fa:	9308      	str	r3, [sp, #32]
 80073fc:	f7f8 fea8 	bl	8000150 <strlen>
 8007400:	2300      	movs	r3, #0
 8007402:	930e      	str	r3, [sp, #56]	@ 0x38
 8007404:	f8d8 3000 	ldr.w	r3, [r8]
 8007408:	9009      	str	r0, [sp, #36]	@ 0x24
 800740a:	3307      	adds	r3, #7
 800740c:	f023 0307 	bic.w	r3, r3, #7
 8007410:	f103 0208 	add.w	r2, r3, #8
 8007414:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007418:	f8d4 b000 	ldr.w	fp, [r4]
 800741c:	f8c8 2000 	str.w	r2, [r8]
 8007420:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007424:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007428:	930b      	str	r3, [sp, #44]	@ 0x2c
 800742a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800742e:	f04f 32ff 	mov.w	r2, #4294967295
 8007432:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007436:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800743a:	4b9c      	ldr	r3, [pc, #624]	@ (80076ac <_printf_float+0x2cc>)
 800743c:	f7f9 fae6 	bl	8000a0c <__aeabi_dcmpun>
 8007440:	bb70      	cbnz	r0, 80074a0 <_printf_float+0xc0>
 8007442:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007446:	f04f 32ff 	mov.w	r2, #4294967295
 800744a:	4b98      	ldr	r3, [pc, #608]	@ (80076ac <_printf_float+0x2cc>)
 800744c:	f7f9 fac0 	bl	80009d0 <__aeabi_dcmple>
 8007450:	bb30      	cbnz	r0, 80074a0 <_printf_float+0xc0>
 8007452:	2200      	movs	r2, #0
 8007454:	2300      	movs	r3, #0
 8007456:	4640      	mov	r0, r8
 8007458:	4649      	mov	r1, r9
 800745a:	f7f9 faaf 	bl	80009bc <__aeabi_dcmplt>
 800745e:	b110      	cbz	r0, 8007466 <_printf_float+0x86>
 8007460:	232d      	movs	r3, #45	@ 0x2d
 8007462:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007466:	4a92      	ldr	r2, [pc, #584]	@ (80076b0 <_printf_float+0x2d0>)
 8007468:	4b92      	ldr	r3, [pc, #584]	@ (80076b4 <_printf_float+0x2d4>)
 800746a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800746e:	bf94      	ite	ls
 8007470:	4690      	movls	r8, r2
 8007472:	4698      	movhi	r8, r3
 8007474:	2303      	movs	r3, #3
 8007476:	f04f 0900 	mov.w	r9, #0
 800747a:	6123      	str	r3, [r4, #16]
 800747c:	f02b 0304 	bic.w	r3, fp, #4
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	4633      	mov	r3, r6
 8007484:	4621      	mov	r1, r4
 8007486:	4628      	mov	r0, r5
 8007488:	9700      	str	r7, [sp, #0]
 800748a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800748c:	f000 f9d4 	bl	8007838 <_printf_common>
 8007490:	3001      	adds	r0, #1
 8007492:	f040 8090 	bne.w	80075b6 <_printf_float+0x1d6>
 8007496:	f04f 30ff 	mov.w	r0, #4294967295
 800749a:	b011      	add	sp, #68	@ 0x44
 800749c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a0:	4642      	mov	r2, r8
 80074a2:	464b      	mov	r3, r9
 80074a4:	4640      	mov	r0, r8
 80074a6:	4649      	mov	r1, r9
 80074a8:	f7f9 fab0 	bl	8000a0c <__aeabi_dcmpun>
 80074ac:	b148      	cbz	r0, 80074c2 <_printf_float+0xe2>
 80074ae:	464b      	mov	r3, r9
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	bfb8      	it	lt
 80074b4:	232d      	movlt	r3, #45	@ 0x2d
 80074b6:	4a80      	ldr	r2, [pc, #512]	@ (80076b8 <_printf_float+0x2d8>)
 80074b8:	bfb8      	it	lt
 80074ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80074be:	4b7f      	ldr	r3, [pc, #508]	@ (80076bc <_printf_float+0x2dc>)
 80074c0:	e7d3      	b.n	800746a <_printf_float+0x8a>
 80074c2:	6863      	ldr	r3, [r4, #4]
 80074c4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80074c8:	1c5a      	adds	r2, r3, #1
 80074ca:	d13f      	bne.n	800754c <_printf_float+0x16c>
 80074cc:	2306      	movs	r3, #6
 80074ce:	6063      	str	r3, [r4, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80074d6:	6023      	str	r3, [r4, #0]
 80074d8:	9206      	str	r2, [sp, #24]
 80074da:	aa0e      	add	r2, sp, #56	@ 0x38
 80074dc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80074e0:	aa0d      	add	r2, sp, #52	@ 0x34
 80074e2:	9203      	str	r2, [sp, #12]
 80074e4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80074e8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80074ec:	6863      	ldr	r3, [r4, #4]
 80074ee:	4642      	mov	r2, r8
 80074f0:	9300      	str	r3, [sp, #0]
 80074f2:	4628      	mov	r0, r5
 80074f4:	464b      	mov	r3, r9
 80074f6:	910a      	str	r1, [sp, #40]	@ 0x28
 80074f8:	f7ff fed4 	bl	80072a4 <__cvt>
 80074fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074fe:	4680      	mov	r8, r0
 8007500:	2947      	cmp	r1, #71	@ 0x47
 8007502:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007504:	d128      	bne.n	8007558 <_printf_float+0x178>
 8007506:	1cc8      	adds	r0, r1, #3
 8007508:	db02      	blt.n	8007510 <_printf_float+0x130>
 800750a:	6863      	ldr	r3, [r4, #4]
 800750c:	4299      	cmp	r1, r3
 800750e:	dd40      	ble.n	8007592 <_printf_float+0x1b2>
 8007510:	f1aa 0a02 	sub.w	sl, sl, #2
 8007514:	fa5f fa8a 	uxtb.w	sl, sl
 8007518:	4652      	mov	r2, sl
 800751a:	3901      	subs	r1, #1
 800751c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007520:	910d      	str	r1, [sp, #52]	@ 0x34
 8007522:	f7ff ff23 	bl	800736c <__exponent>
 8007526:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007528:	4681      	mov	r9, r0
 800752a:	1813      	adds	r3, r2, r0
 800752c:	2a01      	cmp	r2, #1
 800752e:	6123      	str	r3, [r4, #16]
 8007530:	dc02      	bgt.n	8007538 <_printf_float+0x158>
 8007532:	6822      	ldr	r2, [r4, #0]
 8007534:	07d2      	lsls	r2, r2, #31
 8007536:	d501      	bpl.n	800753c <_printf_float+0x15c>
 8007538:	3301      	adds	r3, #1
 800753a:	6123      	str	r3, [r4, #16]
 800753c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007540:	2b00      	cmp	r3, #0
 8007542:	d09e      	beq.n	8007482 <_printf_float+0xa2>
 8007544:	232d      	movs	r3, #45	@ 0x2d
 8007546:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800754a:	e79a      	b.n	8007482 <_printf_float+0xa2>
 800754c:	2947      	cmp	r1, #71	@ 0x47
 800754e:	d1bf      	bne.n	80074d0 <_printf_float+0xf0>
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1bd      	bne.n	80074d0 <_printf_float+0xf0>
 8007554:	2301      	movs	r3, #1
 8007556:	e7ba      	b.n	80074ce <_printf_float+0xee>
 8007558:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800755c:	d9dc      	bls.n	8007518 <_printf_float+0x138>
 800755e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007562:	d118      	bne.n	8007596 <_printf_float+0x1b6>
 8007564:	2900      	cmp	r1, #0
 8007566:	6863      	ldr	r3, [r4, #4]
 8007568:	dd0b      	ble.n	8007582 <_printf_float+0x1a2>
 800756a:	6121      	str	r1, [r4, #16]
 800756c:	b913      	cbnz	r3, 8007574 <_printf_float+0x194>
 800756e:	6822      	ldr	r2, [r4, #0]
 8007570:	07d0      	lsls	r0, r2, #31
 8007572:	d502      	bpl.n	800757a <_printf_float+0x19a>
 8007574:	3301      	adds	r3, #1
 8007576:	440b      	add	r3, r1
 8007578:	6123      	str	r3, [r4, #16]
 800757a:	f04f 0900 	mov.w	r9, #0
 800757e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007580:	e7dc      	b.n	800753c <_printf_float+0x15c>
 8007582:	b913      	cbnz	r3, 800758a <_printf_float+0x1aa>
 8007584:	6822      	ldr	r2, [r4, #0]
 8007586:	07d2      	lsls	r2, r2, #31
 8007588:	d501      	bpl.n	800758e <_printf_float+0x1ae>
 800758a:	3302      	adds	r3, #2
 800758c:	e7f4      	b.n	8007578 <_printf_float+0x198>
 800758e:	2301      	movs	r3, #1
 8007590:	e7f2      	b.n	8007578 <_printf_float+0x198>
 8007592:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007596:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007598:	4299      	cmp	r1, r3
 800759a:	db05      	blt.n	80075a8 <_printf_float+0x1c8>
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	6121      	str	r1, [r4, #16]
 80075a0:	07d8      	lsls	r0, r3, #31
 80075a2:	d5ea      	bpl.n	800757a <_printf_float+0x19a>
 80075a4:	1c4b      	adds	r3, r1, #1
 80075a6:	e7e7      	b.n	8007578 <_printf_float+0x198>
 80075a8:	2900      	cmp	r1, #0
 80075aa:	bfcc      	ite	gt
 80075ac:	2201      	movgt	r2, #1
 80075ae:	f1c1 0202 	rsble	r2, r1, #2
 80075b2:	4413      	add	r3, r2
 80075b4:	e7e0      	b.n	8007578 <_printf_float+0x198>
 80075b6:	6823      	ldr	r3, [r4, #0]
 80075b8:	055a      	lsls	r2, r3, #21
 80075ba:	d407      	bmi.n	80075cc <_printf_float+0x1ec>
 80075bc:	6923      	ldr	r3, [r4, #16]
 80075be:	4642      	mov	r2, r8
 80075c0:	4631      	mov	r1, r6
 80075c2:	4628      	mov	r0, r5
 80075c4:	47b8      	blx	r7
 80075c6:	3001      	adds	r0, #1
 80075c8:	d12b      	bne.n	8007622 <_printf_float+0x242>
 80075ca:	e764      	b.n	8007496 <_printf_float+0xb6>
 80075cc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80075d0:	f240 80dc 	bls.w	800778c <_printf_float+0x3ac>
 80075d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80075d8:	2200      	movs	r2, #0
 80075da:	2300      	movs	r3, #0
 80075dc:	f7f9 f9e4 	bl	80009a8 <__aeabi_dcmpeq>
 80075e0:	2800      	cmp	r0, #0
 80075e2:	d033      	beq.n	800764c <_printf_float+0x26c>
 80075e4:	2301      	movs	r3, #1
 80075e6:	4631      	mov	r1, r6
 80075e8:	4628      	mov	r0, r5
 80075ea:	4a35      	ldr	r2, [pc, #212]	@ (80076c0 <_printf_float+0x2e0>)
 80075ec:	47b8      	blx	r7
 80075ee:	3001      	adds	r0, #1
 80075f0:	f43f af51 	beq.w	8007496 <_printf_float+0xb6>
 80075f4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80075f8:	4543      	cmp	r3, r8
 80075fa:	db02      	blt.n	8007602 <_printf_float+0x222>
 80075fc:	6823      	ldr	r3, [r4, #0]
 80075fe:	07d8      	lsls	r0, r3, #31
 8007600:	d50f      	bpl.n	8007622 <_printf_float+0x242>
 8007602:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007606:	4631      	mov	r1, r6
 8007608:	4628      	mov	r0, r5
 800760a:	47b8      	blx	r7
 800760c:	3001      	adds	r0, #1
 800760e:	f43f af42 	beq.w	8007496 <_printf_float+0xb6>
 8007612:	f04f 0900 	mov.w	r9, #0
 8007616:	f108 38ff 	add.w	r8, r8, #4294967295
 800761a:	f104 0a1a 	add.w	sl, r4, #26
 800761e:	45c8      	cmp	r8, r9
 8007620:	dc09      	bgt.n	8007636 <_printf_float+0x256>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	079b      	lsls	r3, r3, #30
 8007626:	f100 8102 	bmi.w	800782e <_printf_float+0x44e>
 800762a:	68e0      	ldr	r0, [r4, #12]
 800762c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800762e:	4298      	cmp	r0, r3
 8007630:	bfb8      	it	lt
 8007632:	4618      	movlt	r0, r3
 8007634:	e731      	b.n	800749a <_printf_float+0xba>
 8007636:	2301      	movs	r3, #1
 8007638:	4652      	mov	r2, sl
 800763a:	4631      	mov	r1, r6
 800763c:	4628      	mov	r0, r5
 800763e:	47b8      	blx	r7
 8007640:	3001      	adds	r0, #1
 8007642:	f43f af28 	beq.w	8007496 <_printf_float+0xb6>
 8007646:	f109 0901 	add.w	r9, r9, #1
 800764a:	e7e8      	b.n	800761e <_printf_float+0x23e>
 800764c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800764e:	2b00      	cmp	r3, #0
 8007650:	dc38      	bgt.n	80076c4 <_printf_float+0x2e4>
 8007652:	2301      	movs	r3, #1
 8007654:	4631      	mov	r1, r6
 8007656:	4628      	mov	r0, r5
 8007658:	4a19      	ldr	r2, [pc, #100]	@ (80076c0 <_printf_float+0x2e0>)
 800765a:	47b8      	blx	r7
 800765c:	3001      	adds	r0, #1
 800765e:	f43f af1a 	beq.w	8007496 <_printf_float+0xb6>
 8007662:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007666:	ea59 0303 	orrs.w	r3, r9, r3
 800766a:	d102      	bne.n	8007672 <_printf_float+0x292>
 800766c:	6823      	ldr	r3, [r4, #0]
 800766e:	07d9      	lsls	r1, r3, #31
 8007670:	d5d7      	bpl.n	8007622 <_printf_float+0x242>
 8007672:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007676:	4631      	mov	r1, r6
 8007678:	4628      	mov	r0, r5
 800767a:	47b8      	blx	r7
 800767c:	3001      	adds	r0, #1
 800767e:	f43f af0a 	beq.w	8007496 <_printf_float+0xb6>
 8007682:	f04f 0a00 	mov.w	sl, #0
 8007686:	f104 0b1a 	add.w	fp, r4, #26
 800768a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800768c:	425b      	negs	r3, r3
 800768e:	4553      	cmp	r3, sl
 8007690:	dc01      	bgt.n	8007696 <_printf_float+0x2b6>
 8007692:	464b      	mov	r3, r9
 8007694:	e793      	b.n	80075be <_printf_float+0x1de>
 8007696:	2301      	movs	r3, #1
 8007698:	465a      	mov	r2, fp
 800769a:	4631      	mov	r1, r6
 800769c:	4628      	mov	r0, r5
 800769e:	47b8      	blx	r7
 80076a0:	3001      	adds	r0, #1
 80076a2:	f43f aef8 	beq.w	8007496 <_printf_float+0xb6>
 80076a6:	f10a 0a01 	add.w	sl, sl, #1
 80076aa:	e7ee      	b.n	800768a <_printf_float+0x2aa>
 80076ac:	7fefffff 	.word	0x7fefffff
 80076b0:	08009e56 	.word	0x08009e56
 80076b4:	08009e5a 	.word	0x08009e5a
 80076b8:	08009e5e 	.word	0x08009e5e
 80076bc:	08009e62 	.word	0x08009e62
 80076c0:	08009e66 	.word	0x08009e66
 80076c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80076c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80076ca:	4553      	cmp	r3, sl
 80076cc:	bfa8      	it	ge
 80076ce:	4653      	movge	r3, sl
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	4699      	mov	r9, r3
 80076d4:	dc36      	bgt.n	8007744 <_printf_float+0x364>
 80076d6:	f04f 0b00 	mov.w	fp, #0
 80076da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80076de:	f104 021a 	add.w	r2, r4, #26
 80076e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80076e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80076e6:	eba3 0309 	sub.w	r3, r3, r9
 80076ea:	455b      	cmp	r3, fp
 80076ec:	dc31      	bgt.n	8007752 <_printf_float+0x372>
 80076ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076f0:	459a      	cmp	sl, r3
 80076f2:	dc3a      	bgt.n	800776a <_printf_float+0x38a>
 80076f4:	6823      	ldr	r3, [r4, #0]
 80076f6:	07da      	lsls	r2, r3, #31
 80076f8:	d437      	bmi.n	800776a <_printf_float+0x38a>
 80076fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076fc:	ebaa 0903 	sub.w	r9, sl, r3
 8007700:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007702:	ebaa 0303 	sub.w	r3, sl, r3
 8007706:	4599      	cmp	r9, r3
 8007708:	bfa8      	it	ge
 800770a:	4699      	movge	r9, r3
 800770c:	f1b9 0f00 	cmp.w	r9, #0
 8007710:	dc33      	bgt.n	800777a <_printf_float+0x39a>
 8007712:	f04f 0800 	mov.w	r8, #0
 8007716:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800771a:	f104 0b1a 	add.w	fp, r4, #26
 800771e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007720:	ebaa 0303 	sub.w	r3, sl, r3
 8007724:	eba3 0309 	sub.w	r3, r3, r9
 8007728:	4543      	cmp	r3, r8
 800772a:	f77f af7a 	ble.w	8007622 <_printf_float+0x242>
 800772e:	2301      	movs	r3, #1
 8007730:	465a      	mov	r2, fp
 8007732:	4631      	mov	r1, r6
 8007734:	4628      	mov	r0, r5
 8007736:	47b8      	blx	r7
 8007738:	3001      	adds	r0, #1
 800773a:	f43f aeac 	beq.w	8007496 <_printf_float+0xb6>
 800773e:	f108 0801 	add.w	r8, r8, #1
 8007742:	e7ec      	b.n	800771e <_printf_float+0x33e>
 8007744:	4642      	mov	r2, r8
 8007746:	4631      	mov	r1, r6
 8007748:	4628      	mov	r0, r5
 800774a:	47b8      	blx	r7
 800774c:	3001      	adds	r0, #1
 800774e:	d1c2      	bne.n	80076d6 <_printf_float+0x2f6>
 8007750:	e6a1      	b.n	8007496 <_printf_float+0xb6>
 8007752:	2301      	movs	r3, #1
 8007754:	4631      	mov	r1, r6
 8007756:	4628      	mov	r0, r5
 8007758:	920a      	str	r2, [sp, #40]	@ 0x28
 800775a:	47b8      	blx	r7
 800775c:	3001      	adds	r0, #1
 800775e:	f43f ae9a 	beq.w	8007496 <_printf_float+0xb6>
 8007762:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007764:	f10b 0b01 	add.w	fp, fp, #1
 8007768:	e7bb      	b.n	80076e2 <_printf_float+0x302>
 800776a:	4631      	mov	r1, r6
 800776c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007770:	4628      	mov	r0, r5
 8007772:	47b8      	blx	r7
 8007774:	3001      	adds	r0, #1
 8007776:	d1c0      	bne.n	80076fa <_printf_float+0x31a>
 8007778:	e68d      	b.n	8007496 <_printf_float+0xb6>
 800777a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800777c:	464b      	mov	r3, r9
 800777e:	4631      	mov	r1, r6
 8007780:	4628      	mov	r0, r5
 8007782:	4442      	add	r2, r8
 8007784:	47b8      	blx	r7
 8007786:	3001      	adds	r0, #1
 8007788:	d1c3      	bne.n	8007712 <_printf_float+0x332>
 800778a:	e684      	b.n	8007496 <_printf_float+0xb6>
 800778c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007790:	f1ba 0f01 	cmp.w	sl, #1
 8007794:	dc01      	bgt.n	800779a <_printf_float+0x3ba>
 8007796:	07db      	lsls	r3, r3, #31
 8007798:	d536      	bpl.n	8007808 <_printf_float+0x428>
 800779a:	2301      	movs	r3, #1
 800779c:	4642      	mov	r2, r8
 800779e:	4631      	mov	r1, r6
 80077a0:	4628      	mov	r0, r5
 80077a2:	47b8      	blx	r7
 80077a4:	3001      	adds	r0, #1
 80077a6:	f43f ae76 	beq.w	8007496 <_printf_float+0xb6>
 80077aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80077ae:	4631      	mov	r1, r6
 80077b0:	4628      	mov	r0, r5
 80077b2:	47b8      	blx	r7
 80077b4:	3001      	adds	r0, #1
 80077b6:	f43f ae6e 	beq.w	8007496 <_printf_float+0xb6>
 80077ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80077be:	2200      	movs	r2, #0
 80077c0:	2300      	movs	r3, #0
 80077c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077c6:	f7f9 f8ef 	bl	80009a8 <__aeabi_dcmpeq>
 80077ca:	b9c0      	cbnz	r0, 80077fe <_printf_float+0x41e>
 80077cc:	4653      	mov	r3, sl
 80077ce:	f108 0201 	add.w	r2, r8, #1
 80077d2:	4631      	mov	r1, r6
 80077d4:	4628      	mov	r0, r5
 80077d6:	47b8      	blx	r7
 80077d8:	3001      	adds	r0, #1
 80077da:	d10c      	bne.n	80077f6 <_printf_float+0x416>
 80077dc:	e65b      	b.n	8007496 <_printf_float+0xb6>
 80077de:	2301      	movs	r3, #1
 80077e0:	465a      	mov	r2, fp
 80077e2:	4631      	mov	r1, r6
 80077e4:	4628      	mov	r0, r5
 80077e6:	47b8      	blx	r7
 80077e8:	3001      	adds	r0, #1
 80077ea:	f43f ae54 	beq.w	8007496 <_printf_float+0xb6>
 80077ee:	f108 0801 	add.w	r8, r8, #1
 80077f2:	45d0      	cmp	r8, sl
 80077f4:	dbf3      	blt.n	80077de <_printf_float+0x3fe>
 80077f6:	464b      	mov	r3, r9
 80077f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80077fc:	e6e0      	b.n	80075c0 <_printf_float+0x1e0>
 80077fe:	f04f 0800 	mov.w	r8, #0
 8007802:	f104 0b1a 	add.w	fp, r4, #26
 8007806:	e7f4      	b.n	80077f2 <_printf_float+0x412>
 8007808:	2301      	movs	r3, #1
 800780a:	4642      	mov	r2, r8
 800780c:	e7e1      	b.n	80077d2 <_printf_float+0x3f2>
 800780e:	2301      	movs	r3, #1
 8007810:	464a      	mov	r2, r9
 8007812:	4631      	mov	r1, r6
 8007814:	4628      	mov	r0, r5
 8007816:	47b8      	blx	r7
 8007818:	3001      	adds	r0, #1
 800781a:	f43f ae3c 	beq.w	8007496 <_printf_float+0xb6>
 800781e:	f108 0801 	add.w	r8, r8, #1
 8007822:	68e3      	ldr	r3, [r4, #12]
 8007824:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007826:	1a5b      	subs	r3, r3, r1
 8007828:	4543      	cmp	r3, r8
 800782a:	dcf0      	bgt.n	800780e <_printf_float+0x42e>
 800782c:	e6fd      	b.n	800762a <_printf_float+0x24a>
 800782e:	f04f 0800 	mov.w	r8, #0
 8007832:	f104 0919 	add.w	r9, r4, #25
 8007836:	e7f4      	b.n	8007822 <_printf_float+0x442>

08007838 <_printf_common>:
 8007838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800783c:	4616      	mov	r6, r2
 800783e:	4698      	mov	r8, r3
 8007840:	688a      	ldr	r2, [r1, #8]
 8007842:	690b      	ldr	r3, [r1, #16]
 8007844:	4607      	mov	r7, r0
 8007846:	4293      	cmp	r3, r2
 8007848:	bfb8      	it	lt
 800784a:	4613      	movlt	r3, r2
 800784c:	6033      	str	r3, [r6, #0]
 800784e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007852:	460c      	mov	r4, r1
 8007854:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007858:	b10a      	cbz	r2, 800785e <_printf_common+0x26>
 800785a:	3301      	adds	r3, #1
 800785c:	6033      	str	r3, [r6, #0]
 800785e:	6823      	ldr	r3, [r4, #0]
 8007860:	0699      	lsls	r1, r3, #26
 8007862:	bf42      	ittt	mi
 8007864:	6833      	ldrmi	r3, [r6, #0]
 8007866:	3302      	addmi	r3, #2
 8007868:	6033      	strmi	r3, [r6, #0]
 800786a:	6825      	ldr	r5, [r4, #0]
 800786c:	f015 0506 	ands.w	r5, r5, #6
 8007870:	d106      	bne.n	8007880 <_printf_common+0x48>
 8007872:	f104 0a19 	add.w	sl, r4, #25
 8007876:	68e3      	ldr	r3, [r4, #12]
 8007878:	6832      	ldr	r2, [r6, #0]
 800787a:	1a9b      	subs	r3, r3, r2
 800787c:	42ab      	cmp	r3, r5
 800787e:	dc2b      	bgt.n	80078d8 <_printf_common+0xa0>
 8007880:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007884:	6822      	ldr	r2, [r4, #0]
 8007886:	3b00      	subs	r3, #0
 8007888:	bf18      	it	ne
 800788a:	2301      	movne	r3, #1
 800788c:	0692      	lsls	r2, r2, #26
 800788e:	d430      	bmi.n	80078f2 <_printf_common+0xba>
 8007890:	4641      	mov	r1, r8
 8007892:	4638      	mov	r0, r7
 8007894:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007898:	47c8      	blx	r9
 800789a:	3001      	adds	r0, #1
 800789c:	d023      	beq.n	80078e6 <_printf_common+0xae>
 800789e:	6823      	ldr	r3, [r4, #0]
 80078a0:	6922      	ldr	r2, [r4, #16]
 80078a2:	f003 0306 	and.w	r3, r3, #6
 80078a6:	2b04      	cmp	r3, #4
 80078a8:	bf14      	ite	ne
 80078aa:	2500      	movne	r5, #0
 80078ac:	6833      	ldreq	r3, [r6, #0]
 80078ae:	f04f 0600 	mov.w	r6, #0
 80078b2:	bf08      	it	eq
 80078b4:	68e5      	ldreq	r5, [r4, #12]
 80078b6:	f104 041a 	add.w	r4, r4, #26
 80078ba:	bf08      	it	eq
 80078bc:	1aed      	subeq	r5, r5, r3
 80078be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80078c2:	bf08      	it	eq
 80078c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078c8:	4293      	cmp	r3, r2
 80078ca:	bfc4      	itt	gt
 80078cc:	1a9b      	subgt	r3, r3, r2
 80078ce:	18ed      	addgt	r5, r5, r3
 80078d0:	42b5      	cmp	r5, r6
 80078d2:	d11a      	bne.n	800790a <_printf_common+0xd2>
 80078d4:	2000      	movs	r0, #0
 80078d6:	e008      	b.n	80078ea <_printf_common+0xb2>
 80078d8:	2301      	movs	r3, #1
 80078da:	4652      	mov	r2, sl
 80078dc:	4641      	mov	r1, r8
 80078de:	4638      	mov	r0, r7
 80078e0:	47c8      	blx	r9
 80078e2:	3001      	adds	r0, #1
 80078e4:	d103      	bne.n	80078ee <_printf_common+0xb6>
 80078e6:	f04f 30ff 	mov.w	r0, #4294967295
 80078ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ee:	3501      	adds	r5, #1
 80078f0:	e7c1      	b.n	8007876 <_printf_common+0x3e>
 80078f2:	2030      	movs	r0, #48	@ 0x30
 80078f4:	18e1      	adds	r1, r4, r3
 80078f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078fa:	1c5a      	adds	r2, r3, #1
 80078fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007900:	4422      	add	r2, r4
 8007902:	3302      	adds	r3, #2
 8007904:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007908:	e7c2      	b.n	8007890 <_printf_common+0x58>
 800790a:	2301      	movs	r3, #1
 800790c:	4622      	mov	r2, r4
 800790e:	4641      	mov	r1, r8
 8007910:	4638      	mov	r0, r7
 8007912:	47c8      	blx	r9
 8007914:	3001      	adds	r0, #1
 8007916:	d0e6      	beq.n	80078e6 <_printf_common+0xae>
 8007918:	3601      	adds	r6, #1
 800791a:	e7d9      	b.n	80078d0 <_printf_common+0x98>

0800791c <_printf_i>:
 800791c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007920:	7e0f      	ldrb	r7, [r1, #24]
 8007922:	4691      	mov	r9, r2
 8007924:	2f78      	cmp	r7, #120	@ 0x78
 8007926:	4680      	mov	r8, r0
 8007928:	460c      	mov	r4, r1
 800792a:	469a      	mov	sl, r3
 800792c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800792e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007932:	d807      	bhi.n	8007944 <_printf_i+0x28>
 8007934:	2f62      	cmp	r7, #98	@ 0x62
 8007936:	d80a      	bhi.n	800794e <_printf_i+0x32>
 8007938:	2f00      	cmp	r7, #0
 800793a:	f000 80d3 	beq.w	8007ae4 <_printf_i+0x1c8>
 800793e:	2f58      	cmp	r7, #88	@ 0x58
 8007940:	f000 80ba 	beq.w	8007ab8 <_printf_i+0x19c>
 8007944:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007948:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800794c:	e03a      	b.n	80079c4 <_printf_i+0xa8>
 800794e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007952:	2b15      	cmp	r3, #21
 8007954:	d8f6      	bhi.n	8007944 <_printf_i+0x28>
 8007956:	a101      	add	r1, pc, #4	@ (adr r1, 800795c <_printf_i+0x40>)
 8007958:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800795c:	080079b5 	.word	0x080079b5
 8007960:	080079c9 	.word	0x080079c9
 8007964:	08007945 	.word	0x08007945
 8007968:	08007945 	.word	0x08007945
 800796c:	08007945 	.word	0x08007945
 8007970:	08007945 	.word	0x08007945
 8007974:	080079c9 	.word	0x080079c9
 8007978:	08007945 	.word	0x08007945
 800797c:	08007945 	.word	0x08007945
 8007980:	08007945 	.word	0x08007945
 8007984:	08007945 	.word	0x08007945
 8007988:	08007acb 	.word	0x08007acb
 800798c:	080079f3 	.word	0x080079f3
 8007990:	08007a85 	.word	0x08007a85
 8007994:	08007945 	.word	0x08007945
 8007998:	08007945 	.word	0x08007945
 800799c:	08007aed 	.word	0x08007aed
 80079a0:	08007945 	.word	0x08007945
 80079a4:	080079f3 	.word	0x080079f3
 80079a8:	08007945 	.word	0x08007945
 80079ac:	08007945 	.word	0x08007945
 80079b0:	08007a8d 	.word	0x08007a8d
 80079b4:	6833      	ldr	r3, [r6, #0]
 80079b6:	1d1a      	adds	r2, r3, #4
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	6032      	str	r2, [r6, #0]
 80079bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079c4:	2301      	movs	r3, #1
 80079c6:	e09e      	b.n	8007b06 <_printf_i+0x1ea>
 80079c8:	6833      	ldr	r3, [r6, #0]
 80079ca:	6820      	ldr	r0, [r4, #0]
 80079cc:	1d19      	adds	r1, r3, #4
 80079ce:	6031      	str	r1, [r6, #0]
 80079d0:	0606      	lsls	r6, r0, #24
 80079d2:	d501      	bpl.n	80079d8 <_printf_i+0xbc>
 80079d4:	681d      	ldr	r5, [r3, #0]
 80079d6:	e003      	b.n	80079e0 <_printf_i+0xc4>
 80079d8:	0645      	lsls	r5, r0, #25
 80079da:	d5fb      	bpl.n	80079d4 <_printf_i+0xb8>
 80079dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079e0:	2d00      	cmp	r5, #0
 80079e2:	da03      	bge.n	80079ec <_printf_i+0xd0>
 80079e4:	232d      	movs	r3, #45	@ 0x2d
 80079e6:	426d      	negs	r5, r5
 80079e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079ec:	230a      	movs	r3, #10
 80079ee:	4859      	ldr	r0, [pc, #356]	@ (8007b54 <_printf_i+0x238>)
 80079f0:	e011      	b.n	8007a16 <_printf_i+0xfa>
 80079f2:	6821      	ldr	r1, [r4, #0]
 80079f4:	6833      	ldr	r3, [r6, #0]
 80079f6:	0608      	lsls	r0, r1, #24
 80079f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80079fc:	d402      	bmi.n	8007a04 <_printf_i+0xe8>
 80079fe:	0649      	lsls	r1, r1, #25
 8007a00:	bf48      	it	mi
 8007a02:	b2ad      	uxthmi	r5, r5
 8007a04:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a06:	6033      	str	r3, [r6, #0]
 8007a08:	bf14      	ite	ne
 8007a0a:	230a      	movne	r3, #10
 8007a0c:	2308      	moveq	r3, #8
 8007a0e:	4851      	ldr	r0, [pc, #324]	@ (8007b54 <_printf_i+0x238>)
 8007a10:	2100      	movs	r1, #0
 8007a12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a16:	6866      	ldr	r6, [r4, #4]
 8007a18:	2e00      	cmp	r6, #0
 8007a1a:	bfa8      	it	ge
 8007a1c:	6821      	ldrge	r1, [r4, #0]
 8007a1e:	60a6      	str	r6, [r4, #8]
 8007a20:	bfa4      	itt	ge
 8007a22:	f021 0104 	bicge.w	r1, r1, #4
 8007a26:	6021      	strge	r1, [r4, #0]
 8007a28:	b90d      	cbnz	r5, 8007a2e <_printf_i+0x112>
 8007a2a:	2e00      	cmp	r6, #0
 8007a2c:	d04b      	beq.n	8007ac6 <_printf_i+0x1aa>
 8007a2e:	4616      	mov	r6, r2
 8007a30:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a34:	fb03 5711 	mls	r7, r3, r1, r5
 8007a38:	5dc7      	ldrb	r7, [r0, r7]
 8007a3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a3e:	462f      	mov	r7, r5
 8007a40:	42bb      	cmp	r3, r7
 8007a42:	460d      	mov	r5, r1
 8007a44:	d9f4      	bls.n	8007a30 <_printf_i+0x114>
 8007a46:	2b08      	cmp	r3, #8
 8007a48:	d10b      	bne.n	8007a62 <_printf_i+0x146>
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	07df      	lsls	r7, r3, #31
 8007a4e:	d508      	bpl.n	8007a62 <_printf_i+0x146>
 8007a50:	6923      	ldr	r3, [r4, #16]
 8007a52:	6861      	ldr	r1, [r4, #4]
 8007a54:	4299      	cmp	r1, r3
 8007a56:	bfde      	ittt	le
 8007a58:	2330      	movle	r3, #48	@ 0x30
 8007a5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a62:	1b92      	subs	r2, r2, r6
 8007a64:	6122      	str	r2, [r4, #16]
 8007a66:	464b      	mov	r3, r9
 8007a68:	4621      	mov	r1, r4
 8007a6a:	4640      	mov	r0, r8
 8007a6c:	f8cd a000 	str.w	sl, [sp]
 8007a70:	aa03      	add	r2, sp, #12
 8007a72:	f7ff fee1 	bl	8007838 <_printf_common>
 8007a76:	3001      	adds	r0, #1
 8007a78:	d14a      	bne.n	8007b10 <_printf_i+0x1f4>
 8007a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a7e:	b004      	add	sp, #16
 8007a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	f043 0320 	orr.w	r3, r3, #32
 8007a8a:	6023      	str	r3, [r4, #0]
 8007a8c:	2778      	movs	r7, #120	@ 0x78
 8007a8e:	4832      	ldr	r0, [pc, #200]	@ (8007b58 <_printf_i+0x23c>)
 8007a90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a94:	6823      	ldr	r3, [r4, #0]
 8007a96:	6831      	ldr	r1, [r6, #0]
 8007a98:	061f      	lsls	r7, r3, #24
 8007a9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a9e:	d402      	bmi.n	8007aa6 <_printf_i+0x18a>
 8007aa0:	065f      	lsls	r7, r3, #25
 8007aa2:	bf48      	it	mi
 8007aa4:	b2ad      	uxthmi	r5, r5
 8007aa6:	6031      	str	r1, [r6, #0]
 8007aa8:	07d9      	lsls	r1, r3, #31
 8007aaa:	bf44      	itt	mi
 8007aac:	f043 0320 	orrmi.w	r3, r3, #32
 8007ab0:	6023      	strmi	r3, [r4, #0]
 8007ab2:	b11d      	cbz	r5, 8007abc <_printf_i+0x1a0>
 8007ab4:	2310      	movs	r3, #16
 8007ab6:	e7ab      	b.n	8007a10 <_printf_i+0xf4>
 8007ab8:	4826      	ldr	r0, [pc, #152]	@ (8007b54 <_printf_i+0x238>)
 8007aba:	e7e9      	b.n	8007a90 <_printf_i+0x174>
 8007abc:	6823      	ldr	r3, [r4, #0]
 8007abe:	f023 0320 	bic.w	r3, r3, #32
 8007ac2:	6023      	str	r3, [r4, #0]
 8007ac4:	e7f6      	b.n	8007ab4 <_printf_i+0x198>
 8007ac6:	4616      	mov	r6, r2
 8007ac8:	e7bd      	b.n	8007a46 <_printf_i+0x12a>
 8007aca:	6833      	ldr	r3, [r6, #0]
 8007acc:	6825      	ldr	r5, [r4, #0]
 8007ace:	1d18      	adds	r0, r3, #4
 8007ad0:	6961      	ldr	r1, [r4, #20]
 8007ad2:	6030      	str	r0, [r6, #0]
 8007ad4:	062e      	lsls	r6, r5, #24
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	d501      	bpl.n	8007ade <_printf_i+0x1c2>
 8007ada:	6019      	str	r1, [r3, #0]
 8007adc:	e002      	b.n	8007ae4 <_printf_i+0x1c8>
 8007ade:	0668      	lsls	r0, r5, #25
 8007ae0:	d5fb      	bpl.n	8007ada <_printf_i+0x1be>
 8007ae2:	8019      	strh	r1, [r3, #0]
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	4616      	mov	r6, r2
 8007ae8:	6123      	str	r3, [r4, #16]
 8007aea:	e7bc      	b.n	8007a66 <_printf_i+0x14a>
 8007aec:	6833      	ldr	r3, [r6, #0]
 8007aee:	2100      	movs	r1, #0
 8007af0:	1d1a      	adds	r2, r3, #4
 8007af2:	6032      	str	r2, [r6, #0]
 8007af4:	681e      	ldr	r6, [r3, #0]
 8007af6:	6862      	ldr	r2, [r4, #4]
 8007af8:	4630      	mov	r0, r6
 8007afa:	f000 f9e4 	bl	8007ec6 <memchr>
 8007afe:	b108      	cbz	r0, 8007b04 <_printf_i+0x1e8>
 8007b00:	1b80      	subs	r0, r0, r6
 8007b02:	6060      	str	r0, [r4, #4]
 8007b04:	6863      	ldr	r3, [r4, #4]
 8007b06:	6123      	str	r3, [r4, #16]
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b0e:	e7aa      	b.n	8007a66 <_printf_i+0x14a>
 8007b10:	4632      	mov	r2, r6
 8007b12:	4649      	mov	r1, r9
 8007b14:	4640      	mov	r0, r8
 8007b16:	6923      	ldr	r3, [r4, #16]
 8007b18:	47d0      	blx	sl
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	d0ad      	beq.n	8007a7a <_printf_i+0x15e>
 8007b1e:	6823      	ldr	r3, [r4, #0]
 8007b20:	079b      	lsls	r3, r3, #30
 8007b22:	d413      	bmi.n	8007b4c <_printf_i+0x230>
 8007b24:	68e0      	ldr	r0, [r4, #12]
 8007b26:	9b03      	ldr	r3, [sp, #12]
 8007b28:	4298      	cmp	r0, r3
 8007b2a:	bfb8      	it	lt
 8007b2c:	4618      	movlt	r0, r3
 8007b2e:	e7a6      	b.n	8007a7e <_printf_i+0x162>
 8007b30:	2301      	movs	r3, #1
 8007b32:	4632      	mov	r2, r6
 8007b34:	4649      	mov	r1, r9
 8007b36:	4640      	mov	r0, r8
 8007b38:	47d0      	blx	sl
 8007b3a:	3001      	adds	r0, #1
 8007b3c:	d09d      	beq.n	8007a7a <_printf_i+0x15e>
 8007b3e:	3501      	adds	r5, #1
 8007b40:	68e3      	ldr	r3, [r4, #12]
 8007b42:	9903      	ldr	r1, [sp, #12]
 8007b44:	1a5b      	subs	r3, r3, r1
 8007b46:	42ab      	cmp	r3, r5
 8007b48:	dcf2      	bgt.n	8007b30 <_printf_i+0x214>
 8007b4a:	e7eb      	b.n	8007b24 <_printf_i+0x208>
 8007b4c:	2500      	movs	r5, #0
 8007b4e:	f104 0619 	add.w	r6, r4, #25
 8007b52:	e7f5      	b.n	8007b40 <_printf_i+0x224>
 8007b54:	08009e68 	.word	0x08009e68
 8007b58:	08009e79 	.word	0x08009e79

08007b5c <std>:
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	b510      	push	{r4, lr}
 8007b60:	4604      	mov	r4, r0
 8007b62:	e9c0 3300 	strd	r3, r3, [r0]
 8007b66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b6a:	6083      	str	r3, [r0, #8]
 8007b6c:	8181      	strh	r1, [r0, #12]
 8007b6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b70:	81c2      	strh	r2, [r0, #14]
 8007b72:	6183      	str	r3, [r0, #24]
 8007b74:	4619      	mov	r1, r3
 8007b76:	2208      	movs	r2, #8
 8007b78:	305c      	adds	r0, #92	@ 0x5c
 8007b7a:	f000 f914 	bl	8007da6 <memset>
 8007b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb4 <std+0x58>)
 8007b80:	6224      	str	r4, [r4, #32]
 8007b82:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b84:	4b0c      	ldr	r3, [pc, #48]	@ (8007bb8 <std+0x5c>)
 8007b86:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b88:	4b0c      	ldr	r3, [pc, #48]	@ (8007bbc <std+0x60>)
 8007b8a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc0 <std+0x64>)
 8007b8e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b90:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc4 <std+0x68>)
 8007b92:	429c      	cmp	r4, r3
 8007b94:	d006      	beq.n	8007ba4 <std+0x48>
 8007b96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b9a:	4294      	cmp	r4, r2
 8007b9c:	d002      	beq.n	8007ba4 <std+0x48>
 8007b9e:	33d0      	adds	r3, #208	@ 0xd0
 8007ba0:	429c      	cmp	r4, r3
 8007ba2:	d105      	bne.n	8007bb0 <std+0x54>
 8007ba4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bac:	f000 b988 	b.w	8007ec0 <__retarget_lock_init_recursive>
 8007bb0:	bd10      	pop	{r4, pc}
 8007bb2:	bf00      	nop
 8007bb4:	08007d21 	.word	0x08007d21
 8007bb8:	08007d43 	.word	0x08007d43
 8007bbc:	08007d7b 	.word	0x08007d7b
 8007bc0:	08007d9f 	.word	0x08007d9f
 8007bc4:	200002ec 	.word	0x200002ec

08007bc8 <stdio_exit_handler>:
 8007bc8:	4a02      	ldr	r2, [pc, #8]	@ (8007bd4 <stdio_exit_handler+0xc>)
 8007bca:	4903      	ldr	r1, [pc, #12]	@ (8007bd8 <stdio_exit_handler+0x10>)
 8007bcc:	4803      	ldr	r0, [pc, #12]	@ (8007bdc <stdio_exit_handler+0x14>)
 8007bce:	f000 b869 	b.w	8007ca4 <_fwalk_sglue>
 8007bd2:	bf00      	nop
 8007bd4:	2000000c 	.word	0x2000000c
 8007bd8:	080096c9 	.word	0x080096c9
 8007bdc:	2000001c 	.word	0x2000001c

08007be0 <cleanup_stdio>:
 8007be0:	6841      	ldr	r1, [r0, #4]
 8007be2:	4b0c      	ldr	r3, [pc, #48]	@ (8007c14 <cleanup_stdio+0x34>)
 8007be4:	b510      	push	{r4, lr}
 8007be6:	4299      	cmp	r1, r3
 8007be8:	4604      	mov	r4, r0
 8007bea:	d001      	beq.n	8007bf0 <cleanup_stdio+0x10>
 8007bec:	f001 fd6c 	bl	80096c8 <_fflush_r>
 8007bf0:	68a1      	ldr	r1, [r4, #8]
 8007bf2:	4b09      	ldr	r3, [pc, #36]	@ (8007c18 <cleanup_stdio+0x38>)
 8007bf4:	4299      	cmp	r1, r3
 8007bf6:	d002      	beq.n	8007bfe <cleanup_stdio+0x1e>
 8007bf8:	4620      	mov	r0, r4
 8007bfa:	f001 fd65 	bl	80096c8 <_fflush_r>
 8007bfe:	68e1      	ldr	r1, [r4, #12]
 8007c00:	4b06      	ldr	r3, [pc, #24]	@ (8007c1c <cleanup_stdio+0x3c>)
 8007c02:	4299      	cmp	r1, r3
 8007c04:	d004      	beq.n	8007c10 <cleanup_stdio+0x30>
 8007c06:	4620      	mov	r0, r4
 8007c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c0c:	f001 bd5c 	b.w	80096c8 <_fflush_r>
 8007c10:	bd10      	pop	{r4, pc}
 8007c12:	bf00      	nop
 8007c14:	200002ec 	.word	0x200002ec
 8007c18:	20000354 	.word	0x20000354
 8007c1c:	200003bc 	.word	0x200003bc

08007c20 <global_stdio_init.part.0>:
 8007c20:	b510      	push	{r4, lr}
 8007c22:	4b0b      	ldr	r3, [pc, #44]	@ (8007c50 <global_stdio_init.part.0+0x30>)
 8007c24:	4c0b      	ldr	r4, [pc, #44]	@ (8007c54 <global_stdio_init.part.0+0x34>)
 8007c26:	4a0c      	ldr	r2, [pc, #48]	@ (8007c58 <global_stdio_init.part.0+0x38>)
 8007c28:	4620      	mov	r0, r4
 8007c2a:	601a      	str	r2, [r3, #0]
 8007c2c:	2104      	movs	r1, #4
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f7ff ff94 	bl	8007b5c <std>
 8007c34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c38:	2201      	movs	r2, #1
 8007c3a:	2109      	movs	r1, #9
 8007c3c:	f7ff ff8e 	bl	8007b5c <std>
 8007c40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c44:	2202      	movs	r2, #2
 8007c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c4a:	2112      	movs	r1, #18
 8007c4c:	f7ff bf86 	b.w	8007b5c <std>
 8007c50:	20000424 	.word	0x20000424
 8007c54:	200002ec 	.word	0x200002ec
 8007c58:	08007bc9 	.word	0x08007bc9

08007c5c <__sfp_lock_acquire>:
 8007c5c:	4801      	ldr	r0, [pc, #4]	@ (8007c64 <__sfp_lock_acquire+0x8>)
 8007c5e:	f000 b930 	b.w	8007ec2 <__retarget_lock_acquire_recursive>
 8007c62:	bf00      	nop
 8007c64:	2000042d 	.word	0x2000042d

08007c68 <__sfp_lock_release>:
 8007c68:	4801      	ldr	r0, [pc, #4]	@ (8007c70 <__sfp_lock_release+0x8>)
 8007c6a:	f000 b92b 	b.w	8007ec4 <__retarget_lock_release_recursive>
 8007c6e:	bf00      	nop
 8007c70:	2000042d 	.word	0x2000042d

08007c74 <__sinit>:
 8007c74:	b510      	push	{r4, lr}
 8007c76:	4604      	mov	r4, r0
 8007c78:	f7ff fff0 	bl	8007c5c <__sfp_lock_acquire>
 8007c7c:	6a23      	ldr	r3, [r4, #32]
 8007c7e:	b11b      	cbz	r3, 8007c88 <__sinit+0x14>
 8007c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c84:	f7ff bff0 	b.w	8007c68 <__sfp_lock_release>
 8007c88:	4b04      	ldr	r3, [pc, #16]	@ (8007c9c <__sinit+0x28>)
 8007c8a:	6223      	str	r3, [r4, #32]
 8007c8c:	4b04      	ldr	r3, [pc, #16]	@ (8007ca0 <__sinit+0x2c>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1f5      	bne.n	8007c80 <__sinit+0xc>
 8007c94:	f7ff ffc4 	bl	8007c20 <global_stdio_init.part.0>
 8007c98:	e7f2      	b.n	8007c80 <__sinit+0xc>
 8007c9a:	bf00      	nop
 8007c9c:	08007be1 	.word	0x08007be1
 8007ca0:	20000424 	.word	0x20000424

08007ca4 <_fwalk_sglue>:
 8007ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ca8:	4607      	mov	r7, r0
 8007caa:	4688      	mov	r8, r1
 8007cac:	4614      	mov	r4, r2
 8007cae:	2600      	movs	r6, #0
 8007cb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cb4:	f1b9 0901 	subs.w	r9, r9, #1
 8007cb8:	d505      	bpl.n	8007cc6 <_fwalk_sglue+0x22>
 8007cba:	6824      	ldr	r4, [r4, #0]
 8007cbc:	2c00      	cmp	r4, #0
 8007cbe:	d1f7      	bne.n	8007cb0 <_fwalk_sglue+0xc>
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cc6:	89ab      	ldrh	r3, [r5, #12]
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d907      	bls.n	8007cdc <_fwalk_sglue+0x38>
 8007ccc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	d003      	beq.n	8007cdc <_fwalk_sglue+0x38>
 8007cd4:	4629      	mov	r1, r5
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	47c0      	blx	r8
 8007cda:	4306      	orrs	r6, r0
 8007cdc:	3568      	adds	r5, #104	@ 0x68
 8007cde:	e7e9      	b.n	8007cb4 <_fwalk_sglue+0x10>

08007ce0 <siprintf>:
 8007ce0:	b40e      	push	{r1, r2, r3}
 8007ce2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ce6:	b500      	push	{lr}
 8007ce8:	b09c      	sub	sp, #112	@ 0x70
 8007cea:	ab1d      	add	r3, sp, #116	@ 0x74
 8007cec:	9002      	str	r0, [sp, #8]
 8007cee:	9006      	str	r0, [sp, #24]
 8007cf0:	9107      	str	r1, [sp, #28]
 8007cf2:	9104      	str	r1, [sp, #16]
 8007cf4:	4808      	ldr	r0, [pc, #32]	@ (8007d18 <siprintf+0x38>)
 8007cf6:	4909      	ldr	r1, [pc, #36]	@ (8007d1c <siprintf+0x3c>)
 8007cf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cfc:	9105      	str	r1, [sp, #20]
 8007cfe:	6800      	ldr	r0, [r0, #0]
 8007d00:	a902      	add	r1, sp, #8
 8007d02:	9301      	str	r3, [sp, #4]
 8007d04:	f001 fb64 	bl	80093d0 <_svfiprintf_r>
 8007d08:	2200      	movs	r2, #0
 8007d0a:	9b02      	ldr	r3, [sp, #8]
 8007d0c:	701a      	strb	r2, [r3, #0]
 8007d0e:	b01c      	add	sp, #112	@ 0x70
 8007d10:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d14:	b003      	add	sp, #12
 8007d16:	4770      	bx	lr
 8007d18:	20000018 	.word	0x20000018
 8007d1c:	ffff0208 	.word	0xffff0208

08007d20 <__sread>:
 8007d20:	b510      	push	{r4, lr}
 8007d22:	460c      	mov	r4, r1
 8007d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d28:	f000 f86c 	bl	8007e04 <_read_r>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	bfab      	itete	ge
 8007d30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d32:	89a3      	ldrhlt	r3, [r4, #12]
 8007d34:	181b      	addge	r3, r3, r0
 8007d36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d3a:	bfac      	ite	ge
 8007d3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d3e:	81a3      	strhlt	r3, [r4, #12]
 8007d40:	bd10      	pop	{r4, pc}

08007d42 <__swrite>:
 8007d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d46:	461f      	mov	r7, r3
 8007d48:	898b      	ldrh	r3, [r1, #12]
 8007d4a:	4605      	mov	r5, r0
 8007d4c:	05db      	lsls	r3, r3, #23
 8007d4e:	460c      	mov	r4, r1
 8007d50:	4616      	mov	r6, r2
 8007d52:	d505      	bpl.n	8007d60 <__swrite+0x1e>
 8007d54:	2302      	movs	r3, #2
 8007d56:	2200      	movs	r2, #0
 8007d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d5c:	f000 f840 	bl	8007de0 <_lseek_r>
 8007d60:	89a3      	ldrh	r3, [r4, #12]
 8007d62:	4632      	mov	r2, r6
 8007d64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d68:	81a3      	strh	r3, [r4, #12]
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	463b      	mov	r3, r7
 8007d6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d76:	f000 b867 	b.w	8007e48 <_write_r>

08007d7a <__sseek>:
 8007d7a:	b510      	push	{r4, lr}
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d82:	f000 f82d 	bl	8007de0 <_lseek_r>
 8007d86:	1c43      	adds	r3, r0, #1
 8007d88:	89a3      	ldrh	r3, [r4, #12]
 8007d8a:	bf15      	itete	ne
 8007d8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d96:	81a3      	strheq	r3, [r4, #12]
 8007d98:	bf18      	it	ne
 8007d9a:	81a3      	strhne	r3, [r4, #12]
 8007d9c:	bd10      	pop	{r4, pc}

08007d9e <__sclose>:
 8007d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da2:	f000 b80d 	b.w	8007dc0 <_close_r>

08007da6 <memset>:
 8007da6:	4603      	mov	r3, r0
 8007da8:	4402      	add	r2, r0
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d100      	bne.n	8007db0 <memset+0xa>
 8007dae:	4770      	bx	lr
 8007db0:	f803 1b01 	strb.w	r1, [r3], #1
 8007db4:	e7f9      	b.n	8007daa <memset+0x4>
	...

08007db8 <_localeconv_r>:
 8007db8:	4800      	ldr	r0, [pc, #0]	@ (8007dbc <_localeconv_r+0x4>)
 8007dba:	4770      	bx	lr
 8007dbc:	20000158 	.word	0x20000158

08007dc0 <_close_r>:
 8007dc0:	b538      	push	{r3, r4, r5, lr}
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	4d05      	ldr	r5, [pc, #20]	@ (8007ddc <_close_r+0x1c>)
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	4608      	mov	r0, r1
 8007dca:	602b      	str	r3, [r5, #0]
 8007dcc:	f7f9 fdc5 	bl	800195a <_close>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_close_r+0x1a>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_close_r+0x1a>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	20000428 	.word	0x20000428

08007de0 <_lseek_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4604      	mov	r4, r0
 8007de4:	4608      	mov	r0, r1
 8007de6:	4611      	mov	r1, r2
 8007de8:	2200      	movs	r2, #0
 8007dea:	4d05      	ldr	r5, [pc, #20]	@ (8007e00 <_lseek_r+0x20>)
 8007dec:	602a      	str	r2, [r5, #0]
 8007dee:	461a      	mov	r2, r3
 8007df0:	f7f9 fdd7 	bl	80019a2 <_lseek>
 8007df4:	1c43      	adds	r3, r0, #1
 8007df6:	d102      	bne.n	8007dfe <_lseek_r+0x1e>
 8007df8:	682b      	ldr	r3, [r5, #0]
 8007dfa:	b103      	cbz	r3, 8007dfe <_lseek_r+0x1e>
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	bd38      	pop	{r3, r4, r5, pc}
 8007e00:	20000428 	.word	0x20000428

08007e04 <_read_r>:
 8007e04:	b538      	push	{r3, r4, r5, lr}
 8007e06:	4604      	mov	r4, r0
 8007e08:	4608      	mov	r0, r1
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	4d05      	ldr	r5, [pc, #20]	@ (8007e24 <_read_r+0x20>)
 8007e10:	602a      	str	r2, [r5, #0]
 8007e12:	461a      	mov	r2, r3
 8007e14:	f7f9 fd68 	bl	80018e8 <_read>
 8007e18:	1c43      	adds	r3, r0, #1
 8007e1a:	d102      	bne.n	8007e22 <_read_r+0x1e>
 8007e1c:	682b      	ldr	r3, [r5, #0]
 8007e1e:	b103      	cbz	r3, 8007e22 <_read_r+0x1e>
 8007e20:	6023      	str	r3, [r4, #0]
 8007e22:	bd38      	pop	{r3, r4, r5, pc}
 8007e24:	20000428 	.word	0x20000428

08007e28 <_sbrk_r>:
 8007e28:	b538      	push	{r3, r4, r5, lr}
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	4d05      	ldr	r5, [pc, #20]	@ (8007e44 <_sbrk_r+0x1c>)
 8007e2e:	4604      	mov	r4, r0
 8007e30:	4608      	mov	r0, r1
 8007e32:	602b      	str	r3, [r5, #0]
 8007e34:	f7f9 fdc2 	bl	80019bc <_sbrk>
 8007e38:	1c43      	adds	r3, r0, #1
 8007e3a:	d102      	bne.n	8007e42 <_sbrk_r+0x1a>
 8007e3c:	682b      	ldr	r3, [r5, #0]
 8007e3e:	b103      	cbz	r3, 8007e42 <_sbrk_r+0x1a>
 8007e40:	6023      	str	r3, [r4, #0]
 8007e42:	bd38      	pop	{r3, r4, r5, pc}
 8007e44:	20000428 	.word	0x20000428

08007e48 <_write_r>:
 8007e48:	b538      	push	{r3, r4, r5, lr}
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	4611      	mov	r1, r2
 8007e50:	2200      	movs	r2, #0
 8007e52:	4d05      	ldr	r5, [pc, #20]	@ (8007e68 <_write_r+0x20>)
 8007e54:	602a      	str	r2, [r5, #0]
 8007e56:	461a      	mov	r2, r3
 8007e58:	f7f9 fd63 	bl	8001922 <_write>
 8007e5c:	1c43      	adds	r3, r0, #1
 8007e5e:	d102      	bne.n	8007e66 <_write_r+0x1e>
 8007e60:	682b      	ldr	r3, [r5, #0]
 8007e62:	b103      	cbz	r3, 8007e66 <_write_r+0x1e>
 8007e64:	6023      	str	r3, [r4, #0]
 8007e66:	bd38      	pop	{r3, r4, r5, pc}
 8007e68:	20000428 	.word	0x20000428

08007e6c <__errno>:
 8007e6c:	4b01      	ldr	r3, [pc, #4]	@ (8007e74 <__errno+0x8>)
 8007e6e:	6818      	ldr	r0, [r3, #0]
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	20000018 	.word	0x20000018

08007e78 <__libc_init_array>:
 8007e78:	b570      	push	{r4, r5, r6, lr}
 8007e7a:	2600      	movs	r6, #0
 8007e7c:	4d0c      	ldr	r5, [pc, #48]	@ (8007eb0 <__libc_init_array+0x38>)
 8007e7e:	4c0d      	ldr	r4, [pc, #52]	@ (8007eb4 <__libc_init_array+0x3c>)
 8007e80:	1b64      	subs	r4, r4, r5
 8007e82:	10a4      	asrs	r4, r4, #2
 8007e84:	42a6      	cmp	r6, r4
 8007e86:	d109      	bne.n	8007e9c <__libc_init_array+0x24>
 8007e88:	f001 ffaa 	bl	8009de0 <_init>
 8007e8c:	2600      	movs	r6, #0
 8007e8e:	4d0a      	ldr	r5, [pc, #40]	@ (8007eb8 <__libc_init_array+0x40>)
 8007e90:	4c0a      	ldr	r4, [pc, #40]	@ (8007ebc <__libc_init_array+0x44>)
 8007e92:	1b64      	subs	r4, r4, r5
 8007e94:	10a4      	asrs	r4, r4, #2
 8007e96:	42a6      	cmp	r6, r4
 8007e98:	d105      	bne.n	8007ea6 <__libc_init_array+0x2e>
 8007e9a:	bd70      	pop	{r4, r5, r6, pc}
 8007e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ea0:	4798      	blx	r3
 8007ea2:	3601      	adds	r6, #1
 8007ea4:	e7ee      	b.n	8007e84 <__libc_init_array+0xc>
 8007ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eaa:	4798      	blx	r3
 8007eac:	3601      	adds	r6, #1
 8007eae:	e7f2      	b.n	8007e96 <__libc_init_array+0x1e>
 8007eb0:	0800a1d0 	.word	0x0800a1d0
 8007eb4:	0800a1d0 	.word	0x0800a1d0
 8007eb8:	0800a1d0 	.word	0x0800a1d0
 8007ebc:	0800a1d4 	.word	0x0800a1d4

08007ec0 <__retarget_lock_init_recursive>:
 8007ec0:	4770      	bx	lr

08007ec2 <__retarget_lock_acquire_recursive>:
 8007ec2:	4770      	bx	lr

08007ec4 <__retarget_lock_release_recursive>:
 8007ec4:	4770      	bx	lr

08007ec6 <memchr>:
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	b510      	push	{r4, lr}
 8007eca:	b2c9      	uxtb	r1, r1
 8007ecc:	4402      	add	r2, r0
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	d101      	bne.n	8007ed8 <memchr+0x12>
 8007ed4:	2000      	movs	r0, #0
 8007ed6:	e003      	b.n	8007ee0 <memchr+0x1a>
 8007ed8:	7804      	ldrb	r4, [r0, #0]
 8007eda:	3301      	adds	r3, #1
 8007edc:	428c      	cmp	r4, r1
 8007ede:	d1f6      	bne.n	8007ece <memchr+0x8>
 8007ee0:	bd10      	pop	{r4, pc}

08007ee2 <quorem>:
 8007ee2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ee6:	6903      	ldr	r3, [r0, #16]
 8007ee8:	690c      	ldr	r4, [r1, #16]
 8007eea:	4607      	mov	r7, r0
 8007eec:	42a3      	cmp	r3, r4
 8007eee:	db7e      	blt.n	8007fee <quorem+0x10c>
 8007ef0:	3c01      	subs	r4, #1
 8007ef2:	00a3      	lsls	r3, r4, #2
 8007ef4:	f100 0514 	add.w	r5, r0, #20
 8007ef8:	f101 0814 	add.w	r8, r1, #20
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f02:	9301      	str	r3, [sp, #4]
 8007f04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007f08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	fbb2 f6f3 	udiv	r6, r2, r3
 8007f14:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007f18:	d32e      	bcc.n	8007f78 <quorem+0x96>
 8007f1a:	f04f 0a00 	mov.w	sl, #0
 8007f1e:	46c4      	mov	ip, r8
 8007f20:	46ae      	mov	lr, r5
 8007f22:	46d3      	mov	fp, sl
 8007f24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f28:	b298      	uxth	r0, r3
 8007f2a:	fb06 a000 	mla	r0, r6, r0, sl
 8007f2e:	0c1b      	lsrs	r3, r3, #16
 8007f30:	0c02      	lsrs	r2, r0, #16
 8007f32:	fb06 2303 	mla	r3, r6, r3, r2
 8007f36:	f8de 2000 	ldr.w	r2, [lr]
 8007f3a:	b280      	uxth	r0, r0
 8007f3c:	b292      	uxth	r2, r2
 8007f3e:	1a12      	subs	r2, r2, r0
 8007f40:	445a      	add	r2, fp
 8007f42:	f8de 0000 	ldr.w	r0, [lr]
 8007f46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007f50:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007f54:	b292      	uxth	r2, r2
 8007f56:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007f5a:	45e1      	cmp	r9, ip
 8007f5c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007f60:	f84e 2b04 	str.w	r2, [lr], #4
 8007f64:	d2de      	bcs.n	8007f24 <quorem+0x42>
 8007f66:	9b00      	ldr	r3, [sp, #0]
 8007f68:	58eb      	ldr	r3, [r5, r3]
 8007f6a:	b92b      	cbnz	r3, 8007f78 <quorem+0x96>
 8007f6c:	9b01      	ldr	r3, [sp, #4]
 8007f6e:	3b04      	subs	r3, #4
 8007f70:	429d      	cmp	r5, r3
 8007f72:	461a      	mov	r2, r3
 8007f74:	d32f      	bcc.n	8007fd6 <quorem+0xf4>
 8007f76:	613c      	str	r4, [r7, #16]
 8007f78:	4638      	mov	r0, r7
 8007f7a:	f001 f8c5 	bl	8009108 <__mcmp>
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	db25      	blt.n	8007fce <quorem+0xec>
 8007f82:	4629      	mov	r1, r5
 8007f84:	2000      	movs	r0, #0
 8007f86:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f8a:	f8d1 c000 	ldr.w	ip, [r1]
 8007f8e:	fa1f fe82 	uxth.w	lr, r2
 8007f92:	fa1f f38c 	uxth.w	r3, ip
 8007f96:	eba3 030e 	sub.w	r3, r3, lr
 8007f9a:	4403      	add	r3, r0
 8007f9c:	0c12      	lsrs	r2, r2, #16
 8007f9e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007fa2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fac:	45c1      	cmp	r9, r8
 8007fae:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007fb2:	f841 3b04 	str.w	r3, [r1], #4
 8007fb6:	d2e6      	bcs.n	8007f86 <quorem+0xa4>
 8007fb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fc0:	b922      	cbnz	r2, 8007fcc <quorem+0xea>
 8007fc2:	3b04      	subs	r3, #4
 8007fc4:	429d      	cmp	r5, r3
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	d30b      	bcc.n	8007fe2 <quorem+0x100>
 8007fca:	613c      	str	r4, [r7, #16]
 8007fcc:	3601      	adds	r6, #1
 8007fce:	4630      	mov	r0, r6
 8007fd0:	b003      	add	sp, #12
 8007fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd6:	6812      	ldr	r2, [r2, #0]
 8007fd8:	3b04      	subs	r3, #4
 8007fda:	2a00      	cmp	r2, #0
 8007fdc:	d1cb      	bne.n	8007f76 <quorem+0x94>
 8007fde:	3c01      	subs	r4, #1
 8007fe0:	e7c6      	b.n	8007f70 <quorem+0x8e>
 8007fe2:	6812      	ldr	r2, [r2, #0]
 8007fe4:	3b04      	subs	r3, #4
 8007fe6:	2a00      	cmp	r2, #0
 8007fe8:	d1ef      	bne.n	8007fca <quorem+0xe8>
 8007fea:	3c01      	subs	r4, #1
 8007fec:	e7ea      	b.n	8007fc4 <quorem+0xe2>
 8007fee:	2000      	movs	r0, #0
 8007ff0:	e7ee      	b.n	8007fd0 <quorem+0xee>
 8007ff2:	0000      	movs	r0, r0
 8007ff4:	0000      	movs	r0, r0
	...

08007ff8 <_dtoa_r>:
 8007ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffc:	4614      	mov	r4, r2
 8007ffe:	461d      	mov	r5, r3
 8008000:	69c7      	ldr	r7, [r0, #28]
 8008002:	b097      	sub	sp, #92	@ 0x5c
 8008004:	4683      	mov	fp, r0
 8008006:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800800a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800800c:	b97f      	cbnz	r7, 800802e <_dtoa_r+0x36>
 800800e:	2010      	movs	r0, #16
 8008010:	f7ff f88a 	bl	8007128 <malloc>
 8008014:	4602      	mov	r2, r0
 8008016:	f8cb 001c 	str.w	r0, [fp, #28]
 800801a:	b920      	cbnz	r0, 8008026 <_dtoa_r+0x2e>
 800801c:	21ef      	movs	r1, #239	@ 0xef
 800801e:	4ba8      	ldr	r3, [pc, #672]	@ (80082c0 <_dtoa_r+0x2c8>)
 8008020:	48a8      	ldr	r0, [pc, #672]	@ (80082c4 <_dtoa_r+0x2cc>)
 8008022:	f001 fba1 	bl	8009768 <__assert_func>
 8008026:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800802a:	6007      	str	r7, [r0, #0]
 800802c:	60c7      	str	r7, [r0, #12]
 800802e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008032:	6819      	ldr	r1, [r3, #0]
 8008034:	b159      	cbz	r1, 800804e <_dtoa_r+0x56>
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	2301      	movs	r3, #1
 800803a:	4093      	lsls	r3, r2
 800803c:	604a      	str	r2, [r1, #4]
 800803e:	608b      	str	r3, [r1, #8]
 8008040:	4658      	mov	r0, fp
 8008042:	f000 fe29 	bl	8008c98 <_Bfree>
 8008046:	2200      	movs	r2, #0
 8008048:	f8db 301c 	ldr.w	r3, [fp, #28]
 800804c:	601a      	str	r2, [r3, #0]
 800804e:	1e2b      	subs	r3, r5, #0
 8008050:	bfaf      	iteee	ge
 8008052:	2300      	movge	r3, #0
 8008054:	2201      	movlt	r2, #1
 8008056:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800805a:	9303      	strlt	r3, [sp, #12]
 800805c:	bfa8      	it	ge
 800805e:	6033      	strge	r3, [r6, #0]
 8008060:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008064:	4b98      	ldr	r3, [pc, #608]	@ (80082c8 <_dtoa_r+0x2d0>)
 8008066:	bfb8      	it	lt
 8008068:	6032      	strlt	r2, [r6, #0]
 800806a:	ea33 0308 	bics.w	r3, r3, r8
 800806e:	d112      	bne.n	8008096 <_dtoa_r+0x9e>
 8008070:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008074:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008076:	6013      	str	r3, [r2, #0]
 8008078:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800807c:	4323      	orrs	r3, r4
 800807e:	f000 8550 	beq.w	8008b22 <_dtoa_r+0xb2a>
 8008082:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008084:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80082cc <_dtoa_r+0x2d4>
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 8552 	beq.w	8008b32 <_dtoa_r+0xb3a>
 800808e:	f10a 0303 	add.w	r3, sl, #3
 8008092:	f000 bd4c 	b.w	8008b2e <_dtoa_r+0xb36>
 8008096:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800809a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800809e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080a2:	2200      	movs	r2, #0
 80080a4:	2300      	movs	r3, #0
 80080a6:	f7f8 fc7f 	bl	80009a8 <__aeabi_dcmpeq>
 80080aa:	4607      	mov	r7, r0
 80080ac:	b158      	cbz	r0, 80080c6 <_dtoa_r+0xce>
 80080ae:	2301      	movs	r3, #1
 80080b0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80080b2:	6013      	str	r3, [r2, #0]
 80080b4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80080b6:	b113      	cbz	r3, 80080be <_dtoa_r+0xc6>
 80080b8:	4b85      	ldr	r3, [pc, #532]	@ (80082d0 <_dtoa_r+0x2d8>)
 80080ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80080bc:	6013      	str	r3, [r2, #0]
 80080be:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80082d4 <_dtoa_r+0x2dc>
 80080c2:	f000 bd36 	b.w	8008b32 <_dtoa_r+0xb3a>
 80080c6:	ab14      	add	r3, sp, #80	@ 0x50
 80080c8:	9301      	str	r3, [sp, #4]
 80080ca:	ab15      	add	r3, sp, #84	@ 0x54
 80080cc:	9300      	str	r3, [sp, #0]
 80080ce:	4658      	mov	r0, fp
 80080d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80080d4:	f001 f8c8 	bl	8009268 <__d2b>
 80080d8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80080dc:	4681      	mov	r9, r0
 80080de:	2e00      	cmp	r6, #0
 80080e0:	d077      	beq.n	80081d2 <_dtoa_r+0x1da>
 80080e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080e8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80080ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080f0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80080f4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80080f8:	9712      	str	r7, [sp, #72]	@ 0x48
 80080fa:	4619      	mov	r1, r3
 80080fc:	2200      	movs	r2, #0
 80080fe:	4b76      	ldr	r3, [pc, #472]	@ (80082d8 <_dtoa_r+0x2e0>)
 8008100:	f7f8 f832 	bl	8000168 <__aeabi_dsub>
 8008104:	a368      	add	r3, pc, #416	@ (adr r3, 80082a8 <_dtoa_r+0x2b0>)
 8008106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810a:	f7f8 f9e5 	bl	80004d8 <__aeabi_dmul>
 800810e:	a368      	add	r3, pc, #416	@ (adr r3, 80082b0 <_dtoa_r+0x2b8>)
 8008110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008114:	f7f8 f82a 	bl	800016c <__adddf3>
 8008118:	4604      	mov	r4, r0
 800811a:	4630      	mov	r0, r6
 800811c:	460d      	mov	r5, r1
 800811e:	f7f8 f971 	bl	8000404 <__aeabi_i2d>
 8008122:	a365      	add	r3, pc, #404	@ (adr r3, 80082b8 <_dtoa_r+0x2c0>)
 8008124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008128:	f7f8 f9d6 	bl	80004d8 <__aeabi_dmul>
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	4620      	mov	r0, r4
 8008132:	4629      	mov	r1, r5
 8008134:	f7f8 f81a 	bl	800016c <__adddf3>
 8008138:	4604      	mov	r4, r0
 800813a:	460d      	mov	r5, r1
 800813c:	f7f8 fc7c 	bl	8000a38 <__aeabi_d2iz>
 8008140:	2200      	movs	r2, #0
 8008142:	4607      	mov	r7, r0
 8008144:	2300      	movs	r3, #0
 8008146:	4620      	mov	r0, r4
 8008148:	4629      	mov	r1, r5
 800814a:	f7f8 fc37 	bl	80009bc <__aeabi_dcmplt>
 800814e:	b140      	cbz	r0, 8008162 <_dtoa_r+0x16a>
 8008150:	4638      	mov	r0, r7
 8008152:	f7f8 f957 	bl	8000404 <__aeabi_i2d>
 8008156:	4622      	mov	r2, r4
 8008158:	462b      	mov	r3, r5
 800815a:	f7f8 fc25 	bl	80009a8 <__aeabi_dcmpeq>
 800815e:	b900      	cbnz	r0, 8008162 <_dtoa_r+0x16a>
 8008160:	3f01      	subs	r7, #1
 8008162:	2f16      	cmp	r7, #22
 8008164:	d853      	bhi.n	800820e <_dtoa_r+0x216>
 8008166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800816a:	4b5c      	ldr	r3, [pc, #368]	@ (80082dc <_dtoa_r+0x2e4>)
 800816c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008174:	f7f8 fc22 	bl	80009bc <__aeabi_dcmplt>
 8008178:	2800      	cmp	r0, #0
 800817a:	d04a      	beq.n	8008212 <_dtoa_r+0x21a>
 800817c:	2300      	movs	r3, #0
 800817e:	3f01      	subs	r7, #1
 8008180:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008182:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008184:	1b9b      	subs	r3, r3, r6
 8008186:	1e5a      	subs	r2, r3, #1
 8008188:	bf46      	itte	mi
 800818a:	f1c3 0801 	rsbmi	r8, r3, #1
 800818e:	2300      	movmi	r3, #0
 8008190:	f04f 0800 	movpl.w	r8, #0
 8008194:	9209      	str	r2, [sp, #36]	@ 0x24
 8008196:	bf48      	it	mi
 8008198:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800819a:	2f00      	cmp	r7, #0
 800819c:	db3b      	blt.n	8008216 <_dtoa_r+0x21e>
 800819e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a0:	970e      	str	r7, [sp, #56]	@ 0x38
 80081a2:	443b      	add	r3, r7
 80081a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081a6:	2300      	movs	r3, #0
 80081a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80081aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80081ac:	2b09      	cmp	r3, #9
 80081ae:	d866      	bhi.n	800827e <_dtoa_r+0x286>
 80081b0:	2b05      	cmp	r3, #5
 80081b2:	bfc4      	itt	gt
 80081b4:	3b04      	subgt	r3, #4
 80081b6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80081b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80081ba:	bfc8      	it	gt
 80081bc:	2400      	movgt	r4, #0
 80081be:	f1a3 0302 	sub.w	r3, r3, #2
 80081c2:	bfd8      	it	le
 80081c4:	2401      	movle	r4, #1
 80081c6:	2b03      	cmp	r3, #3
 80081c8:	d864      	bhi.n	8008294 <_dtoa_r+0x29c>
 80081ca:	e8df f003 	tbb	[pc, r3]
 80081ce:	382b      	.short	0x382b
 80081d0:	5636      	.short	0x5636
 80081d2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80081d6:	441e      	add	r6, r3
 80081d8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80081dc:	2b20      	cmp	r3, #32
 80081de:	bfc1      	itttt	gt
 80081e0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80081e4:	fa08 f803 	lslgt.w	r8, r8, r3
 80081e8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80081ec:	fa24 f303 	lsrgt.w	r3, r4, r3
 80081f0:	bfd6      	itet	le
 80081f2:	f1c3 0320 	rsble	r3, r3, #32
 80081f6:	ea48 0003 	orrgt.w	r0, r8, r3
 80081fa:	fa04 f003 	lslle.w	r0, r4, r3
 80081fe:	f7f8 f8f1 	bl	80003e4 <__aeabi_ui2d>
 8008202:	2201      	movs	r2, #1
 8008204:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008208:	3e01      	subs	r6, #1
 800820a:	9212      	str	r2, [sp, #72]	@ 0x48
 800820c:	e775      	b.n	80080fa <_dtoa_r+0x102>
 800820e:	2301      	movs	r3, #1
 8008210:	e7b6      	b.n	8008180 <_dtoa_r+0x188>
 8008212:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008214:	e7b5      	b.n	8008182 <_dtoa_r+0x18a>
 8008216:	427b      	negs	r3, r7
 8008218:	930a      	str	r3, [sp, #40]	@ 0x28
 800821a:	2300      	movs	r3, #0
 800821c:	eba8 0807 	sub.w	r8, r8, r7
 8008220:	930e      	str	r3, [sp, #56]	@ 0x38
 8008222:	e7c2      	b.n	80081aa <_dtoa_r+0x1b2>
 8008224:	2300      	movs	r3, #0
 8008226:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008228:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800822a:	2b00      	cmp	r3, #0
 800822c:	dc35      	bgt.n	800829a <_dtoa_r+0x2a2>
 800822e:	2301      	movs	r3, #1
 8008230:	461a      	mov	r2, r3
 8008232:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008236:	9221      	str	r2, [sp, #132]	@ 0x84
 8008238:	e00b      	b.n	8008252 <_dtoa_r+0x25a>
 800823a:	2301      	movs	r3, #1
 800823c:	e7f3      	b.n	8008226 <_dtoa_r+0x22e>
 800823e:	2300      	movs	r3, #0
 8008240:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008242:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008244:	18fb      	adds	r3, r7, r3
 8008246:	9308      	str	r3, [sp, #32]
 8008248:	3301      	adds	r3, #1
 800824a:	2b01      	cmp	r3, #1
 800824c:	9307      	str	r3, [sp, #28]
 800824e:	bfb8      	it	lt
 8008250:	2301      	movlt	r3, #1
 8008252:	2100      	movs	r1, #0
 8008254:	2204      	movs	r2, #4
 8008256:	f8db 001c 	ldr.w	r0, [fp, #28]
 800825a:	f102 0514 	add.w	r5, r2, #20
 800825e:	429d      	cmp	r5, r3
 8008260:	d91f      	bls.n	80082a2 <_dtoa_r+0x2aa>
 8008262:	6041      	str	r1, [r0, #4]
 8008264:	4658      	mov	r0, fp
 8008266:	f000 fcd7 	bl	8008c18 <_Balloc>
 800826a:	4682      	mov	sl, r0
 800826c:	2800      	cmp	r0, #0
 800826e:	d139      	bne.n	80082e4 <_dtoa_r+0x2ec>
 8008270:	4602      	mov	r2, r0
 8008272:	f240 11af 	movw	r1, #431	@ 0x1af
 8008276:	4b1a      	ldr	r3, [pc, #104]	@ (80082e0 <_dtoa_r+0x2e8>)
 8008278:	e6d2      	b.n	8008020 <_dtoa_r+0x28>
 800827a:	2301      	movs	r3, #1
 800827c:	e7e0      	b.n	8008240 <_dtoa_r+0x248>
 800827e:	2401      	movs	r4, #1
 8008280:	2300      	movs	r3, #0
 8008282:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008284:	9320      	str	r3, [sp, #128]	@ 0x80
 8008286:	f04f 33ff 	mov.w	r3, #4294967295
 800828a:	2200      	movs	r2, #0
 800828c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008290:	2312      	movs	r3, #18
 8008292:	e7d0      	b.n	8008236 <_dtoa_r+0x23e>
 8008294:	2301      	movs	r3, #1
 8008296:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008298:	e7f5      	b.n	8008286 <_dtoa_r+0x28e>
 800829a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800829c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80082a0:	e7d7      	b.n	8008252 <_dtoa_r+0x25a>
 80082a2:	3101      	adds	r1, #1
 80082a4:	0052      	lsls	r2, r2, #1
 80082a6:	e7d8      	b.n	800825a <_dtoa_r+0x262>
 80082a8:	636f4361 	.word	0x636f4361
 80082ac:	3fd287a7 	.word	0x3fd287a7
 80082b0:	8b60c8b3 	.word	0x8b60c8b3
 80082b4:	3fc68a28 	.word	0x3fc68a28
 80082b8:	509f79fb 	.word	0x509f79fb
 80082bc:	3fd34413 	.word	0x3fd34413
 80082c0:	08009e97 	.word	0x08009e97
 80082c4:	08009eae 	.word	0x08009eae
 80082c8:	7ff00000 	.word	0x7ff00000
 80082cc:	08009e93 	.word	0x08009e93
 80082d0:	08009e67 	.word	0x08009e67
 80082d4:	08009e66 	.word	0x08009e66
 80082d8:	3ff80000 	.word	0x3ff80000
 80082dc:	08009fa8 	.word	0x08009fa8
 80082e0:	08009f06 	.word	0x08009f06
 80082e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80082e8:	6018      	str	r0, [r3, #0]
 80082ea:	9b07      	ldr	r3, [sp, #28]
 80082ec:	2b0e      	cmp	r3, #14
 80082ee:	f200 80a4 	bhi.w	800843a <_dtoa_r+0x442>
 80082f2:	2c00      	cmp	r4, #0
 80082f4:	f000 80a1 	beq.w	800843a <_dtoa_r+0x442>
 80082f8:	2f00      	cmp	r7, #0
 80082fa:	dd33      	ble.n	8008364 <_dtoa_r+0x36c>
 80082fc:	4b86      	ldr	r3, [pc, #536]	@ (8008518 <_dtoa_r+0x520>)
 80082fe:	f007 020f 	and.w	r2, r7, #15
 8008302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008306:	05f8      	lsls	r0, r7, #23
 8008308:	e9d3 3400 	ldrd	r3, r4, [r3]
 800830c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008310:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008314:	d516      	bpl.n	8008344 <_dtoa_r+0x34c>
 8008316:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800831a:	4b80      	ldr	r3, [pc, #512]	@ (800851c <_dtoa_r+0x524>)
 800831c:	2603      	movs	r6, #3
 800831e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008322:	f7f8 fa03 	bl	800072c <__aeabi_ddiv>
 8008326:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800832a:	f004 040f 	and.w	r4, r4, #15
 800832e:	4d7b      	ldr	r5, [pc, #492]	@ (800851c <_dtoa_r+0x524>)
 8008330:	b954      	cbnz	r4, 8008348 <_dtoa_r+0x350>
 8008332:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800833a:	f7f8 f9f7 	bl	800072c <__aeabi_ddiv>
 800833e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008342:	e028      	b.n	8008396 <_dtoa_r+0x39e>
 8008344:	2602      	movs	r6, #2
 8008346:	e7f2      	b.n	800832e <_dtoa_r+0x336>
 8008348:	07e1      	lsls	r1, r4, #31
 800834a:	d508      	bpl.n	800835e <_dtoa_r+0x366>
 800834c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008350:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008354:	f7f8 f8c0 	bl	80004d8 <__aeabi_dmul>
 8008358:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800835c:	3601      	adds	r6, #1
 800835e:	1064      	asrs	r4, r4, #1
 8008360:	3508      	adds	r5, #8
 8008362:	e7e5      	b.n	8008330 <_dtoa_r+0x338>
 8008364:	f000 80d2 	beq.w	800850c <_dtoa_r+0x514>
 8008368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800836c:	427c      	negs	r4, r7
 800836e:	4b6a      	ldr	r3, [pc, #424]	@ (8008518 <_dtoa_r+0x520>)
 8008370:	f004 020f 	and.w	r2, r4, #15
 8008374:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837c:	f7f8 f8ac 	bl	80004d8 <__aeabi_dmul>
 8008380:	2602      	movs	r6, #2
 8008382:	2300      	movs	r3, #0
 8008384:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008388:	4d64      	ldr	r5, [pc, #400]	@ (800851c <_dtoa_r+0x524>)
 800838a:	1124      	asrs	r4, r4, #4
 800838c:	2c00      	cmp	r4, #0
 800838e:	f040 80b2 	bne.w	80084f6 <_dtoa_r+0x4fe>
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1d3      	bne.n	800833e <_dtoa_r+0x346>
 8008396:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800839a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800839c:	2b00      	cmp	r3, #0
 800839e:	f000 80b7 	beq.w	8008510 <_dtoa_r+0x518>
 80083a2:	2200      	movs	r2, #0
 80083a4:	4620      	mov	r0, r4
 80083a6:	4629      	mov	r1, r5
 80083a8:	4b5d      	ldr	r3, [pc, #372]	@ (8008520 <_dtoa_r+0x528>)
 80083aa:	f7f8 fb07 	bl	80009bc <__aeabi_dcmplt>
 80083ae:	2800      	cmp	r0, #0
 80083b0:	f000 80ae 	beq.w	8008510 <_dtoa_r+0x518>
 80083b4:	9b07      	ldr	r3, [sp, #28]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	f000 80aa 	beq.w	8008510 <_dtoa_r+0x518>
 80083bc:	9b08      	ldr	r3, [sp, #32]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	dd37      	ble.n	8008432 <_dtoa_r+0x43a>
 80083c2:	1e7b      	subs	r3, r7, #1
 80083c4:	4620      	mov	r0, r4
 80083c6:	9304      	str	r3, [sp, #16]
 80083c8:	2200      	movs	r2, #0
 80083ca:	4629      	mov	r1, r5
 80083cc:	4b55      	ldr	r3, [pc, #340]	@ (8008524 <_dtoa_r+0x52c>)
 80083ce:	f7f8 f883 	bl	80004d8 <__aeabi_dmul>
 80083d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083d6:	9c08      	ldr	r4, [sp, #32]
 80083d8:	3601      	adds	r6, #1
 80083da:	4630      	mov	r0, r6
 80083dc:	f7f8 f812 	bl	8000404 <__aeabi_i2d>
 80083e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083e4:	f7f8 f878 	bl	80004d8 <__aeabi_dmul>
 80083e8:	2200      	movs	r2, #0
 80083ea:	4b4f      	ldr	r3, [pc, #316]	@ (8008528 <_dtoa_r+0x530>)
 80083ec:	f7f7 febe 	bl	800016c <__adddf3>
 80083f0:	4605      	mov	r5, r0
 80083f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80083f6:	2c00      	cmp	r4, #0
 80083f8:	f040 809a 	bne.w	8008530 <_dtoa_r+0x538>
 80083fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008400:	2200      	movs	r2, #0
 8008402:	4b4a      	ldr	r3, [pc, #296]	@ (800852c <_dtoa_r+0x534>)
 8008404:	f7f7 feb0 	bl	8000168 <__aeabi_dsub>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008410:	462a      	mov	r2, r5
 8008412:	4633      	mov	r3, r6
 8008414:	f7f8 faf0 	bl	80009f8 <__aeabi_dcmpgt>
 8008418:	2800      	cmp	r0, #0
 800841a:	f040 828e 	bne.w	800893a <_dtoa_r+0x942>
 800841e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008422:	462a      	mov	r2, r5
 8008424:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008428:	f7f8 fac8 	bl	80009bc <__aeabi_dcmplt>
 800842c:	2800      	cmp	r0, #0
 800842e:	f040 8127 	bne.w	8008680 <_dtoa_r+0x688>
 8008432:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008436:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800843a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800843c:	2b00      	cmp	r3, #0
 800843e:	f2c0 8163 	blt.w	8008708 <_dtoa_r+0x710>
 8008442:	2f0e      	cmp	r7, #14
 8008444:	f300 8160 	bgt.w	8008708 <_dtoa_r+0x710>
 8008448:	4b33      	ldr	r3, [pc, #204]	@ (8008518 <_dtoa_r+0x520>)
 800844a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800844e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008452:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008456:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008458:	2b00      	cmp	r3, #0
 800845a:	da03      	bge.n	8008464 <_dtoa_r+0x46c>
 800845c:	9b07      	ldr	r3, [sp, #28]
 800845e:	2b00      	cmp	r3, #0
 8008460:	f340 8100 	ble.w	8008664 <_dtoa_r+0x66c>
 8008464:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008468:	4656      	mov	r6, sl
 800846a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800846e:	4620      	mov	r0, r4
 8008470:	4629      	mov	r1, r5
 8008472:	f7f8 f95b 	bl	800072c <__aeabi_ddiv>
 8008476:	f7f8 fadf 	bl	8000a38 <__aeabi_d2iz>
 800847a:	4680      	mov	r8, r0
 800847c:	f7f7 ffc2 	bl	8000404 <__aeabi_i2d>
 8008480:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008484:	f7f8 f828 	bl	80004d8 <__aeabi_dmul>
 8008488:	4602      	mov	r2, r0
 800848a:	460b      	mov	r3, r1
 800848c:	4620      	mov	r0, r4
 800848e:	4629      	mov	r1, r5
 8008490:	f7f7 fe6a 	bl	8000168 <__aeabi_dsub>
 8008494:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008498:	9d07      	ldr	r5, [sp, #28]
 800849a:	f806 4b01 	strb.w	r4, [r6], #1
 800849e:	eba6 040a 	sub.w	r4, r6, sl
 80084a2:	42a5      	cmp	r5, r4
 80084a4:	4602      	mov	r2, r0
 80084a6:	460b      	mov	r3, r1
 80084a8:	f040 8116 	bne.w	80086d8 <_dtoa_r+0x6e0>
 80084ac:	f7f7 fe5e 	bl	800016c <__adddf3>
 80084b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084b4:	4604      	mov	r4, r0
 80084b6:	460d      	mov	r5, r1
 80084b8:	f7f8 fa9e 	bl	80009f8 <__aeabi_dcmpgt>
 80084bc:	2800      	cmp	r0, #0
 80084be:	f040 80f8 	bne.w	80086b2 <_dtoa_r+0x6ba>
 80084c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084c6:	4620      	mov	r0, r4
 80084c8:	4629      	mov	r1, r5
 80084ca:	f7f8 fa6d 	bl	80009a8 <__aeabi_dcmpeq>
 80084ce:	b118      	cbz	r0, 80084d8 <_dtoa_r+0x4e0>
 80084d0:	f018 0f01 	tst.w	r8, #1
 80084d4:	f040 80ed 	bne.w	80086b2 <_dtoa_r+0x6ba>
 80084d8:	4649      	mov	r1, r9
 80084da:	4658      	mov	r0, fp
 80084dc:	f000 fbdc 	bl	8008c98 <_Bfree>
 80084e0:	2300      	movs	r3, #0
 80084e2:	7033      	strb	r3, [r6, #0]
 80084e4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80084e6:	3701      	adds	r7, #1
 80084e8:	601f      	str	r7, [r3, #0]
 80084ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 8320 	beq.w	8008b32 <_dtoa_r+0xb3a>
 80084f2:	601e      	str	r6, [r3, #0]
 80084f4:	e31d      	b.n	8008b32 <_dtoa_r+0xb3a>
 80084f6:	07e2      	lsls	r2, r4, #31
 80084f8:	d505      	bpl.n	8008506 <_dtoa_r+0x50e>
 80084fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084fe:	f7f7 ffeb 	bl	80004d8 <__aeabi_dmul>
 8008502:	2301      	movs	r3, #1
 8008504:	3601      	adds	r6, #1
 8008506:	1064      	asrs	r4, r4, #1
 8008508:	3508      	adds	r5, #8
 800850a:	e73f      	b.n	800838c <_dtoa_r+0x394>
 800850c:	2602      	movs	r6, #2
 800850e:	e742      	b.n	8008396 <_dtoa_r+0x39e>
 8008510:	9c07      	ldr	r4, [sp, #28]
 8008512:	9704      	str	r7, [sp, #16]
 8008514:	e761      	b.n	80083da <_dtoa_r+0x3e2>
 8008516:	bf00      	nop
 8008518:	08009fa8 	.word	0x08009fa8
 800851c:	08009f80 	.word	0x08009f80
 8008520:	3ff00000 	.word	0x3ff00000
 8008524:	40240000 	.word	0x40240000
 8008528:	401c0000 	.word	0x401c0000
 800852c:	40140000 	.word	0x40140000
 8008530:	4b70      	ldr	r3, [pc, #448]	@ (80086f4 <_dtoa_r+0x6fc>)
 8008532:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008534:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008538:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800853c:	4454      	add	r4, sl
 800853e:	2900      	cmp	r1, #0
 8008540:	d045      	beq.n	80085ce <_dtoa_r+0x5d6>
 8008542:	2000      	movs	r0, #0
 8008544:	496c      	ldr	r1, [pc, #432]	@ (80086f8 <_dtoa_r+0x700>)
 8008546:	f7f8 f8f1 	bl	800072c <__aeabi_ddiv>
 800854a:	4633      	mov	r3, r6
 800854c:	462a      	mov	r2, r5
 800854e:	f7f7 fe0b 	bl	8000168 <__aeabi_dsub>
 8008552:	4656      	mov	r6, sl
 8008554:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800855c:	f7f8 fa6c 	bl	8000a38 <__aeabi_d2iz>
 8008560:	4605      	mov	r5, r0
 8008562:	f7f7 ff4f 	bl	8000404 <__aeabi_i2d>
 8008566:	4602      	mov	r2, r0
 8008568:	460b      	mov	r3, r1
 800856a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800856e:	f7f7 fdfb 	bl	8000168 <__aeabi_dsub>
 8008572:	4602      	mov	r2, r0
 8008574:	460b      	mov	r3, r1
 8008576:	3530      	adds	r5, #48	@ 0x30
 8008578:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800857c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008580:	f806 5b01 	strb.w	r5, [r6], #1
 8008584:	f7f8 fa1a 	bl	80009bc <__aeabi_dcmplt>
 8008588:	2800      	cmp	r0, #0
 800858a:	d163      	bne.n	8008654 <_dtoa_r+0x65c>
 800858c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008590:	2000      	movs	r0, #0
 8008592:	495a      	ldr	r1, [pc, #360]	@ (80086fc <_dtoa_r+0x704>)
 8008594:	f7f7 fde8 	bl	8000168 <__aeabi_dsub>
 8008598:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800859c:	f7f8 fa0e 	bl	80009bc <__aeabi_dcmplt>
 80085a0:	2800      	cmp	r0, #0
 80085a2:	f040 8087 	bne.w	80086b4 <_dtoa_r+0x6bc>
 80085a6:	42a6      	cmp	r6, r4
 80085a8:	f43f af43 	beq.w	8008432 <_dtoa_r+0x43a>
 80085ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80085b0:	2200      	movs	r2, #0
 80085b2:	4b53      	ldr	r3, [pc, #332]	@ (8008700 <_dtoa_r+0x708>)
 80085b4:	f7f7 ff90 	bl	80004d8 <__aeabi_dmul>
 80085b8:	2200      	movs	r2, #0
 80085ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80085be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085c2:	4b4f      	ldr	r3, [pc, #316]	@ (8008700 <_dtoa_r+0x708>)
 80085c4:	f7f7 ff88 	bl	80004d8 <__aeabi_dmul>
 80085c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085cc:	e7c4      	b.n	8008558 <_dtoa_r+0x560>
 80085ce:	4631      	mov	r1, r6
 80085d0:	4628      	mov	r0, r5
 80085d2:	f7f7 ff81 	bl	80004d8 <__aeabi_dmul>
 80085d6:	4656      	mov	r6, sl
 80085d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80085dc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80085de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085e2:	f7f8 fa29 	bl	8000a38 <__aeabi_d2iz>
 80085e6:	4605      	mov	r5, r0
 80085e8:	f7f7 ff0c 	bl	8000404 <__aeabi_i2d>
 80085ec:	4602      	mov	r2, r0
 80085ee:	460b      	mov	r3, r1
 80085f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085f4:	f7f7 fdb8 	bl	8000168 <__aeabi_dsub>
 80085f8:	4602      	mov	r2, r0
 80085fa:	460b      	mov	r3, r1
 80085fc:	3530      	adds	r5, #48	@ 0x30
 80085fe:	f806 5b01 	strb.w	r5, [r6], #1
 8008602:	42a6      	cmp	r6, r4
 8008604:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008608:	f04f 0200 	mov.w	r2, #0
 800860c:	d124      	bne.n	8008658 <_dtoa_r+0x660>
 800860e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008612:	4b39      	ldr	r3, [pc, #228]	@ (80086f8 <_dtoa_r+0x700>)
 8008614:	f7f7 fdaa 	bl	800016c <__adddf3>
 8008618:	4602      	mov	r2, r0
 800861a:	460b      	mov	r3, r1
 800861c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008620:	f7f8 f9ea 	bl	80009f8 <__aeabi_dcmpgt>
 8008624:	2800      	cmp	r0, #0
 8008626:	d145      	bne.n	80086b4 <_dtoa_r+0x6bc>
 8008628:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800862c:	2000      	movs	r0, #0
 800862e:	4932      	ldr	r1, [pc, #200]	@ (80086f8 <_dtoa_r+0x700>)
 8008630:	f7f7 fd9a 	bl	8000168 <__aeabi_dsub>
 8008634:	4602      	mov	r2, r0
 8008636:	460b      	mov	r3, r1
 8008638:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800863c:	f7f8 f9be 	bl	80009bc <__aeabi_dcmplt>
 8008640:	2800      	cmp	r0, #0
 8008642:	f43f aef6 	beq.w	8008432 <_dtoa_r+0x43a>
 8008646:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008648:	1e73      	subs	r3, r6, #1
 800864a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800864c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008650:	2b30      	cmp	r3, #48	@ 0x30
 8008652:	d0f8      	beq.n	8008646 <_dtoa_r+0x64e>
 8008654:	9f04      	ldr	r7, [sp, #16]
 8008656:	e73f      	b.n	80084d8 <_dtoa_r+0x4e0>
 8008658:	4b29      	ldr	r3, [pc, #164]	@ (8008700 <_dtoa_r+0x708>)
 800865a:	f7f7 ff3d 	bl	80004d8 <__aeabi_dmul>
 800865e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008662:	e7bc      	b.n	80085de <_dtoa_r+0x5e6>
 8008664:	d10c      	bne.n	8008680 <_dtoa_r+0x688>
 8008666:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800866a:	2200      	movs	r2, #0
 800866c:	4b25      	ldr	r3, [pc, #148]	@ (8008704 <_dtoa_r+0x70c>)
 800866e:	f7f7 ff33 	bl	80004d8 <__aeabi_dmul>
 8008672:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008676:	f7f8 f9b5 	bl	80009e4 <__aeabi_dcmpge>
 800867a:	2800      	cmp	r0, #0
 800867c:	f000 815b 	beq.w	8008936 <_dtoa_r+0x93e>
 8008680:	2400      	movs	r4, #0
 8008682:	4625      	mov	r5, r4
 8008684:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008686:	4656      	mov	r6, sl
 8008688:	43db      	mvns	r3, r3
 800868a:	9304      	str	r3, [sp, #16]
 800868c:	2700      	movs	r7, #0
 800868e:	4621      	mov	r1, r4
 8008690:	4658      	mov	r0, fp
 8008692:	f000 fb01 	bl	8008c98 <_Bfree>
 8008696:	2d00      	cmp	r5, #0
 8008698:	d0dc      	beq.n	8008654 <_dtoa_r+0x65c>
 800869a:	b12f      	cbz	r7, 80086a8 <_dtoa_r+0x6b0>
 800869c:	42af      	cmp	r7, r5
 800869e:	d003      	beq.n	80086a8 <_dtoa_r+0x6b0>
 80086a0:	4639      	mov	r1, r7
 80086a2:	4658      	mov	r0, fp
 80086a4:	f000 faf8 	bl	8008c98 <_Bfree>
 80086a8:	4629      	mov	r1, r5
 80086aa:	4658      	mov	r0, fp
 80086ac:	f000 faf4 	bl	8008c98 <_Bfree>
 80086b0:	e7d0      	b.n	8008654 <_dtoa_r+0x65c>
 80086b2:	9704      	str	r7, [sp, #16]
 80086b4:	4633      	mov	r3, r6
 80086b6:	461e      	mov	r6, r3
 80086b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086bc:	2a39      	cmp	r2, #57	@ 0x39
 80086be:	d107      	bne.n	80086d0 <_dtoa_r+0x6d8>
 80086c0:	459a      	cmp	sl, r3
 80086c2:	d1f8      	bne.n	80086b6 <_dtoa_r+0x6be>
 80086c4:	9a04      	ldr	r2, [sp, #16]
 80086c6:	3201      	adds	r2, #1
 80086c8:	9204      	str	r2, [sp, #16]
 80086ca:	2230      	movs	r2, #48	@ 0x30
 80086cc:	f88a 2000 	strb.w	r2, [sl]
 80086d0:	781a      	ldrb	r2, [r3, #0]
 80086d2:	3201      	adds	r2, #1
 80086d4:	701a      	strb	r2, [r3, #0]
 80086d6:	e7bd      	b.n	8008654 <_dtoa_r+0x65c>
 80086d8:	2200      	movs	r2, #0
 80086da:	4b09      	ldr	r3, [pc, #36]	@ (8008700 <_dtoa_r+0x708>)
 80086dc:	f7f7 fefc 	bl	80004d8 <__aeabi_dmul>
 80086e0:	2200      	movs	r2, #0
 80086e2:	2300      	movs	r3, #0
 80086e4:	4604      	mov	r4, r0
 80086e6:	460d      	mov	r5, r1
 80086e8:	f7f8 f95e 	bl	80009a8 <__aeabi_dcmpeq>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	f43f aebc 	beq.w	800846a <_dtoa_r+0x472>
 80086f2:	e6f1      	b.n	80084d8 <_dtoa_r+0x4e0>
 80086f4:	08009fa8 	.word	0x08009fa8
 80086f8:	3fe00000 	.word	0x3fe00000
 80086fc:	3ff00000 	.word	0x3ff00000
 8008700:	40240000 	.word	0x40240000
 8008704:	40140000 	.word	0x40140000
 8008708:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800870a:	2a00      	cmp	r2, #0
 800870c:	f000 80db 	beq.w	80088c6 <_dtoa_r+0x8ce>
 8008710:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008712:	2a01      	cmp	r2, #1
 8008714:	f300 80bf 	bgt.w	8008896 <_dtoa_r+0x89e>
 8008718:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800871a:	2a00      	cmp	r2, #0
 800871c:	f000 80b7 	beq.w	800888e <_dtoa_r+0x896>
 8008720:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008724:	4646      	mov	r6, r8
 8008726:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800872a:	2101      	movs	r1, #1
 800872c:	441a      	add	r2, r3
 800872e:	4658      	mov	r0, fp
 8008730:	4498      	add	r8, r3
 8008732:	9209      	str	r2, [sp, #36]	@ 0x24
 8008734:	f000 fb64 	bl	8008e00 <__i2b>
 8008738:	4605      	mov	r5, r0
 800873a:	b15e      	cbz	r6, 8008754 <_dtoa_r+0x75c>
 800873c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800873e:	2b00      	cmp	r3, #0
 8008740:	dd08      	ble.n	8008754 <_dtoa_r+0x75c>
 8008742:	42b3      	cmp	r3, r6
 8008744:	bfa8      	it	ge
 8008746:	4633      	movge	r3, r6
 8008748:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800874a:	eba8 0803 	sub.w	r8, r8, r3
 800874e:	1af6      	subs	r6, r6, r3
 8008750:	1ad3      	subs	r3, r2, r3
 8008752:	9309      	str	r3, [sp, #36]	@ 0x24
 8008754:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008756:	b1f3      	cbz	r3, 8008796 <_dtoa_r+0x79e>
 8008758:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800875a:	2b00      	cmp	r3, #0
 800875c:	f000 80b7 	beq.w	80088ce <_dtoa_r+0x8d6>
 8008760:	b18c      	cbz	r4, 8008786 <_dtoa_r+0x78e>
 8008762:	4629      	mov	r1, r5
 8008764:	4622      	mov	r2, r4
 8008766:	4658      	mov	r0, fp
 8008768:	f000 fc08 	bl	8008f7c <__pow5mult>
 800876c:	464a      	mov	r2, r9
 800876e:	4601      	mov	r1, r0
 8008770:	4605      	mov	r5, r0
 8008772:	4658      	mov	r0, fp
 8008774:	f000 fb5a 	bl	8008e2c <__multiply>
 8008778:	4649      	mov	r1, r9
 800877a:	9004      	str	r0, [sp, #16]
 800877c:	4658      	mov	r0, fp
 800877e:	f000 fa8b 	bl	8008c98 <_Bfree>
 8008782:	9b04      	ldr	r3, [sp, #16]
 8008784:	4699      	mov	r9, r3
 8008786:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008788:	1b1a      	subs	r2, r3, r4
 800878a:	d004      	beq.n	8008796 <_dtoa_r+0x79e>
 800878c:	4649      	mov	r1, r9
 800878e:	4658      	mov	r0, fp
 8008790:	f000 fbf4 	bl	8008f7c <__pow5mult>
 8008794:	4681      	mov	r9, r0
 8008796:	2101      	movs	r1, #1
 8008798:	4658      	mov	r0, fp
 800879a:	f000 fb31 	bl	8008e00 <__i2b>
 800879e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087a0:	4604      	mov	r4, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f000 81c9 	beq.w	8008b3a <_dtoa_r+0xb42>
 80087a8:	461a      	mov	r2, r3
 80087aa:	4601      	mov	r1, r0
 80087ac:	4658      	mov	r0, fp
 80087ae:	f000 fbe5 	bl	8008f7c <__pow5mult>
 80087b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80087b4:	4604      	mov	r4, r0
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	f300 808f 	bgt.w	80088da <_dtoa_r+0x8e2>
 80087bc:	9b02      	ldr	r3, [sp, #8]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	f040 8087 	bne.w	80088d2 <_dtoa_r+0x8da>
 80087c4:	9b03      	ldr	r3, [sp, #12]
 80087c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f040 8083 	bne.w	80088d6 <_dtoa_r+0x8de>
 80087d0:	9b03      	ldr	r3, [sp, #12]
 80087d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087d6:	0d1b      	lsrs	r3, r3, #20
 80087d8:	051b      	lsls	r3, r3, #20
 80087da:	b12b      	cbz	r3, 80087e8 <_dtoa_r+0x7f0>
 80087dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087de:	f108 0801 	add.w	r8, r8, #1
 80087e2:	3301      	adds	r3, #1
 80087e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80087e6:	2301      	movs	r3, #1
 80087e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80087ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f000 81aa 	beq.w	8008b46 <_dtoa_r+0xb4e>
 80087f2:	6923      	ldr	r3, [r4, #16]
 80087f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80087f8:	6918      	ldr	r0, [r3, #16]
 80087fa:	f000 fab5 	bl	8008d68 <__hi0bits>
 80087fe:	f1c0 0020 	rsb	r0, r0, #32
 8008802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008804:	4418      	add	r0, r3
 8008806:	f010 001f 	ands.w	r0, r0, #31
 800880a:	d071      	beq.n	80088f0 <_dtoa_r+0x8f8>
 800880c:	f1c0 0320 	rsb	r3, r0, #32
 8008810:	2b04      	cmp	r3, #4
 8008812:	dd65      	ble.n	80088e0 <_dtoa_r+0x8e8>
 8008814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008816:	f1c0 001c 	rsb	r0, r0, #28
 800881a:	4403      	add	r3, r0
 800881c:	4480      	add	r8, r0
 800881e:	4406      	add	r6, r0
 8008820:	9309      	str	r3, [sp, #36]	@ 0x24
 8008822:	f1b8 0f00 	cmp.w	r8, #0
 8008826:	dd05      	ble.n	8008834 <_dtoa_r+0x83c>
 8008828:	4649      	mov	r1, r9
 800882a:	4642      	mov	r2, r8
 800882c:	4658      	mov	r0, fp
 800882e:	f000 fbff 	bl	8009030 <__lshift>
 8008832:	4681      	mov	r9, r0
 8008834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008836:	2b00      	cmp	r3, #0
 8008838:	dd05      	ble.n	8008846 <_dtoa_r+0x84e>
 800883a:	4621      	mov	r1, r4
 800883c:	461a      	mov	r2, r3
 800883e:	4658      	mov	r0, fp
 8008840:	f000 fbf6 	bl	8009030 <__lshift>
 8008844:	4604      	mov	r4, r0
 8008846:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008848:	2b00      	cmp	r3, #0
 800884a:	d053      	beq.n	80088f4 <_dtoa_r+0x8fc>
 800884c:	4621      	mov	r1, r4
 800884e:	4648      	mov	r0, r9
 8008850:	f000 fc5a 	bl	8009108 <__mcmp>
 8008854:	2800      	cmp	r0, #0
 8008856:	da4d      	bge.n	80088f4 <_dtoa_r+0x8fc>
 8008858:	1e7b      	subs	r3, r7, #1
 800885a:	4649      	mov	r1, r9
 800885c:	9304      	str	r3, [sp, #16]
 800885e:	220a      	movs	r2, #10
 8008860:	2300      	movs	r3, #0
 8008862:	4658      	mov	r0, fp
 8008864:	f000 fa3a 	bl	8008cdc <__multadd>
 8008868:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800886a:	4681      	mov	r9, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 816c 	beq.w	8008b4a <_dtoa_r+0xb52>
 8008872:	2300      	movs	r3, #0
 8008874:	4629      	mov	r1, r5
 8008876:	220a      	movs	r2, #10
 8008878:	4658      	mov	r0, fp
 800887a:	f000 fa2f 	bl	8008cdc <__multadd>
 800887e:	9b08      	ldr	r3, [sp, #32]
 8008880:	4605      	mov	r5, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	dc61      	bgt.n	800894a <_dtoa_r+0x952>
 8008886:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008888:	2b02      	cmp	r3, #2
 800888a:	dc3b      	bgt.n	8008904 <_dtoa_r+0x90c>
 800888c:	e05d      	b.n	800894a <_dtoa_r+0x952>
 800888e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008890:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008894:	e746      	b.n	8008724 <_dtoa_r+0x72c>
 8008896:	9b07      	ldr	r3, [sp, #28]
 8008898:	1e5c      	subs	r4, r3, #1
 800889a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800889c:	42a3      	cmp	r3, r4
 800889e:	bfbf      	itttt	lt
 80088a0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80088a2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80088a4:	1ae3      	sublt	r3, r4, r3
 80088a6:	18d2      	addlt	r2, r2, r3
 80088a8:	bfa8      	it	ge
 80088aa:	1b1c      	subge	r4, r3, r4
 80088ac:	9b07      	ldr	r3, [sp, #28]
 80088ae:	bfbe      	ittt	lt
 80088b0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80088b2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80088b4:	2400      	movlt	r4, #0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	bfb5      	itete	lt
 80088ba:	eba8 0603 	sublt.w	r6, r8, r3
 80088be:	4646      	movge	r6, r8
 80088c0:	2300      	movlt	r3, #0
 80088c2:	9b07      	ldrge	r3, [sp, #28]
 80088c4:	e730      	b.n	8008728 <_dtoa_r+0x730>
 80088c6:	4646      	mov	r6, r8
 80088c8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80088ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80088cc:	e735      	b.n	800873a <_dtoa_r+0x742>
 80088ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80088d0:	e75c      	b.n	800878c <_dtoa_r+0x794>
 80088d2:	2300      	movs	r3, #0
 80088d4:	e788      	b.n	80087e8 <_dtoa_r+0x7f0>
 80088d6:	9b02      	ldr	r3, [sp, #8]
 80088d8:	e786      	b.n	80087e8 <_dtoa_r+0x7f0>
 80088da:	2300      	movs	r3, #0
 80088dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80088de:	e788      	b.n	80087f2 <_dtoa_r+0x7fa>
 80088e0:	d09f      	beq.n	8008822 <_dtoa_r+0x82a>
 80088e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088e4:	331c      	adds	r3, #28
 80088e6:	441a      	add	r2, r3
 80088e8:	4498      	add	r8, r3
 80088ea:	441e      	add	r6, r3
 80088ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80088ee:	e798      	b.n	8008822 <_dtoa_r+0x82a>
 80088f0:	4603      	mov	r3, r0
 80088f2:	e7f6      	b.n	80088e2 <_dtoa_r+0x8ea>
 80088f4:	9b07      	ldr	r3, [sp, #28]
 80088f6:	9704      	str	r7, [sp, #16]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	dc20      	bgt.n	800893e <_dtoa_r+0x946>
 80088fc:	9308      	str	r3, [sp, #32]
 80088fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008900:	2b02      	cmp	r3, #2
 8008902:	dd1e      	ble.n	8008942 <_dtoa_r+0x94a>
 8008904:	9b08      	ldr	r3, [sp, #32]
 8008906:	2b00      	cmp	r3, #0
 8008908:	f47f aebc 	bne.w	8008684 <_dtoa_r+0x68c>
 800890c:	4621      	mov	r1, r4
 800890e:	2205      	movs	r2, #5
 8008910:	4658      	mov	r0, fp
 8008912:	f000 f9e3 	bl	8008cdc <__multadd>
 8008916:	4601      	mov	r1, r0
 8008918:	4604      	mov	r4, r0
 800891a:	4648      	mov	r0, r9
 800891c:	f000 fbf4 	bl	8009108 <__mcmp>
 8008920:	2800      	cmp	r0, #0
 8008922:	f77f aeaf 	ble.w	8008684 <_dtoa_r+0x68c>
 8008926:	2331      	movs	r3, #49	@ 0x31
 8008928:	4656      	mov	r6, sl
 800892a:	f806 3b01 	strb.w	r3, [r6], #1
 800892e:	9b04      	ldr	r3, [sp, #16]
 8008930:	3301      	adds	r3, #1
 8008932:	9304      	str	r3, [sp, #16]
 8008934:	e6aa      	b.n	800868c <_dtoa_r+0x694>
 8008936:	9c07      	ldr	r4, [sp, #28]
 8008938:	9704      	str	r7, [sp, #16]
 800893a:	4625      	mov	r5, r4
 800893c:	e7f3      	b.n	8008926 <_dtoa_r+0x92e>
 800893e:	9b07      	ldr	r3, [sp, #28]
 8008940:	9308      	str	r3, [sp, #32]
 8008942:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008944:	2b00      	cmp	r3, #0
 8008946:	f000 8104 	beq.w	8008b52 <_dtoa_r+0xb5a>
 800894a:	2e00      	cmp	r6, #0
 800894c:	dd05      	ble.n	800895a <_dtoa_r+0x962>
 800894e:	4629      	mov	r1, r5
 8008950:	4632      	mov	r2, r6
 8008952:	4658      	mov	r0, fp
 8008954:	f000 fb6c 	bl	8009030 <__lshift>
 8008958:	4605      	mov	r5, r0
 800895a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800895c:	2b00      	cmp	r3, #0
 800895e:	d05a      	beq.n	8008a16 <_dtoa_r+0xa1e>
 8008960:	4658      	mov	r0, fp
 8008962:	6869      	ldr	r1, [r5, #4]
 8008964:	f000 f958 	bl	8008c18 <_Balloc>
 8008968:	4606      	mov	r6, r0
 800896a:	b928      	cbnz	r0, 8008978 <_dtoa_r+0x980>
 800896c:	4602      	mov	r2, r0
 800896e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008972:	4b83      	ldr	r3, [pc, #524]	@ (8008b80 <_dtoa_r+0xb88>)
 8008974:	f7ff bb54 	b.w	8008020 <_dtoa_r+0x28>
 8008978:	692a      	ldr	r2, [r5, #16]
 800897a:	f105 010c 	add.w	r1, r5, #12
 800897e:	3202      	adds	r2, #2
 8008980:	0092      	lsls	r2, r2, #2
 8008982:	300c      	adds	r0, #12
 8008984:	f000 fee2 	bl	800974c <memcpy>
 8008988:	2201      	movs	r2, #1
 800898a:	4631      	mov	r1, r6
 800898c:	4658      	mov	r0, fp
 800898e:	f000 fb4f 	bl	8009030 <__lshift>
 8008992:	462f      	mov	r7, r5
 8008994:	4605      	mov	r5, r0
 8008996:	f10a 0301 	add.w	r3, sl, #1
 800899a:	9307      	str	r3, [sp, #28]
 800899c:	9b08      	ldr	r3, [sp, #32]
 800899e:	4453      	add	r3, sl
 80089a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80089a2:	9b02      	ldr	r3, [sp, #8]
 80089a4:	f003 0301 	and.w	r3, r3, #1
 80089a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80089aa:	9b07      	ldr	r3, [sp, #28]
 80089ac:	4621      	mov	r1, r4
 80089ae:	3b01      	subs	r3, #1
 80089b0:	4648      	mov	r0, r9
 80089b2:	9302      	str	r3, [sp, #8]
 80089b4:	f7ff fa95 	bl	8007ee2 <quorem>
 80089b8:	4639      	mov	r1, r7
 80089ba:	9008      	str	r0, [sp, #32]
 80089bc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80089c0:	4648      	mov	r0, r9
 80089c2:	f000 fba1 	bl	8009108 <__mcmp>
 80089c6:	462a      	mov	r2, r5
 80089c8:	9009      	str	r0, [sp, #36]	@ 0x24
 80089ca:	4621      	mov	r1, r4
 80089cc:	4658      	mov	r0, fp
 80089ce:	f000 fbb7 	bl	8009140 <__mdiff>
 80089d2:	68c2      	ldr	r2, [r0, #12]
 80089d4:	4606      	mov	r6, r0
 80089d6:	bb02      	cbnz	r2, 8008a1a <_dtoa_r+0xa22>
 80089d8:	4601      	mov	r1, r0
 80089da:	4648      	mov	r0, r9
 80089dc:	f000 fb94 	bl	8009108 <__mcmp>
 80089e0:	4602      	mov	r2, r0
 80089e2:	4631      	mov	r1, r6
 80089e4:	4658      	mov	r0, fp
 80089e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80089e8:	f000 f956 	bl	8008c98 <_Bfree>
 80089ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80089ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80089f0:	9e07      	ldr	r6, [sp, #28]
 80089f2:	ea43 0102 	orr.w	r1, r3, r2
 80089f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089f8:	4319      	orrs	r1, r3
 80089fa:	d110      	bne.n	8008a1e <_dtoa_r+0xa26>
 80089fc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008a00:	d029      	beq.n	8008a56 <_dtoa_r+0xa5e>
 8008a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	dd02      	ble.n	8008a0e <_dtoa_r+0xa16>
 8008a08:	9b08      	ldr	r3, [sp, #32]
 8008a0a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008a0e:	9b02      	ldr	r3, [sp, #8]
 8008a10:	f883 8000 	strb.w	r8, [r3]
 8008a14:	e63b      	b.n	800868e <_dtoa_r+0x696>
 8008a16:	4628      	mov	r0, r5
 8008a18:	e7bb      	b.n	8008992 <_dtoa_r+0x99a>
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	e7e1      	b.n	80089e2 <_dtoa_r+0x9ea>
 8008a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	db04      	blt.n	8008a2e <_dtoa_r+0xa36>
 8008a24:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8008a26:	430b      	orrs	r3, r1
 8008a28:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a2a:	430b      	orrs	r3, r1
 8008a2c:	d120      	bne.n	8008a70 <_dtoa_r+0xa78>
 8008a2e:	2a00      	cmp	r2, #0
 8008a30:	dded      	ble.n	8008a0e <_dtoa_r+0xa16>
 8008a32:	4649      	mov	r1, r9
 8008a34:	2201      	movs	r2, #1
 8008a36:	4658      	mov	r0, fp
 8008a38:	f000 fafa 	bl	8009030 <__lshift>
 8008a3c:	4621      	mov	r1, r4
 8008a3e:	4681      	mov	r9, r0
 8008a40:	f000 fb62 	bl	8009108 <__mcmp>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	dc03      	bgt.n	8008a50 <_dtoa_r+0xa58>
 8008a48:	d1e1      	bne.n	8008a0e <_dtoa_r+0xa16>
 8008a4a:	f018 0f01 	tst.w	r8, #1
 8008a4e:	d0de      	beq.n	8008a0e <_dtoa_r+0xa16>
 8008a50:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008a54:	d1d8      	bne.n	8008a08 <_dtoa_r+0xa10>
 8008a56:	2339      	movs	r3, #57	@ 0x39
 8008a58:	9a02      	ldr	r2, [sp, #8]
 8008a5a:	7013      	strb	r3, [r2, #0]
 8008a5c:	4633      	mov	r3, r6
 8008a5e:	461e      	mov	r6, r3
 8008a60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008a64:	3b01      	subs	r3, #1
 8008a66:	2a39      	cmp	r2, #57	@ 0x39
 8008a68:	d052      	beq.n	8008b10 <_dtoa_r+0xb18>
 8008a6a:	3201      	adds	r2, #1
 8008a6c:	701a      	strb	r2, [r3, #0]
 8008a6e:	e60e      	b.n	800868e <_dtoa_r+0x696>
 8008a70:	2a00      	cmp	r2, #0
 8008a72:	dd07      	ble.n	8008a84 <_dtoa_r+0xa8c>
 8008a74:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008a78:	d0ed      	beq.n	8008a56 <_dtoa_r+0xa5e>
 8008a7a:	9a02      	ldr	r2, [sp, #8]
 8008a7c:	f108 0301 	add.w	r3, r8, #1
 8008a80:	7013      	strb	r3, [r2, #0]
 8008a82:	e604      	b.n	800868e <_dtoa_r+0x696>
 8008a84:	9b07      	ldr	r3, [sp, #28]
 8008a86:	9a07      	ldr	r2, [sp, #28]
 8008a88:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008a8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d028      	beq.n	8008ae4 <_dtoa_r+0xaec>
 8008a92:	4649      	mov	r1, r9
 8008a94:	2300      	movs	r3, #0
 8008a96:	220a      	movs	r2, #10
 8008a98:	4658      	mov	r0, fp
 8008a9a:	f000 f91f 	bl	8008cdc <__multadd>
 8008a9e:	42af      	cmp	r7, r5
 8008aa0:	4681      	mov	r9, r0
 8008aa2:	f04f 0300 	mov.w	r3, #0
 8008aa6:	f04f 020a 	mov.w	r2, #10
 8008aaa:	4639      	mov	r1, r7
 8008aac:	4658      	mov	r0, fp
 8008aae:	d107      	bne.n	8008ac0 <_dtoa_r+0xac8>
 8008ab0:	f000 f914 	bl	8008cdc <__multadd>
 8008ab4:	4607      	mov	r7, r0
 8008ab6:	4605      	mov	r5, r0
 8008ab8:	9b07      	ldr	r3, [sp, #28]
 8008aba:	3301      	adds	r3, #1
 8008abc:	9307      	str	r3, [sp, #28]
 8008abe:	e774      	b.n	80089aa <_dtoa_r+0x9b2>
 8008ac0:	f000 f90c 	bl	8008cdc <__multadd>
 8008ac4:	4629      	mov	r1, r5
 8008ac6:	4607      	mov	r7, r0
 8008ac8:	2300      	movs	r3, #0
 8008aca:	220a      	movs	r2, #10
 8008acc:	4658      	mov	r0, fp
 8008ace:	f000 f905 	bl	8008cdc <__multadd>
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	e7f0      	b.n	8008ab8 <_dtoa_r+0xac0>
 8008ad6:	9b08      	ldr	r3, [sp, #32]
 8008ad8:	2700      	movs	r7, #0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	bfcc      	ite	gt
 8008ade:	461e      	movgt	r6, r3
 8008ae0:	2601      	movle	r6, #1
 8008ae2:	4456      	add	r6, sl
 8008ae4:	4649      	mov	r1, r9
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	4658      	mov	r0, fp
 8008aea:	f000 faa1 	bl	8009030 <__lshift>
 8008aee:	4621      	mov	r1, r4
 8008af0:	4681      	mov	r9, r0
 8008af2:	f000 fb09 	bl	8009108 <__mcmp>
 8008af6:	2800      	cmp	r0, #0
 8008af8:	dcb0      	bgt.n	8008a5c <_dtoa_r+0xa64>
 8008afa:	d102      	bne.n	8008b02 <_dtoa_r+0xb0a>
 8008afc:	f018 0f01 	tst.w	r8, #1
 8008b00:	d1ac      	bne.n	8008a5c <_dtoa_r+0xa64>
 8008b02:	4633      	mov	r3, r6
 8008b04:	461e      	mov	r6, r3
 8008b06:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b0a:	2a30      	cmp	r2, #48	@ 0x30
 8008b0c:	d0fa      	beq.n	8008b04 <_dtoa_r+0xb0c>
 8008b0e:	e5be      	b.n	800868e <_dtoa_r+0x696>
 8008b10:	459a      	cmp	sl, r3
 8008b12:	d1a4      	bne.n	8008a5e <_dtoa_r+0xa66>
 8008b14:	9b04      	ldr	r3, [sp, #16]
 8008b16:	3301      	adds	r3, #1
 8008b18:	9304      	str	r3, [sp, #16]
 8008b1a:	2331      	movs	r3, #49	@ 0x31
 8008b1c:	f88a 3000 	strb.w	r3, [sl]
 8008b20:	e5b5      	b.n	800868e <_dtoa_r+0x696>
 8008b22:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008b24:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008b84 <_dtoa_r+0xb8c>
 8008b28:	b11b      	cbz	r3, 8008b32 <_dtoa_r+0xb3a>
 8008b2a:	f10a 0308 	add.w	r3, sl, #8
 8008b2e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008b30:	6013      	str	r3, [r2, #0]
 8008b32:	4650      	mov	r0, sl
 8008b34:	b017      	add	sp, #92	@ 0x5c
 8008b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	f77f ae3d 	ble.w	80087bc <_dtoa_r+0x7c4>
 8008b42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b44:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b46:	2001      	movs	r0, #1
 8008b48:	e65b      	b.n	8008802 <_dtoa_r+0x80a>
 8008b4a:	9b08      	ldr	r3, [sp, #32]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	f77f aed6 	ble.w	80088fe <_dtoa_r+0x906>
 8008b52:	4656      	mov	r6, sl
 8008b54:	4621      	mov	r1, r4
 8008b56:	4648      	mov	r0, r9
 8008b58:	f7ff f9c3 	bl	8007ee2 <quorem>
 8008b5c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b60:	9b08      	ldr	r3, [sp, #32]
 8008b62:	f806 8b01 	strb.w	r8, [r6], #1
 8008b66:	eba6 020a 	sub.w	r2, r6, sl
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	ddb3      	ble.n	8008ad6 <_dtoa_r+0xade>
 8008b6e:	4649      	mov	r1, r9
 8008b70:	2300      	movs	r3, #0
 8008b72:	220a      	movs	r2, #10
 8008b74:	4658      	mov	r0, fp
 8008b76:	f000 f8b1 	bl	8008cdc <__multadd>
 8008b7a:	4681      	mov	r9, r0
 8008b7c:	e7ea      	b.n	8008b54 <_dtoa_r+0xb5c>
 8008b7e:	bf00      	nop
 8008b80:	08009f06 	.word	0x08009f06
 8008b84:	08009e8a 	.word	0x08009e8a

08008b88 <_free_r>:
 8008b88:	b538      	push	{r3, r4, r5, lr}
 8008b8a:	4605      	mov	r5, r0
 8008b8c:	2900      	cmp	r1, #0
 8008b8e:	d040      	beq.n	8008c12 <_free_r+0x8a>
 8008b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b94:	1f0c      	subs	r4, r1, #4
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	bfb8      	it	lt
 8008b9a:	18e4      	addlt	r4, r4, r3
 8008b9c:	f7fe fb76 	bl	800728c <__malloc_lock>
 8008ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8008c14 <_free_r+0x8c>)
 8008ba2:	6813      	ldr	r3, [r2, #0]
 8008ba4:	b933      	cbnz	r3, 8008bb4 <_free_r+0x2c>
 8008ba6:	6063      	str	r3, [r4, #4]
 8008ba8:	6014      	str	r4, [r2, #0]
 8008baa:	4628      	mov	r0, r5
 8008bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bb0:	f7fe bb72 	b.w	8007298 <__malloc_unlock>
 8008bb4:	42a3      	cmp	r3, r4
 8008bb6:	d908      	bls.n	8008bca <_free_r+0x42>
 8008bb8:	6820      	ldr	r0, [r4, #0]
 8008bba:	1821      	adds	r1, r4, r0
 8008bbc:	428b      	cmp	r3, r1
 8008bbe:	bf01      	itttt	eq
 8008bc0:	6819      	ldreq	r1, [r3, #0]
 8008bc2:	685b      	ldreq	r3, [r3, #4]
 8008bc4:	1809      	addeq	r1, r1, r0
 8008bc6:	6021      	streq	r1, [r4, #0]
 8008bc8:	e7ed      	b.n	8008ba6 <_free_r+0x1e>
 8008bca:	461a      	mov	r2, r3
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	b10b      	cbz	r3, 8008bd4 <_free_r+0x4c>
 8008bd0:	42a3      	cmp	r3, r4
 8008bd2:	d9fa      	bls.n	8008bca <_free_r+0x42>
 8008bd4:	6811      	ldr	r1, [r2, #0]
 8008bd6:	1850      	adds	r0, r2, r1
 8008bd8:	42a0      	cmp	r0, r4
 8008bda:	d10b      	bne.n	8008bf4 <_free_r+0x6c>
 8008bdc:	6820      	ldr	r0, [r4, #0]
 8008bde:	4401      	add	r1, r0
 8008be0:	1850      	adds	r0, r2, r1
 8008be2:	4283      	cmp	r3, r0
 8008be4:	6011      	str	r1, [r2, #0]
 8008be6:	d1e0      	bne.n	8008baa <_free_r+0x22>
 8008be8:	6818      	ldr	r0, [r3, #0]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	4408      	add	r0, r1
 8008bee:	6010      	str	r0, [r2, #0]
 8008bf0:	6053      	str	r3, [r2, #4]
 8008bf2:	e7da      	b.n	8008baa <_free_r+0x22>
 8008bf4:	d902      	bls.n	8008bfc <_free_r+0x74>
 8008bf6:	230c      	movs	r3, #12
 8008bf8:	602b      	str	r3, [r5, #0]
 8008bfa:	e7d6      	b.n	8008baa <_free_r+0x22>
 8008bfc:	6820      	ldr	r0, [r4, #0]
 8008bfe:	1821      	adds	r1, r4, r0
 8008c00:	428b      	cmp	r3, r1
 8008c02:	bf01      	itttt	eq
 8008c04:	6819      	ldreq	r1, [r3, #0]
 8008c06:	685b      	ldreq	r3, [r3, #4]
 8008c08:	1809      	addeq	r1, r1, r0
 8008c0a:	6021      	streq	r1, [r4, #0]
 8008c0c:	6063      	str	r3, [r4, #4]
 8008c0e:	6054      	str	r4, [r2, #4]
 8008c10:	e7cb      	b.n	8008baa <_free_r+0x22>
 8008c12:	bd38      	pop	{r3, r4, r5, pc}
 8008c14:	200002e8 	.word	0x200002e8

08008c18 <_Balloc>:
 8008c18:	b570      	push	{r4, r5, r6, lr}
 8008c1a:	69c6      	ldr	r6, [r0, #28]
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	460d      	mov	r5, r1
 8008c20:	b976      	cbnz	r6, 8008c40 <_Balloc+0x28>
 8008c22:	2010      	movs	r0, #16
 8008c24:	f7fe fa80 	bl	8007128 <malloc>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	61e0      	str	r0, [r4, #28]
 8008c2c:	b920      	cbnz	r0, 8008c38 <_Balloc+0x20>
 8008c2e:	216b      	movs	r1, #107	@ 0x6b
 8008c30:	4b17      	ldr	r3, [pc, #92]	@ (8008c90 <_Balloc+0x78>)
 8008c32:	4818      	ldr	r0, [pc, #96]	@ (8008c94 <_Balloc+0x7c>)
 8008c34:	f000 fd98 	bl	8009768 <__assert_func>
 8008c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c3c:	6006      	str	r6, [r0, #0]
 8008c3e:	60c6      	str	r6, [r0, #12]
 8008c40:	69e6      	ldr	r6, [r4, #28]
 8008c42:	68f3      	ldr	r3, [r6, #12]
 8008c44:	b183      	cbz	r3, 8008c68 <_Balloc+0x50>
 8008c46:	69e3      	ldr	r3, [r4, #28]
 8008c48:	68db      	ldr	r3, [r3, #12]
 8008c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c4e:	b9b8      	cbnz	r0, 8008c80 <_Balloc+0x68>
 8008c50:	2101      	movs	r1, #1
 8008c52:	fa01 f605 	lsl.w	r6, r1, r5
 8008c56:	1d72      	adds	r2, r6, #5
 8008c58:	4620      	mov	r0, r4
 8008c5a:	0092      	lsls	r2, r2, #2
 8008c5c:	f000 fda2 	bl	80097a4 <_calloc_r>
 8008c60:	b160      	cbz	r0, 8008c7c <_Balloc+0x64>
 8008c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c66:	e00e      	b.n	8008c86 <_Balloc+0x6e>
 8008c68:	2221      	movs	r2, #33	@ 0x21
 8008c6a:	2104      	movs	r1, #4
 8008c6c:	4620      	mov	r0, r4
 8008c6e:	f000 fd99 	bl	80097a4 <_calloc_r>
 8008c72:	69e3      	ldr	r3, [r4, #28]
 8008c74:	60f0      	str	r0, [r6, #12]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1e4      	bne.n	8008c46 <_Balloc+0x2e>
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	bd70      	pop	{r4, r5, r6, pc}
 8008c80:	6802      	ldr	r2, [r0, #0]
 8008c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c86:	2300      	movs	r3, #0
 8008c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c8c:	e7f7      	b.n	8008c7e <_Balloc+0x66>
 8008c8e:	bf00      	nop
 8008c90:	08009e97 	.word	0x08009e97
 8008c94:	08009f17 	.word	0x08009f17

08008c98 <_Bfree>:
 8008c98:	b570      	push	{r4, r5, r6, lr}
 8008c9a:	69c6      	ldr	r6, [r0, #28]
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	b976      	cbnz	r6, 8008cc0 <_Bfree+0x28>
 8008ca2:	2010      	movs	r0, #16
 8008ca4:	f7fe fa40 	bl	8007128 <malloc>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	61e8      	str	r0, [r5, #28]
 8008cac:	b920      	cbnz	r0, 8008cb8 <_Bfree+0x20>
 8008cae:	218f      	movs	r1, #143	@ 0x8f
 8008cb0:	4b08      	ldr	r3, [pc, #32]	@ (8008cd4 <_Bfree+0x3c>)
 8008cb2:	4809      	ldr	r0, [pc, #36]	@ (8008cd8 <_Bfree+0x40>)
 8008cb4:	f000 fd58 	bl	8009768 <__assert_func>
 8008cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cbc:	6006      	str	r6, [r0, #0]
 8008cbe:	60c6      	str	r6, [r0, #12]
 8008cc0:	b13c      	cbz	r4, 8008cd2 <_Bfree+0x3a>
 8008cc2:	69eb      	ldr	r3, [r5, #28]
 8008cc4:	6862      	ldr	r2, [r4, #4]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ccc:	6021      	str	r1, [r4, #0]
 8008cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cd2:	bd70      	pop	{r4, r5, r6, pc}
 8008cd4:	08009e97 	.word	0x08009e97
 8008cd8:	08009f17 	.word	0x08009f17

08008cdc <__multadd>:
 8008cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ce0:	4607      	mov	r7, r0
 8008ce2:	460c      	mov	r4, r1
 8008ce4:	461e      	mov	r6, r3
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	690d      	ldr	r5, [r1, #16]
 8008cea:	f101 0c14 	add.w	ip, r1, #20
 8008cee:	f8dc 3000 	ldr.w	r3, [ip]
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	b299      	uxth	r1, r3
 8008cf6:	fb02 6101 	mla	r1, r2, r1, r6
 8008cfa:	0c1e      	lsrs	r6, r3, #16
 8008cfc:	0c0b      	lsrs	r3, r1, #16
 8008cfe:	fb02 3306 	mla	r3, r2, r6, r3
 8008d02:	b289      	uxth	r1, r1
 8008d04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008d08:	4285      	cmp	r5, r0
 8008d0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008d0e:	f84c 1b04 	str.w	r1, [ip], #4
 8008d12:	dcec      	bgt.n	8008cee <__multadd+0x12>
 8008d14:	b30e      	cbz	r6, 8008d5a <__multadd+0x7e>
 8008d16:	68a3      	ldr	r3, [r4, #8]
 8008d18:	42ab      	cmp	r3, r5
 8008d1a:	dc19      	bgt.n	8008d50 <__multadd+0x74>
 8008d1c:	6861      	ldr	r1, [r4, #4]
 8008d1e:	4638      	mov	r0, r7
 8008d20:	3101      	adds	r1, #1
 8008d22:	f7ff ff79 	bl	8008c18 <_Balloc>
 8008d26:	4680      	mov	r8, r0
 8008d28:	b928      	cbnz	r0, 8008d36 <__multadd+0x5a>
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	21ba      	movs	r1, #186	@ 0xba
 8008d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8008d60 <__multadd+0x84>)
 8008d30:	480c      	ldr	r0, [pc, #48]	@ (8008d64 <__multadd+0x88>)
 8008d32:	f000 fd19 	bl	8009768 <__assert_func>
 8008d36:	6922      	ldr	r2, [r4, #16]
 8008d38:	f104 010c 	add.w	r1, r4, #12
 8008d3c:	3202      	adds	r2, #2
 8008d3e:	0092      	lsls	r2, r2, #2
 8008d40:	300c      	adds	r0, #12
 8008d42:	f000 fd03 	bl	800974c <memcpy>
 8008d46:	4621      	mov	r1, r4
 8008d48:	4638      	mov	r0, r7
 8008d4a:	f7ff ffa5 	bl	8008c98 <_Bfree>
 8008d4e:	4644      	mov	r4, r8
 8008d50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d54:	3501      	adds	r5, #1
 8008d56:	615e      	str	r6, [r3, #20]
 8008d58:	6125      	str	r5, [r4, #16]
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d60:	08009f06 	.word	0x08009f06
 8008d64:	08009f17 	.word	0x08009f17

08008d68 <__hi0bits>:
 8008d68:	4603      	mov	r3, r0
 8008d6a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d6e:	bf3a      	itte	cc
 8008d70:	0403      	lslcc	r3, r0, #16
 8008d72:	2010      	movcc	r0, #16
 8008d74:	2000      	movcs	r0, #0
 8008d76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d7a:	bf3c      	itt	cc
 8008d7c:	021b      	lslcc	r3, r3, #8
 8008d7e:	3008      	addcc	r0, #8
 8008d80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d84:	bf3c      	itt	cc
 8008d86:	011b      	lslcc	r3, r3, #4
 8008d88:	3004      	addcc	r0, #4
 8008d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d8e:	bf3c      	itt	cc
 8008d90:	009b      	lslcc	r3, r3, #2
 8008d92:	3002      	addcc	r0, #2
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	db05      	blt.n	8008da4 <__hi0bits+0x3c>
 8008d98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d9c:	f100 0001 	add.w	r0, r0, #1
 8008da0:	bf08      	it	eq
 8008da2:	2020      	moveq	r0, #32
 8008da4:	4770      	bx	lr

08008da6 <__lo0bits>:
 8008da6:	6803      	ldr	r3, [r0, #0]
 8008da8:	4602      	mov	r2, r0
 8008daa:	f013 0007 	ands.w	r0, r3, #7
 8008dae:	d00b      	beq.n	8008dc8 <__lo0bits+0x22>
 8008db0:	07d9      	lsls	r1, r3, #31
 8008db2:	d421      	bmi.n	8008df8 <__lo0bits+0x52>
 8008db4:	0798      	lsls	r0, r3, #30
 8008db6:	bf49      	itett	mi
 8008db8:	085b      	lsrmi	r3, r3, #1
 8008dba:	089b      	lsrpl	r3, r3, #2
 8008dbc:	2001      	movmi	r0, #1
 8008dbe:	6013      	strmi	r3, [r2, #0]
 8008dc0:	bf5c      	itt	pl
 8008dc2:	2002      	movpl	r0, #2
 8008dc4:	6013      	strpl	r3, [r2, #0]
 8008dc6:	4770      	bx	lr
 8008dc8:	b299      	uxth	r1, r3
 8008dca:	b909      	cbnz	r1, 8008dd0 <__lo0bits+0x2a>
 8008dcc:	2010      	movs	r0, #16
 8008dce:	0c1b      	lsrs	r3, r3, #16
 8008dd0:	b2d9      	uxtb	r1, r3
 8008dd2:	b909      	cbnz	r1, 8008dd8 <__lo0bits+0x32>
 8008dd4:	3008      	adds	r0, #8
 8008dd6:	0a1b      	lsrs	r3, r3, #8
 8008dd8:	0719      	lsls	r1, r3, #28
 8008dda:	bf04      	itt	eq
 8008ddc:	091b      	lsreq	r3, r3, #4
 8008dde:	3004      	addeq	r0, #4
 8008de0:	0799      	lsls	r1, r3, #30
 8008de2:	bf04      	itt	eq
 8008de4:	089b      	lsreq	r3, r3, #2
 8008de6:	3002      	addeq	r0, #2
 8008de8:	07d9      	lsls	r1, r3, #31
 8008dea:	d403      	bmi.n	8008df4 <__lo0bits+0x4e>
 8008dec:	085b      	lsrs	r3, r3, #1
 8008dee:	f100 0001 	add.w	r0, r0, #1
 8008df2:	d003      	beq.n	8008dfc <__lo0bits+0x56>
 8008df4:	6013      	str	r3, [r2, #0]
 8008df6:	4770      	bx	lr
 8008df8:	2000      	movs	r0, #0
 8008dfa:	4770      	bx	lr
 8008dfc:	2020      	movs	r0, #32
 8008dfe:	4770      	bx	lr

08008e00 <__i2b>:
 8008e00:	b510      	push	{r4, lr}
 8008e02:	460c      	mov	r4, r1
 8008e04:	2101      	movs	r1, #1
 8008e06:	f7ff ff07 	bl	8008c18 <_Balloc>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	b928      	cbnz	r0, 8008e1a <__i2b+0x1a>
 8008e0e:	f240 1145 	movw	r1, #325	@ 0x145
 8008e12:	4b04      	ldr	r3, [pc, #16]	@ (8008e24 <__i2b+0x24>)
 8008e14:	4804      	ldr	r0, [pc, #16]	@ (8008e28 <__i2b+0x28>)
 8008e16:	f000 fca7 	bl	8009768 <__assert_func>
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	6144      	str	r4, [r0, #20]
 8008e1e:	6103      	str	r3, [r0, #16]
 8008e20:	bd10      	pop	{r4, pc}
 8008e22:	bf00      	nop
 8008e24:	08009f06 	.word	0x08009f06
 8008e28:	08009f17 	.word	0x08009f17

08008e2c <__multiply>:
 8008e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e30:	4614      	mov	r4, r2
 8008e32:	690a      	ldr	r2, [r1, #16]
 8008e34:	6923      	ldr	r3, [r4, #16]
 8008e36:	460f      	mov	r7, r1
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	bfa2      	ittt	ge
 8008e3c:	4623      	movge	r3, r4
 8008e3e:	460c      	movge	r4, r1
 8008e40:	461f      	movge	r7, r3
 8008e42:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008e46:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008e4a:	68a3      	ldr	r3, [r4, #8]
 8008e4c:	6861      	ldr	r1, [r4, #4]
 8008e4e:	eb0a 0609 	add.w	r6, sl, r9
 8008e52:	42b3      	cmp	r3, r6
 8008e54:	b085      	sub	sp, #20
 8008e56:	bfb8      	it	lt
 8008e58:	3101      	addlt	r1, #1
 8008e5a:	f7ff fedd 	bl	8008c18 <_Balloc>
 8008e5e:	b930      	cbnz	r0, 8008e6e <__multiply+0x42>
 8008e60:	4602      	mov	r2, r0
 8008e62:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e66:	4b43      	ldr	r3, [pc, #268]	@ (8008f74 <__multiply+0x148>)
 8008e68:	4843      	ldr	r0, [pc, #268]	@ (8008f78 <__multiply+0x14c>)
 8008e6a:	f000 fc7d 	bl	8009768 <__assert_func>
 8008e6e:	f100 0514 	add.w	r5, r0, #20
 8008e72:	462b      	mov	r3, r5
 8008e74:	2200      	movs	r2, #0
 8008e76:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e7a:	4543      	cmp	r3, r8
 8008e7c:	d321      	bcc.n	8008ec2 <__multiply+0x96>
 8008e7e:	f107 0114 	add.w	r1, r7, #20
 8008e82:	f104 0214 	add.w	r2, r4, #20
 8008e86:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e8a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e8e:	9302      	str	r3, [sp, #8]
 8008e90:	1b13      	subs	r3, r2, r4
 8008e92:	3b15      	subs	r3, #21
 8008e94:	f023 0303 	bic.w	r3, r3, #3
 8008e98:	3304      	adds	r3, #4
 8008e9a:	f104 0715 	add.w	r7, r4, #21
 8008e9e:	42ba      	cmp	r2, r7
 8008ea0:	bf38      	it	cc
 8008ea2:	2304      	movcc	r3, #4
 8008ea4:	9301      	str	r3, [sp, #4]
 8008ea6:	9b02      	ldr	r3, [sp, #8]
 8008ea8:	9103      	str	r1, [sp, #12]
 8008eaa:	428b      	cmp	r3, r1
 8008eac:	d80c      	bhi.n	8008ec8 <__multiply+0x9c>
 8008eae:	2e00      	cmp	r6, #0
 8008eb0:	dd03      	ble.n	8008eba <__multiply+0x8e>
 8008eb2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d05a      	beq.n	8008f70 <__multiply+0x144>
 8008eba:	6106      	str	r6, [r0, #16]
 8008ebc:	b005      	add	sp, #20
 8008ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec2:	f843 2b04 	str.w	r2, [r3], #4
 8008ec6:	e7d8      	b.n	8008e7a <__multiply+0x4e>
 8008ec8:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ecc:	f1ba 0f00 	cmp.w	sl, #0
 8008ed0:	d023      	beq.n	8008f1a <__multiply+0xee>
 8008ed2:	46a9      	mov	r9, r5
 8008ed4:	f04f 0c00 	mov.w	ip, #0
 8008ed8:	f104 0e14 	add.w	lr, r4, #20
 8008edc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ee0:	f8d9 3000 	ldr.w	r3, [r9]
 8008ee4:	fa1f fb87 	uxth.w	fp, r7
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	fb0a 330b 	mla	r3, sl, fp, r3
 8008eee:	4463      	add	r3, ip
 8008ef0:	f8d9 c000 	ldr.w	ip, [r9]
 8008ef4:	0c3f      	lsrs	r7, r7, #16
 8008ef6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008efa:	fb0a c707 	mla	r7, sl, r7, ip
 8008efe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f08:	4572      	cmp	r2, lr
 8008f0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008f0e:	f849 3b04 	str.w	r3, [r9], #4
 8008f12:	d8e3      	bhi.n	8008edc <__multiply+0xb0>
 8008f14:	9b01      	ldr	r3, [sp, #4]
 8008f16:	f845 c003 	str.w	ip, [r5, r3]
 8008f1a:	9b03      	ldr	r3, [sp, #12]
 8008f1c:	3104      	adds	r1, #4
 8008f1e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f22:	f1b9 0f00 	cmp.w	r9, #0
 8008f26:	d021      	beq.n	8008f6c <__multiply+0x140>
 8008f28:	46ae      	mov	lr, r5
 8008f2a:	f04f 0a00 	mov.w	sl, #0
 8008f2e:	682b      	ldr	r3, [r5, #0]
 8008f30:	f104 0c14 	add.w	ip, r4, #20
 8008f34:	f8bc b000 	ldrh.w	fp, [ip]
 8008f38:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	fb09 770b 	mla	r7, r9, fp, r7
 8008f42:	4457      	add	r7, sl
 8008f44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f48:	f84e 3b04 	str.w	r3, [lr], #4
 8008f4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f54:	f8be 3000 	ldrh.w	r3, [lr]
 8008f58:	4562      	cmp	r2, ip
 8008f5a:	fb09 330a 	mla	r3, r9, sl, r3
 8008f5e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008f62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f66:	d8e5      	bhi.n	8008f34 <__multiply+0x108>
 8008f68:	9f01      	ldr	r7, [sp, #4]
 8008f6a:	51eb      	str	r3, [r5, r7]
 8008f6c:	3504      	adds	r5, #4
 8008f6e:	e79a      	b.n	8008ea6 <__multiply+0x7a>
 8008f70:	3e01      	subs	r6, #1
 8008f72:	e79c      	b.n	8008eae <__multiply+0x82>
 8008f74:	08009f06 	.word	0x08009f06
 8008f78:	08009f17 	.word	0x08009f17

08008f7c <__pow5mult>:
 8008f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f80:	4615      	mov	r5, r2
 8008f82:	f012 0203 	ands.w	r2, r2, #3
 8008f86:	4607      	mov	r7, r0
 8008f88:	460e      	mov	r6, r1
 8008f8a:	d007      	beq.n	8008f9c <__pow5mult+0x20>
 8008f8c:	4c25      	ldr	r4, [pc, #148]	@ (8009024 <__pow5mult+0xa8>)
 8008f8e:	3a01      	subs	r2, #1
 8008f90:	2300      	movs	r3, #0
 8008f92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f96:	f7ff fea1 	bl	8008cdc <__multadd>
 8008f9a:	4606      	mov	r6, r0
 8008f9c:	10ad      	asrs	r5, r5, #2
 8008f9e:	d03d      	beq.n	800901c <__pow5mult+0xa0>
 8008fa0:	69fc      	ldr	r4, [r7, #28]
 8008fa2:	b97c      	cbnz	r4, 8008fc4 <__pow5mult+0x48>
 8008fa4:	2010      	movs	r0, #16
 8008fa6:	f7fe f8bf 	bl	8007128 <malloc>
 8008faa:	4602      	mov	r2, r0
 8008fac:	61f8      	str	r0, [r7, #28]
 8008fae:	b928      	cbnz	r0, 8008fbc <__pow5mult+0x40>
 8008fb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8009028 <__pow5mult+0xac>)
 8008fb6:	481d      	ldr	r0, [pc, #116]	@ (800902c <__pow5mult+0xb0>)
 8008fb8:	f000 fbd6 	bl	8009768 <__assert_func>
 8008fbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fc0:	6004      	str	r4, [r0, #0]
 8008fc2:	60c4      	str	r4, [r0, #12]
 8008fc4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fcc:	b94c      	cbnz	r4, 8008fe2 <__pow5mult+0x66>
 8008fce:	f240 2171 	movw	r1, #625	@ 0x271
 8008fd2:	4638      	mov	r0, r7
 8008fd4:	f7ff ff14 	bl	8008e00 <__i2b>
 8008fd8:	2300      	movs	r3, #0
 8008fda:	4604      	mov	r4, r0
 8008fdc:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fe0:	6003      	str	r3, [r0, #0]
 8008fe2:	f04f 0900 	mov.w	r9, #0
 8008fe6:	07eb      	lsls	r3, r5, #31
 8008fe8:	d50a      	bpl.n	8009000 <__pow5mult+0x84>
 8008fea:	4631      	mov	r1, r6
 8008fec:	4622      	mov	r2, r4
 8008fee:	4638      	mov	r0, r7
 8008ff0:	f7ff ff1c 	bl	8008e2c <__multiply>
 8008ff4:	4680      	mov	r8, r0
 8008ff6:	4631      	mov	r1, r6
 8008ff8:	4638      	mov	r0, r7
 8008ffa:	f7ff fe4d 	bl	8008c98 <_Bfree>
 8008ffe:	4646      	mov	r6, r8
 8009000:	106d      	asrs	r5, r5, #1
 8009002:	d00b      	beq.n	800901c <__pow5mult+0xa0>
 8009004:	6820      	ldr	r0, [r4, #0]
 8009006:	b938      	cbnz	r0, 8009018 <__pow5mult+0x9c>
 8009008:	4622      	mov	r2, r4
 800900a:	4621      	mov	r1, r4
 800900c:	4638      	mov	r0, r7
 800900e:	f7ff ff0d 	bl	8008e2c <__multiply>
 8009012:	6020      	str	r0, [r4, #0]
 8009014:	f8c0 9000 	str.w	r9, [r0]
 8009018:	4604      	mov	r4, r0
 800901a:	e7e4      	b.n	8008fe6 <__pow5mult+0x6a>
 800901c:	4630      	mov	r0, r6
 800901e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009022:	bf00      	nop
 8009024:	08009f70 	.word	0x08009f70
 8009028:	08009e97 	.word	0x08009e97
 800902c:	08009f17 	.word	0x08009f17

08009030 <__lshift>:
 8009030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009034:	460c      	mov	r4, r1
 8009036:	4607      	mov	r7, r0
 8009038:	4691      	mov	r9, r2
 800903a:	6923      	ldr	r3, [r4, #16]
 800903c:	6849      	ldr	r1, [r1, #4]
 800903e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009042:	68a3      	ldr	r3, [r4, #8]
 8009044:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009048:	f108 0601 	add.w	r6, r8, #1
 800904c:	42b3      	cmp	r3, r6
 800904e:	db0b      	blt.n	8009068 <__lshift+0x38>
 8009050:	4638      	mov	r0, r7
 8009052:	f7ff fde1 	bl	8008c18 <_Balloc>
 8009056:	4605      	mov	r5, r0
 8009058:	b948      	cbnz	r0, 800906e <__lshift+0x3e>
 800905a:	4602      	mov	r2, r0
 800905c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009060:	4b27      	ldr	r3, [pc, #156]	@ (8009100 <__lshift+0xd0>)
 8009062:	4828      	ldr	r0, [pc, #160]	@ (8009104 <__lshift+0xd4>)
 8009064:	f000 fb80 	bl	8009768 <__assert_func>
 8009068:	3101      	adds	r1, #1
 800906a:	005b      	lsls	r3, r3, #1
 800906c:	e7ee      	b.n	800904c <__lshift+0x1c>
 800906e:	2300      	movs	r3, #0
 8009070:	f100 0114 	add.w	r1, r0, #20
 8009074:	f100 0210 	add.w	r2, r0, #16
 8009078:	4618      	mov	r0, r3
 800907a:	4553      	cmp	r3, sl
 800907c:	db33      	blt.n	80090e6 <__lshift+0xb6>
 800907e:	6920      	ldr	r0, [r4, #16]
 8009080:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009084:	f104 0314 	add.w	r3, r4, #20
 8009088:	f019 091f 	ands.w	r9, r9, #31
 800908c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009090:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009094:	d02b      	beq.n	80090ee <__lshift+0xbe>
 8009096:	468a      	mov	sl, r1
 8009098:	2200      	movs	r2, #0
 800909a:	f1c9 0e20 	rsb	lr, r9, #32
 800909e:	6818      	ldr	r0, [r3, #0]
 80090a0:	fa00 f009 	lsl.w	r0, r0, r9
 80090a4:	4310      	orrs	r0, r2
 80090a6:	f84a 0b04 	str.w	r0, [sl], #4
 80090aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ae:	459c      	cmp	ip, r3
 80090b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80090b4:	d8f3      	bhi.n	800909e <__lshift+0x6e>
 80090b6:	ebac 0304 	sub.w	r3, ip, r4
 80090ba:	3b15      	subs	r3, #21
 80090bc:	f023 0303 	bic.w	r3, r3, #3
 80090c0:	3304      	adds	r3, #4
 80090c2:	f104 0015 	add.w	r0, r4, #21
 80090c6:	4584      	cmp	ip, r0
 80090c8:	bf38      	it	cc
 80090ca:	2304      	movcc	r3, #4
 80090cc:	50ca      	str	r2, [r1, r3]
 80090ce:	b10a      	cbz	r2, 80090d4 <__lshift+0xa4>
 80090d0:	f108 0602 	add.w	r6, r8, #2
 80090d4:	3e01      	subs	r6, #1
 80090d6:	4638      	mov	r0, r7
 80090d8:	4621      	mov	r1, r4
 80090da:	612e      	str	r6, [r5, #16]
 80090dc:	f7ff fddc 	bl	8008c98 <_Bfree>
 80090e0:	4628      	mov	r0, r5
 80090e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80090ea:	3301      	adds	r3, #1
 80090ec:	e7c5      	b.n	800907a <__lshift+0x4a>
 80090ee:	3904      	subs	r1, #4
 80090f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80090f4:	459c      	cmp	ip, r3
 80090f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80090fa:	d8f9      	bhi.n	80090f0 <__lshift+0xc0>
 80090fc:	e7ea      	b.n	80090d4 <__lshift+0xa4>
 80090fe:	bf00      	nop
 8009100:	08009f06 	.word	0x08009f06
 8009104:	08009f17 	.word	0x08009f17

08009108 <__mcmp>:
 8009108:	4603      	mov	r3, r0
 800910a:	690a      	ldr	r2, [r1, #16]
 800910c:	6900      	ldr	r0, [r0, #16]
 800910e:	b530      	push	{r4, r5, lr}
 8009110:	1a80      	subs	r0, r0, r2
 8009112:	d10e      	bne.n	8009132 <__mcmp+0x2a>
 8009114:	3314      	adds	r3, #20
 8009116:	3114      	adds	r1, #20
 8009118:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800911c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009120:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009124:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009128:	4295      	cmp	r5, r2
 800912a:	d003      	beq.n	8009134 <__mcmp+0x2c>
 800912c:	d205      	bcs.n	800913a <__mcmp+0x32>
 800912e:	f04f 30ff 	mov.w	r0, #4294967295
 8009132:	bd30      	pop	{r4, r5, pc}
 8009134:	42a3      	cmp	r3, r4
 8009136:	d3f3      	bcc.n	8009120 <__mcmp+0x18>
 8009138:	e7fb      	b.n	8009132 <__mcmp+0x2a>
 800913a:	2001      	movs	r0, #1
 800913c:	e7f9      	b.n	8009132 <__mcmp+0x2a>
	...

08009140 <__mdiff>:
 8009140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	4689      	mov	r9, r1
 8009146:	4606      	mov	r6, r0
 8009148:	4611      	mov	r1, r2
 800914a:	4648      	mov	r0, r9
 800914c:	4614      	mov	r4, r2
 800914e:	f7ff ffdb 	bl	8009108 <__mcmp>
 8009152:	1e05      	subs	r5, r0, #0
 8009154:	d112      	bne.n	800917c <__mdiff+0x3c>
 8009156:	4629      	mov	r1, r5
 8009158:	4630      	mov	r0, r6
 800915a:	f7ff fd5d 	bl	8008c18 <_Balloc>
 800915e:	4602      	mov	r2, r0
 8009160:	b928      	cbnz	r0, 800916e <__mdiff+0x2e>
 8009162:	f240 2137 	movw	r1, #567	@ 0x237
 8009166:	4b3e      	ldr	r3, [pc, #248]	@ (8009260 <__mdiff+0x120>)
 8009168:	483e      	ldr	r0, [pc, #248]	@ (8009264 <__mdiff+0x124>)
 800916a:	f000 fafd 	bl	8009768 <__assert_func>
 800916e:	2301      	movs	r3, #1
 8009170:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009174:	4610      	mov	r0, r2
 8009176:	b003      	add	sp, #12
 8009178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917c:	bfbc      	itt	lt
 800917e:	464b      	movlt	r3, r9
 8009180:	46a1      	movlt	r9, r4
 8009182:	4630      	mov	r0, r6
 8009184:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009188:	bfba      	itte	lt
 800918a:	461c      	movlt	r4, r3
 800918c:	2501      	movlt	r5, #1
 800918e:	2500      	movge	r5, #0
 8009190:	f7ff fd42 	bl	8008c18 <_Balloc>
 8009194:	4602      	mov	r2, r0
 8009196:	b918      	cbnz	r0, 80091a0 <__mdiff+0x60>
 8009198:	f240 2145 	movw	r1, #581	@ 0x245
 800919c:	4b30      	ldr	r3, [pc, #192]	@ (8009260 <__mdiff+0x120>)
 800919e:	e7e3      	b.n	8009168 <__mdiff+0x28>
 80091a0:	f100 0b14 	add.w	fp, r0, #20
 80091a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80091a8:	f109 0310 	add.w	r3, r9, #16
 80091ac:	60c5      	str	r5, [r0, #12]
 80091ae:	f04f 0c00 	mov.w	ip, #0
 80091b2:	f109 0514 	add.w	r5, r9, #20
 80091b6:	46d9      	mov	r9, fp
 80091b8:	6926      	ldr	r6, [r4, #16]
 80091ba:	f104 0e14 	add.w	lr, r4, #20
 80091be:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091c2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091c6:	9301      	str	r3, [sp, #4]
 80091c8:	9b01      	ldr	r3, [sp, #4]
 80091ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091d2:	b281      	uxth	r1, r0
 80091d4:	9301      	str	r3, [sp, #4]
 80091d6:	fa1f f38a 	uxth.w	r3, sl
 80091da:	1a5b      	subs	r3, r3, r1
 80091dc:	0c00      	lsrs	r0, r0, #16
 80091de:	4463      	add	r3, ip
 80091e0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80091e4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80091ee:	4576      	cmp	r6, lr
 80091f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091f4:	f849 3b04 	str.w	r3, [r9], #4
 80091f8:	d8e6      	bhi.n	80091c8 <__mdiff+0x88>
 80091fa:	1b33      	subs	r3, r6, r4
 80091fc:	3b15      	subs	r3, #21
 80091fe:	f023 0303 	bic.w	r3, r3, #3
 8009202:	3415      	adds	r4, #21
 8009204:	3304      	adds	r3, #4
 8009206:	42a6      	cmp	r6, r4
 8009208:	bf38      	it	cc
 800920a:	2304      	movcc	r3, #4
 800920c:	441d      	add	r5, r3
 800920e:	445b      	add	r3, fp
 8009210:	461e      	mov	r6, r3
 8009212:	462c      	mov	r4, r5
 8009214:	4544      	cmp	r4, r8
 8009216:	d30e      	bcc.n	8009236 <__mdiff+0xf6>
 8009218:	f108 0103 	add.w	r1, r8, #3
 800921c:	1b49      	subs	r1, r1, r5
 800921e:	f021 0103 	bic.w	r1, r1, #3
 8009222:	3d03      	subs	r5, #3
 8009224:	45a8      	cmp	r8, r5
 8009226:	bf38      	it	cc
 8009228:	2100      	movcc	r1, #0
 800922a:	440b      	add	r3, r1
 800922c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009230:	b199      	cbz	r1, 800925a <__mdiff+0x11a>
 8009232:	6117      	str	r7, [r2, #16]
 8009234:	e79e      	b.n	8009174 <__mdiff+0x34>
 8009236:	46e6      	mov	lr, ip
 8009238:	f854 1b04 	ldr.w	r1, [r4], #4
 800923c:	fa1f fc81 	uxth.w	ip, r1
 8009240:	44f4      	add	ip, lr
 8009242:	0c08      	lsrs	r0, r1, #16
 8009244:	4471      	add	r1, lr
 8009246:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800924a:	b289      	uxth	r1, r1
 800924c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009250:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009254:	f846 1b04 	str.w	r1, [r6], #4
 8009258:	e7dc      	b.n	8009214 <__mdiff+0xd4>
 800925a:	3f01      	subs	r7, #1
 800925c:	e7e6      	b.n	800922c <__mdiff+0xec>
 800925e:	bf00      	nop
 8009260:	08009f06 	.word	0x08009f06
 8009264:	08009f17 	.word	0x08009f17

08009268 <__d2b>:
 8009268:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800926c:	2101      	movs	r1, #1
 800926e:	4690      	mov	r8, r2
 8009270:	4699      	mov	r9, r3
 8009272:	9e08      	ldr	r6, [sp, #32]
 8009274:	f7ff fcd0 	bl	8008c18 <_Balloc>
 8009278:	4604      	mov	r4, r0
 800927a:	b930      	cbnz	r0, 800928a <__d2b+0x22>
 800927c:	4602      	mov	r2, r0
 800927e:	f240 310f 	movw	r1, #783	@ 0x30f
 8009282:	4b23      	ldr	r3, [pc, #140]	@ (8009310 <__d2b+0xa8>)
 8009284:	4823      	ldr	r0, [pc, #140]	@ (8009314 <__d2b+0xac>)
 8009286:	f000 fa6f 	bl	8009768 <__assert_func>
 800928a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800928e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009292:	b10d      	cbz	r5, 8009298 <__d2b+0x30>
 8009294:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009298:	9301      	str	r3, [sp, #4]
 800929a:	f1b8 0300 	subs.w	r3, r8, #0
 800929e:	d024      	beq.n	80092ea <__d2b+0x82>
 80092a0:	4668      	mov	r0, sp
 80092a2:	9300      	str	r3, [sp, #0]
 80092a4:	f7ff fd7f 	bl	8008da6 <__lo0bits>
 80092a8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80092ac:	b1d8      	cbz	r0, 80092e6 <__d2b+0x7e>
 80092ae:	f1c0 0320 	rsb	r3, r0, #32
 80092b2:	fa02 f303 	lsl.w	r3, r2, r3
 80092b6:	430b      	orrs	r3, r1
 80092b8:	40c2      	lsrs	r2, r0
 80092ba:	6163      	str	r3, [r4, #20]
 80092bc:	9201      	str	r2, [sp, #4]
 80092be:	9b01      	ldr	r3, [sp, #4]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	bf0c      	ite	eq
 80092c4:	2201      	moveq	r2, #1
 80092c6:	2202      	movne	r2, #2
 80092c8:	61a3      	str	r3, [r4, #24]
 80092ca:	6122      	str	r2, [r4, #16]
 80092cc:	b1ad      	cbz	r5, 80092fa <__d2b+0x92>
 80092ce:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80092d2:	4405      	add	r5, r0
 80092d4:	6035      	str	r5, [r6, #0]
 80092d6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80092da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092dc:	6018      	str	r0, [r3, #0]
 80092de:	4620      	mov	r0, r4
 80092e0:	b002      	add	sp, #8
 80092e2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80092e6:	6161      	str	r1, [r4, #20]
 80092e8:	e7e9      	b.n	80092be <__d2b+0x56>
 80092ea:	a801      	add	r0, sp, #4
 80092ec:	f7ff fd5b 	bl	8008da6 <__lo0bits>
 80092f0:	9b01      	ldr	r3, [sp, #4]
 80092f2:	2201      	movs	r2, #1
 80092f4:	6163      	str	r3, [r4, #20]
 80092f6:	3020      	adds	r0, #32
 80092f8:	e7e7      	b.n	80092ca <__d2b+0x62>
 80092fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80092fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009302:	6030      	str	r0, [r6, #0]
 8009304:	6918      	ldr	r0, [r3, #16]
 8009306:	f7ff fd2f 	bl	8008d68 <__hi0bits>
 800930a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800930e:	e7e4      	b.n	80092da <__d2b+0x72>
 8009310:	08009f06 	.word	0x08009f06
 8009314:	08009f17 	.word	0x08009f17

08009318 <__ssputs_r>:
 8009318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800931c:	461f      	mov	r7, r3
 800931e:	688e      	ldr	r6, [r1, #8]
 8009320:	4682      	mov	sl, r0
 8009322:	42be      	cmp	r6, r7
 8009324:	460c      	mov	r4, r1
 8009326:	4690      	mov	r8, r2
 8009328:	680b      	ldr	r3, [r1, #0]
 800932a:	d82d      	bhi.n	8009388 <__ssputs_r+0x70>
 800932c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009330:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009334:	d026      	beq.n	8009384 <__ssputs_r+0x6c>
 8009336:	6965      	ldr	r5, [r4, #20]
 8009338:	6909      	ldr	r1, [r1, #16]
 800933a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800933e:	eba3 0901 	sub.w	r9, r3, r1
 8009342:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009346:	1c7b      	adds	r3, r7, #1
 8009348:	444b      	add	r3, r9
 800934a:	106d      	asrs	r5, r5, #1
 800934c:	429d      	cmp	r5, r3
 800934e:	bf38      	it	cc
 8009350:	461d      	movcc	r5, r3
 8009352:	0553      	lsls	r3, r2, #21
 8009354:	d527      	bpl.n	80093a6 <__ssputs_r+0x8e>
 8009356:	4629      	mov	r1, r5
 8009358:	f7fd ff18 	bl	800718c <_malloc_r>
 800935c:	4606      	mov	r6, r0
 800935e:	b360      	cbz	r0, 80093ba <__ssputs_r+0xa2>
 8009360:	464a      	mov	r2, r9
 8009362:	6921      	ldr	r1, [r4, #16]
 8009364:	f000 f9f2 	bl	800974c <memcpy>
 8009368:	89a3      	ldrh	r3, [r4, #12]
 800936a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800936e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009372:	81a3      	strh	r3, [r4, #12]
 8009374:	6126      	str	r6, [r4, #16]
 8009376:	444e      	add	r6, r9
 8009378:	6026      	str	r6, [r4, #0]
 800937a:	463e      	mov	r6, r7
 800937c:	6165      	str	r5, [r4, #20]
 800937e:	eba5 0509 	sub.w	r5, r5, r9
 8009382:	60a5      	str	r5, [r4, #8]
 8009384:	42be      	cmp	r6, r7
 8009386:	d900      	bls.n	800938a <__ssputs_r+0x72>
 8009388:	463e      	mov	r6, r7
 800938a:	4632      	mov	r2, r6
 800938c:	4641      	mov	r1, r8
 800938e:	6820      	ldr	r0, [r4, #0]
 8009390:	f000 f9c2 	bl	8009718 <memmove>
 8009394:	2000      	movs	r0, #0
 8009396:	68a3      	ldr	r3, [r4, #8]
 8009398:	1b9b      	subs	r3, r3, r6
 800939a:	60a3      	str	r3, [r4, #8]
 800939c:	6823      	ldr	r3, [r4, #0]
 800939e:	4433      	add	r3, r6
 80093a0:	6023      	str	r3, [r4, #0]
 80093a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a6:	462a      	mov	r2, r5
 80093a8:	f000 fa22 	bl	80097f0 <_realloc_r>
 80093ac:	4606      	mov	r6, r0
 80093ae:	2800      	cmp	r0, #0
 80093b0:	d1e0      	bne.n	8009374 <__ssputs_r+0x5c>
 80093b2:	4650      	mov	r0, sl
 80093b4:	6921      	ldr	r1, [r4, #16]
 80093b6:	f7ff fbe7 	bl	8008b88 <_free_r>
 80093ba:	230c      	movs	r3, #12
 80093bc:	f8ca 3000 	str.w	r3, [sl]
 80093c0:	89a3      	ldrh	r3, [r4, #12]
 80093c2:	f04f 30ff 	mov.w	r0, #4294967295
 80093c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093ca:	81a3      	strh	r3, [r4, #12]
 80093cc:	e7e9      	b.n	80093a2 <__ssputs_r+0x8a>
	...

080093d0 <_svfiprintf_r>:
 80093d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d4:	4698      	mov	r8, r3
 80093d6:	898b      	ldrh	r3, [r1, #12]
 80093d8:	4607      	mov	r7, r0
 80093da:	061b      	lsls	r3, r3, #24
 80093dc:	460d      	mov	r5, r1
 80093de:	4614      	mov	r4, r2
 80093e0:	b09d      	sub	sp, #116	@ 0x74
 80093e2:	d510      	bpl.n	8009406 <_svfiprintf_r+0x36>
 80093e4:	690b      	ldr	r3, [r1, #16]
 80093e6:	b973      	cbnz	r3, 8009406 <_svfiprintf_r+0x36>
 80093e8:	2140      	movs	r1, #64	@ 0x40
 80093ea:	f7fd fecf 	bl	800718c <_malloc_r>
 80093ee:	6028      	str	r0, [r5, #0]
 80093f0:	6128      	str	r0, [r5, #16]
 80093f2:	b930      	cbnz	r0, 8009402 <_svfiprintf_r+0x32>
 80093f4:	230c      	movs	r3, #12
 80093f6:	603b      	str	r3, [r7, #0]
 80093f8:	f04f 30ff 	mov.w	r0, #4294967295
 80093fc:	b01d      	add	sp, #116	@ 0x74
 80093fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009402:	2340      	movs	r3, #64	@ 0x40
 8009404:	616b      	str	r3, [r5, #20]
 8009406:	2300      	movs	r3, #0
 8009408:	9309      	str	r3, [sp, #36]	@ 0x24
 800940a:	2320      	movs	r3, #32
 800940c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009410:	2330      	movs	r3, #48	@ 0x30
 8009412:	f04f 0901 	mov.w	r9, #1
 8009416:	f8cd 800c 	str.w	r8, [sp, #12]
 800941a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80095b4 <_svfiprintf_r+0x1e4>
 800941e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009422:	4623      	mov	r3, r4
 8009424:	469a      	mov	sl, r3
 8009426:	f813 2b01 	ldrb.w	r2, [r3], #1
 800942a:	b10a      	cbz	r2, 8009430 <_svfiprintf_r+0x60>
 800942c:	2a25      	cmp	r2, #37	@ 0x25
 800942e:	d1f9      	bne.n	8009424 <_svfiprintf_r+0x54>
 8009430:	ebba 0b04 	subs.w	fp, sl, r4
 8009434:	d00b      	beq.n	800944e <_svfiprintf_r+0x7e>
 8009436:	465b      	mov	r3, fp
 8009438:	4622      	mov	r2, r4
 800943a:	4629      	mov	r1, r5
 800943c:	4638      	mov	r0, r7
 800943e:	f7ff ff6b 	bl	8009318 <__ssputs_r>
 8009442:	3001      	adds	r0, #1
 8009444:	f000 80a7 	beq.w	8009596 <_svfiprintf_r+0x1c6>
 8009448:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800944a:	445a      	add	r2, fp
 800944c:	9209      	str	r2, [sp, #36]	@ 0x24
 800944e:	f89a 3000 	ldrb.w	r3, [sl]
 8009452:	2b00      	cmp	r3, #0
 8009454:	f000 809f 	beq.w	8009596 <_svfiprintf_r+0x1c6>
 8009458:	2300      	movs	r3, #0
 800945a:	f04f 32ff 	mov.w	r2, #4294967295
 800945e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009462:	f10a 0a01 	add.w	sl, sl, #1
 8009466:	9304      	str	r3, [sp, #16]
 8009468:	9307      	str	r3, [sp, #28]
 800946a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800946e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009470:	4654      	mov	r4, sl
 8009472:	2205      	movs	r2, #5
 8009474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009478:	484e      	ldr	r0, [pc, #312]	@ (80095b4 <_svfiprintf_r+0x1e4>)
 800947a:	f7fe fd24 	bl	8007ec6 <memchr>
 800947e:	9a04      	ldr	r2, [sp, #16]
 8009480:	b9d8      	cbnz	r0, 80094ba <_svfiprintf_r+0xea>
 8009482:	06d0      	lsls	r0, r2, #27
 8009484:	bf44      	itt	mi
 8009486:	2320      	movmi	r3, #32
 8009488:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800948c:	0711      	lsls	r1, r2, #28
 800948e:	bf44      	itt	mi
 8009490:	232b      	movmi	r3, #43	@ 0x2b
 8009492:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009496:	f89a 3000 	ldrb.w	r3, [sl]
 800949a:	2b2a      	cmp	r3, #42	@ 0x2a
 800949c:	d015      	beq.n	80094ca <_svfiprintf_r+0xfa>
 800949e:	4654      	mov	r4, sl
 80094a0:	2000      	movs	r0, #0
 80094a2:	f04f 0c0a 	mov.w	ip, #10
 80094a6:	9a07      	ldr	r2, [sp, #28]
 80094a8:	4621      	mov	r1, r4
 80094aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094ae:	3b30      	subs	r3, #48	@ 0x30
 80094b0:	2b09      	cmp	r3, #9
 80094b2:	d94b      	bls.n	800954c <_svfiprintf_r+0x17c>
 80094b4:	b1b0      	cbz	r0, 80094e4 <_svfiprintf_r+0x114>
 80094b6:	9207      	str	r2, [sp, #28]
 80094b8:	e014      	b.n	80094e4 <_svfiprintf_r+0x114>
 80094ba:	eba0 0308 	sub.w	r3, r0, r8
 80094be:	fa09 f303 	lsl.w	r3, r9, r3
 80094c2:	4313      	orrs	r3, r2
 80094c4:	46a2      	mov	sl, r4
 80094c6:	9304      	str	r3, [sp, #16]
 80094c8:	e7d2      	b.n	8009470 <_svfiprintf_r+0xa0>
 80094ca:	9b03      	ldr	r3, [sp, #12]
 80094cc:	1d19      	adds	r1, r3, #4
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	9103      	str	r1, [sp, #12]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	bfbb      	ittet	lt
 80094d6:	425b      	neglt	r3, r3
 80094d8:	f042 0202 	orrlt.w	r2, r2, #2
 80094dc:	9307      	strge	r3, [sp, #28]
 80094de:	9307      	strlt	r3, [sp, #28]
 80094e0:	bfb8      	it	lt
 80094e2:	9204      	strlt	r2, [sp, #16]
 80094e4:	7823      	ldrb	r3, [r4, #0]
 80094e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80094e8:	d10a      	bne.n	8009500 <_svfiprintf_r+0x130>
 80094ea:	7863      	ldrb	r3, [r4, #1]
 80094ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80094ee:	d132      	bne.n	8009556 <_svfiprintf_r+0x186>
 80094f0:	9b03      	ldr	r3, [sp, #12]
 80094f2:	3402      	adds	r4, #2
 80094f4:	1d1a      	adds	r2, r3, #4
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	9203      	str	r2, [sp, #12]
 80094fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094fe:	9305      	str	r3, [sp, #20]
 8009500:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80095b8 <_svfiprintf_r+0x1e8>
 8009504:	2203      	movs	r2, #3
 8009506:	4650      	mov	r0, sl
 8009508:	7821      	ldrb	r1, [r4, #0]
 800950a:	f7fe fcdc 	bl	8007ec6 <memchr>
 800950e:	b138      	cbz	r0, 8009520 <_svfiprintf_r+0x150>
 8009510:	2240      	movs	r2, #64	@ 0x40
 8009512:	9b04      	ldr	r3, [sp, #16]
 8009514:	eba0 000a 	sub.w	r0, r0, sl
 8009518:	4082      	lsls	r2, r0
 800951a:	4313      	orrs	r3, r2
 800951c:	3401      	adds	r4, #1
 800951e:	9304      	str	r3, [sp, #16]
 8009520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009524:	2206      	movs	r2, #6
 8009526:	4825      	ldr	r0, [pc, #148]	@ (80095bc <_svfiprintf_r+0x1ec>)
 8009528:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800952c:	f7fe fccb 	bl	8007ec6 <memchr>
 8009530:	2800      	cmp	r0, #0
 8009532:	d036      	beq.n	80095a2 <_svfiprintf_r+0x1d2>
 8009534:	4b22      	ldr	r3, [pc, #136]	@ (80095c0 <_svfiprintf_r+0x1f0>)
 8009536:	bb1b      	cbnz	r3, 8009580 <_svfiprintf_r+0x1b0>
 8009538:	9b03      	ldr	r3, [sp, #12]
 800953a:	3307      	adds	r3, #7
 800953c:	f023 0307 	bic.w	r3, r3, #7
 8009540:	3308      	adds	r3, #8
 8009542:	9303      	str	r3, [sp, #12]
 8009544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009546:	4433      	add	r3, r6
 8009548:	9309      	str	r3, [sp, #36]	@ 0x24
 800954a:	e76a      	b.n	8009422 <_svfiprintf_r+0x52>
 800954c:	460c      	mov	r4, r1
 800954e:	2001      	movs	r0, #1
 8009550:	fb0c 3202 	mla	r2, ip, r2, r3
 8009554:	e7a8      	b.n	80094a8 <_svfiprintf_r+0xd8>
 8009556:	2300      	movs	r3, #0
 8009558:	f04f 0c0a 	mov.w	ip, #10
 800955c:	4619      	mov	r1, r3
 800955e:	3401      	adds	r4, #1
 8009560:	9305      	str	r3, [sp, #20]
 8009562:	4620      	mov	r0, r4
 8009564:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009568:	3a30      	subs	r2, #48	@ 0x30
 800956a:	2a09      	cmp	r2, #9
 800956c:	d903      	bls.n	8009576 <_svfiprintf_r+0x1a6>
 800956e:	2b00      	cmp	r3, #0
 8009570:	d0c6      	beq.n	8009500 <_svfiprintf_r+0x130>
 8009572:	9105      	str	r1, [sp, #20]
 8009574:	e7c4      	b.n	8009500 <_svfiprintf_r+0x130>
 8009576:	4604      	mov	r4, r0
 8009578:	2301      	movs	r3, #1
 800957a:	fb0c 2101 	mla	r1, ip, r1, r2
 800957e:	e7f0      	b.n	8009562 <_svfiprintf_r+0x192>
 8009580:	ab03      	add	r3, sp, #12
 8009582:	9300      	str	r3, [sp, #0]
 8009584:	462a      	mov	r2, r5
 8009586:	4638      	mov	r0, r7
 8009588:	4b0e      	ldr	r3, [pc, #56]	@ (80095c4 <_svfiprintf_r+0x1f4>)
 800958a:	a904      	add	r1, sp, #16
 800958c:	f7fd ff28 	bl	80073e0 <_printf_float>
 8009590:	1c42      	adds	r2, r0, #1
 8009592:	4606      	mov	r6, r0
 8009594:	d1d6      	bne.n	8009544 <_svfiprintf_r+0x174>
 8009596:	89ab      	ldrh	r3, [r5, #12]
 8009598:	065b      	lsls	r3, r3, #25
 800959a:	f53f af2d 	bmi.w	80093f8 <_svfiprintf_r+0x28>
 800959e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095a0:	e72c      	b.n	80093fc <_svfiprintf_r+0x2c>
 80095a2:	ab03      	add	r3, sp, #12
 80095a4:	9300      	str	r3, [sp, #0]
 80095a6:	462a      	mov	r2, r5
 80095a8:	4638      	mov	r0, r7
 80095aa:	4b06      	ldr	r3, [pc, #24]	@ (80095c4 <_svfiprintf_r+0x1f4>)
 80095ac:	a904      	add	r1, sp, #16
 80095ae:	f7fe f9b5 	bl	800791c <_printf_i>
 80095b2:	e7ed      	b.n	8009590 <_svfiprintf_r+0x1c0>
 80095b4:	0800a070 	.word	0x0800a070
 80095b8:	0800a076 	.word	0x0800a076
 80095bc:	0800a07a 	.word	0x0800a07a
 80095c0:	080073e1 	.word	0x080073e1
 80095c4:	08009319 	.word	0x08009319

080095c8 <__sflush_r>:
 80095c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ce:	0716      	lsls	r6, r2, #28
 80095d0:	4605      	mov	r5, r0
 80095d2:	460c      	mov	r4, r1
 80095d4:	d454      	bmi.n	8009680 <__sflush_r+0xb8>
 80095d6:	684b      	ldr	r3, [r1, #4]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	dc02      	bgt.n	80095e2 <__sflush_r+0x1a>
 80095dc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80095de:	2b00      	cmp	r3, #0
 80095e0:	dd48      	ble.n	8009674 <__sflush_r+0xac>
 80095e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095e4:	2e00      	cmp	r6, #0
 80095e6:	d045      	beq.n	8009674 <__sflush_r+0xac>
 80095e8:	2300      	movs	r3, #0
 80095ea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80095ee:	682f      	ldr	r7, [r5, #0]
 80095f0:	6a21      	ldr	r1, [r4, #32]
 80095f2:	602b      	str	r3, [r5, #0]
 80095f4:	d030      	beq.n	8009658 <__sflush_r+0x90>
 80095f6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80095f8:	89a3      	ldrh	r3, [r4, #12]
 80095fa:	0759      	lsls	r1, r3, #29
 80095fc:	d505      	bpl.n	800960a <__sflush_r+0x42>
 80095fe:	6863      	ldr	r3, [r4, #4]
 8009600:	1ad2      	subs	r2, r2, r3
 8009602:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009604:	b10b      	cbz	r3, 800960a <__sflush_r+0x42>
 8009606:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009608:	1ad2      	subs	r2, r2, r3
 800960a:	2300      	movs	r3, #0
 800960c:	4628      	mov	r0, r5
 800960e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009610:	6a21      	ldr	r1, [r4, #32]
 8009612:	47b0      	blx	r6
 8009614:	1c43      	adds	r3, r0, #1
 8009616:	89a3      	ldrh	r3, [r4, #12]
 8009618:	d106      	bne.n	8009628 <__sflush_r+0x60>
 800961a:	6829      	ldr	r1, [r5, #0]
 800961c:	291d      	cmp	r1, #29
 800961e:	d82b      	bhi.n	8009678 <__sflush_r+0xb0>
 8009620:	4a28      	ldr	r2, [pc, #160]	@ (80096c4 <__sflush_r+0xfc>)
 8009622:	410a      	asrs	r2, r1
 8009624:	07d6      	lsls	r6, r2, #31
 8009626:	d427      	bmi.n	8009678 <__sflush_r+0xb0>
 8009628:	2200      	movs	r2, #0
 800962a:	6062      	str	r2, [r4, #4]
 800962c:	6922      	ldr	r2, [r4, #16]
 800962e:	04d9      	lsls	r1, r3, #19
 8009630:	6022      	str	r2, [r4, #0]
 8009632:	d504      	bpl.n	800963e <__sflush_r+0x76>
 8009634:	1c42      	adds	r2, r0, #1
 8009636:	d101      	bne.n	800963c <__sflush_r+0x74>
 8009638:	682b      	ldr	r3, [r5, #0]
 800963a:	b903      	cbnz	r3, 800963e <__sflush_r+0x76>
 800963c:	6560      	str	r0, [r4, #84]	@ 0x54
 800963e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009640:	602f      	str	r7, [r5, #0]
 8009642:	b1b9      	cbz	r1, 8009674 <__sflush_r+0xac>
 8009644:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009648:	4299      	cmp	r1, r3
 800964a:	d002      	beq.n	8009652 <__sflush_r+0x8a>
 800964c:	4628      	mov	r0, r5
 800964e:	f7ff fa9b 	bl	8008b88 <_free_r>
 8009652:	2300      	movs	r3, #0
 8009654:	6363      	str	r3, [r4, #52]	@ 0x34
 8009656:	e00d      	b.n	8009674 <__sflush_r+0xac>
 8009658:	2301      	movs	r3, #1
 800965a:	4628      	mov	r0, r5
 800965c:	47b0      	blx	r6
 800965e:	4602      	mov	r2, r0
 8009660:	1c50      	adds	r0, r2, #1
 8009662:	d1c9      	bne.n	80095f8 <__sflush_r+0x30>
 8009664:	682b      	ldr	r3, [r5, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d0c6      	beq.n	80095f8 <__sflush_r+0x30>
 800966a:	2b1d      	cmp	r3, #29
 800966c:	d001      	beq.n	8009672 <__sflush_r+0xaa>
 800966e:	2b16      	cmp	r3, #22
 8009670:	d11d      	bne.n	80096ae <__sflush_r+0xe6>
 8009672:	602f      	str	r7, [r5, #0]
 8009674:	2000      	movs	r0, #0
 8009676:	e021      	b.n	80096bc <__sflush_r+0xf4>
 8009678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800967c:	b21b      	sxth	r3, r3
 800967e:	e01a      	b.n	80096b6 <__sflush_r+0xee>
 8009680:	690f      	ldr	r7, [r1, #16]
 8009682:	2f00      	cmp	r7, #0
 8009684:	d0f6      	beq.n	8009674 <__sflush_r+0xac>
 8009686:	0793      	lsls	r3, r2, #30
 8009688:	bf18      	it	ne
 800968a:	2300      	movne	r3, #0
 800968c:	680e      	ldr	r6, [r1, #0]
 800968e:	bf08      	it	eq
 8009690:	694b      	ldreq	r3, [r1, #20]
 8009692:	1bf6      	subs	r6, r6, r7
 8009694:	600f      	str	r7, [r1, #0]
 8009696:	608b      	str	r3, [r1, #8]
 8009698:	2e00      	cmp	r6, #0
 800969a:	ddeb      	ble.n	8009674 <__sflush_r+0xac>
 800969c:	4633      	mov	r3, r6
 800969e:	463a      	mov	r2, r7
 80096a0:	4628      	mov	r0, r5
 80096a2:	6a21      	ldr	r1, [r4, #32]
 80096a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80096a8:	47e0      	blx	ip
 80096aa:	2800      	cmp	r0, #0
 80096ac:	dc07      	bgt.n	80096be <__sflush_r+0xf6>
 80096ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096b6:	f04f 30ff 	mov.w	r0, #4294967295
 80096ba:	81a3      	strh	r3, [r4, #12]
 80096bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096be:	4407      	add	r7, r0
 80096c0:	1a36      	subs	r6, r6, r0
 80096c2:	e7e9      	b.n	8009698 <__sflush_r+0xd0>
 80096c4:	dfbffffe 	.word	0xdfbffffe

080096c8 <_fflush_r>:
 80096c8:	b538      	push	{r3, r4, r5, lr}
 80096ca:	690b      	ldr	r3, [r1, #16]
 80096cc:	4605      	mov	r5, r0
 80096ce:	460c      	mov	r4, r1
 80096d0:	b913      	cbnz	r3, 80096d8 <_fflush_r+0x10>
 80096d2:	2500      	movs	r5, #0
 80096d4:	4628      	mov	r0, r5
 80096d6:	bd38      	pop	{r3, r4, r5, pc}
 80096d8:	b118      	cbz	r0, 80096e2 <_fflush_r+0x1a>
 80096da:	6a03      	ldr	r3, [r0, #32]
 80096dc:	b90b      	cbnz	r3, 80096e2 <_fflush_r+0x1a>
 80096de:	f7fe fac9 	bl	8007c74 <__sinit>
 80096e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d0f3      	beq.n	80096d2 <_fflush_r+0xa>
 80096ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096ec:	07d0      	lsls	r0, r2, #31
 80096ee:	d404      	bmi.n	80096fa <_fflush_r+0x32>
 80096f0:	0599      	lsls	r1, r3, #22
 80096f2:	d402      	bmi.n	80096fa <_fflush_r+0x32>
 80096f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096f6:	f7fe fbe4 	bl	8007ec2 <__retarget_lock_acquire_recursive>
 80096fa:	4628      	mov	r0, r5
 80096fc:	4621      	mov	r1, r4
 80096fe:	f7ff ff63 	bl	80095c8 <__sflush_r>
 8009702:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009704:	4605      	mov	r5, r0
 8009706:	07da      	lsls	r2, r3, #31
 8009708:	d4e4      	bmi.n	80096d4 <_fflush_r+0xc>
 800970a:	89a3      	ldrh	r3, [r4, #12]
 800970c:	059b      	lsls	r3, r3, #22
 800970e:	d4e1      	bmi.n	80096d4 <_fflush_r+0xc>
 8009710:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009712:	f7fe fbd7 	bl	8007ec4 <__retarget_lock_release_recursive>
 8009716:	e7dd      	b.n	80096d4 <_fflush_r+0xc>

08009718 <memmove>:
 8009718:	4288      	cmp	r0, r1
 800971a:	b510      	push	{r4, lr}
 800971c:	eb01 0402 	add.w	r4, r1, r2
 8009720:	d902      	bls.n	8009728 <memmove+0x10>
 8009722:	4284      	cmp	r4, r0
 8009724:	4623      	mov	r3, r4
 8009726:	d807      	bhi.n	8009738 <memmove+0x20>
 8009728:	1e43      	subs	r3, r0, #1
 800972a:	42a1      	cmp	r1, r4
 800972c:	d008      	beq.n	8009740 <memmove+0x28>
 800972e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009732:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009736:	e7f8      	b.n	800972a <memmove+0x12>
 8009738:	4601      	mov	r1, r0
 800973a:	4402      	add	r2, r0
 800973c:	428a      	cmp	r2, r1
 800973e:	d100      	bne.n	8009742 <memmove+0x2a>
 8009740:	bd10      	pop	{r4, pc}
 8009742:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009746:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800974a:	e7f7      	b.n	800973c <memmove+0x24>

0800974c <memcpy>:
 800974c:	440a      	add	r2, r1
 800974e:	4291      	cmp	r1, r2
 8009750:	f100 33ff 	add.w	r3, r0, #4294967295
 8009754:	d100      	bne.n	8009758 <memcpy+0xc>
 8009756:	4770      	bx	lr
 8009758:	b510      	push	{r4, lr}
 800975a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800975e:	4291      	cmp	r1, r2
 8009760:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009764:	d1f9      	bne.n	800975a <memcpy+0xe>
 8009766:	bd10      	pop	{r4, pc}

08009768 <__assert_func>:
 8009768:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800976a:	4614      	mov	r4, r2
 800976c:	461a      	mov	r2, r3
 800976e:	4b09      	ldr	r3, [pc, #36]	@ (8009794 <__assert_func+0x2c>)
 8009770:	4605      	mov	r5, r0
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	68d8      	ldr	r0, [r3, #12]
 8009776:	b954      	cbnz	r4, 800978e <__assert_func+0x26>
 8009778:	4b07      	ldr	r3, [pc, #28]	@ (8009798 <__assert_func+0x30>)
 800977a:	461c      	mov	r4, r3
 800977c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009780:	9100      	str	r1, [sp, #0]
 8009782:	462b      	mov	r3, r5
 8009784:	4905      	ldr	r1, [pc, #20]	@ (800979c <__assert_func+0x34>)
 8009786:	f000 f86f 	bl	8009868 <fiprintf>
 800978a:	f000 f87f 	bl	800988c <abort>
 800978e:	4b04      	ldr	r3, [pc, #16]	@ (80097a0 <__assert_func+0x38>)
 8009790:	e7f4      	b.n	800977c <__assert_func+0x14>
 8009792:	bf00      	nop
 8009794:	20000018 	.word	0x20000018
 8009798:	0800a0c6 	.word	0x0800a0c6
 800979c:	0800a098 	.word	0x0800a098
 80097a0:	0800a08b 	.word	0x0800a08b

080097a4 <_calloc_r>:
 80097a4:	b570      	push	{r4, r5, r6, lr}
 80097a6:	fba1 5402 	umull	r5, r4, r1, r2
 80097aa:	b93c      	cbnz	r4, 80097bc <_calloc_r+0x18>
 80097ac:	4629      	mov	r1, r5
 80097ae:	f7fd fced 	bl	800718c <_malloc_r>
 80097b2:	4606      	mov	r6, r0
 80097b4:	b928      	cbnz	r0, 80097c2 <_calloc_r+0x1e>
 80097b6:	2600      	movs	r6, #0
 80097b8:	4630      	mov	r0, r6
 80097ba:	bd70      	pop	{r4, r5, r6, pc}
 80097bc:	220c      	movs	r2, #12
 80097be:	6002      	str	r2, [r0, #0]
 80097c0:	e7f9      	b.n	80097b6 <_calloc_r+0x12>
 80097c2:	462a      	mov	r2, r5
 80097c4:	4621      	mov	r1, r4
 80097c6:	f7fe faee 	bl	8007da6 <memset>
 80097ca:	e7f5      	b.n	80097b8 <_calloc_r+0x14>

080097cc <__ascii_mbtowc>:
 80097cc:	b082      	sub	sp, #8
 80097ce:	b901      	cbnz	r1, 80097d2 <__ascii_mbtowc+0x6>
 80097d0:	a901      	add	r1, sp, #4
 80097d2:	b142      	cbz	r2, 80097e6 <__ascii_mbtowc+0x1a>
 80097d4:	b14b      	cbz	r3, 80097ea <__ascii_mbtowc+0x1e>
 80097d6:	7813      	ldrb	r3, [r2, #0]
 80097d8:	600b      	str	r3, [r1, #0]
 80097da:	7812      	ldrb	r2, [r2, #0]
 80097dc:	1e10      	subs	r0, r2, #0
 80097de:	bf18      	it	ne
 80097e0:	2001      	movne	r0, #1
 80097e2:	b002      	add	sp, #8
 80097e4:	4770      	bx	lr
 80097e6:	4610      	mov	r0, r2
 80097e8:	e7fb      	b.n	80097e2 <__ascii_mbtowc+0x16>
 80097ea:	f06f 0001 	mvn.w	r0, #1
 80097ee:	e7f8      	b.n	80097e2 <__ascii_mbtowc+0x16>

080097f0 <_realloc_r>:
 80097f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097f4:	4680      	mov	r8, r0
 80097f6:	4615      	mov	r5, r2
 80097f8:	460c      	mov	r4, r1
 80097fa:	b921      	cbnz	r1, 8009806 <_realloc_r+0x16>
 80097fc:	4611      	mov	r1, r2
 80097fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009802:	f7fd bcc3 	b.w	800718c <_malloc_r>
 8009806:	b92a      	cbnz	r2, 8009814 <_realloc_r+0x24>
 8009808:	f7ff f9be 	bl	8008b88 <_free_r>
 800980c:	2400      	movs	r4, #0
 800980e:	4620      	mov	r0, r4
 8009810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009814:	f000 f841 	bl	800989a <_malloc_usable_size_r>
 8009818:	4285      	cmp	r5, r0
 800981a:	4606      	mov	r6, r0
 800981c:	d802      	bhi.n	8009824 <_realloc_r+0x34>
 800981e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009822:	d8f4      	bhi.n	800980e <_realloc_r+0x1e>
 8009824:	4629      	mov	r1, r5
 8009826:	4640      	mov	r0, r8
 8009828:	f7fd fcb0 	bl	800718c <_malloc_r>
 800982c:	4607      	mov	r7, r0
 800982e:	2800      	cmp	r0, #0
 8009830:	d0ec      	beq.n	800980c <_realloc_r+0x1c>
 8009832:	42b5      	cmp	r5, r6
 8009834:	462a      	mov	r2, r5
 8009836:	4621      	mov	r1, r4
 8009838:	bf28      	it	cs
 800983a:	4632      	movcs	r2, r6
 800983c:	f7ff ff86 	bl	800974c <memcpy>
 8009840:	4621      	mov	r1, r4
 8009842:	4640      	mov	r0, r8
 8009844:	f7ff f9a0 	bl	8008b88 <_free_r>
 8009848:	463c      	mov	r4, r7
 800984a:	e7e0      	b.n	800980e <_realloc_r+0x1e>

0800984c <__ascii_wctomb>:
 800984c:	4603      	mov	r3, r0
 800984e:	4608      	mov	r0, r1
 8009850:	b141      	cbz	r1, 8009864 <__ascii_wctomb+0x18>
 8009852:	2aff      	cmp	r2, #255	@ 0xff
 8009854:	d904      	bls.n	8009860 <__ascii_wctomb+0x14>
 8009856:	228a      	movs	r2, #138	@ 0x8a
 8009858:	f04f 30ff 	mov.w	r0, #4294967295
 800985c:	601a      	str	r2, [r3, #0]
 800985e:	4770      	bx	lr
 8009860:	2001      	movs	r0, #1
 8009862:	700a      	strb	r2, [r1, #0]
 8009864:	4770      	bx	lr
	...

08009868 <fiprintf>:
 8009868:	b40e      	push	{r1, r2, r3}
 800986a:	b503      	push	{r0, r1, lr}
 800986c:	4601      	mov	r1, r0
 800986e:	ab03      	add	r3, sp, #12
 8009870:	4805      	ldr	r0, [pc, #20]	@ (8009888 <fiprintf+0x20>)
 8009872:	f853 2b04 	ldr.w	r2, [r3], #4
 8009876:	6800      	ldr	r0, [r0, #0]
 8009878:	9301      	str	r3, [sp, #4]
 800987a:	f000 f83d 	bl	80098f8 <_vfiprintf_r>
 800987e:	b002      	add	sp, #8
 8009880:	f85d eb04 	ldr.w	lr, [sp], #4
 8009884:	b003      	add	sp, #12
 8009886:	4770      	bx	lr
 8009888:	20000018 	.word	0x20000018

0800988c <abort>:
 800988c:	2006      	movs	r0, #6
 800988e:	b508      	push	{r3, lr}
 8009890:	f000 fa06 	bl	8009ca0 <raise>
 8009894:	2001      	movs	r0, #1
 8009896:	f7f8 f81c 	bl	80018d2 <_exit>

0800989a <_malloc_usable_size_r>:
 800989a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800989e:	1f18      	subs	r0, r3, #4
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	bfbc      	itt	lt
 80098a4:	580b      	ldrlt	r3, [r1, r0]
 80098a6:	18c0      	addlt	r0, r0, r3
 80098a8:	4770      	bx	lr

080098aa <__sfputc_r>:
 80098aa:	6893      	ldr	r3, [r2, #8]
 80098ac:	b410      	push	{r4}
 80098ae:	3b01      	subs	r3, #1
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	6093      	str	r3, [r2, #8]
 80098b4:	da07      	bge.n	80098c6 <__sfputc_r+0x1c>
 80098b6:	6994      	ldr	r4, [r2, #24]
 80098b8:	42a3      	cmp	r3, r4
 80098ba:	db01      	blt.n	80098c0 <__sfputc_r+0x16>
 80098bc:	290a      	cmp	r1, #10
 80098be:	d102      	bne.n	80098c6 <__sfputc_r+0x1c>
 80098c0:	bc10      	pop	{r4}
 80098c2:	f000 b931 	b.w	8009b28 <__swbuf_r>
 80098c6:	6813      	ldr	r3, [r2, #0]
 80098c8:	1c58      	adds	r0, r3, #1
 80098ca:	6010      	str	r0, [r2, #0]
 80098cc:	7019      	strb	r1, [r3, #0]
 80098ce:	4608      	mov	r0, r1
 80098d0:	bc10      	pop	{r4}
 80098d2:	4770      	bx	lr

080098d4 <__sfputs_r>:
 80098d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d6:	4606      	mov	r6, r0
 80098d8:	460f      	mov	r7, r1
 80098da:	4614      	mov	r4, r2
 80098dc:	18d5      	adds	r5, r2, r3
 80098de:	42ac      	cmp	r4, r5
 80098e0:	d101      	bne.n	80098e6 <__sfputs_r+0x12>
 80098e2:	2000      	movs	r0, #0
 80098e4:	e007      	b.n	80098f6 <__sfputs_r+0x22>
 80098e6:	463a      	mov	r2, r7
 80098e8:	4630      	mov	r0, r6
 80098ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098ee:	f7ff ffdc 	bl	80098aa <__sfputc_r>
 80098f2:	1c43      	adds	r3, r0, #1
 80098f4:	d1f3      	bne.n	80098de <__sfputs_r+0xa>
 80098f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080098f8 <_vfiprintf_r>:
 80098f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098fc:	460d      	mov	r5, r1
 80098fe:	4614      	mov	r4, r2
 8009900:	4698      	mov	r8, r3
 8009902:	4606      	mov	r6, r0
 8009904:	b09d      	sub	sp, #116	@ 0x74
 8009906:	b118      	cbz	r0, 8009910 <_vfiprintf_r+0x18>
 8009908:	6a03      	ldr	r3, [r0, #32]
 800990a:	b90b      	cbnz	r3, 8009910 <_vfiprintf_r+0x18>
 800990c:	f7fe f9b2 	bl	8007c74 <__sinit>
 8009910:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009912:	07d9      	lsls	r1, r3, #31
 8009914:	d405      	bmi.n	8009922 <_vfiprintf_r+0x2a>
 8009916:	89ab      	ldrh	r3, [r5, #12]
 8009918:	059a      	lsls	r2, r3, #22
 800991a:	d402      	bmi.n	8009922 <_vfiprintf_r+0x2a>
 800991c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800991e:	f7fe fad0 	bl	8007ec2 <__retarget_lock_acquire_recursive>
 8009922:	89ab      	ldrh	r3, [r5, #12]
 8009924:	071b      	lsls	r3, r3, #28
 8009926:	d501      	bpl.n	800992c <_vfiprintf_r+0x34>
 8009928:	692b      	ldr	r3, [r5, #16]
 800992a:	b99b      	cbnz	r3, 8009954 <_vfiprintf_r+0x5c>
 800992c:	4629      	mov	r1, r5
 800992e:	4630      	mov	r0, r6
 8009930:	f000 f938 	bl	8009ba4 <__swsetup_r>
 8009934:	b170      	cbz	r0, 8009954 <_vfiprintf_r+0x5c>
 8009936:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009938:	07dc      	lsls	r4, r3, #31
 800993a:	d504      	bpl.n	8009946 <_vfiprintf_r+0x4e>
 800993c:	f04f 30ff 	mov.w	r0, #4294967295
 8009940:	b01d      	add	sp, #116	@ 0x74
 8009942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009946:	89ab      	ldrh	r3, [r5, #12]
 8009948:	0598      	lsls	r0, r3, #22
 800994a:	d4f7      	bmi.n	800993c <_vfiprintf_r+0x44>
 800994c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800994e:	f7fe fab9 	bl	8007ec4 <__retarget_lock_release_recursive>
 8009952:	e7f3      	b.n	800993c <_vfiprintf_r+0x44>
 8009954:	2300      	movs	r3, #0
 8009956:	9309      	str	r3, [sp, #36]	@ 0x24
 8009958:	2320      	movs	r3, #32
 800995a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800995e:	2330      	movs	r3, #48	@ 0x30
 8009960:	f04f 0901 	mov.w	r9, #1
 8009964:	f8cd 800c 	str.w	r8, [sp, #12]
 8009968:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009b14 <_vfiprintf_r+0x21c>
 800996c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009970:	4623      	mov	r3, r4
 8009972:	469a      	mov	sl, r3
 8009974:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009978:	b10a      	cbz	r2, 800997e <_vfiprintf_r+0x86>
 800997a:	2a25      	cmp	r2, #37	@ 0x25
 800997c:	d1f9      	bne.n	8009972 <_vfiprintf_r+0x7a>
 800997e:	ebba 0b04 	subs.w	fp, sl, r4
 8009982:	d00b      	beq.n	800999c <_vfiprintf_r+0xa4>
 8009984:	465b      	mov	r3, fp
 8009986:	4622      	mov	r2, r4
 8009988:	4629      	mov	r1, r5
 800998a:	4630      	mov	r0, r6
 800998c:	f7ff ffa2 	bl	80098d4 <__sfputs_r>
 8009990:	3001      	adds	r0, #1
 8009992:	f000 80a7 	beq.w	8009ae4 <_vfiprintf_r+0x1ec>
 8009996:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009998:	445a      	add	r2, fp
 800999a:	9209      	str	r2, [sp, #36]	@ 0x24
 800999c:	f89a 3000 	ldrb.w	r3, [sl]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	f000 809f 	beq.w	8009ae4 <_vfiprintf_r+0x1ec>
 80099a6:	2300      	movs	r3, #0
 80099a8:	f04f 32ff 	mov.w	r2, #4294967295
 80099ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099b0:	f10a 0a01 	add.w	sl, sl, #1
 80099b4:	9304      	str	r3, [sp, #16]
 80099b6:	9307      	str	r3, [sp, #28]
 80099b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80099be:	4654      	mov	r4, sl
 80099c0:	2205      	movs	r2, #5
 80099c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c6:	4853      	ldr	r0, [pc, #332]	@ (8009b14 <_vfiprintf_r+0x21c>)
 80099c8:	f7fe fa7d 	bl	8007ec6 <memchr>
 80099cc:	9a04      	ldr	r2, [sp, #16]
 80099ce:	b9d8      	cbnz	r0, 8009a08 <_vfiprintf_r+0x110>
 80099d0:	06d1      	lsls	r1, r2, #27
 80099d2:	bf44      	itt	mi
 80099d4:	2320      	movmi	r3, #32
 80099d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099da:	0713      	lsls	r3, r2, #28
 80099dc:	bf44      	itt	mi
 80099de:	232b      	movmi	r3, #43	@ 0x2b
 80099e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099e4:	f89a 3000 	ldrb.w	r3, [sl]
 80099e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80099ea:	d015      	beq.n	8009a18 <_vfiprintf_r+0x120>
 80099ec:	4654      	mov	r4, sl
 80099ee:	2000      	movs	r0, #0
 80099f0:	f04f 0c0a 	mov.w	ip, #10
 80099f4:	9a07      	ldr	r2, [sp, #28]
 80099f6:	4621      	mov	r1, r4
 80099f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099fc:	3b30      	subs	r3, #48	@ 0x30
 80099fe:	2b09      	cmp	r3, #9
 8009a00:	d94b      	bls.n	8009a9a <_vfiprintf_r+0x1a2>
 8009a02:	b1b0      	cbz	r0, 8009a32 <_vfiprintf_r+0x13a>
 8009a04:	9207      	str	r2, [sp, #28]
 8009a06:	e014      	b.n	8009a32 <_vfiprintf_r+0x13a>
 8009a08:	eba0 0308 	sub.w	r3, r0, r8
 8009a0c:	fa09 f303 	lsl.w	r3, r9, r3
 8009a10:	4313      	orrs	r3, r2
 8009a12:	46a2      	mov	sl, r4
 8009a14:	9304      	str	r3, [sp, #16]
 8009a16:	e7d2      	b.n	80099be <_vfiprintf_r+0xc6>
 8009a18:	9b03      	ldr	r3, [sp, #12]
 8009a1a:	1d19      	adds	r1, r3, #4
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	9103      	str	r1, [sp, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	bfbb      	ittet	lt
 8009a24:	425b      	neglt	r3, r3
 8009a26:	f042 0202 	orrlt.w	r2, r2, #2
 8009a2a:	9307      	strge	r3, [sp, #28]
 8009a2c:	9307      	strlt	r3, [sp, #28]
 8009a2e:	bfb8      	it	lt
 8009a30:	9204      	strlt	r2, [sp, #16]
 8009a32:	7823      	ldrb	r3, [r4, #0]
 8009a34:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a36:	d10a      	bne.n	8009a4e <_vfiprintf_r+0x156>
 8009a38:	7863      	ldrb	r3, [r4, #1]
 8009a3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a3c:	d132      	bne.n	8009aa4 <_vfiprintf_r+0x1ac>
 8009a3e:	9b03      	ldr	r3, [sp, #12]
 8009a40:	3402      	adds	r4, #2
 8009a42:	1d1a      	adds	r2, r3, #4
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	9203      	str	r2, [sp, #12]
 8009a48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a4c:	9305      	str	r3, [sp, #20]
 8009a4e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009b18 <_vfiprintf_r+0x220>
 8009a52:	2203      	movs	r2, #3
 8009a54:	4650      	mov	r0, sl
 8009a56:	7821      	ldrb	r1, [r4, #0]
 8009a58:	f7fe fa35 	bl	8007ec6 <memchr>
 8009a5c:	b138      	cbz	r0, 8009a6e <_vfiprintf_r+0x176>
 8009a5e:	2240      	movs	r2, #64	@ 0x40
 8009a60:	9b04      	ldr	r3, [sp, #16]
 8009a62:	eba0 000a 	sub.w	r0, r0, sl
 8009a66:	4082      	lsls	r2, r0
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	3401      	adds	r4, #1
 8009a6c:	9304      	str	r3, [sp, #16]
 8009a6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a72:	2206      	movs	r2, #6
 8009a74:	4829      	ldr	r0, [pc, #164]	@ (8009b1c <_vfiprintf_r+0x224>)
 8009a76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a7a:	f7fe fa24 	bl	8007ec6 <memchr>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	d03f      	beq.n	8009b02 <_vfiprintf_r+0x20a>
 8009a82:	4b27      	ldr	r3, [pc, #156]	@ (8009b20 <_vfiprintf_r+0x228>)
 8009a84:	bb1b      	cbnz	r3, 8009ace <_vfiprintf_r+0x1d6>
 8009a86:	9b03      	ldr	r3, [sp, #12]
 8009a88:	3307      	adds	r3, #7
 8009a8a:	f023 0307 	bic.w	r3, r3, #7
 8009a8e:	3308      	adds	r3, #8
 8009a90:	9303      	str	r3, [sp, #12]
 8009a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a94:	443b      	add	r3, r7
 8009a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a98:	e76a      	b.n	8009970 <_vfiprintf_r+0x78>
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	2001      	movs	r0, #1
 8009a9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009aa2:	e7a8      	b.n	80099f6 <_vfiprintf_r+0xfe>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	f04f 0c0a 	mov.w	ip, #10
 8009aaa:	4619      	mov	r1, r3
 8009aac:	3401      	adds	r4, #1
 8009aae:	9305      	str	r3, [sp, #20]
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ab6:	3a30      	subs	r2, #48	@ 0x30
 8009ab8:	2a09      	cmp	r2, #9
 8009aba:	d903      	bls.n	8009ac4 <_vfiprintf_r+0x1cc>
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d0c6      	beq.n	8009a4e <_vfiprintf_r+0x156>
 8009ac0:	9105      	str	r1, [sp, #20]
 8009ac2:	e7c4      	b.n	8009a4e <_vfiprintf_r+0x156>
 8009ac4:	4604      	mov	r4, r0
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009acc:	e7f0      	b.n	8009ab0 <_vfiprintf_r+0x1b8>
 8009ace:	ab03      	add	r3, sp, #12
 8009ad0:	9300      	str	r3, [sp, #0]
 8009ad2:	462a      	mov	r2, r5
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	4b13      	ldr	r3, [pc, #76]	@ (8009b24 <_vfiprintf_r+0x22c>)
 8009ad8:	a904      	add	r1, sp, #16
 8009ada:	f7fd fc81 	bl	80073e0 <_printf_float>
 8009ade:	4607      	mov	r7, r0
 8009ae0:	1c78      	adds	r0, r7, #1
 8009ae2:	d1d6      	bne.n	8009a92 <_vfiprintf_r+0x19a>
 8009ae4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ae6:	07d9      	lsls	r1, r3, #31
 8009ae8:	d405      	bmi.n	8009af6 <_vfiprintf_r+0x1fe>
 8009aea:	89ab      	ldrh	r3, [r5, #12]
 8009aec:	059a      	lsls	r2, r3, #22
 8009aee:	d402      	bmi.n	8009af6 <_vfiprintf_r+0x1fe>
 8009af0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009af2:	f7fe f9e7 	bl	8007ec4 <__retarget_lock_release_recursive>
 8009af6:	89ab      	ldrh	r3, [r5, #12]
 8009af8:	065b      	lsls	r3, r3, #25
 8009afa:	f53f af1f 	bmi.w	800993c <_vfiprintf_r+0x44>
 8009afe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b00:	e71e      	b.n	8009940 <_vfiprintf_r+0x48>
 8009b02:	ab03      	add	r3, sp, #12
 8009b04:	9300      	str	r3, [sp, #0]
 8009b06:	462a      	mov	r2, r5
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4b06      	ldr	r3, [pc, #24]	@ (8009b24 <_vfiprintf_r+0x22c>)
 8009b0c:	a904      	add	r1, sp, #16
 8009b0e:	f7fd ff05 	bl	800791c <_printf_i>
 8009b12:	e7e4      	b.n	8009ade <_vfiprintf_r+0x1e6>
 8009b14:	0800a070 	.word	0x0800a070
 8009b18:	0800a076 	.word	0x0800a076
 8009b1c:	0800a07a 	.word	0x0800a07a
 8009b20:	080073e1 	.word	0x080073e1
 8009b24:	080098d5 	.word	0x080098d5

08009b28 <__swbuf_r>:
 8009b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b2a:	460e      	mov	r6, r1
 8009b2c:	4614      	mov	r4, r2
 8009b2e:	4605      	mov	r5, r0
 8009b30:	b118      	cbz	r0, 8009b3a <__swbuf_r+0x12>
 8009b32:	6a03      	ldr	r3, [r0, #32]
 8009b34:	b90b      	cbnz	r3, 8009b3a <__swbuf_r+0x12>
 8009b36:	f7fe f89d 	bl	8007c74 <__sinit>
 8009b3a:	69a3      	ldr	r3, [r4, #24]
 8009b3c:	60a3      	str	r3, [r4, #8]
 8009b3e:	89a3      	ldrh	r3, [r4, #12]
 8009b40:	071a      	lsls	r2, r3, #28
 8009b42:	d501      	bpl.n	8009b48 <__swbuf_r+0x20>
 8009b44:	6923      	ldr	r3, [r4, #16]
 8009b46:	b943      	cbnz	r3, 8009b5a <__swbuf_r+0x32>
 8009b48:	4621      	mov	r1, r4
 8009b4a:	4628      	mov	r0, r5
 8009b4c:	f000 f82a 	bl	8009ba4 <__swsetup_r>
 8009b50:	b118      	cbz	r0, 8009b5a <__swbuf_r+0x32>
 8009b52:	f04f 37ff 	mov.w	r7, #4294967295
 8009b56:	4638      	mov	r0, r7
 8009b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	6922      	ldr	r2, [r4, #16]
 8009b5e:	b2f6      	uxtb	r6, r6
 8009b60:	1a98      	subs	r0, r3, r2
 8009b62:	6963      	ldr	r3, [r4, #20]
 8009b64:	4637      	mov	r7, r6
 8009b66:	4283      	cmp	r3, r0
 8009b68:	dc05      	bgt.n	8009b76 <__swbuf_r+0x4e>
 8009b6a:	4621      	mov	r1, r4
 8009b6c:	4628      	mov	r0, r5
 8009b6e:	f7ff fdab 	bl	80096c8 <_fflush_r>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	d1ed      	bne.n	8009b52 <__swbuf_r+0x2a>
 8009b76:	68a3      	ldr	r3, [r4, #8]
 8009b78:	3b01      	subs	r3, #1
 8009b7a:	60a3      	str	r3, [r4, #8]
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	1c5a      	adds	r2, r3, #1
 8009b80:	6022      	str	r2, [r4, #0]
 8009b82:	701e      	strb	r6, [r3, #0]
 8009b84:	6962      	ldr	r2, [r4, #20]
 8009b86:	1c43      	adds	r3, r0, #1
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d004      	beq.n	8009b96 <__swbuf_r+0x6e>
 8009b8c:	89a3      	ldrh	r3, [r4, #12]
 8009b8e:	07db      	lsls	r3, r3, #31
 8009b90:	d5e1      	bpl.n	8009b56 <__swbuf_r+0x2e>
 8009b92:	2e0a      	cmp	r6, #10
 8009b94:	d1df      	bne.n	8009b56 <__swbuf_r+0x2e>
 8009b96:	4621      	mov	r1, r4
 8009b98:	4628      	mov	r0, r5
 8009b9a:	f7ff fd95 	bl	80096c8 <_fflush_r>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	d0d9      	beq.n	8009b56 <__swbuf_r+0x2e>
 8009ba2:	e7d6      	b.n	8009b52 <__swbuf_r+0x2a>

08009ba4 <__swsetup_r>:
 8009ba4:	b538      	push	{r3, r4, r5, lr}
 8009ba6:	4b29      	ldr	r3, [pc, #164]	@ (8009c4c <__swsetup_r+0xa8>)
 8009ba8:	4605      	mov	r5, r0
 8009baa:	6818      	ldr	r0, [r3, #0]
 8009bac:	460c      	mov	r4, r1
 8009bae:	b118      	cbz	r0, 8009bb8 <__swsetup_r+0x14>
 8009bb0:	6a03      	ldr	r3, [r0, #32]
 8009bb2:	b90b      	cbnz	r3, 8009bb8 <__swsetup_r+0x14>
 8009bb4:	f7fe f85e 	bl	8007c74 <__sinit>
 8009bb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bbc:	0719      	lsls	r1, r3, #28
 8009bbe:	d422      	bmi.n	8009c06 <__swsetup_r+0x62>
 8009bc0:	06da      	lsls	r2, r3, #27
 8009bc2:	d407      	bmi.n	8009bd4 <__swsetup_r+0x30>
 8009bc4:	2209      	movs	r2, #9
 8009bc6:	602a      	str	r2, [r5, #0]
 8009bc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd0:	81a3      	strh	r3, [r4, #12]
 8009bd2:	e033      	b.n	8009c3c <__swsetup_r+0x98>
 8009bd4:	0758      	lsls	r0, r3, #29
 8009bd6:	d512      	bpl.n	8009bfe <__swsetup_r+0x5a>
 8009bd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bda:	b141      	cbz	r1, 8009bee <__swsetup_r+0x4a>
 8009bdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009be0:	4299      	cmp	r1, r3
 8009be2:	d002      	beq.n	8009bea <__swsetup_r+0x46>
 8009be4:	4628      	mov	r0, r5
 8009be6:	f7fe ffcf 	bl	8008b88 <_free_r>
 8009bea:	2300      	movs	r3, #0
 8009bec:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bee:	89a3      	ldrh	r3, [r4, #12]
 8009bf0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009bf4:	81a3      	strh	r3, [r4, #12]
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	6063      	str	r3, [r4, #4]
 8009bfa:	6923      	ldr	r3, [r4, #16]
 8009bfc:	6023      	str	r3, [r4, #0]
 8009bfe:	89a3      	ldrh	r3, [r4, #12]
 8009c00:	f043 0308 	orr.w	r3, r3, #8
 8009c04:	81a3      	strh	r3, [r4, #12]
 8009c06:	6923      	ldr	r3, [r4, #16]
 8009c08:	b94b      	cbnz	r3, 8009c1e <__swsetup_r+0x7a>
 8009c0a:	89a3      	ldrh	r3, [r4, #12]
 8009c0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c14:	d003      	beq.n	8009c1e <__swsetup_r+0x7a>
 8009c16:	4621      	mov	r1, r4
 8009c18:	4628      	mov	r0, r5
 8009c1a:	f000 f882 	bl	8009d22 <__smakebuf_r>
 8009c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c22:	f013 0201 	ands.w	r2, r3, #1
 8009c26:	d00a      	beq.n	8009c3e <__swsetup_r+0x9a>
 8009c28:	2200      	movs	r2, #0
 8009c2a:	60a2      	str	r2, [r4, #8]
 8009c2c:	6962      	ldr	r2, [r4, #20]
 8009c2e:	4252      	negs	r2, r2
 8009c30:	61a2      	str	r2, [r4, #24]
 8009c32:	6922      	ldr	r2, [r4, #16]
 8009c34:	b942      	cbnz	r2, 8009c48 <__swsetup_r+0xa4>
 8009c36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c3a:	d1c5      	bne.n	8009bc8 <__swsetup_r+0x24>
 8009c3c:	bd38      	pop	{r3, r4, r5, pc}
 8009c3e:	0799      	lsls	r1, r3, #30
 8009c40:	bf58      	it	pl
 8009c42:	6962      	ldrpl	r2, [r4, #20]
 8009c44:	60a2      	str	r2, [r4, #8]
 8009c46:	e7f4      	b.n	8009c32 <__swsetup_r+0x8e>
 8009c48:	2000      	movs	r0, #0
 8009c4a:	e7f7      	b.n	8009c3c <__swsetup_r+0x98>
 8009c4c:	20000018 	.word	0x20000018

08009c50 <_raise_r>:
 8009c50:	291f      	cmp	r1, #31
 8009c52:	b538      	push	{r3, r4, r5, lr}
 8009c54:	4605      	mov	r5, r0
 8009c56:	460c      	mov	r4, r1
 8009c58:	d904      	bls.n	8009c64 <_raise_r+0x14>
 8009c5a:	2316      	movs	r3, #22
 8009c5c:	6003      	str	r3, [r0, #0]
 8009c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c62:	bd38      	pop	{r3, r4, r5, pc}
 8009c64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c66:	b112      	cbz	r2, 8009c6e <_raise_r+0x1e>
 8009c68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c6c:	b94b      	cbnz	r3, 8009c82 <_raise_r+0x32>
 8009c6e:	4628      	mov	r0, r5
 8009c70:	f000 f830 	bl	8009cd4 <_getpid_r>
 8009c74:	4622      	mov	r2, r4
 8009c76:	4601      	mov	r1, r0
 8009c78:	4628      	mov	r0, r5
 8009c7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c7e:	f000 b817 	b.w	8009cb0 <_kill_r>
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d00a      	beq.n	8009c9c <_raise_r+0x4c>
 8009c86:	1c59      	adds	r1, r3, #1
 8009c88:	d103      	bne.n	8009c92 <_raise_r+0x42>
 8009c8a:	2316      	movs	r3, #22
 8009c8c:	6003      	str	r3, [r0, #0]
 8009c8e:	2001      	movs	r0, #1
 8009c90:	e7e7      	b.n	8009c62 <_raise_r+0x12>
 8009c92:	2100      	movs	r1, #0
 8009c94:	4620      	mov	r0, r4
 8009c96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c9a:	4798      	blx	r3
 8009c9c:	2000      	movs	r0, #0
 8009c9e:	e7e0      	b.n	8009c62 <_raise_r+0x12>

08009ca0 <raise>:
 8009ca0:	4b02      	ldr	r3, [pc, #8]	@ (8009cac <raise+0xc>)
 8009ca2:	4601      	mov	r1, r0
 8009ca4:	6818      	ldr	r0, [r3, #0]
 8009ca6:	f7ff bfd3 	b.w	8009c50 <_raise_r>
 8009caa:	bf00      	nop
 8009cac:	20000018 	.word	0x20000018

08009cb0 <_kill_r>:
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	4d06      	ldr	r5, [pc, #24]	@ (8009cd0 <_kill_r+0x20>)
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	4608      	mov	r0, r1
 8009cba:	4611      	mov	r1, r2
 8009cbc:	602b      	str	r3, [r5, #0]
 8009cbe:	f7f7 fdf8 	bl	80018b2 <_kill>
 8009cc2:	1c43      	adds	r3, r0, #1
 8009cc4:	d102      	bne.n	8009ccc <_kill_r+0x1c>
 8009cc6:	682b      	ldr	r3, [r5, #0]
 8009cc8:	b103      	cbz	r3, 8009ccc <_kill_r+0x1c>
 8009cca:	6023      	str	r3, [r4, #0]
 8009ccc:	bd38      	pop	{r3, r4, r5, pc}
 8009cce:	bf00      	nop
 8009cd0:	20000428 	.word	0x20000428

08009cd4 <_getpid_r>:
 8009cd4:	f7f7 bde6 	b.w	80018a4 <_getpid>

08009cd8 <__swhatbuf_r>:
 8009cd8:	b570      	push	{r4, r5, r6, lr}
 8009cda:	460c      	mov	r4, r1
 8009cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ce0:	4615      	mov	r5, r2
 8009ce2:	2900      	cmp	r1, #0
 8009ce4:	461e      	mov	r6, r3
 8009ce6:	b096      	sub	sp, #88	@ 0x58
 8009ce8:	da0c      	bge.n	8009d04 <__swhatbuf_r+0x2c>
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	2100      	movs	r1, #0
 8009cee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009cf2:	bf14      	ite	ne
 8009cf4:	2340      	movne	r3, #64	@ 0x40
 8009cf6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	6031      	str	r1, [r6, #0]
 8009cfe:	602b      	str	r3, [r5, #0]
 8009d00:	b016      	add	sp, #88	@ 0x58
 8009d02:	bd70      	pop	{r4, r5, r6, pc}
 8009d04:	466a      	mov	r2, sp
 8009d06:	f000 f849 	bl	8009d9c <_fstat_r>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	dbed      	blt.n	8009cea <__swhatbuf_r+0x12>
 8009d0e:	9901      	ldr	r1, [sp, #4]
 8009d10:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d14:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d18:	4259      	negs	r1, r3
 8009d1a:	4159      	adcs	r1, r3
 8009d1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d20:	e7eb      	b.n	8009cfa <__swhatbuf_r+0x22>

08009d22 <__smakebuf_r>:
 8009d22:	898b      	ldrh	r3, [r1, #12]
 8009d24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d26:	079d      	lsls	r5, r3, #30
 8009d28:	4606      	mov	r6, r0
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	d507      	bpl.n	8009d3e <__smakebuf_r+0x1c>
 8009d2e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d32:	6023      	str	r3, [r4, #0]
 8009d34:	6123      	str	r3, [r4, #16]
 8009d36:	2301      	movs	r3, #1
 8009d38:	6163      	str	r3, [r4, #20]
 8009d3a:	b003      	add	sp, #12
 8009d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d3e:	466a      	mov	r2, sp
 8009d40:	ab01      	add	r3, sp, #4
 8009d42:	f7ff ffc9 	bl	8009cd8 <__swhatbuf_r>
 8009d46:	9f00      	ldr	r7, [sp, #0]
 8009d48:	4605      	mov	r5, r0
 8009d4a:	4639      	mov	r1, r7
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	f7fd fa1d 	bl	800718c <_malloc_r>
 8009d52:	b948      	cbnz	r0, 8009d68 <__smakebuf_r+0x46>
 8009d54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d58:	059a      	lsls	r2, r3, #22
 8009d5a:	d4ee      	bmi.n	8009d3a <__smakebuf_r+0x18>
 8009d5c:	f023 0303 	bic.w	r3, r3, #3
 8009d60:	f043 0302 	orr.w	r3, r3, #2
 8009d64:	81a3      	strh	r3, [r4, #12]
 8009d66:	e7e2      	b.n	8009d2e <__smakebuf_r+0xc>
 8009d68:	89a3      	ldrh	r3, [r4, #12]
 8009d6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d72:	81a3      	strh	r3, [r4, #12]
 8009d74:	9b01      	ldr	r3, [sp, #4]
 8009d76:	6020      	str	r0, [r4, #0]
 8009d78:	b15b      	cbz	r3, 8009d92 <__smakebuf_r+0x70>
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d80:	f000 f81e 	bl	8009dc0 <_isatty_r>
 8009d84:	b128      	cbz	r0, 8009d92 <__smakebuf_r+0x70>
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	f023 0303 	bic.w	r3, r3, #3
 8009d8c:	f043 0301 	orr.w	r3, r3, #1
 8009d90:	81a3      	strh	r3, [r4, #12]
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	431d      	orrs	r5, r3
 8009d96:	81a5      	strh	r5, [r4, #12]
 8009d98:	e7cf      	b.n	8009d3a <__smakebuf_r+0x18>
	...

08009d9c <_fstat_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	2300      	movs	r3, #0
 8009da0:	4d06      	ldr	r5, [pc, #24]	@ (8009dbc <_fstat_r+0x20>)
 8009da2:	4604      	mov	r4, r0
 8009da4:	4608      	mov	r0, r1
 8009da6:	4611      	mov	r1, r2
 8009da8:	602b      	str	r3, [r5, #0]
 8009daa:	f7f7 fde1 	bl	8001970 <_fstat>
 8009dae:	1c43      	adds	r3, r0, #1
 8009db0:	d102      	bne.n	8009db8 <_fstat_r+0x1c>
 8009db2:	682b      	ldr	r3, [r5, #0]
 8009db4:	b103      	cbz	r3, 8009db8 <_fstat_r+0x1c>
 8009db6:	6023      	str	r3, [r4, #0]
 8009db8:	bd38      	pop	{r3, r4, r5, pc}
 8009dba:	bf00      	nop
 8009dbc:	20000428 	.word	0x20000428

08009dc0 <_isatty_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	4d05      	ldr	r5, [pc, #20]	@ (8009ddc <_isatty_r+0x1c>)
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	4608      	mov	r0, r1
 8009dca:	602b      	str	r3, [r5, #0]
 8009dcc:	f7f7 fddf 	bl	800198e <_isatty>
 8009dd0:	1c43      	adds	r3, r0, #1
 8009dd2:	d102      	bne.n	8009dda <_isatty_r+0x1a>
 8009dd4:	682b      	ldr	r3, [r5, #0]
 8009dd6:	b103      	cbz	r3, 8009dda <_isatty_r+0x1a>
 8009dd8:	6023      	str	r3, [r4, #0]
 8009dda:	bd38      	pop	{r3, r4, r5, pc}
 8009ddc:	20000428 	.word	0x20000428

08009de0 <_init>:
 8009de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009de2:	bf00      	nop
 8009de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009de6:	bc08      	pop	{r3}
 8009de8:	469e      	mov	lr, r3
 8009dea:	4770      	bx	lr

08009dec <_fini>:
 8009dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dee:	bf00      	nop
 8009df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009df2:	bc08      	pop	{r3}
 8009df4:	469e      	mov	lr, r3
 8009df6:	4770      	bx	lr
