// Seed: 3942128671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output supply1 id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = 1;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd60
) (
    output supply0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    output wor id_4,
    input supply0 id_5,
    output wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri1 id_9,
    inout supply0 id_10,
    output wor id_11,
    output tri0 _id_12,
    output tri0 id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    inout uwire id_18,
    input wor id_19[~  (  {  id_12  }  ) : -1],
    input uwire id_20
);
  assign id_6 = {-1{1}};
  logic id_22 = -1 | -1;
  or primCall (id_0, id_16, id_19, id_3, id_10, id_8, id_22, id_17, id_9, id_20, id_7, id_5, id_18);
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
