

================================================================
== Vivado HLS Report for 'karastuba_mul_MUL_st'
================================================================
* Date:           Fri Jun  5 20:27:07 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1913|     2167| 5.739 us | 6.501 us |  1913|  2167|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+----------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
        |              Instance             |         Module         |   min   |   max   |    min   |    max   |  min |  max |   Type   |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+----------+
        |grp_karastuba_mul_templa_fu_462    |karastuba_mul_templa    |     1570|     1824| 4.710 us | 5.472 us |  1570|  1824|   none   |
        |grp_karastuba_mul_templa_4_fu_472  |karastuba_mul_templa_4  |     1435|     1689| 4.305 us | 5.067 us |   989|  1111| dataflow |
        |grp_karastuba_mul_templa_4_fu_484  |karastuba_mul_templa_4  |     1435|     1689| 4.305 us | 5.067 us |   989|  1111| dataflow |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 2  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 3  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 4  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 5  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 6  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 7  |       65|       65|         3|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-3 : II = 1, D = 3, States = { 14 15 16 }
  Pipeline-4 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-5 : II = 1, D = 3, States = { 24 25 26 }
  Pipeline-6 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 14 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 27 25 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "%lhs0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 32 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "%lhs1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 33 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "%rhs0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 34 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "%rhs1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 35 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "%lhs0_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 36 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "%lhs1_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 37 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "%rhs0_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 38 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "%rhs1_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:258]   --->   Operation 39 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_z0_tmp_bits = alloca i32, align 4" [multest.cc:285]   --->   Operation 40 'alloca' 'p_z0_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%p_z0_digits_data_V = alloca [64 x i64], align 8"   --->   Operation 41 'alloca' 'p_z0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_z2_tmp_bits = alloca i32, align 4" [multest.cc:286]   --->   Operation 42 'alloca' 'p_z2_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "%p_z2_digits_data_V = alloca [64 x i64], align 8"   --->   Operation 43 'alloca' 'p_z2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cross_mul_tmp_bits = alloca i32, align 4" [multest.cc:287]   --->   Operation 44 'alloca' 'p_cross_mul_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "%p_cross_mul_digits_da = alloca [64 x i64], align 8"   --->   Operation 45 'alloca' 'p_cross_mul_digits_da' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:262]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %hls_label_5 ]"   --->   Operation 47 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.82ns)   --->   "%icmp_ln262 = icmp eq i6 %i_0, -32" [multest.cc:262]   --->   Operation 48 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.02ns)   --->   "%i = add i6 %i_0, 1" [multest.cc:262]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln262, label %.preheader30.preheader, label %hls_label_5" [multest.cc:262]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i6 %i_0 to i64" [multest.cc:265]   --->   Operation 52 'zext' 'zext_ln265' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln265" [multest.cc:265]   --->   Operation 53 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:265]   --->   Operation 54 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 55 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:265]   --->   Operation 55 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [multest.cc:263]   --->   Operation 56 'specregionbegin' 'tmp' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:264]   --->   Operation 57 'specpipeline' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%inter_lhs_digits_dat = getelementptr [64 x i64]* %inter_lhs_digits_data_V, i64 0, i64 %zext_ln265" [multest.cc:265]   --->   Operation 58 'getelementptr' 'inter_lhs_digits_dat' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %inter_lhs_digits_dat, align 8" [multest.cc:265]   --->   Operation 59 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_6 = getelementptr [32 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln265" [multest.cc:265]   --->   Operation 60 'getelementptr' 'lhs0_tmp_digits_data_6' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_6, align 8" [multest.cc:265]   --->   Operation 61 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [32 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln265" [multest.cc:265]   --->   Operation 62 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:265]   --->   Operation 63 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp)" [multest.cc:266]   --->   Operation 64 'specregionend' 'empty_53' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:262]   --->   Operation 65 'br' <Predicate = (!icmp_ln262)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.95>
ST_5 : Operation 66 [1/1] (0.95ns)   --->   "br label %.preheader30" [multest.cc:267]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 3> <Delay = 2.26>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_17, %hls_label_6 ], [ 0, %.preheader30.preheader ]"   --->   Operation 67 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.82ns)   --->   "%icmp_ln267 = icmp eq i6 %i1_0, -32" [multest.cc:267]   --->   Operation 68 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 69 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.02ns)   --->   "%i_17 = add i6 %i1_0, 1" [multest.cc:267]   --->   Operation 70 'add' 'i_17' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %.preheader29.preheader, label %hls_label_6" [multest.cc:267]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.49ns)   --->   "%xor_ln270 = xor i6 %i1_0, -32" [multest.cc:270]   --->   Operation 72 'xor' 'xor_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i6 %xor_ln270 to i64" [multest.cc:270]   --->   Operation 73 'zext' 'zext_ln270_1' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_3 = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln270_1" [multest.cc:270]   --->   Operation 74 'getelementptr' 'lhs_digits_data_V_ad_3' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_3 = load i64* %lhs_digits_data_V_ad_3, align 8" [multest.cc:270]   --->   Operation 75 'load' 'lhs_digits_data_V_lo_3' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 76 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_3 = load i64* %lhs_digits_data_V_ad_3, align 8" [multest.cc:270]   --->   Operation 76 'load' 'lhs_digits_data_V_lo_3' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [multest.cc:268]   --->   Operation 77 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:269]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i6 %i1_0 to i64" [multest.cc:270]   --->   Operation 79 'zext' 'zext_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%inter_lhs_digits_dat_5 = getelementptr [64 x i64]* %inter_lhs_digits_data_V, i64 0, i64 %zext_ln270_1" [multest.cc:270]   --->   Operation 80 'getelementptr' 'inter_lhs_digits_dat_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_3, i64* %inter_lhs_digits_dat_5, align 8" [multest.cc:270]   --->   Operation 81 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_6 = getelementptr [32 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln270" [multest.cc:270]   --->   Operation 82 'getelementptr' 'lhs1_tmp_digits_data_6' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_3, i64* %lhs1_tmp_digits_data_6, align 8" [multest.cc:270]   --->   Operation 83 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [32 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln270" [multest.cc:270]   --->   Operation 84 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_3, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:270]   --->   Operation 85 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_3)" [multest.cc:271]   --->   Operation 86 'specregionend' 'empty_55' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader30" [multest.cc:267]   --->   Operation 87 'br' <Predicate = (!icmp_ln267)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.95>
ST_9 : Operation 88 [1/1] (0.95ns)   --->   "br label %.preheader29" [multest.cc:272]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.95>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ %i_18, %hls_label_7 ], [ 0, %.preheader29.preheader ]"   --->   Operation 89 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.82ns)   --->   "%icmp_ln272 = icmp eq i6 %i2_0, -32" [multest.cc:272]   --->   Operation 90 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 91 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.02ns)   --->   "%i_18 = add i6 %i2_0, 1" [multest.cc:272]   --->   Operation 92 'add' 'i_18' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %.preheader.preheader, label %hls_label_7" [multest.cc:272]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i6 %i2_0 to i64" [multest.cc:275]   --->   Operation 94 'zext' 'zext_ln275' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln275" [multest.cc:275]   --->   Operation 95 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:275]   --->   Operation 96 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 11 <SV = 6> <Delay = 1.76>
ST_11 : Operation 97 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:275]   --->   Operation 97 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [multest.cc:273]   --->   Operation 98 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:274]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%inter_rhs_digits_dat = getelementptr [64 x i64]* %inter_rhs_digits_data_V, i64 0, i64 %zext_ln275" [multest.cc:275]   --->   Operation 100 'getelementptr' 'inter_rhs_digits_dat' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %inter_rhs_digits_dat, align 8" [multest.cc:275]   --->   Operation 101 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_6 = getelementptr [32 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln275" [multest.cc:275]   --->   Operation 102 'getelementptr' 'rhs0_tmp_digits_data_6' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_6, align 8" [multest.cc:275]   --->   Operation 103 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [32 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln275" [multest.cc:275]   --->   Operation 104 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:275]   --->   Operation 105 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_4)" [multest.cc:276]   --->   Operation 106 'specregionend' 'empty_57' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader29" [multest.cc:272]   --->   Operation 107 'br' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.95>
ST_13 : Operation 108 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:277]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.95>

State 14 <SV = 7> <Delay = 2.26>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%i3_0 = phi i6 [ %i_19, %hls_label_8 ], [ 0, %.preheader.preheader ]"   --->   Operation 109 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.82ns)   --->   "%icmp_ln277 = icmp eq i6 %i3_0, -32" [multest.cc:277]   --->   Operation 110 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 111 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (1.02ns)   --->   "%i_19 = add i6 %i3_0, 1" [multest.cc:277]   --->   Operation 112 'add' 'i_19' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln277, label %2, label %hls_label_8" [multest.cc:277]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.49ns)   --->   "%xor_ln280 = xor i6 %i3_0, -32" [multest.cc:280]   --->   Operation 114 'xor' 'xor_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i6 %xor_ln280 to i64" [multest.cc:280]   --->   Operation 115 'zext' 'zext_ln280_1' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_3 = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln280_1" [multest.cc:280]   --->   Operation 116 'getelementptr' 'rhs_digits_data_V_ad_3' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_14 : Operation 117 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_3 = load i64* %rhs_digits_data_V_ad_3, align 8" [multest.cc:280]   --->   Operation 117 'load' 'rhs_digits_data_V_lo_3' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 15 <SV = 8> <Delay = 1.76>
ST_15 : Operation 118 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_3 = load i64* %rhs_digits_data_V_ad_3, align 8" [multest.cc:280]   --->   Operation 118 'load' 'rhs_digits_data_V_lo_3' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 16 <SV = 9> <Delay = 1.76>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [multest.cc:278]   --->   Operation 119 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:279]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i6 %i3_0 to i64" [multest.cc:280]   --->   Operation 121 'zext' 'zext_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%inter_rhs_digits_dat_5 = getelementptr [64 x i64]* %inter_rhs_digits_data_V, i64 0, i64 %zext_ln280_1" [multest.cc:280]   --->   Operation 122 'getelementptr' 'inter_rhs_digits_dat_5' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_3, i64* %inter_rhs_digits_dat_5, align 8" [multest.cc:280]   --->   Operation 123 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_6 = getelementptr [32 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln280" [multest.cc:280]   --->   Operation 124 'getelementptr' 'rhs1_tmp_digits_data_6' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_3, i64* %rhs1_tmp_digits_data_6, align 8" [multest.cc:280]   --->   Operation 125 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [32 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln280" [multest.cc:280]   --->   Operation 126 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_3, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:280]   --->   Operation 127 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_5)" [multest.cc:281]   --->   Operation 128 'specregionend' 'empty_59' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:277]   --->   Operation 129 'br' <Predicate = (!icmp_ln277)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_cross_mul_tmp_bits, align 8" [multest.cc:288]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_z2_tmp_bits, align 8" [multest.cc:288]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_z0_tmp_bits, align 8" [multest.cc:288]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 0.95>
ST_18 : Operation 133 [2/2] (0.95ns)   --->   "call fastcc void @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs0_digits_data_V, i2 0, [32 x i64]* %rhs0_digits_data_V, i32* %p_z0_tmp_bits, [64 x i64]* %p_z0_digits_data_V)" [multest.cc:290]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 134 [2/2] (0.95ns)   --->   "call fastcc void @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs1_digits_data_V, i2 0, [32 x i64]* %rhs1_digits_data_V, i32* %p_z2_tmp_bits, [64 x i64]* %p_z2_digits_data_V)" [multest.cc:291]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 135 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa([32 x i64]* %lhs0_tmp_digits_data, [32 x i64]* %lhs1_tmp_digits_data, [32 x i64]* %rhs0_tmp_digits_data, [32 x i64]* %rhs1_tmp_digits_data, i32* %p_cross_mul_tmp_bits, [64 x i64]* %p_cross_mul_digits_da)" [multest.cc:292]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 0.95>
ST_19 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs0_digits_data_V, i2 0, [32 x i64]* %rhs0_digits_data_V, i32* %p_z0_tmp_bits, [64 x i64]* %p_z0_digits_data_V)" [multest.cc:290]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 137 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs1_digits_data_V, i2 0, [32 x i64]* %rhs1_digits_data_V, i32* %p_z2_tmp_bits, [64 x i64]* %p_z2_digits_data_V)" [multest.cc:291]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa([32 x i64]* %lhs0_tmp_digits_data, [32 x i64]* %lhs1_tmp_digits_data, [32 x i64]* %rhs0_tmp_digits_data, [32 x i64]* %rhs1_tmp_digits_data, i32* %p_cross_mul_tmp_bits, [64 x i64]* %p_cross_mul_digits_da)" [multest.cc:292]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 139 [1/1] (0.95ns)   --->   "br label %3" [multest.cc:294]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.95>

State 20 <SV = 11> <Delay = 1.76>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%i4_0 = phi i7 [ 0, %2 ], [ %i_20, %hls_label_9 ]"   --->   Operation 140 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.82ns)   --->   "%icmp_ln294 = icmp eq i7 %i4_0, -64" [multest.cc:294]   --->   Operation 141 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 142 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (1.10ns)   --->   "%i_20 = add i7 %i4_0, 1" [multest.cc:294]   --->   Operation 143 'add' 'i_20' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln294, label %4, label %hls_label_9" [multest.cc:294]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i7 %i4_0 to i64" [multest.cc:297]   --->   Operation 145 'zext' 'zext_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%p_z0_digits_data_V_ad = getelementptr [64 x i64]* %p_z0_digits_data_V, i64 0, i64 %zext_ln297" [multest.cc:297]   --->   Operation 146 'getelementptr' 'p_z0_digits_data_V_ad' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_20 : Operation 147 [2/2] (1.76ns)   --->   "%p_z0_digits_data_V_lo = load i64* %p_z0_digits_data_V_ad, align 8" [multest.cc:297]   --->   Operation 147 'load' 'p_z0_digits_data_V_lo' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 21 <SV = 12> <Delay = 1.76>
ST_21 : Operation 148 [1/2] (1.76ns)   --->   "%p_z0_digits_data_V_lo = load i64* %p_z0_digits_data_V_ad, align 8" [multest.cc:297]   --->   Operation 148 'load' 'p_z0_digits_data_V_lo' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 22 <SV = 13> <Delay = 1.76>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)" [multest.cc:295]   --->   Operation 149 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:296]   --->   Operation 150 'specpipeline' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [64 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln297" [multest.cc:297]   --->   Operation 151 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (1.76ns)   --->   "store i64 %p_z0_digits_data_V_lo, i64* %z0_digits_data_V_add, align 8" [multest.cc:297]   --->   Operation 152 'store' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_6)" [multest.cc:298]   --->   Operation 153 'specregionend' 'empty_61' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "br label %3" [multest.cc:294]   --->   Operation 154 'br' <Predicate = (!icmp_ln294)> <Delay = 0.00>

State 23 <SV = 12> <Delay = 0.95>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%p_z0_tmp_bits_load = load i32* %p_z0_tmp_bits, align 8" [multest.cc:299]   --->   Operation 155 'load' 'p_z0_tmp_bits_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.95ns)   --->   "br label %5" [multest.cc:300]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.95>

State 24 <SV = 13> <Delay = 1.76>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%i5_0 = phi i7 [ 0, %4 ], [ %i_21, %hls_label_10 ]"   --->   Operation 157 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.82ns)   --->   "%icmp_ln300 = icmp eq i7 %i5_0, -64" [multest.cc:300]   --->   Operation 158 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 159 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (1.10ns)   --->   "%i_21 = add i7 %i5_0, 1" [multest.cc:300]   --->   Operation 160 'add' 'i_21' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %6, label %hls_label_10" [multest.cc:300]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i7 %i5_0 to i64" [multest.cc:303]   --->   Operation 162 'zext' 'zext_ln303' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%p_z2_digits_data_V_ad = getelementptr [64 x i64]* %p_z2_digits_data_V, i64 0, i64 %zext_ln303" [multest.cc:303]   --->   Operation 163 'getelementptr' 'p_z2_digits_data_V_ad' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_24 : Operation 164 [2/2] (1.76ns)   --->   "%p_z2_digits_data_V_lo = load i64* %p_z2_digits_data_V_ad, align 8" [multest.cc:303]   --->   Operation 164 'load' 'p_z2_digits_data_V_lo' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 25 <SV = 14> <Delay = 1.76>
ST_25 : Operation 165 [1/2] (1.76ns)   --->   "%p_z2_digits_data_V_lo = load i64* %p_z2_digits_data_V_ad, align 8" [multest.cc:303]   --->   Operation 165 'load' 'p_z2_digits_data_V_lo' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 26 <SV = 15> <Delay = 1.76>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [multest.cc:301]   --->   Operation 166 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:302]   --->   Operation 167 'specpipeline' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [64 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln303" [multest.cc:303]   --->   Operation 168 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (1.76ns)   --->   "store i64 %p_z2_digits_data_V_lo, i64* %z2_digits_data_V_add, align 8" [multest.cc:303]   --->   Operation 169 'store' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_7)" [multest.cc:304]   --->   Operation 170 'specregionend' 'empty_63' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "br label %5" [multest.cc:300]   --->   Operation 171 'br' <Predicate = (!icmp_ln300)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 0.95>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%p_z2_tmp_bits_load = load i32* %p_z2_tmp_bits, align 8" [multest.cc:305]   --->   Operation 172 'load' 'p_z2_tmp_bits_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.95ns)   --->   "br label %7" [multest.cc:306]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.95>

State 28 <SV = 15> <Delay = 1.76>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%i6_0 = phi i7 [ 0, %6 ], [ %i_22, %hls_label_11 ]"   --->   Operation 174 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (0.82ns)   --->   "%icmp_ln306 = icmp eq i7 %i6_0, -64" [multest.cc:306]   --->   Operation 175 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 176 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (1.10ns)   --->   "%i_22 = add i7 %i6_0, 1" [multest.cc:306]   --->   Operation 177 'add' 'i_22' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %8, label %hls_label_11" [multest.cc:306]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i7 %i6_0 to i64" [multest.cc:309]   --->   Operation 179 'zext' 'zext_ln309' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%p_cross_mul_digits_da_5 = getelementptr [64 x i64]* %p_cross_mul_digits_da, i64 0, i64 %zext_ln309" [multest.cc:309]   --->   Operation 180 'getelementptr' 'p_cross_mul_digits_da_5' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_28 : Operation 181 [2/2] (1.76ns)   --->   "%p_cross_mul_digits_da_6 = load i64* %p_cross_mul_digits_da_5, align 8" [multest.cc:309]   --->   Operation 181 'load' 'p_cross_mul_digits_da_6' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 29 <SV = 16> <Delay = 1.76>
ST_29 : Operation 182 [1/2] (1.76ns)   --->   "%p_cross_mul_digits_da_6 = load i64* %p_cross_mul_digits_da_5, align 8" [multest.cc:309]   --->   Operation 182 'load' 'p_cross_mul_digits_da_6' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 30 <SV = 17> <Delay = 1.76>
ST_30 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [multest.cc:307]   --->   Operation 183 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:308]   --->   Operation 184 'specpipeline' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat = getelementptr [64 x i64]* %cross_mul_digits_data_V, i64 0, i64 %zext_ln309" [multest.cc:309]   --->   Operation 185 'getelementptr' 'cross_mul_digits_dat' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (1.76ns)   --->   "store i64 %p_cross_mul_digits_da_6, i64* %cross_mul_digits_dat, align 8" [multest.cc:309]   --->   Operation 186 'store' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_8)" [multest.cc:310]   --->   Operation 187 'specregionend' 'empty_65' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "br label %7" [multest.cc:306]   --->   Operation 188 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>

State 31 <SV = 16> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%p_cross_mul_tmp_bits_s = load i32* %p_cross_mul_tmp_bits, align 8" [multest.cc:311]   --->   Operation 189 'load' 'p_cross_mul_tmp_bits_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%newret = insertvalue { i32, i32, i32 } undef, i32 %p_z0_tmp_bits_load, 0" [multest.cc:299]   --->   Operation 190 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i32, i32, i32 } %newret, i32 %p_z2_tmp_bits_load, 1" [multest.cc:299]   --->   Operation 191 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i32, i32, i32 } %newret2, i32 %p_cross_mul_tmp_bits_s, 2" [multest.cc:299]   --->   Operation 192 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %newret4" [multest.cc:299]   --->   Operation 193 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z0_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z2_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cross_mul_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inter_lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inter_rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs0_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
lhs1_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
rhs0_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
rhs1_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
lhs0_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
lhs1_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
rhs0_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
rhs1_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
p_z0_tmp_bits           (alloca           ) [ 00111111111111111111111100000000]
p_z0_digits_data_V      (alloca           ) [ 00111111111111111111111000000000]
p_z2_tmp_bits           (alloca           ) [ 00111111111111111111111111110000]
p_z2_digits_data_V      (alloca           ) [ 00111111111111111111111111100000]
p_cross_mul_tmp_bits    (alloca           ) [ 00111111111111111111111111111111]
p_cross_mul_digits_da   (alloca           ) [ 00111111111111111111111111111110]
br_ln262                (br               ) [ 01111000000000000000000000000000]
i_0                     (phi              ) [ 00100000000000000000000000000000]
icmp_ln262              (icmp             ) [ 00111000000000000000000000000000]
empty                   (speclooptripcount) [ 00000000000000000000000000000000]
i                       (add              ) [ 01111000000000000000000000000000]
br_ln262                (br               ) [ 00000000000000000000000000000000]
zext_ln265              (zext             ) [ 00111000000000000000000000000000]
lhs_digits_data_V_ad    (getelementptr    ) [ 00110000000000000000000000000000]
lhs_digits_data_V_lo    (load             ) [ 00101000000000000000000000000000]
tmp                     (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln264      (specpipeline     ) [ 00000000000000000000000000000000]
inter_lhs_digits_dat    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln265             (store            ) [ 00000000000000000000000000000000]
lhs0_tmp_digits_data_6  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln265             (store            ) [ 00000000000000000000000000000000]
lhs0_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln265             (store            ) [ 00000000000000000000000000000000]
empty_53                (specregionend    ) [ 00000000000000000000000000000000]
br_ln262                (br               ) [ 01111000000000000000000000000000]
br_ln267                (br               ) [ 00000111100000000000000000000000]
i1_0                    (phi              ) [ 00000011100000000000000000000000]
icmp_ln267              (icmp             ) [ 00000011100000000000000000000000]
empty_54                (speclooptripcount) [ 00000000000000000000000000000000]
i_17                    (add              ) [ 00000111100000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000]
xor_ln270               (xor              ) [ 00000000000000000000000000000000]
zext_ln270_1            (zext             ) [ 00000011100000000000000000000000]
lhs_digits_data_V_ad_3  (getelementptr    ) [ 00000011000000000000000000000000]
lhs_digits_data_V_lo_3  (load             ) [ 00000010100000000000000000000000]
tmp_3                   (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln269      (specpipeline     ) [ 00000000000000000000000000000000]
zext_ln270              (zext             ) [ 00000000000000000000000000000000]
inter_lhs_digits_dat_5  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln270             (store            ) [ 00000000000000000000000000000000]
lhs1_tmp_digits_data_6  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln270             (store            ) [ 00000000000000000000000000000000]
lhs1_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln270             (store            ) [ 00000000000000000000000000000000]
empty_55                (specregionend    ) [ 00000000000000000000000000000000]
br_ln267                (br               ) [ 00000111100000000000000000000000]
br_ln272                (br               ) [ 00000000011110000000000000000000]
i2_0                    (phi              ) [ 00000000001000000000000000000000]
icmp_ln272              (icmp             ) [ 00000000001110000000000000000000]
empty_56                (speclooptripcount) [ 00000000000000000000000000000000]
i_18                    (add              ) [ 00000000011110000000000000000000]
br_ln272                (br               ) [ 00000000000000000000000000000000]
zext_ln275              (zext             ) [ 00000000001110000000000000000000]
rhs_digits_data_V_ad    (getelementptr    ) [ 00000000001100000000000000000000]
rhs_digits_data_V_lo    (load             ) [ 00000000001010000000000000000000]
tmp_4                   (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln274      (specpipeline     ) [ 00000000000000000000000000000000]
inter_rhs_digits_dat    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln275             (store            ) [ 00000000000000000000000000000000]
rhs0_tmp_digits_data_6  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln275             (store            ) [ 00000000000000000000000000000000]
rhs0_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln275             (store            ) [ 00000000000000000000000000000000]
empty_57                (specregionend    ) [ 00000000000000000000000000000000]
br_ln272                (br               ) [ 00000000011110000000000000000000]
br_ln277                (br               ) [ 00000000000001111000000000000000]
i3_0                    (phi              ) [ 00000000000000111000000000000000]
icmp_ln277              (icmp             ) [ 00000000000000111000000000000000]
empty_58                (speclooptripcount) [ 00000000000000000000000000000000]
i_19                    (add              ) [ 00000000000001111000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000]
xor_ln280               (xor              ) [ 00000000000000000000000000000000]
zext_ln280_1            (zext             ) [ 00000000000000111000000000000000]
rhs_digits_data_V_ad_3  (getelementptr    ) [ 00000000000000110000000000000000]
rhs_digits_data_V_lo_3  (load             ) [ 00000000000000101000000000000000]
tmp_5                   (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln279      (specpipeline     ) [ 00000000000000000000000000000000]
zext_ln280              (zext             ) [ 00000000000000000000000000000000]
inter_rhs_digits_dat_5  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln280             (store            ) [ 00000000000000000000000000000000]
rhs1_tmp_digits_data_6  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln280             (store            ) [ 00000000000000000000000000000000]
rhs1_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln280             (store            ) [ 00000000000000000000000000000000]
empty_59                (specregionend    ) [ 00000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000001111000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000]
call_ln290              (call             ) [ 00000000000000000000000000000000]
call_ln291              (call             ) [ 00000000000000000000000000000000]
call_ln292              (call             ) [ 00000000000000000000000000000000]
br_ln294                (br               ) [ 00000000000000000001111000000000]
i4_0                    (phi              ) [ 00000000000000000000100000000000]
icmp_ln294              (icmp             ) [ 00000000000000000000111000000000]
empty_60                (speclooptripcount) [ 00000000000000000000000000000000]
i_20                    (add              ) [ 00000000000000000001111000000000]
br_ln294                (br               ) [ 00000000000000000000000000000000]
zext_ln297              (zext             ) [ 00000000000000000000111000000000]
p_z0_digits_data_V_ad   (getelementptr    ) [ 00000000000000000000110000000000]
p_z0_digits_data_V_lo   (load             ) [ 00000000000000000000101000000000]
tmp_6                   (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln296      (specpipeline     ) [ 00000000000000000000000000000000]
z0_digits_data_V_add    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln297             (store            ) [ 00000000000000000000000000000000]
empty_61                (specregionend    ) [ 00000000000000000000000000000000]
br_ln294                (br               ) [ 00000000000000000001111000000000]
p_z0_tmp_bits_load      (load             ) [ 00000000000000000000000011111111]
br_ln300                (br               ) [ 00000000000000000000000111100000]
i5_0                    (phi              ) [ 00000000000000000000000010000000]
icmp_ln300              (icmp             ) [ 00000000000000000000000011100000]
empty_62                (speclooptripcount) [ 00000000000000000000000000000000]
i_21                    (add              ) [ 00000000000000000000000111100000]
br_ln300                (br               ) [ 00000000000000000000000000000000]
zext_ln303              (zext             ) [ 00000000000000000000000011100000]
p_z2_digits_data_V_ad   (getelementptr    ) [ 00000000000000000000000011000000]
p_z2_digits_data_V_lo   (load             ) [ 00000000000000000000000010100000]
tmp_7                   (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln302      (specpipeline     ) [ 00000000000000000000000000000000]
z2_digits_data_V_add    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln303             (store            ) [ 00000000000000000000000000000000]
empty_63                (specregionend    ) [ 00000000000000000000000000000000]
br_ln300                (br               ) [ 00000000000000000000000111100000]
p_z2_tmp_bits_load      (load             ) [ 00000000000000000000000000001111]
br_ln306                (br               ) [ 00000000000000000000000000011110]
i6_0                    (phi              ) [ 00000000000000000000000000001000]
icmp_ln306              (icmp             ) [ 00000000000000000000000000001110]
empty_64                (speclooptripcount) [ 00000000000000000000000000000000]
i_22                    (add              ) [ 00000000000000000000000000011110]
br_ln306                (br               ) [ 00000000000000000000000000000000]
zext_ln309              (zext             ) [ 00000000000000000000000000001110]
p_cross_mul_digits_da_5 (getelementptr    ) [ 00000000000000000000000000001100]
p_cross_mul_digits_da_6 (load             ) [ 00000000000000000000000000001010]
tmp_8                   (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln308      (specpipeline     ) [ 00000000000000000000000000000000]
cross_mul_digits_dat    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln309             (store            ) [ 00000000000000000000000000000000]
empty_65                (specregionend    ) [ 00000000000000000000000000000000]
br_ln306                (br               ) [ 00000000000000000000000000011110]
p_cross_mul_tmp_bits_s  (load             ) [ 00000000000000000000000000000000]
newret                  (insertvalue      ) [ 00000000000000000000000000000000]
newret2                 (insertvalue      ) [ 00000000000000000000000000000000]
newret4                 (insertvalue      ) [ 00000000000000000000000000000000]
ret_ln299               (ret              ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rhs_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z0_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z0_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="z2_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cross_mul_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inter_lhs_digits_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_lhs_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inter_rhs_digits_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_rhs_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="lhs0_digits_data_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="lhs1_digits_data_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rhs0_digits_data_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rhs1_digits_data_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lhs0_tmp_digits_data_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="lhs1_tmp_digits_data_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rhs0_tmp_digits_data_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rhs1_tmp_digits_data_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_z0_tmp_bits_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z0_tmp_bits/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_z0_digits_data_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_z2_tmp_bits_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z2_tmp_bits/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_z2_digits_data_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_cross_mul_tmp_bits_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_cross_mul_tmp_bits/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_cross_mul_digits_da_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_cross_mul_digits_da/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="lhs_digits_data_V_ad_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_digits_data_V_lo/2 lhs_digits_data_V_lo_3/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="inter_lhs_digits_dat_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="2"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_lhs_digits_dat/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/4 store_ln270/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lhs0_tmp_digits_data_6_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="2"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data_6/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln265_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="lhs0_digits_data_V_a_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="2"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_digits_data_V_a/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln265_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="1"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="lhs_digits_data_V_ad_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad_3/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="inter_lhs_digits_dat_5_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="2"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_lhs_digits_dat_5/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="lhs1_tmp_digits_data_6_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data_6/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln270_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="1"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lhs1_digits_data_V_a_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_digits_data_V_a/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln270_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="rhs_digits_data_V_ad_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_digits_data_V_lo/10 rhs_digits_data_V_lo_3/14 "/>
</bind>
</comp>

<comp id="231" class="1004" name="inter_rhs_digits_dat_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="2"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_rhs_digits_dat/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="1"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/12 store_ln280/16 "/>
</bind>
</comp>

<comp id="244" class="1004" name="rhs0_tmp_digits_data_6_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="2"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data_6/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln275_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="1"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="rhs0_digits_data_V_a_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="2"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_digits_data_V_a/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln275_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="1"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="rhs_digits_data_V_ad_3_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad_3/14 "/>
</bind>
</comp>

<comp id="276" class="1004" name="inter_rhs_digits_dat_5_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="2"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_rhs_digits_dat_5/16 "/>
</bind>
</comp>

<comp id="284" class="1004" name="rhs1_tmp_digits_data_6_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data_6/16 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln280_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="1"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/16 "/>
</bind>
</comp>

<comp id="296" class="1004" name="rhs1_digits_data_V_a_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_digits_data_V_a/16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln280_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="1"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/16 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_z0_digits_data_V_ad_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_z0_digits_data_V_ad/20 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z0_digits_data_V_lo/20 "/>
</bind>
</comp>

<comp id="320" class="1004" name="z0_digits_data_V_add_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="2"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z0_digits_data_V_add/22 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln297_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="1"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/22 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_z2_digits_data_V_ad_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_z2_digits_data_V_ad/24 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z2_digits_data_V_lo/24 "/>
</bind>
</comp>

<comp id="345" class="1004" name="z2_digits_data_V_add_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="2"/>
<pin id="349" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z2_digits_data_V_add/26 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln303_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="1"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/26 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_cross_mul_digits_da_5_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_cross_mul_digits_da_5/28 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_cross_mul_digits_da_6/28 "/>
</bind>
</comp>

<comp id="370" class="1004" name="cross_mul_digits_dat_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="2"/>
<pin id="374" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cross_mul_digits_dat/30 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln309_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="1"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/30 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_0_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="1"/>
<pin id="385" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_0_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="i1_0_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="1"/>
<pin id="396" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="i1_0_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="i2_0_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="i2_0_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="1" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/10 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i3_0_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="i3_0_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/14 "/>
</bind>
</comp>

<comp id="429" class="1005" name="i4_0_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="1"/>
<pin id="431" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="i4_0_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/20 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i5_0_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="1"/>
<pin id="442" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i5_0 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="i5_0_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0/24 "/>
</bind>
</comp>

<comp id="451" class="1005" name="i6_0_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="1"/>
<pin id="453" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i6_0 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="i6_0_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="7" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0/28 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_karastuba_mul_templa_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="0" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="466" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="467" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="468" dir="0" index="5" bw="32" slack="9"/>
<pin id="469" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="470" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/18 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_karastuba_mul_templa_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="476" dir="0" index="3" bw="1" slack="0"/>
<pin id="477" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="478" dir="0" index="5" bw="32" slack="9"/>
<pin id="479" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="480" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln290/18 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_karastuba_mul_templa_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="0" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="488" dir="0" index="3" bw="1" slack="0"/>
<pin id="489" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="490" dir="0" index="5" bw="32" slack="9"/>
<pin id="491" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="492" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln291/18 "/>
</bind>
</comp>

<comp id="496" class="1005" name="reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_lo lhs_digits_data_V_lo_3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_lo rhs_digits_data_V_lo_3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln262_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln262/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln265_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln267_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_17_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln270_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln270/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln270_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270_1/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln270_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="2"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln272_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="0" index="1" bw="6" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="i_18_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln275_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln277_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="6" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/14 "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_19_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xor_ln280_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="0" index="1" bw="6" slack="0"/>
<pin id="592" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln280/14 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln280_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_1/14 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln280_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="2"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/16 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln288_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="8"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/17 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln288_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="8"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/17 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln288_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="8"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln294_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="7" slack="0"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln294/20 "/>
</bind>
</comp>

<comp id="627" class="1004" name="i_20_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/20 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln297_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="7" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/20 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_z0_tmp_bits_load_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="12"/>
<pin id="640" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z0_tmp_bits_load/23 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln300_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/24 "/>
</bind>
</comp>

<comp id="647" class="1004" name="i_21_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/24 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln303_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303/24 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_z2_tmp_bits_load_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="14"/>
<pin id="660" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z2_tmp_bits_load/27 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln306_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="0" index="1" bw="7" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/28 "/>
</bind>
</comp>

<comp id="667" class="1004" name="i_22_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/28 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln309_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309/28 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_cross_mul_tmp_bits_s_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="16"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_cross_mul_tmp_bits_s/31 "/>
</bind>
</comp>

<comp id="681" class="1004" name="newret_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="96" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="4"/>
<pin id="684" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/31 "/>
</bind>
</comp>

<comp id="686" class="1004" name="newret2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="96" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="2"/>
<pin id="689" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/31 "/>
</bind>
</comp>

<comp id="691" class="1004" name="newret4_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="96" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/31 "/>
</bind>
</comp>

<comp id="697" class="1005" name="p_z0_tmp_bits_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="8"/>
<pin id="699" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_z0_tmp_bits "/>
</bind>
</comp>

<comp id="704" class="1005" name="p_z2_tmp_bits_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="8"/>
<pin id="706" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_z2_tmp_bits "/>
</bind>
</comp>

<comp id="711" class="1005" name="p_cross_mul_tmp_bits_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="8"/>
<pin id="713" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_cross_mul_tmp_bits "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln262_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln262 "/>
</bind>
</comp>

<comp id="722" class="1005" name="i_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="0"/>
<pin id="724" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="727" class="1005" name="zext_ln265_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="2"/>
<pin id="729" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln265 "/>
</bind>
</comp>

<comp id="734" class="1005" name="lhs_digits_data_V_ad_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="1"/>
<pin id="736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="739" class="1005" name="icmp_ln267_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln267 "/>
</bind>
</comp>

<comp id="743" class="1005" name="i_17_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="6" slack="0"/>
<pin id="745" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln270_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="2"/>
<pin id="750" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln270_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="lhs_digits_data_V_ad_3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="1"/>
<pin id="755" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln272_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln272 "/>
</bind>
</comp>

<comp id="762" class="1005" name="i_18_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="0"/>
<pin id="764" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="767" class="1005" name="zext_ln275_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="2"/>
<pin id="769" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln275 "/>
</bind>
</comp>

<comp id="774" class="1005" name="rhs_digits_data_V_ad_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="1"/>
<pin id="776" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln277_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln277 "/>
</bind>
</comp>

<comp id="783" class="1005" name="i_19_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="0"/>
<pin id="785" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="788" class="1005" name="zext_ln280_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="2"/>
<pin id="790" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln280_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="rhs_digits_data_V_ad_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="1"/>
<pin id="795" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln294_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln294 "/>
</bind>
</comp>

<comp id="802" class="1005" name="i_20_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln297_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="2"/>
<pin id="809" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln297 "/>
</bind>
</comp>

<comp id="812" class="1005" name="p_z0_digits_data_V_ad_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="6" slack="1"/>
<pin id="814" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_z0_digits_data_V_ad "/>
</bind>
</comp>

<comp id="817" class="1005" name="p_z0_digits_data_V_lo_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_z0_digits_data_V_lo "/>
</bind>
</comp>

<comp id="822" class="1005" name="p_z0_tmp_bits_load_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="4"/>
<pin id="824" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_z0_tmp_bits_load "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln300_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln300 "/>
</bind>
</comp>

<comp id="831" class="1005" name="i_21_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="836" class="1005" name="zext_ln303_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="64" slack="2"/>
<pin id="838" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln303 "/>
</bind>
</comp>

<comp id="841" class="1005" name="p_z2_digits_data_V_ad_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="1"/>
<pin id="843" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_z2_digits_data_V_ad "/>
</bind>
</comp>

<comp id="846" class="1005" name="p_z2_digits_data_V_lo_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="1"/>
<pin id="848" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_z2_digits_data_V_lo "/>
</bind>
</comp>

<comp id="851" class="1005" name="p_z2_tmp_bits_load_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="2"/>
<pin id="853" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_z2_tmp_bits_load "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln306_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="860" class="1005" name="i_22_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="0"/>
<pin id="862" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="865" class="1005" name="zext_ln309_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="2"/>
<pin id="867" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln309 "/>
</bind>
</comp>

<comp id="870" class="1005" name="p_cross_mul_digits_da_5_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="1"/>
<pin id="872" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_cross_mul_digits_da_5 "/>
</bind>
</comp>

<comp id="875" class="1005" name="p_cross_mul_digits_da_6_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="1"/>
<pin id="877" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cross_mul_digits_da_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="16" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="432"><net_src comp="56" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="471"><net_src comp="54" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="499"><net_src comp="135" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="508"><net_src comp="225" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="518"><net_src comp="387" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="18" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="387" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="24" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="387" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="535"><net_src comp="398" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="18" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="398" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="24" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="398" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="18" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="557"><net_src comp="394" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="564"><net_src comp="410" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="18" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="410" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="24" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="410" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="581"><net_src comp="421" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="18" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="421" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="24" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="421" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="18" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="603"><net_src comp="417" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="610"><net_src comp="38" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="38" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="38" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="433" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="58" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="433" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="62" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="433" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="645"><net_src comp="444" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="58" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="444" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="62" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="444" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="665"><net_src comp="455" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="58" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="455" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="62" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="455" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="685"><net_src comp="70" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="678" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="104" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="472" pin=5"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="707"><net_src comp="112" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="484" pin=5"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="714"><net_src comp="120" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="462" pin=5"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="721"><net_src comp="514" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="520" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="730"><net_src comp="526" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="737"><net_src comp="128" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="742"><net_src comp="531" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="537" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="751"><net_src comp="549" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="756"><net_src comp="178" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="761"><net_src comp="560" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="566" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="770"><net_src comp="572" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="777"><net_src comp="218" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="782"><net_src comp="577" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="583" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="791"><net_src comp="595" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="796"><net_src comp="268" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="801"><net_src comp="621" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="627" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="810"><net_src comp="633" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="815"><net_src comp="308" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="820"><net_src comp="314" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="825"><net_src comp="638" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="830"><net_src comp="641" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="647" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="839"><net_src comp="653" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="844"><net_src comp="333" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="849"><net_src comp="339" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="854"><net_src comp="658" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="859"><net_src comp="661" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="667" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="868"><net_src comp="673" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="873"><net_src comp="358" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="878"><net_src comp="364" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="377" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z0_digits_data_V | {22 }
	Port: z2_digits_data_V | {26 }
	Port: cross_mul_digits_data_V | {30 }
	Port: inter_lhs_digits_data_V | {4 8 }
	Port: inter_rhs_digits_data_V | {12 16 }
 - Input state : 
	Port: karastuba_mul_MUL_st : lhs_digits_data_V | {2 3 6 7 }
	Port: karastuba_mul_MUL_st : rhs_digits_data_V | {10 11 14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln262 : 1
		i : 1
		br_ln262 : 2
		zext_ln265 : 1
		lhs_digits_data_V_ad : 2
		lhs_digits_data_V_lo : 3
	State 3
	State 4
		store_ln265 : 1
		store_ln265 : 1
		store_ln265 : 1
		empty_53 : 1
	State 5
	State 6
		icmp_ln267 : 1
		i_17 : 1
		br_ln267 : 2
		xor_ln270 : 1
		zext_ln270_1 : 1
		lhs_digits_data_V_ad_3 : 2
		lhs_digits_data_V_lo_3 : 3
	State 7
	State 8
		store_ln270 : 1
		lhs1_tmp_digits_data_6 : 1
		store_ln270 : 2
		lhs1_digits_data_V_a : 1
		store_ln270 : 2
		empty_55 : 1
	State 9
	State 10
		icmp_ln272 : 1
		i_18 : 1
		br_ln272 : 2
		zext_ln275 : 1
		rhs_digits_data_V_ad : 2
		rhs_digits_data_V_lo : 3
	State 11
	State 12
		store_ln275 : 1
		store_ln275 : 1
		store_ln275 : 1
		empty_57 : 1
	State 13
	State 14
		icmp_ln277 : 1
		i_19 : 1
		br_ln277 : 2
		xor_ln280 : 1
		zext_ln280_1 : 1
		rhs_digits_data_V_ad_3 : 2
		rhs_digits_data_V_lo_3 : 3
	State 15
	State 16
		store_ln280 : 1
		rhs1_tmp_digits_data_6 : 1
		store_ln280 : 2
		rhs1_digits_data_V_a : 1
		store_ln280 : 2
		empty_59 : 1
	State 17
	State 18
	State 19
	State 20
		icmp_ln294 : 1
		i_20 : 1
		br_ln294 : 2
		zext_ln297 : 1
		p_z0_digits_data_V_ad : 2
		p_z0_digits_data_V_lo : 3
	State 21
	State 22
		store_ln297 : 1
		empty_61 : 1
	State 23
	State 24
		icmp_ln300 : 1
		i_21 : 1
		br_ln300 : 2
		zext_ln303 : 1
		p_z2_digits_data_V_ad : 2
		p_z2_digits_data_V_lo : 3
	State 25
	State 26
		store_ln303 : 1
		empty_63 : 1
	State 27
	State 28
		icmp_ln306 : 1
		i_22 : 1
		br_ln306 : 2
		zext_ln309 : 1
		p_cross_mul_digits_da_5 : 2
		p_cross_mul_digits_da_6 : 3
	State 29
	State 30
		store_ln309 : 1
		empty_65 : 1
	State 31
		newret2 : 1
		newret4 : 2
		ret_ln299 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_karastuba_mul_templa_fu_462  |   112   |    39   | 272.027 |  39067  |  28993  |    0    |
|   call   | grp_karastuba_mul_templa_4_fu_472 |   108   |    39   | 266.315 |  38371  |  28345  |    0    |
|          | grp_karastuba_mul_templa_4_fu_484 |   108   |    39   | 266.315 |  38371  |  28345  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_520             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_17_fu_537            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_18_fu_566            |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |            i_19_fu_583            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_20_fu_627            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_21_fu_647            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_22_fu_667            |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln262_fu_514         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln267_fu_531         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln272_fu_560         |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln277_fu_577         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln294_fu_621         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln300_fu_641         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln306_fu_661         |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |          xor_ln270_fu_543         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |          xor_ln280_fu_589         |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln265_fu_526         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln270_1_fu_549        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln270_fu_554         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln275_fu_572         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln280_1_fu_595        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln280_fu_600         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln297_fu_633         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln303_fu_653         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln309_fu_673         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |           newret_fu_681           |    0    |    0    |    0    |    0    |    0    |    0    |
|insertvalue|           newret2_fu_686          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           newret4_fu_691          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |   328   |   117   | 804.657 |  115809 |  85877  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  lhs0_digits_data_V |    2   |    0   |    0   |    0   |
| lhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
|  lhs1_digits_data_V |    2   |    0   |    0   |    0   |
| lhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
|p_cross_mul_digits_da|    2   |    0   |    0   |    0   |
|  p_z0_digits_data_V |    2   |    0   |    0   |    0   |
|  p_z2_digits_data_V |    2   |    0   |    0   |    0   |
|  rhs0_digits_data_V |    2   |    0   |    0   |    0   |
| rhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
|  rhs1_digits_data_V |    2   |    0   |    0   |    0   |
| rhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   22   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i1_0_reg_394         |    6   |
|          i2_0_reg_406         |    6   |
|          i3_0_reg_417         |    6   |
|          i4_0_reg_429         |    7   |
|          i5_0_reg_440         |    7   |
|          i6_0_reg_451         |    7   |
|          i_0_reg_383          |    6   |
|          i_17_reg_743         |    6   |
|          i_18_reg_762         |    6   |
|          i_19_reg_783         |    6   |
|          i_20_reg_802         |    7   |
|          i_21_reg_831         |    7   |
|          i_22_reg_860         |    7   |
|           i_reg_722           |    6   |
|       icmp_ln262_reg_718      |    1   |
|       icmp_ln267_reg_739      |    1   |
|       icmp_ln272_reg_758      |    1   |
|       icmp_ln277_reg_779      |    1   |
|       icmp_ln294_reg_798      |    1   |
|       icmp_ln300_reg_827      |    1   |
|       icmp_ln306_reg_856      |    1   |
| lhs_digits_data_V_ad_3_reg_753|    6   |
|  lhs_digits_data_V_ad_reg_734 |    6   |
|p_cross_mul_digits_da_5_reg_870|    6   |
|p_cross_mul_digits_da_6_reg_875|   64   |
|  p_cross_mul_tmp_bits_reg_711 |   32   |
| p_z0_digits_data_V_ad_reg_812 |    6   |
| p_z0_digits_data_V_lo_reg_817 |   64   |
|   p_z0_tmp_bits_load_reg_822  |   32   |
|     p_z0_tmp_bits_reg_697     |   32   |
| p_z2_digits_data_V_ad_reg_841 |    6   |
| p_z2_digits_data_V_lo_reg_846 |   64   |
|   p_z2_tmp_bits_load_reg_851  |   32   |
|     p_z2_tmp_bits_reg_704     |   32   |
|            reg_496            |   64   |
|            reg_505            |   64   |
| rhs_digits_data_V_ad_3_reg_793|    6   |
|  rhs_digits_data_V_ad_reg_774 |    6   |
|       zext_ln265_reg_727      |   64   |
|      zext_ln270_1_reg_748     |   64   |
|       zext_ln275_reg_767      |   64   |
|      zext_ln280_1_reg_788     |   64   |
|       zext_ln297_reg_807      |   64   |
|       zext_ln303_reg_836      |   64   |
|       zext_ln309_reg_865      |   64   |
+-------------------------------+--------+
|             Total             |  1067  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_148 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_225 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_238 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_314 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_339 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_364 |  p0  |   2  |   6  |   12   ||    9    |
|    i1_0_reg_394   |  p0  |   2  |   6  |   12   ||    9    |
|    i3_0_reg_417   |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  8.737  ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   328  |   117  |   804  | 115809 |  85877 |    0   |
|   Memory  |   22   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   105  |    -   |
|  Register |    -   |    -   |    -   |  1067  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   350  |   117  |   813  | 116876 |  85982 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
