Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: dragonv5_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dragonv5_main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dragonv5_main"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : dragonv5_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../SiTCP" "../CoreGen"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_V5.v" into library work
Parsing module <DCM_V5>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_EXTCLK.v" into library work
Parsing module <DCM_EXTCLK>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_GMII.v" into library work
Parsing module <DCM_GMII>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\BMEM_DP_OR.v" into library work
Parsing module <BMEM_DP_OR>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\TIMER.v" into library work
Parsing module <TIMER>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\SiTCP_XC6S_16K_BBT_V40.V" into library work
Parsing module <SiTCP_XC6S_16K_BBT_V40>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\FORMAT_FIFO.v" into library work
Parsing module <FORMAT_FIFO>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DRS_FIFO.v" into library work
Parsing module <DRS_FIFO>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\COUNTER_FIFO.v" into library work
Parsing module <COUNTER_FIFO>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\TEST_BACKPLANE.v" into library work
Parsing module <TEST_BACKPLANE>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\SRAM.v" into library work
Parsing module <SRAM>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\SPI_IF_drs.v" into library work
Parsing module <SPI_IF_drs>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\SCBV2.v" into library work
Parsing module <SCBV2>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\RBCP_REG_drs.v" into library work
Parsing module <RBCP_REG_drs>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\MYTIMER.v" into library work
Parsing module <MYTIMER>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DRS_READ.v" into library work
Parsing module <DRS_READ>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DATA_FORMATTER.v" into library work
Parsing module <DATA_FORMATTER>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DAC_DRS.v" into library work
Parsing module <DAC_DRS>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\COUNTER_READ.v" into library work
Parsing module <COUNTER_READ>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\ANALOG_TRIGGER.v" into library work
Parsing module <ANALOG_TRIGGER_ASICMEZZ>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\ANALOG_BACKPLANE.v" into library work
Parsing module <ANALOG_BACKPLANE>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\ADC_SPI.v" into library work
Parsing module <ADC_SPI>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\WRAP_SiTCP_GMII_XC6S_16K.V" into library work
Parsing module <WRAP_SiTCP_GMII_XC6S_16K>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\ADC_BUF_FIFO.v" into library work
Parsing module <ADC_BUF_FIFO>.
Analyzing Verilog file "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" into library work
Parsing module <dragonv5_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 561: Port CLK_VALID is not connected to this instance

Elaborating module <dragonv5_main>.

Elaborating module <IBUFG>.

Elaborating module <DCM_V5>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=3,CLKFBOUT_MULT=16,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=5,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=20,CLKOUT2_PHASE=90.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=8.0,REF_JITTER=0.0)>.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_V5.v" Line 124: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_V5.v" Line 125: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_V5.v" Line 126: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <DCM_GMII>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=8.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_33")>.

Elaborating module <DCM_EXTCLK>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=100.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_EXTCLK.v" Line 131: Assignment to status_int ignored, since the identifier is never used

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.

Elaborating module <BUFIO2(DIVIDE=1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE",USE_DOUBLER="FALSE")>.

Elaborating module <BUFIO2(DIVIDE=1,DIVIDE_BYPASS="TRUE",I_INVERT="TRUE",USE_DOUBLER="FALSE")>.

Elaborating module <MYTIMER>.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 746: Assignment to sec_66m ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 747: Assignment to usec_133m ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 749: Assignment to sec_133m ignored, since the identifier is never used

Elaborating module <SCBV2>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_25")>.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 775: Assignment to scb_en ignored, since the identifier is never used

Elaborating module <ANALOG_TRIGGER_ASICMEZZ>.

Elaborating module <IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_33")>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_33")>.

Elaborating module <ANALOG_BACKPLANE>.

Elaborating module <TEST_BACKPLANE>.

Elaborating module <DAC_DRS>.

Elaborating module <SRAM>.

Elaborating module <ODDR2>.

Elaborating module <ADC_SPI>.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 1021: Assignment to adcspi_en ignored, since the identifier is never used

Elaborating module <BUFGMUX>.

Elaborating module <WRAP_SiTCP_GMII_XC6S_16K(TIM_PERIOD=133)>.

Elaborating module <TIMER(TIM_PERIOD=8'b10000011)>.

Elaborating module <SiTCP_XC6S_16K_BBT_V40>.
WARNING:HDLCompiler:1499 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\SiTCP_XC6S_16K_BBT_V40.V" Line 13: Empty module <SiTCP_XC6S_16K_BBT_V40> remains a black box.

Elaborating module <ODDR2(INIT=1)>.
WARNING:HDLCompiler:413 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 1543: Result of 8-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.

Elaborating module <IDDR2(DDR_ALIGNMENT="C0",INIT_Q0=1'b0,INIT_Q1=1'b0,SRTYPE="SYNC")>.

Elaborating module <ADC_BUF_FIFO>.
WARNING:HDLCompiler:1499 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\ADC_BUF_FIFO.v" Line 39: Empty module <ADC_BUF_FIFO> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2301: Assignment to adc_buffifo_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2302: Assignment to adc_buffifo_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2304: Assignment to adc_buffifo_progempty ignored, since the identifier is never used

Elaborating module <DRS_READ>.

Elaborating module <DRS_FIFO>.
WARNING:HDLCompiler:1499 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DRS_FIFO.v" Line 39: Empty module <DRS_FIFO> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DRS_READ.v" Line 112: Assignment to dfifo_progfull ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DRS_READ.v" Line 424: Assignment to dfifo_wr_clk ignored, since the identifier is never used

Elaborating module <COUNTER_READ>.

Elaborating module <COUNTER_FIFO>.
WARNING:HDLCompiler:1499 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\COUNTER_FIFO.v" Line 39: Empty module <COUNTER_FIFO> remains a black box.

Elaborating module <DATA_FORMATTER>.

Elaborating module <FORMAT_FIFO>.
WARNING:HDLCompiler:1499 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\FORMAT_FIFO.v" Line 39: Empty module <FORMAT_FIFO> remains a black box.

Elaborating module <SPI_IF_drs>.

Elaborating module <BMEM_DP_OR(depth=2048,address_width=11,data_width=8)>.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2520: Assignment to led_check_c ignored, since the identifier is never used

Elaborating module <RBCP_REG_drs>.
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2805: Assignment to X14 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2806: Assignment to X15 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2807: Assignment to X16 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2808: Assignment to X17 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2809: Assignment to X18 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2810: Assignment to X19 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2811: Assignment to X1A ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2812: Assignment to X1B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2813: Assignment to X1C ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2814: Assignment to X1D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2841: Assignment to X36 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2842: Assignment to X37 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2843: Assignment to X38 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2844: Assignment to X39 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2845: Assignment to X3A ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2846: Assignment to X3B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2847: Assignment to X3C ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2848: Assignment to X3D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2884: Assignment to X5F ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2896: Assignment to X6A ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2897: Assignment to X6B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2898: Assignment to X6C ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2899: Assignment to X6D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2900: Assignment to X6E ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2901: Assignment to X6F ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2931: Assignment to X8B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2932: Assignment to X8C ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2933: Assignment to X8D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2956: Assignment to XA2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2957: Assignment to XA3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 2958: Assignment to XA4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3016: Assignment to DEBUG_PARAM ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3028: Assignment to command_dtrigset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3029: Assignment to DTRIG_THRESHOLD_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3030: Assignment to DTRIG_THRESHOLD_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3031: Assignment to DTRIG_THRESHOLD_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3032: Assignment to DTRIG_THRESHOLD_3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3033: Assignment to DTRIG_THRESHOLD_4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3034: Assignment to DTRIG_THRESHOLD_5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3035: Assignment to DTRIG_THRESHOLD_6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" Line 3092: Assignment to DRS_READ_FROM_STOP ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dragonv5_main>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v".
WARNING:Xst:647 - Input <DRS_WSROUT<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DRS_DTAP<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LED_ACT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LED_10M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LED_100M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LED_1000M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ETH_IRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 561: Output port <CLK_VALID> of the instance <dcm_gmii> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 740: Output port <sec_66m> of the instance <mytimer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 740: Output port <usec_133m> of the instance <mytimer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 740: Output port <sec_133m> of the instance <mytimer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 758: Output port <scb_en> of the instance <scb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1014: Output port <adcspi_en> of the instance <adc_spi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1115: Output port <USR_REG_X3C> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1115: Output port <USR_REG_X3D> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1115: Output port <USR_REG_X3E> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1115: Output port <USR_REG_X3F> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1115: Output port <TCP_RX_DATA> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1115: Output port <TCP_ERROR> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 1115: Output port <TCP_RX_WR> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2293: Output port <full> of the instance <adc_buf_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2293: Output port <empty> of the instance <adc_buf_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2293: Output port <prog_empty> of the instance <adc_buf_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2505: Output port <ledtgl> of the instance <spi_if_drs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X09Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X0AData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X14Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X15Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X16Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X17Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X18Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X19Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X1AData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X1BData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X1CData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X1DData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X20Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X21Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X22Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X23Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X24Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X25Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X26Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X27Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X36Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X37Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X38Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X39Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X3AData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X3BData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X3CData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X3DData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X5FData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X6AData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X6BData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X6CData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X6DData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X6EData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X6FData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X8BData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X8CData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X8DData> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X95Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X96Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X97Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <X98Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <XA2Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <XA3Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\dragonv5_main.v" line 2752: Output port <XA4Data> of the instance <rbcp_reg> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <trig_rst>.
    Found 1-bit register for signal <rDRS_SRIN>.
    Found 1-bit register for signal <drs_busy>.
    Found 1-bit register for signal <rst_read_sync>.
    Found 8-bit register for signal <comDRS_A2>.
    Found 8-bit register for signal <comDRS_A1>.
    Found 7-bit register for signal <RSTCNT>.
    Found 5-bit register for signal <RX_COUNT>.
    Found 8-bit register for signal <drs_refclk_c>.
    Found 8-bit register for signal <adc_ddrout0_ir>.
    Found 8-bit register for signal <adc_ddrout1_ir>.
    Found 8-bit register for signal <adc_ddrout0_ir2>.
    Found 8-bit register for signal <adc_ddrout1_ir2>.
    Found 8-bit register for signal <drs_refclkTenM_c>.
    Found 30-bit register for signal <drs_trig_c>.
    Found 32-bit register for signal <TenMHz_counter_tmp>.
    Found 32-bit register for signal <drs_trig_counter_tmp>.
    Found 32-bit register for signal <drs_trig_counter>.
    Found 32-bit register for signal <drs_event_counter>.
    Found 32-bit register for signal <TenMHz_counter>.
    Found 16-bit register for signal <PPS_counter_tmp>.
    Found 16-bit register for signal <PPS_counter>.
    Found 16-bit register for signal <trig_offset_c>.
    Found 64-bit register for signal <drs_clock_counter_tmp>.
    Found 64-bit register for signal <drs_clock_counter>.
    Found 64-bit register for signal <drs_wsrcheck>.
    Found 8-bit register for signal <DRS_RESETn>.
    Found 8-bit register for signal <dreset_pllc>.
    Found 8-bit register for signal <comDRS_SRCLK>.
    Found 9-bit register for signal <dreset_c>.
    Found 13-bit register for signal <drs_dwrite_c>.
    Found 4-bit register for signal <drs_state>.
    Found 11-bit register for signal <drs_c>.
    Found 96-bit register for signal <adc_datreg_ir>.
    Found 96-bit register for signal <adc_datreg_ir2>.
    Found 96-bit register for signal <adc_dat>.
    Found 96-bit register for signal <adc_dat_ir>.
    Found 96-bit register for signal <adc_dat_ir2>.
    Found 96-bit register for signal <adc_dat_ir3>.
    Found 96-bit register for signal <adc_dat_ir4>.
    Found 1-bit register for signal <drs_dwrite_ir1>.
    Found 1-bit register for signal <drs_dwrite_ir2>.
    Found 1-bit register for signal <drs_dwrite_ir3>.
    Found 1-bit register for signal <drs_dwrite_sync>.
    Found 1-bit register for signal <drs_dwrite_stop_ir>.
    Found 1-bit register for signal <drs_dwrite_start_ir>.
    Found 1-bit register for signal <DRS_DENABLE>.
    Found 1-bit register for signal <dreset_finish>.
    Found 1-bit register for signal <rDRS_DWRITE>.
    Found 1-bit register for signal <drs_wsr_en>.
    Found 1-bit register for signal <drs_stopch<1>>.
    Found 1-bit register for signal <drs_stopch<0>>.
    Found 1-bit register for signal <drs_stopch<4>>.
    Found 1-bit register for signal <drs_stopch<3>>.
    Found 1-bit register for signal <drs_stopch<7>>.
    Found 1-bit register for signal <drs_stopch<6>>.
    Found 1-bit register for signal <drs_stopch<10>>.
    Found 1-bit register for signal <drs_stopch<9>>.
    Found 1-bit register for signal <drs_stopch<13>>.
    Found 1-bit register for signal <drs_stopch<12>>.
    Found 1-bit register for signal <drs_stopch<16>>.
    Found 1-bit register for signal <drs_stopch<15>>.
    Found 1-bit register for signal <drs_stopch<19>>.
    Found 1-bit register for signal <drs_stopch<18>>.
    Found 1-bit register for signal <drs_stopch<22>>.
    Found 1-bit register for signal <drs_stopch<21>>.
    Found 1-bit register for signal <drs_refclkTenM>.
    Found 1-bit register for signal <RX_RST200NS>.
    Found 1-bit register for signal <RX_RST_2ND>.
    Found 1-bit register for signal <int_clk_33m_90>.
    Found 1-bit register for signal <int_clk_33m_90_66mbuf>.
    Found 1-bit register for signal <int_clk_33m_90_66mbuf2>.
    Found 1-bit register for signal <int_clk_33m_90_tgl>.
    Found 1-bit register for signal <drs_refclk>.
    Found 1-bit register for signal <adc_fcoddrout0_ir>.
    Found 1-bit register for signal <adc_fcoddrout1_ir>.
    Found 1-bit register for signal <adc_fcoddrout0_ir2>.
    Found 1-bit register for signal <adc_fcoddrout1_ir2>.
    Found 1-bit register for signal <adc_fco_flag_ir>.
    Found 1-bit register for signal <adc_fco_flag_ir2>.
    Found 1-bit register for signal <adc_fco_flagbuffifo>.
    Found 1-bit register for signal <adc_fco_flagbuffifo_ir>.
    Found 1-bit register for signal <adc_fco_flagbuffifo_ir2>.
    Found 1-bit register for signal <drs_trig_self>.
    Found 1-bit register for signal <rst_sw_ir2>.
    Found 1-bit register for signal <rst_sync>.
    Found 10-bit register for signal <command_rst_c>.
    Found 1-bit register for signal <command_rstgo>.
    Found 1-bit register for signal <RX_SELECT>.
    Found 1-bit register for signal <rst_refclk>.
    Found 1-bit register for signal <pps_ir1>.
    Found 1-bit register for signal <pps_ir2>.
    Found 1-bit register for signal <DRS_DWRITE_async>.
    Found 1-bit register for signal <adc_datbuf<2>>.
    Found 1-bit register for signal <adc_datbuf<1>>.
    Found 1-bit register for signal <adc_datbuf<0>>.
    Found 1-bit register for signal <adc_datreg<11>>.
    Found 1-bit register for signal <adc_datreg<10>>.
    Found 1-bit register for signal <adc_datreg<9>>.
    Found 1-bit register for signal <adc_datreg<8>>.
    Found 1-bit register for signal <adc_datreg<7>>.
    Found 1-bit register for signal <adc_datreg<6>>.
    Found 1-bit register for signal <adc_datreg<5>>.
    Found 1-bit register for signal <adc_datreg<4>>.
    Found 1-bit register for signal <adc_datreg<3>>.
    Found 1-bit register for signal <adc_datreg<2>>.
    Found 1-bit register for signal <adc_datreg<1>>.
    Found 1-bit register for signal <adc_datreg<0>>.
    Found 1-bit register for signal <adc_datbuf<5>>.
    Found 1-bit register for signal <adc_datbuf<4>>.
    Found 1-bit register for signal <adc_datbuf<3>>.
    Found 1-bit register for signal <adc_datreg<23>>.
    Found 1-bit register for signal <adc_datreg<22>>.
    Found 1-bit register for signal <adc_datreg<21>>.
    Found 1-bit register for signal <adc_datreg<20>>.
    Found 1-bit register for signal <adc_datreg<19>>.
    Found 1-bit register for signal <adc_datreg<18>>.
    Found 1-bit register for signal <adc_datreg<17>>.
    Found 1-bit register for signal <adc_datreg<16>>.
    Found 1-bit register for signal <adc_datreg<15>>.
    Found 1-bit register for signal <adc_datreg<14>>.
    Found 1-bit register for signal <adc_datreg<13>>.
    Found 1-bit register for signal <adc_datreg<12>>.
    Found 1-bit register for signal <adc_datbuf<8>>.
    Found 1-bit register for signal <adc_datbuf<7>>.
    Found 1-bit register for signal <adc_datbuf<6>>.
    Found 1-bit register for signal <adc_datreg<35>>.
    Found 1-bit register for signal <adc_datreg<34>>.
    Found 1-bit register for signal <adc_datreg<33>>.
    Found 1-bit register for signal <adc_datreg<32>>.
    Found 1-bit register for signal <adc_datreg<31>>.
    Found 1-bit register for signal <adc_datreg<30>>.
    Found 1-bit register for signal <adc_datreg<29>>.
    Found 1-bit register for signal <adc_datreg<28>>.
    Found 1-bit register for signal <adc_datreg<27>>.
    Found 1-bit register for signal <adc_datreg<26>>.
    Found 1-bit register for signal <adc_datreg<25>>.
    Found 1-bit register for signal <adc_datreg<24>>.
    Found 1-bit register for signal <adc_datbuf<11>>.
    Found 1-bit register for signal <adc_datbuf<10>>.
    Found 1-bit register for signal <adc_datbuf<9>>.
    Found 1-bit register for signal <adc_datreg<47>>.
    Found 1-bit register for signal <adc_datreg<46>>.
    Found 1-bit register for signal <adc_datreg<45>>.
    Found 1-bit register for signal <adc_datreg<44>>.
    Found 1-bit register for signal <adc_datreg<43>>.
    Found 1-bit register for signal <adc_datreg<42>>.
    Found 1-bit register for signal <adc_datreg<41>>.
    Found 1-bit register for signal <adc_datreg<40>>.
    Found 1-bit register for signal <adc_datreg<39>>.
    Found 1-bit register for signal <adc_datreg<38>>.
    Found 1-bit register for signal <adc_datreg<37>>.
    Found 1-bit register for signal <adc_datreg<36>>.
    Found 1-bit register for signal <adc_datbuf<14>>.
    Found 1-bit register for signal <adc_datbuf<13>>.
    Found 1-bit register for signal <adc_datbuf<12>>.
    Found 1-bit register for signal <adc_datreg<59>>.
    Found 1-bit register for signal <adc_datreg<58>>.
    Found 1-bit register for signal <adc_datreg<57>>.
    Found 1-bit register for signal <adc_datreg<56>>.
    Found 1-bit register for signal <adc_datreg<55>>.
    Found 1-bit register for signal <adc_datreg<54>>.
    Found 1-bit register for signal <adc_datreg<53>>.
    Found 1-bit register for signal <adc_datreg<52>>.
    Found 1-bit register for signal <adc_datreg<51>>.
    Found 1-bit register for signal <adc_datreg<50>>.
    Found 1-bit register for signal <adc_datreg<49>>.
    Found 1-bit register for signal <adc_datreg<48>>.
    Found 1-bit register for signal <adc_datbuf<17>>.
    Found 1-bit register for signal <adc_datbuf<16>>.
    Found 1-bit register for signal <adc_datbuf<15>>.
    Found 1-bit register for signal <adc_datreg<71>>.
    Found 1-bit register for signal <adc_datreg<70>>.
    Found 1-bit register for signal <adc_datreg<69>>.
    Found 1-bit register for signal <adc_datreg<68>>.
    Found 1-bit register for signal <adc_datreg<67>>.
    Found 1-bit register for signal <adc_datreg<66>>.
    Found 1-bit register for signal <adc_datreg<65>>.
    Found 1-bit register for signal <adc_datreg<64>>.
    Found 1-bit register for signal <adc_datreg<63>>.
    Found 1-bit register for signal <adc_datreg<62>>.
    Found 1-bit register for signal <adc_datreg<61>>.
    Found 1-bit register for signal <adc_datreg<60>>.
    Found 1-bit register for signal <adc_datbuf<20>>.
    Found 1-bit register for signal <adc_datbuf<19>>.
    Found 1-bit register for signal <adc_datbuf<18>>.
    Found 1-bit register for signal <adc_datreg<83>>.
    Found 1-bit register for signal <adc_datreg<82>>.
    Found 1-bit register for signal <adc_datreg<81>>.
    Found 1-bit register for signal <adc_datreg<80>>.
    Found 1-bit register for signal <adc_datreg<79>>.
    Found 1-bit register for signal <adc_datreg<78>>.
    Found 1-bit register for signal <adc_datreg<77>>.
    Found 1-bit register for signal <adc_datreg<76>>.
    Found 1-bit register for signal <adc_datreg<75>>.
    Found 1-bit register for signal <adc_datreg<74>>.
    Found 1-bit register for signal <adc_datreg<73>>.
    Found 1-bit register for signal <adc_datreg<72>>.
    Found 1-bit register for signal <adc_datbuf<23>>.
    Found 1-bit register for signal <adc_datbuf<22>>.
    Found 1-bit register for signal <adc_datbuf<21>>.
    Found 1-bit register for signal <adc_datreg<95>>.
    Found 1-bit register for signal <adc_datreg<94>>.
    Found 1-bit register for signal <adc_datreg<93>>.
    Found 1-bit register for signal <adc_datreg<92>>.
    Found 1-bit register for signal <adc_datreg<91>>.
    Found 1-bit register for signal <adc_datreg<90>>.
    Found 1-bit register for signal <adc_datreg<89>>.
    Found 1-bit register for signal <adc_datreg<88>>.
    Found 1-bit register for signal <adc_datreg<87>>.
    Found 1-bit register for signal <adc_datreg<86>>.
    Found 1-bit register for signal <adc_datreg<85>>.
    Found 1-bit register for signal <adc_datreg<84>>.
    Found 3-bit register for signal <adc_fcobuf>.
    Found 12-bit register for signal <adc_fcoall>.
    Found 1-bit register for signal <rst_sw_ir1>.
    Found 2-bit register for signal <drs_dtapbuf>.
    Found 1-bit register for signal <drs_cfifo_progfull_ir>.
    Found 1-bit register for signal <drs_sampfreq_reg<7>>.
    Found 1-bit register for signal <drs_sampfreq_reg<6>>.
    Found 1-bit register for signal <drs_sampfreq_reg<5>>.
    Found 1-bit register for signal <drs_sampfreq_reg<4>>.
    Found 1-bit register for signal <drs_sampfreq_reg<3>>.
    Found 1-bit register for signal <drs_sampfreq_reg<2>>.
    Found 1-bit register for signal <drs_sampfreq_reg<1>>.
    Found 1-bit register for signal <drs_sampfreq_reg<0>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<7>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<6>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<5>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<4>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<3>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<2>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<1>>.
    Found 1-bit register for signal <drs_sampfreq_TenMreg<0>>.
    Found 1-bit register for signal <trig_offset_reg<15>>.
    Found 1-bit register for signal <trig_offset_reg<14>>.
    Found 1-bit register for signal <trig_offset_reg<13>>.
    Found 1-bit register for signal <trig_offset_reg<12>>.
    Found 1-bit register for signal <trig_offset_reg<11>>.
    Found 1-bit register for signal <trig_offset_reg<10>>.
    Found 1-bit register for signal <trig_offset_reg<9>>.
    Found 1-bit register for signal <trig_offset_reg<8>>.
    Found 1-bit register for signal <trig_offset_reg<7>>.
    Found 1-bit register for signal <trig_offset_reg<6>>.
    Found 1-bit register for signal <trig_offset_reg<5>>.
    Found 1-bit register for signal <trig_offset_reg<4>>.
    Found 1-bit register for signal <trig_offset_reg<3>>.
    Found 1-bit register for signal <trig_offset_reg<2>>.
    Found 1-bit register for signal <trig_offset_reg<1>>.
    Found 1-bit register for signal <trig_offset_reg<0>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<7>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<6>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<5>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<4>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<3>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<2>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<1>>.
    Found 1-bit register for signal <drs_dfifo_progfull_ir<0>>.
    Found finite state machine <FSM_0> for signal <drs_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 14                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_read_sync (positive)                       |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <RSTCNT[6]_GND_1_o_sub_13_OUT> created at line 1077.
    Found 10-bit adder for signal <command_rst_c[9]_GND_1_o_add_8_OUT> created at line 725.
    Found 5-bit adder for signal <RX_COUNT[4]_GND_1_o_add_16_OUT> created at line 1087.
    Found 8-bit adder for signal <drs_refclk_c[7]_GND_1_o_add_24_OUT> created at line 1264.
    Found 8-bit adder for signal <drs_refclkTenM_c[7]_GND_1_o_add_29_OUT> created at line 1291.
    Found 30-bit adder for signal <TRIGGER_FREQ[29]_GND_1_o_add_37_OUT> created at line 1394.
    Found 30-bit adder for signal <drs_trig_c[29]_GND_1_o_add_39_OUT> created at line 1398.
    Found 32-bit adder for signal <TenMHz_counter_tmp[31]_GND_1_o_add_53_OUT> created at line 1470.
    Found 16-bit adder for signal <PPS_counter_tmp[15]_GND_1_o_add_56_OUT> created at line 1479.
    Found 32-bit adder for signal <drs_trig_counter_tmp[31]_GND_1_o_add_58_OUT> created at line 1498.
    Found 64-bit adder for signal <drs_clock_counter_tmp[63]_GND_1_o_add_60_OUT> created at line 1506.
    Found 32-bit adder for signal <drs_event_counter[31]_GND_1_o_add_64_OUT> created at line 1529.
    Found 16-bit adder for signal <trig_offset_c[15]_GND_1_o_add_102_OUT> created at line 1612.
    Found 8-bit adder for signal <dreset_pllc[7]_GND_1_o_add_121_OUT> created at line 1653.
    Found 9-bit adder for signal <dreset_c[8]_GND_1_o_add_127_OUT> created at line 1664.
    Found 12-bit adder for signal <n1453[11:0]> created at line 1711.
    Found 13-bit adder for signal <drs_dwrite_c[12]_GND_1_o_add_155_OUT> created at line 1714.
    Found 11-bit adder for signal <drs_c[10]_GND_1_o_add_184_OUT> created at line 1832.
    Found 1-bit 12-to-1 multiplexer for signal <_n1946> created at line 1358.
    Found 1-bit 4-to-1 multiplexer for signal <_n1949> created at line 1816.
    Found 1-bit 4-to-1 multiplexer for signal <_n1952> created at line 1991.
    Found 1-bit tristate buffer for signal <ETH_MDIO> created at line 1033
    Found 8-bit comparator equal for signal <drs_refclk_c[7]_drs_sampfreq_reg[7]_equal_21_o> created at line 1262
    Found 8-bit comparator equal for signal <drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o> created at line 1286
    Found 30-bit comparator equal for signal <drs_trig_c[29]_TRIGGER_FREQ[29]_equal_36_o> created at line 1391
    Found 30-bit comparator equal for signal <drs_trig_c[29]_TRIGGER_FREQ[29]_equal_39_o> created at line 1394
    Found 16-bit comparator equal for signal <trig_offset_c[15]_trig_offset_reg[15]_equal_95_o> created at line 1597
    Found 16-bit comparator equal for signal <n0165> created at line 1598
    Found 13-bit comparator equal for signal <drs_dwrite_c[12]_GND_1_o_equal_155_o> created at line 1711
    Found 11-bit comparator greater for signal <drs_c[10]_GND_1_o_LessThan_173_o> created at line 1807
    Found 11-bit comparator equal for signal <drs_c[10]_DRS_DWRITE_TO_READY[10]_equal_212_o> created at line 1863
    Found 11-bit comparator greater for signal <GND_1_o_drs_c[10]_LessThan_253_o> created at line 1965
    Found 11-bit comparator greater for signal <drs_c[10]_GND_1_o_LessThan_254_o> created at line 1965
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred 1480 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred 149 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <dragonv5_main> synthesized.

Synthesizing Unit <DCM_V5>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_V5.v".
    Summary:
	no macro.
Unit <DCM_V5> synthesized.

Synthesizing Unit <DCM_GMII>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_GMII.v".
    Summary:
	no macro.
Unit <DCM_GMII> synthesized.

Synthesizing Unit <DCM_EXTCLK>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\CoreGen\DCM_EXTCLK.v".
    Summary:
	no macro.
Unit <DCM_EXTCLK> synthesized.

Synthesizing Unit <MYTIMER>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\MYTIMER.v".
    Found 10-bit register for signal <msec_c>.
    Found 10-bit register for signal <sec_c>.
    Found 2-bit register for signal <usec_66m_check>.
    Found 2-bit register for signal <msec_66m_check>.
    Found 2-bit register for signal <sec_66m_check>.
    Found 8-bit register for signal <usec_c>.
    Found 8-bit adder for signal <usec_c[7]_GND_14_o_add_4_OUT> created at line 47.
    Found 10-bit adder for signal <msec_c[9]_GND_14_o_add_8_OUT> created at line 55.
    Found 10-bit adder for signal <sec_c[9]_GND_14_o_add_14_OUT> created at line 65.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <MYTIMER> synthesized.

Synthesizing Unit <SCBV2>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\SCBV2.v".
WARNING:Xst:647 - Input <SCB_TP_CLKSELECT<6:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <usec_66m> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SCB_MCSn>.
    Found 4-bit register for signal <scb_state>.
    Found 8-bit register for signal <scb_c>.
    Found 8-bit register for signal <scb_spiread_reg>.
    Found 8-bit register for signal <scb_spibitlength>.
    Found 7-bit register for signal <scb_c2>.
    Found 7-bit register for signal <scb_c3>.
    Found 136-bit register for signal <scb_sr>.
    Found 128-bit register for signal <SCB_SPIREAD>.
    Found 2-bit register for signal <scb_tp_trig_buf>.
    Found 1-bit register for signal <SCB_MDO>.
    Found 1-bit register for signal <SCB_MSK>.
    Found 1-bit register for signal <SCB_MEX>.
    Found 1-bit register for signal <scb_en>.
    Found 1-bit register for signal <scb_command_dac_finish>.
    Found 1-bit register for signal <scb_tpext_trig>.
    Found 16-bit register for signal <scb_tpext_width_c>.
    Found 16-bit register for signal <scb_tpext_width_reg>.
    Found 30-bit register for signal <scb_tpext_freq_c>.
    Found 30-bit register for signal <scb_tpext_freq_reg>.
    Found 1-bit register for signal <scb_tp_trig>.
    Found 16-bit register for signal <scb_tp_width_c>.
    Found 16-bit register for signal <scb_tp_width_reg>.
    Found 30-bit register for signal <scb_tp_freq_c>.
    Found 30-bit register for signal <scb_tp_freq_reg>.
    Found finite state machine <FSM_1> for signal <scb_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <scb_c3[6]_GND_15_o_add_1_OUT> created at line 119.
    Found 8-bit adder for signal <scb_spibitlength[7]_GND_15_o_add_42_OUT> created at line 166.
    Found 7-bit adder for signal <scb_c2[6]_GND_15_o_add_47_OUT> created at line 172.
    Found 8-bit adder for signal <scb_c[7]_GND_15_o_add_48_OUT> created at line 177.
    Found 16-bit adder for signal <scb_tpext_width_c[15]_GND_15_o_add_135_OUT> created at line 329.
    Found 30-bit adder for signal <scb_tpext_freq_c[29]_GND_15_o_add_139_OUT> created at line 335.
    Found 16-bit adder for signal <scb_tp_width_c[15]_GND_15_o_add_152_OUT> created at line 369.
    Found 30-bit adder for signal <scb_tp_freq_c[29]_GND_15_o_add_156_OUT> created at line 375.
    Found 8-bit comparator greater for signal <scb_c[7]_scb_spibitlength[7]_LessThan_44_o> created at line 166
    Found 8-bit comparator equal for signal <scb_c[7]_scb_spibitlength[7]_equal_84_o> created at line 223
    Found 30-bit comparator equal for signal <scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o> created at line 318
    Found 16-bit comparator equal for signal <scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o> created at line 322
    Found 30-bit comparator equal for signal <scb_tp_freq_c[29]_scb_tp_freq_reg[29]_equal_150_o> created at line 358
    Found 16-bit comparator equal for signal <scb_tp_width_c[15]_scb_tp_width_reg[15]_equal_151_o> created at line 362
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 495 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 328 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SCBV2> synthesized.

Synthesizing Unit <ANALOG_TRIGGER_ASICMEZZ>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\ANALOG_TRIGGER.v".
    Found 1-bit register for signal <l0_cs_dela>.
    Found 1-bit register for signal <rl1_init_r>.
    Found 1-bit register for signal <dtrig_resynchrst<0>>.
    Found 1-bit register for signal <dtrig_resynchrst<1>>.
    Found 1-bit register for signal <dtrig_resynchrst<2>>.
    Found 1-bit register for signal <dtrig_resynchrst<3>>.
    Found 1-bit register for signal <dtrig_resynchrst<4>>.
    Found 1-bit register for signal <dtrig_resynchrst<5>>.
    Found 1-bit register for signal <dtrig_resynchrst<6>>.
    Found 1-bit register for signal <l1out_resynchrst>.
    Found 1-bit register for signal <l1out2_resynchrst>.
    Found 1-bit register for signal <trigl1_resynchrst>.
    Found 1-bit register for signal <l0_rst_asic>.
    Found 1-bit register for signal <dtrig_resynch<0>>.
    Found 1-bit register for signal <dtrig_resynch<1>>.
    Found 1-bit register for signal <dtrig_resynch<2>>.
    Found 1-bit register for signal <dtrig_resynch<3>>.
    Found 1-bit register for signal <dtrig_resynch<4>>.
    Found 1-bit register for signal <dtrig_resynch<5>>.
    Found 1-bit register for signal <dtrig_resynch<6>>.
    Found 1-bit register for signal <l1out2_resynch>.
    Found 1-bit register for signal <l1out_resynch>.
    Found 6-bit register for signal <l0_subclk_c>.
    Found 6-bit register for signal <l0_count>.
    Found 6-bit register for signal <l1_subclk_c>.
    Found 6-bit register for signal <l1_count>.
    Found 24-bit register for signal <l0_sc_reg>.
    Found 24-bit register for signal <l0_sc_reg_start>.
    Found 24-bit register for signal <dela_reg>.
    Found 24-bit register for signal <dela_reg_start>.
    Found 24-bit register for signal <l1_sc_reg>.
    Found 24-bit register for signal <l1_sc_reg_start>.
    Found 4-bit register for signal <l0_state>.
    Found 8-bit register for signal <l0_count3>.
    Found 3-bit register for signal <l1_state>.
    Found 7-bit register for signal <dtrig_resynchbuf>.
    Found 7-bit register for signal <dtrig_resynchbuf2>.
    Found 7-bit register for signal <dtrig_resynchbuf3>.
    Found 7-bit register for signal <dtrig_ir>.
    Found 16-bit register for signal <rate_msec_c>.
    Found 16-bit register for signal <ratel1_msec_c>.
    Found 16-bit register for signal <rate_l1out_reg>.
    Found 16-bit register for signal <rate_l1out2_reg>.
    Found 16-bit register for signal <rate_trigl1_reg>.
    Found 16-bit register for signal <rate_window_reg>.
    Found 16-bit register for signal <ratel1_window_reg>.
    Found 16-bit register for signal <rate_ipr0_reg>.
    Found 16-bit register for signal <rate_ipr1_reg>.
    Found 16-bit register for signal <rate_ipr2_reg>.
    Found 16-bit register for signal <rate_ipr3_reg>.
    Found 16-bit register for signal <rate_ipr4_reg>.
    Found 16-bit register for signal <rate_ipr5_reg>.
    Found 16-bit register for signal <rate_ipr6_reg>.
    Found 1-bit register for signal <l0_sc_en>.
    Found 1-bit register for signal <l0_sc_clk>.
    Found 1-bit register for signal <l0_sc_din>.
    Found 1-bit register for signal <l0_sc_write_done>.
    Found 1-bit register for signal <l0_sc_read_done>.
    Found 1-bit register for signal <l0_reset_done>.
    Found 1-bit register for signal <L0_SC_READ<23>>.
    Found 1-bit register for signal <L0_SC_READ<22>>.
    Found 1-bit register for signal <L0_SC_READ<21>>.
    Found 1-bit register for signal <L0_SC_READ<20>>.
    Found 1-bit register for signal <L0_SC_READ<19>>.
    Found 1-bit register for signal <L0_SC_READ<18>>.
    Found 1-bit register for signal <L0_SC_READ<17>>.
    Found 1-bit register for signal <L0_SC_READ<16>>.
    Found 1-bit register for signal <L0_SC_READ<15>>.
    Found 1-bit register for signal <L0_SC_READ<14>>.
    Found 1-bit register for signal <L0_SC_READ<13>>.
    Found 1-bit register for signal <L0_SC_READ<12>>.
    Found 1-bit register for signal <L0_SC_READ<11>>.
    Found 1-bit register for signal <L0_SC_READ<10>>.
    Found 1-bit register for signal <L0_SC_READ<9>>.
    Found 1-bit register for signal <L0_SC_READ<8>>.
    Found 1-bit register for signal <L0_SC_READ<7>>.
    Found 1-bit register for signal <L0_SC_READ<6>>.
    Found 1-bit register for signal <L0_SC_READ<5>>.
    Found 1-bit register for signal <L0_SC_READ<4>>.
    Found 1-bit register for signal <L0_SC_READ<3>>.
    Found 1-bit register for signal <L0_SC_READ<2>>.
    Found 1-bit register for signal <L0_SC_READ<1>>.
    Found 1-bit register for signal <L0_SC_READ<0>>.
    Found 1-bit register for signal <l0_rst_dela_n>.
    Found 1-bit register for signal <l0dela_reset_done>.
    Found 1-bit register for signal <l0dela_set_done>.
    Found 1-bit register for signal <l1_subclk>.
    Found 1-bit register for signal <rl1_sc_en>.
    Found 1-bit register for signal <rl1_sc_clk>.
    Found 1-bit register for signal <rl1_sc_din>.
    Found 1-bit register for signal <l1_sc_write_done>.
    Found 1-bit register for signal <l1_sc_read_done>.
    Found 1-bit register for signal <l1_reset_done>.
    Found 1-bit register for signal <L1_SC_READ<23>>.
    Found 1-bit register for signal <L1_SC_READ<22>>.
    Found 1-bit register for signal <L1_SC_READ<21>>.
    Found 1-bit register for signal <L1_SC_READ<20>>.
    Found 1-bit register for signal <L1_SC_READ<19>>.
    Found 1-bit register for signal <L1_SC_READ<18>>.
    Found 1-bit register for signal <L1_SC_READ<17>>.
    Found 1-bit register for signal <L1_SC_READ<16>>.
    Found 1-bit register for signal <L1_SC_READ<15>>.
    Found 1-bit register for signal <L1_SC_READ<14>>.
    Found 1-bit register for signal <L1_SC_READ<13>>.
    Found 1-bit register for signal <L1_SC_READ<12>>.
    Found 1-bit register for signal <L1_SC_READ<11>>.
    Found 1-bit register for signal <L1_SC_READ<10>>.
    Found 1-bit register for signal <L1_SC_READ<9>>.
    Found 1-bit register for signal <L1_SC_READ<8>>.
    Found 1-bit register for signal <L1_SC_READ<7>>.
    Found 1-bit register for signal <L1_SC_READ<6>>.
    Found 1-bit register for signal <L1_SC_READ<5>>.
    Found 1-bit register for signal <L1_SC_READ<4>>.
    Found 1-bit register for signal <L1_SC_READ<3>>.
    Found 1-bit register for signal <L1_SC_READ<2>>.
    Found 1-bit register for signal <L1_SC_READ<1>>.
    Found 1-bit register for signal <L1_SC_READ<0>>.
    Found 1-bit register for signal <l1out_resynchbuf>.
    Found 1-bit register for signal <l1out_resynchbuf2>.
    Found 1-bit register for signal <l1out_resynchbuf3>.
    Found 1-bit register for signal <l1out2_resynchbuf>.
    Found 1-bit register for signal <l1out2_resynchbuf2>.
    Found 1-bit register for signal <l1out2_resynchbuf3>.
    Found 1-bit register for signal <trigl1_resynchbuf>.
    Found 1-bit register for signal <trigl1_resynchbuf2>.
    Found 1-bit register for signal <trigl1_resynchbuf3>.
    Found 1-bit register for signal <l1_out_ir>.
    Found 1-bit register for signal <l1_out2_ir>.
    Found 1-bit register for signal <trigl1_ir>.
    Found 1-bit register for signal <rate_start>.
    Found 1-bit register for signal <ratel1_start>.
    Found 1-bit register for signal <l0_subclk>.
    Found 1-bit register for signal <trigl1_resynch>.
    Found 16-bit register for signal <IPR_0>.
    Found 16-bit register for signal <IPR_1>.
    Found 16-bit register for signal <IPR_2>.
    Found 16-bit register for signal <IPR_3>.
    Found 16-bit register for signal <IPR_4>.
    Found 16-bit register for signal <IPR_5>.
    Found 16-bit register for signal <IPR_6>.
    Found 16-bit register for signal <RATE_L1OUT>.
    Found 16-bit register for signal <RATE_L1OUT2>.
    Found 16-bit register for signal <RATE_TRIGL1>.
    Found finite state machine <FSM_2> for signal <l0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 29                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_66m (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <l1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_66m (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <l0_count3[7]_GND_18_o_add_110_OUT> created at line 439.
    Found 6-bit adder for signal <l0_count[5]_GND_18_o_add_120_OUT> created at line 461.
    Found 6-bit adder for signal <l0_subclk_c[5]_GND_18_o_add_136_OUT> created at line 493.
    Found 6-bit adder for signal <l1_count[5]_GND_18_o_add_230_OUT> created at line 658.
    Found 6-bit adder for signal <l1_subclk_c[5]_GND_18_o_add_263_OUT> created at line 718.
    Found 16-bit adder for signal <rate_msec_c[15]_GND_18_o_add_297_OUT> created at line 985.
    Found 16-bit adder for signal <ratel1_msec_c[15]_GND_18_o_add_301_OUT> created at line 992.
    Found 16-bit adder for signal <rate_ipr0_reg[15]_GND_18_o_add_314_OUT> created at line 1025.
    Found 16-bit adder for signal <rate_ipr1_reg[15]_GND_18_o_add_319_OUT> created at line 1028.
    Found 16-bit adder for signal <rate_ipr2_reg[15]_GND_18_o_add_324_OUT> created at line 1031.
    Found 16-bit adder for signal <rate_ipr3_reg[15]_GND_18_o_add_329_OUT> created at line 1034.
    Found 16-bit adder for signal <rate_ipr4_reg[15]_GND_18_o_add_334_OUT> created at line 1037.
    Found 16-bit adder for signal <rate_ipr5_reg[15]_GND_18_o_add_339_OUT> created at line 1040.
    Found 16-bit adder for signal <rate_ipr6_reg[15]_GND_18_o_add_344_OUT> created at line 1043.
    Found 16-bit adder for signal <rate_l1out_reg[15]_GND_18_o_add_363_OUT> created at line 1056.
    Found 16-bit adder for signal <rate_l1out2_reg[15]_GND_18_o_add_368_OUT> created at line 1059.
    Found 16-bit adder for signal <rate_trigl1_reg[15]_GND_18_o_add_373_OUT> created at line 1062.
    Found 6-bit comparator lessequal for signal <n0054> created at line 385
    Found 6-bit comparator lessequal for signal <n0057> created at line 385
    Found 6-bit comparator greater for signal <n0093> created at line 454
    Found 6-bit comparator lessequal for signal <n0339> created at line 684
    Found 6-bit comparator lessequal for signal <n0342> created at line 684
    Found 16-bit comparator equal for signal <rate_msec_c[15]_rate_window_reg[15]_equal_297_o> created at line 981
    Found 16-bit comparator equal for signal <ratel1_msec_c[15]_ratel1_window_reg[15]_equal_301_o> created at line 988
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred 690 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 196 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ANALOG_TRIGGER_ASICMEZZ> synthesized.

Synthesizing Unit <ANALOG_BACKPLANE>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\ANALOG_BACKPLANE.v".
    Found 1-bit register for signal <bp_sc_cs>.
    Found 6-bit register for signal <bp_subclk_c>.
    Found 32-bit register for signal <bp_sc_reg>.
    Found 32-bit register for signal <BP_SC_READ>.
    Found 4-bit register for signal <bp_state>.
    Found 8-bit register for signal <bp_count>.
    Found 8-bit register for signal <bp_reboot_c>.
    Found 1-bit register for signal <bp_sc_clk>.
    Found 1-bit register for signal <bp_sc_mosi>.
    Found 1-bit register for signal <bp_sc_write_done>.
    Found 1-bit register for signal <bp_fpgaprogram_done>.
    Found 1-bit register for signal <bp_subclk>.
    Found finite state machine <FSM_4> for signal <bp_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_66m (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <bp_subclk_c[5]_GND_22_o_add_7_OUT> created at line 105.
    Found 8-bit adder for signal <bp_count[7]_GND_22_o_add_12_OUT> created at line 113.
    Found 8-bit adder for signal <bp_reboot_c[7]_GND_22_o_add_50_OUT> created at line 166.
    Found 8-bit comparator lessequal for signal <n0021> created at line 122
    Found 8-bit comparator greater for signal <bp_count[7]_GND_22_o_LessThan_18_o> created at line 122
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ANALOG_BACKPLANE> synthesized.

Synthesizing Unit <TEST_BACKPLANE>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\TEST_BACKPLANE.v".
    Found 1-bit register for signal <testbp_exttrg_ir2>.
    Found 1-bit register for signal <testbp_exttrg_ir>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TEST_BACKPLANE> synthesized.

Synthesizing Unit <DAC_DRS>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DAC_DRS.v".
    Found 1-bit register for signal <DAC_CS>.
    Found 8-bit register for signal <dac_c>.
    Found 3-bit register for signal <dac_out_c>.
    Found 24-bit register for signal <dac_sr>.
    Found 2-bit register for signal <dac_state>.
    Found 1-bit register for signal <DAC_SDI>.
    Found 1-bit register for signal <DAC_SCK>.
    Found 1-bit register for signal <dac_en>.
    Found 1-bit register for signal <command_dac_finish>.
    Found finite state machine <FSM_5> for signal <dac_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <dac_c[7]_GND_25_o_add_22_OUT> created at line 103.
    Found 3-bit adder for signal <dac_out_c[2]_GND_25_o_add_26_OUT> created at line 110.
    Found 24-bit 8-to-1 multiplexer for signal <dac_sr[23]_GND_25_o_mux_16_OUT> created at line 76.
    Found 8-bit comparator greater for signal <dac_c[7]_GND_25_o_LessThan_21_o> created at line 96
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DAC_DRS> synthesized.

Synthesizing Unit <SRAM>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\SRAM.v".
    Register <rSRAM_CE1n> equivalent to <rSRAM_ADSPn> has been removed
    Register <rSRAM_CE3n> equivalent to <rSRAM_ADSPn> has been removed
    Found 1-bit register for signal <sramwrite_start>.
    Found 2-bit register for signal <sramread_check>.
    Found 1-bit register for signal <sramread_start>.
    Found 3-bit register for signal <sramwrite_ir>.
    Found 5-bit register for signal <sramread_ir>.
    Found 1-bit register for signal <rSRAM_ADSPn>.
    Found 1-bit register for signal <rSRAM_A<20>>.
    Found 1-bit register for signal <rSRAM_A<19>>.
    Found 1-bit register for signal <rSRAM_A<18>>.
    Found 1-bit register for signal <rSRAM_A<17>>.
    Found 1-bit register for signal <rSRAM_A<16>>.
    Found 1-bit register for signal <rSRAM_A<15>>.
    Found 1-bit register for signal <rSRAM_A<14>>.
    Found 1-bit register for signal <rSRAM_A<13>>.
    Found 1-bit register for signal <rSRAM_A<12>>.
    Found 1-bit register for signal <rSRAM_A<11>>.
    Found 1-bit register for signal <rSRAM_A<10>>.
    Found 1-bit register for signal <rSRAM_A<9>>.
    Found 1-bit register for signal <rSRAM_A<8>>.
    Found 1-bit register for signal <rSRAM_A<7>>.
    Found 1-bit register for signal <rSRAM_A<6>>.
    Found 1-bit register for signal <rSRAM_A<5>>.
    Found 1-bit register for signal <rSRAM_A<4>>.
    Found 1-bit register for signal <rSRAM_A<3>>.
    Found 1-bit register for signal <rSRAM_A<2>>.
    Found 1-bit register for signal <rSRAM_A<1>>.
    Found 1-bit register for signal <rSRAM_A<0>>.
    Found 32-bit register for signal <sram_dq_reg>.
    Found 4-bit register for signal <sram_dqp_reg>.
    Found 1-bit register for signal <rSRAM_CE2>.
    Found 1-bit register for signal <rSRAM_GWn>.
    Found 1-bit register for signal <rSRAM_OEn>.
    Found 32-bit register for signal <rSRAM_READDATA>.
    Found 4-bit register for signal <rSRAM_READDATAP>.
    Found 1-bit register for signal <regsramwrite_finish>.
    Found 1-bit register for signal <regsramread_finish>.
    Found 1-bit register for signal <rSRAM_ZZ>.
    Found 2-bit register for signal <sramwrite_check>.
    Found 1-bit tristate buffer for signal <SRAM_DQ<31>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<30>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<29>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<28>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<27>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<26>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<25>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<24>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<23>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<22>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<21>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<20>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<19>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<18>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<17>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<16>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<15>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<14>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<13>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<12>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<11>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<10>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<9>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<8>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<7>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<6>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<5>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<4>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<3>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<2>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<1>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQ<0>> created at line 77
    Found 1-bit tristate buffer for signal <SRAM_DQP<3>> created at line 78
    Found 1-bit tristate buffer for signal <SRAM_DQP<2>> created at line 78
    Found 1-bit tristate buffer for signal <SRAM_DQP<1>> created at line 78
    Found 1-bit tristate buffer for signal <SRAM_DQP<0>> created at line 78
    Summary:
	inferred 114 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred  36 Tristate(s).
Unit <SRAM> synthesized.

Synthesizing Unit <ADC_SPI>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\ADC_SPI.v".
    Found 1-bit register for signal <AD9222_CSBn>.
    Found 8-bit register for signal <adcspi_c>.
    Found 8-bit register for signal <adcspi_c2>.
    Found 24-bit register for signal <adcspi_sr>.
    Found 2-bit register for signal <adcspi_state>.
    Found 1-bit register for signal <AD9222_SCLK>.
    Found 1-bit register for signal <ad9222_sdo>.
    Found 1-bit register for signal <AD9222_SDIO_DIR>.
    Found 1-bit register for signal <adcspi_en>.
    Found 1-bit register for signal <adcspi_finish>.
    Found finite state machine <FSM_6> for signal <adcspi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <adcspi_c[7]_GND_65_o_add_7_OUT> created at line 88.
    Found 8-bit adder for signal <adcspi_c2[7]_GND_65_o_add_19_OUT> created at line 98.
    Found 1-bit tristate buffer for signal <AD9222_SDIO> created at line 51
    Found 8-bit comparator greater for signal <adcspi_c[7]_GND_65_o_LessThan_6_o> created at line 81
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <ADC_SPI> synthesized.

Synthesizing Unit <WRAP_SiTCP_GMII_XC6S_16K>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\WRAP_SiTCP_GMII_XC6S_16K.V".
        TIM_PERIOD = 8'b10000101
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\WRAP_SiTCP_GMII_XC6S_16K.V" line 182: Output port <TCP_SUB_PORT_DEFAULT> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\WRAP_SiTCP_GMII_XC6S_16K.V" line 182: Output port <TX_FILL> of the instance <SiTCP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\WRAP_SiTCP_GMII_XC6S_16K.V" line 182: Output port <SUB_OPEN_ACK> of the instance <SiTCP> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <WRAP_SiTCP_GMII_XC6S_16K> synthesized.

Synthesizing Unit <TIMER>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\SiTCP\TIMER.v".
        TIM_PERIOD = 8'b10000011
    Found 1-bit register for signal <usCry>.
    Found 11-bit register for signal <msTim>.
    Found 11-bit register for signal <sTim>.
    Found 7-bit register for signal <mTim>.
    Found 8-bit register for signal <usTim>.
    Found 1-bit register for signal <pulse1us>.
    Found 1-bit register for signal <pulse1ms>.
    Found 1-bit register for signal <pulse1s>.
    Found 1-bit register for signal <pulse1m>.
    Found 9-bit subtractor for signal <usCry_GND_71_o_sub_1_OUT> created at line 57.
    Found 11-bit subtractor for signal <msTim[10]_GND_71_o_sub_4_OUT> created at line 74.
    Found 11-bit subtractor for signal <sTim[10]_GND_71_o_sub_7_OUT> created at line 77.
    Found 7-bit subtractor for signal <mTim[6]_GND_71_o_sub_10_OUT> created at line 80.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <TIMER> synthesized.

Synthesizing Unit <DRS_READ>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DRS_READ.v".
WARNING:Xst:647 - Input <DRS_CASCADENUM<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DRS_READ.v" line 95: Output port <full> of the instance <drs_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DRS_READ.v" line 95: Output port <empty> of the instance <drs_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <adc_valid_ir2>.
    Found 1-bit register for signal <adc_valid_ir3>.
    Found 1-bit register for signal <adc_valid_ir4>.
    Found 1-bit register for signal <rDRS_SRCLK>.
    Found 1-bit register for signal <rDRS_RSRLOAD>.
    Found 1-bit register for signal <drs_samp_end>.
    Found 1-bit register for signal <drs_read_done>.
    Found 1-bit register for signal <cascade_tag>.
    Found 1-bit register for signal <dummy_rsrload>.
    Found 1-bit register for signal <dummy_srclk>.
    Found 1-bit register for signal <drs_sampfirst>.
    Found 1-bit register for signal <drs_sampfirst_ir>.
    Found 1-bit register for signal <drs_sampstart>.
    Found 1-bit register for signal <drs_sampstart_ir>.
    Found 1-bit register for signal <drs_sampend_ir>.
    Found 1-bit register for signal <cascade_tag_ir>.
    Found 1-bit register for signal <dfifo_wr_en_cell>.
    Found 1-bit register for signal <dfifo_wr_en_adc>.
    Found 1-bit register for signal <adc_valid_ir>.
    Found 12-bit register for signal <adc_out_ir>.
    Found 12-bit register for signal <adc_out_ir2>.
    Found 12-bit register for signal <adc_out_ir3>.
    Found 12-bit register for signal <adc_out_ir4>.
    Found 12-bit register for signal <adc_outbuf>.
    Found 4-bit register for signal <drs_state>.
    Found 4-bit register for signal <drs_rdaddr>.
    Found 4-bit register for signal <drs_rdchannel_c>.
    Found 4-bit register for signal <cascade_c>.
    Found 14-bit register for signal <drs_c>.
    Found 10-bit register for signal <drs_stopcell>.
    Found 13-bit register for signal <drs_samp_c>.
    Found 32-bit register for signal <drs_sampfirst_buf>.
    Found 32-bit register for signal <drs_sampstart_buf>.
    Found 32-bit register for signal <drs_sampend_buf>.
    Found 32-bit register for signal <cascade_tag_buf>.
    Found 16-bit register for signal <dfifo_din>.
    Found 4-bit register for signal <rDRS_A>.
    Found finite state machine <FSM_7> for signal <drs_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <drs_rdchannel_c>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit subtractor for signal <GND_77_o_GND_77_o_sub_13_OUT> created at line 145.
    Found 2-bit subtractor for signal <DRS_STOPCH[1]_GND_77_o_sub_19_OUT> created at line 155.
    Found 11-bit subtractor for signal <GND_77_o_GND_77_o_sub_61_OUT> created at line 276.
    Found 13-bit subtractor for signal <DRS_READDEPTH[12]_GND_77_o_sub_97_OUT> created at line 327.
    Found 13-bit adder for signal <GND_77_o_DRS_READDEPTH[12]_add_11_OUT> created at line 145.
    Found 1-bit adder for signal <DRS_STOPCH[0]_GND_77_o_add_17_OUT<0>> created at line 153.
    Found 2-bit adder for signal <drs_rdaddr[1]_GND_77_o_add_42_OUT> created at line 241.
    Found 14-bit adder for signal <drs_c[13]_GND_77_o_add_54_OUT> created at line 259.
    Found 13-bit adder for signal <GND_77_o_GND_77_o_add_61_OUT> created at line 276.
    Found 13-bit adder for signal <GND_77_o_GND_77_o_add_64_OUT> created at line 276.
    Found 4-bit adder for signal <cascade_c[3]_GND_77_o_add_79_OUT> created at line 295.
    Found 13-bit adder for signal <drs_samp_c[12]_GND_77_o_add_87_OUT> created at line 309.
    Found 13-bit adder for signal <_n0381> created at line 92.
    Found 13-bit subtractor for signal <dfifo_pflthresh> created at line 92.
    Found 2-bit 4-to-1 multiplexer for signal <_n0463> created at line 151.
    Found 10-bit comparator lessequal for signal <drs_stopcell[9]_PWR_37_o_LessThan_11_o> created at line 144
    Found 13-bit comparator greater for signal <_n0584> created at line 145
    Found 14-bit comparator greater for signal <GND_77_o_drs_c[13]_LessThan_59_o> created at line 273
    Found 13-bit comparator equal for signal <drs_samp_c[12]_GND_77_o_equal_63_o> created at line 276
    Found 13-bit comparator equal for signal <drs_samp_c[12]_GND_77_o_equal_66_o> created at line 276
    Found 13-bit comparator greater for signal <drs_samp_c[12]_GND_77_o_LessThan_92_o> created at line 312
    Found 13-bit comparator equal for signal <drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o> created at line 327
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 272 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  54 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <DRS_READ> synthesized.

Synthesizing Unit <COUNTER_READ>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\COUNTER_READ.v".
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\COUNTER_READ.v" line 43: Output port <full> of the instance <counter_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\COUNTER_READ.v" line 43: Output port <empty> of the instance <counter_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifowren>.
    Found 8-bit register for signal <counter_c>.
    Found 16-bit register for signal <fifodin>.
    Found 4-bit register for signal <counter_state>.
    Found finite state machine <FSM_9> for signal <counter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <counter_c[7]_GND_80_o_add_7_OUT> created at line 94.
    Found 16-bit 13-to-1 multiplexer for signal <_n0141> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <COUNTER_READ> synthesized.

Synthesizing Unit <DATA_FORMATTER>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DATA_FORMATTER.v".
INFO:Xst:3210 - "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\DATA_FORMATTER.v" line 438: Output port <full> of the instance <format_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sfifo_wren>.
    Found 1-bit register for signal <cfifo_rden>.
    Found 16-bit register for signal <fmt_c>.
    Found 16-bit register for signal <fmt_c2>.
    Found 16-bit register for signal <fmt_c3>.
    Found 8-bit register for signal <sfifo_din>.
    Found 8-bit register for signal <dfifo_rden>.
    Found 4-bit register for signal <fmt_fifoc>.
    Found finite state machine <FSM_10> for signal <fmt_c3>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 16                                             |
    | Inputs             | 15                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000000000                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <fmt_fifoc>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 52                                             |
    | Inputs             | 14                                             |
    | Outputs            | 13                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <BUS_0039_GND_82_o_sub_172_OUT> created at line 314.
    Found 15-bit adder for signal <n0312[14:0]> created at line 314.
    Found 16-bit adder for signal <n0299> created at line 314.
    Found 16-bit adder for signal <fmt_c2[15]_GND_82_o_add_173_OUT> created at line 319.
    Found 16-bit adder for signal <fmt_c[15]_GND_82_o_add_214_OUT> created at line 341.
    Found 16-bit comparator equal for signal <fmt_c2[15]_BUS_0039_equal_173_o> created at line 314
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <DATA_FORMATTER> synthesized.

Synthesizing Unit <SPI_IF_drs>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\SPI_IF_drs.v".
    Found 1-bit register for signal <totalLen<15>>.
    Found 1-bit register for signal <totalLen<14>>.
    Found 1-bit register for signal <totalLen<13>>.
    Found 1-bit register for signal <totalLen<12>>.
    Found 1-bit register for signal <totalLen<11>>.
    Found 1-bit register for signal <totalLen<10>>.
    Found 1-bit register for signal <totalLen<9>>.
    Found 1-bit register for signal <totalLen<8>>.
    Found 1-bit register for signal <totalLen<7>>.
    Found 1-bit register for signal <totalLen<6>>.
    Found 1-bit register for signal <totalLen<5>>.
    Found 1-bit register for signal <totalLen<4>>.
    Found 1-bit register for signal <totalLen<3>>.
    Found 1-bit register for signal <totalLen<2>>.
    Found 1-bit register for signal <totalLen<1>>.
    Found 1-bit register for signal <totalLen<0>>.
    Found 1-bit register for signal <addrWord<23>>.
    Found 1-bit register for signal <addrWord<22>>.
    Found 1-bit register for signal <addrWord<21>>.
    Found 1-bit register for signal <addrWord<20>>.
    Found 1-bit register for signal <addrWord<19>>.
    Found 1-bit register for signal <addrWord<18>>.
    Found 1-bit register for signal <addrWord<17>>.
    Found 1-bit register for signal <addrWord<16>>.
    Found 1-bit register for signal <addrWord<15>>.
    Found 1-bit register for signal <addrWord<14>>.
    Found 1-bit register for signal <addrWord<13>>.
    Found 1-bit register for signal <addrWord<12>>.
    Found 1-bit register for signal <addrWord<11>>.
    Found 1-bit register for signal <addrWord<10>>.
    Found 1-bit register for signal <addrWord<9>>.
    Found 1-bit register for signal <addrWord<8>>.
    Found 1-bit register for signal <addrWord<7>>.
    Found 1-bit register for signal <addrWord<6>>.
    Found 1-bit register for signal <addrWord<5>>.
    Found 1-bit register for signal <addrWord<4>>.
    Found 1-bit register for signal <addrWord<3>>.
    Found 1-bit register for signal <addrWord<2>>.
    Found 1-bit register for signal <addrWord<1>>.
    Found 1-bit register for signal <addrWord<0>>.
    Found 1-bit register for signal <bufWAddr<10>>.
    Found 1-bit register for signal <bufWAddr<9>>.
    Found 1-bit register for signal <bufWAddr<8>>.
    Found 1-bit register for signal <bufWAddr<7>>.
    Found 1-bit register for signal <bufWAddr<6>>.
    Found 1-bit register for signal <bufWAddr<5>>.
    Found 1-bit register for signal <bufWAddr<4>>.
    Found 1-bit register for signal <bufWAddr<3>>.
    Found 1-bit register for signal <bufWAddr<2>>.
    Found 1-bit register for signal <bufWAddr<1>>.
    Found 1-bit register for signal <bufWAddr<0>>.
    Found 1-bit register for signal <bufRAddr<10>>.
    Found 1-bit register for signal <bufRAddr<9>>.
    Found 1-bit register for signal <bufRAddr<8>>.
    Found 1-bit register for signal <bufRAddr<7>>.
    Found 1-bit register for signal <bufRAddr<6>>.
    Found 1-bit register for signal <bufRAddr<5>>.
    Found 1-bit register for signal <bufRAddr<4>>.
    Found 1-bit register for signal <bufRAddr<3>>.
    Found 1-bit register for signal <bufRAddr<2>>.
    Found 1-bit register for signal <bufRAddr<1>>.
    Found 1-bit register for signal <bufRAddr<0>>.
    Found 1-bit register for signal <startRd>.
    Found 1-bit register for signal <sftEnb>.
    Found 1-bit register for signal <sftLd>.
    Found 4-bit register for signal <cntrlBit>.
    Found 4-bit register for signal <cmdLen>.
    Found 8-bit register for signal <cmdWord>.
    Found 24-bit register for signal <sftCntr>.
    Found 1-bit register for signal <irWe>.
    Found 1-bit register for signal <irRe>.
    Found 8-bit register for signal <irWd>.
    Found 1-bit register for signal <regCs>.
    Found 1-bit register for signal <bufCs>.
    Found 1-bit register for signal <bufWe>.
    Found 11-bit register for signal <bufWa>.
    Found 1-bit register for signal <dlyWe>.
    Found 1-bit register for signal <dlyRe>.
    Found 7-bit register for signal <spiWe>.
    Found 4-bit register for signal <bufAe>.
    Found 1-bit register for signal <progSe>.
    Found 1-bit register for signal <ledEnb>.
    Found 8-bit register for signal <spiWd>.
    Found 2-bit register for signal <dlyBufRe>.
    Found 8-bit register for signal <rdDataA>.
    Found 1-bit register for signal <orAck>.
    Found 8-bit register for signal <orRd>.
    Found 4-bit register for signal <adjCmdLen>.
    Found 1-bit register for signal <startRd2>.
    Found 1-bit register for signal <spiAck>.
    Found 2-bit register for signal <dlySftEnb>.
    Found 1-bit register for signal <sftEnb_all>.
    Found 1-bit register for signal <sftClk>.
    Found 1-bit register for signal <sftCs>.
    Found 1-bit register for signal <wdLd>.
    Found 32-bit register for signal <sftData>.
    Found 8-bit register for signal <sftBit>.
    Found 8-bit register for signal <rxData>.
    Found 1-bit register for signal <byteWe>.
    Found 1-bit register for signal <byteRe>.
    Found 1-bit register for signal <cmdEnb>.
    Found 5-bit register for signal <cmdCntr>.
    Found 11-bit register for signal <byteWa>.
    Found 11-bit register for signal <byteRa>.
    Found 11-bit register for signal <memWa>.
    Found 1-bit register for signal <memWe>.
    Found 8-bit register for signal <memWd>.
    Found 11-bit register for signal <memRa>.
    Found 8-bit register for signal <progbuf>.
    Found 1-bit register for signal <dly_progSe>.
    Found 1-bit register for signal <reg_prog_start>.
    Found 8-bit register for signal <ledbuf>.
    Found 1-bit register for signal <dly_ledEnb>.
    Found 1-bit register for signal <reg_ledtgl>.
    Found 12-bit register for signal <irAddr>.
    Found 24-bit subtractor for signal <sftCntr[23]_GND_84_o_sub_45_OUT> created at line 289.
    Found 5-bit subtractor for signal <cmdCntr[4]_GND_84_o_sub_83_OUT> created at line 374.
    Found 4-bit adder for signal <cmdLen[3]_GND_84_o_add_40_OUT> created at line 248.
    Found 11-bit adder for signal <byteWa[10]_GND_84_o_add_86_OUT> created at line 382.
    Found 11-bit adder for signal <byteRa[10]_GND_84_o_add_89_OUT> created at line 390.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 324 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <SPI_IF_drs> synthesized.

Synthesizing Unit <BMEM_DP_OR>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\BMEM_DP_OR.v".
        depth = 2048
        address_width = 11
        data_width = 8
    Found 2048x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <resb>.
    Found 8-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <BMEM_DP_OR> synthesized.

Synthesizing Unit <RBCP_REG_drs>.
    Related source file is "C:\Users\CTA_PC\Desktop\Firmware\dragonHDL_V5\20171023_hdl_dv5_3_00_00\Source\RBCP_REG_drs.v".
WARNING:Xst:647 - Input <RBCP_ACT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <irWe>.
    Found 1-bit register for signal <irRe>.
    Found 1-bit register for signal <regBe<207>>.
    Found 1-bit register for signal <regBe<206>>.
    Found 1-bit register for signal <regBe<205>>.
    Found 1-bit register for signal <regBe<204>>.
    Found 1-bit register for signal <regBe<203>>.
    Found 1-bit register for signal <regBe<202>>.
    Found 1-bit register for signal <regBe<201>>.
    Found 1-bit register for signal <regBe<200>>.
    Found 1-bit register for signal <regBe<199>>.
    Found 1-bit register for signal <regBe<182>>.
    Found 1-bit register for signal <regBe<181>>.
    Found 1-bit register for signal <regBe<180>>.
    Found 1-bit register for signal <regBe<179>>.
    Found 1-bit register for signal <regBe<178>>.
    Found 1-bit register for signal <regBe<177>>.
    Found 1-bit register for signal <regBe<176>>.
    Found 1-bit register for signal <regBe<175>>.
    Found 1-bit register for signal <regBe<174>>.
    Found 1-bit register for signal <regBe<173>>.
    Found 1-bit register for signal <regBe<172>>.
    Found 1-bit register for signal <regBe<171>>.
    Found 1-bit register for signal <regBe<170>>.
    Found 1-bit register for signal <regBe<169>>.
    Found 1-bit register for signal <regBe<168>>.
    Found 1-bit register for signal <regBe<167>>.
    Found 1-bit register for signal <regBe<166>>.
    Found 1-bit register for signal <regBe<165>>.
    Found 1-bit register for signal <regBe<164>>.
    Found 1-bit register for signal <regBe<163>>.
    Found 1-bit register for signal <regBe<162>>.
    Found 1-bit register for signal <regBe<161>>.
    Found 1-bit register for signal <regBe<160>>.
    Found 1-bit register for signal <regBe<158>>.
    Found 1-bit register for signal <regBe<157>>.
    Found 1-bit register for signal <regBe<156>>.
    Found 1-bit register for signal <regBe<155>>.
    Found 1-bit register for signal <regBe<154>>.
    Found 1-bit register for signal <regBe<153>>.
    Found 1-bit register for signal <regBe<152>>.
    Found 1-bit register for signal <regBe<151>>.
    Found 1-bit register for signal <regBe<150>>.
    Found 1-bit register for signal <regBe<149>>.
    Found 1-bit register for signal <regBe<148>>.
    Found 1-bit register for signal <regBe<147>>.
    Found 1-bit register for signal <regBe<146>>.
    Found 1-bit register for signal <regBe<145>>.
    Found 1-bit register for signal <regBe<144>>.
    Found 1-bit register for signal <regBe<143>>.
    Found 1-bit register for signal <regBe<142>>.
    Found 1-bit register for signal <regBe<141>>.
    Found 1-bit register for signal <regBe<140>>.
    Found 1-bit register for signal <regBe<139>>.
    Found 1-bit register for signal <regBe<138>>.
    Found 1-bit register for signal <regBe<137>>.
    Found 1-bit register for signal <regBe<136>>.
    Found 1-bit register for signal <regBe<135>>.
    Found 1-bit register for signal <regBe<134>>.
    Found 1-bit register for signal <regBe<133>>.
    Found 1-bit register for signal <regBe<132>>.
    Found 1-bit register for signal <regBe<131>>.
    Found 1-bit register for signal <regBe<130>>.
    Found 1-bit register for signal <regBe<129>>.
    Found 1-bit register for signal <regBe<128>>.
    Found 1-bit register for signal <regBe<122>>.
    Found 1-bit register for signal <regBe<121>>.
    Found 1-bit register for signal <regBe<120>>.
    Found 1-bit register for signal <regBe<119>>.
    Found 1-bit register for signal <regBe<118>>.
    Found 1-bit register for signal <regBe<117>>.
    Found 1-bit register for signal <regBe<116>>.
    Found 1-bit register for signal <regBe<115>>.
    Found 1-bit register for signal <regBe<114>>.
    Found 1-bit register for signal <regBe<113>>.
    Found 1-bit register for signal <regBe<112>>.
    Found 1-bit register for signal <regBe<111>>.
    Found 1-bit register for signal <regBe<110>>.
    Found 1-bit register for signal <regBe<109>>.
    Found 1-bit register for signal <regBe<108>>.
    Found 1-bit register for signal <regBe<107>>.
    Found 1-bit register for signal <regBe<106>>.
    Found 1-bit register for signal <regBe<105>>.
    Found 1-bit register for signal <regBe<100>>.
    Found 1-bit register for signal <regBe<99>>.
    Found 1-bit register for signal <regBe<98>>.
    Found 1-bit register for signal <regBe<97>>.
    Found 1-bit register for signal <regBe<96>>.
    Found 1-bit register for signal <regBe<95>>.
    Found 1-bit register for signal <regBe<94>>.
    Found 1-bit register for signal <regBe<93>>.
    Found 1-bit register for signal <regBe<92>>.
    Found 1-bit register for signal <regBe<88>>.
    Found 1-bit register for signal <regBe<87>>.
    Found 1-bit register for signal <regBe<86>>.
    Found 1-bit register for signal <regBe<82>>.
    Found 1-bit register for signal <regBe<81>>.
    Found 1-bit register for signal <regBe<80>>.
    Found 1-bit register for signal <regBe<73>>.
    Found 1-bit register for signal <regBe<72>>.
    Found 1-bit register for signal <regBe<71>>.
    Found 1-bit register for signal <regBe<70>>.
    Found 1-bit register for signal <regBe<69>>.
    Found 1-bit register for signal <regBe<68>>.
    Found 1-bit register for signal <regBe<67>>.
    Found 1-bit register for signal <regBe<66>>.
    Found 1-bit register for signal <regBe<65>>.
    Found 1-bit register for signal <regBe<64>>.
    Found 1-bit register for signal <regBe<63>>.
    Found 1-bit register for signal <regBe<62>>.
    Found 1-bit register for signal <regBe<61>>.
    Found 1-bit register for signal <regBe<60>>.
    Found 1-bit register for signal <regBe<59>>.
    Found 1-bit register for signal <regBe<58>>.
    Found 1-bit register for signal <regBe<57>>.
    Found 1-bit register for signal <regBe<56>>.
    Found 1-bit register for signal <regBe<55>>.
    Found 1-bit register for signal <regBe<54>>.
    Found 1-bit register for signal <regBe<39>>.
    Found 1-bit register for signal <regBe<38>>.
    Found 1-bit register for signal <regBe<37>>.
    Found 1-bit register for signal <regBe<36>>.
    Found 1-bit register for signal <regBe<35>>.
    Found 1-bit register for signal <regBe<34>>.
    Found 1-bit register for signal <regBe<33>>.
    Found 1-bit register for signal <regBe<32>>.
    Found 1-bit register for signal <regBe<30>>.
    Found 1-bit register for signal <regBe<29>>.
    Found 1-bit register for signal <regBe<28>>.
    Found 1-bit register for signal <regBe<27>>.
    Found 1-bit register for signal <regBe<26>>.
    Found 1-bit register for signal <regBe<25>>.
    Found 1-bit register for signal <regBe<24>>.
    Found 1-bit register for signal <regBe<23>>.
    Found 1-bit register for signal <regBe<22>>.
    Found 1-bit register for signal <regBe<21>>.
    Found 1-bit register for signal <regBe<20>>.
    Found 1-bit register for signal <regBe<19>>.
    Found 1-bit register for signal <regBe<18>>.
    Found 1-bit register for signal <regBe<17>>.
    Found 1-bit register for signal <regBe<16>>.
    Found 1-bit register for signal <regBe<15>>.
    Found 1-bit register for signal <regBe<14>>.
    Found 1-bit register for signal <regBe<13>>.
    Found 1-bit register for signal <regBe<12>>.
    Found 1-bit register for signal <regBe<11>>.
    Found 1-bit register for signal <regBe<10>>.
    Found 1-bit register for signal <regBe<9>>.
    Found 1-bit register for signal <regBe<8>>.
    Found 8-bit register for signal <regX9AData>.
    Found 8-bit register for signal <irWd>.
    Found 8-bit register for signal <regX08Data>.
    Found 8-bit register for signal <regX09Data>.
    Found 8-bit register for signal <regX0AData>.
    Found 8-bit register for signal <regX0CData>.
    Found 8-bit register for signal <regX10Data>.
    Found 8-bit register for signal <regX11Data>.
    Found 8-bit register for signal <regX12Data>.
    Found 8-bit register for signal <regX13Data>.
    Found 8-bit register for signal <regX14Data>.
    Found 8-bit register for signal <regX15Data>.
    Found 8-bit register for signal <regX16Data>.
    Found 8-bit register for signal <regX17Data>.
    Found 8-bit register for signal <regX18Data>.
    Found 8-bit register for signal <regX19Data>.
    Found 8-bit register for signal <regX1AData>.
    Found 8-bit register for signal <regX1BData>.
    Found 8-bit register for signal <regX1CData>.
    Found 8-bit register for signal <regX1DData>.
    Found 8-bit register for signal <regX20Data>.
    Found 8-bit register for signal <regX36Data>.
    Found 8-bit register for signal <regX37Data>.
    Found 8-bit register for signal <regX38Data>.
    Found 8-bit register for signal <regX39Data>.
    Found 8-bit register for signal <regX3AData>.
    Found 8-bit register for signal <regX3BData>.
    Found 8-bit register for signal <regX3CData>.
    Found 8-bit register for signal <regX3DData>.
    Found 8-bit register for signal <regX40Data>.
    Found 8-bit register for signal <regX41Data>.
    Found 8-bit register for signal <regX42Data>.
    Found 8-bit register for signal <regX43Data>.
    Found 8-bit register for signal <regX44Data>.
    Found 8-bit register for signal <regX45Data>.
    Found 8-bit register for signal <regX46Data>.
    Found 8-bit register for signal <regX47Data>.
    Found 8-bit register for signal <regX50Data>.
    Found 8-bit register for signal <regX51Data>.
    Found 8-bit register for signal <regX52Data>.
    Found 8-bit register for signal <regX56Data>.
    Found 8-bit register for signal <regX57Data>.
    Found 8-bit register for signal <regX58Data>.
    Found 8-bit register for signal <regX5CData>.
    Found 8-bit register for signal <regX5DData>.
    Found 8-bit register for signal <regX5EData>.
    Found 8-bit register for signal <regX5FData>.
    Found 8-bit register for signal <regX60Data>.
    Found 8-bit register for signal <regX61Data>.
    Found 8-bit register for signal <regX62Data>.
    Found 8-bit register for signal <regX63Data>.
    Found 8-bit register for signal <regX64Data>.
    Found 8-bit register for signal <regX69Data>.
    Found 8-bit register for signal <regX6AData>.
    Found 8-bit register for signal <regX6BData>.
    Found 8-bit register for signal <regX6CData>.
    Found 8-bit register for signal <regX6DData>.
    Found 8-bit register for signal <regX6EData>.
    Found 8-bit register for signal <regX6FData>.
    Found 8-bit register for signal <regX70Data>.
    Found 8-bit register for signal <regX71Data>.
    Found 8-bit register for signal <regX72Data>.
    Found 8-bit register for signal <regX73Data>.
    Found 8-bit register for signal <regX74Data>.
    Found 8-bit register for signal <regX75Data>.
    Found 8-bit register for signal <regX76Data>.
    Found 8-bit register for signal <regX77Data>.
    Found 8-bit register for signal <regX78Data>.
    Found 8-bit register for signal <regX79Data>.
    Found 8-bit register for signal <regX7AData>.
    Found 8-bit register for signal <regX80Data>.
    Found 8-bit register for signal <regX8BData>.
    Found 8-bit register for signal <regX8CData>.
    Found 8-bit register for signal <regX8DData>.
    Found 8-bit register for signal <regX90Data>.
    Found 8-bit register for signal <regX93Data>.
    Found 8-bit register for signal <regX95Data>.
    Found 8-bit register for signal <regX96Data>.
    Found 8-bit register for signal <regX97Data>.
    Found 8-bit register for signal <regX98Data>.
    Found 8-bit register for signal <regX99Data>.
    Found 8-bit register for signal <regX9BData>.
    Found 8-bit register for signal <regX9DData>.
    Found 8-bit register for signal <regX9EData>.
    Found 8-bit register for signal <regXA0Data>.
    Found 8-bit register for signal <regXA1Data>.
    Found 8-bit register for signal <regXA2Data>.
    Found 8-bit register for signal <regXA3Data>.
    Found 8-bit register for signal <regXA4Data>.
    Found 8-bit register for signal <regXA5Data>.
    Found 8-bit register for signal <regXA6Data>.
    Found 8-bit register for signal <regXA7Data>.
    Found 8-bit register for signal <regXA8Data>.
    Found 8-bit register for signal <regXA9Data>.
    Found 8-bit register for signal <regXAAData>.
    Found 8-bit register for signal <regXABData>.
    Found 8-bit register for signal <regXACData>.
    Found 8-bit register for signal <regXADData>.
    Found 8-bit register for signal <regXAEData>.
    Found 8-bit register for signal <regXAFData>.
    Found 8-bit register for signal <regXB0Data>.
    Found 8-bit register for signal <regXB1Data>.
    Found 8-bit register for signal <regXB2Data>.
    Found 8-bit register for signal <regXB3Data>.
    Found 8-bit register for signal <regXB4Data>.
    Found 8-bit register for signal <regXB5Data>.
    Found 8-bit register for signal <regXB6Data>.
    Found 8-bit register for signal <regXC7Data>.
    Found 8-bit register for signal <regXCBData>.
    Found 8-bit register for signal <regXCDData>.
    Found 8-bit register for signal <regXCFData>.
    Found 8-bit register for signal <regX0FData>.
    Found 8-bit register for signal <regXCAData>.
    Found 8-bit register for signal <regX0EData>.
    Found 8-bit register for signal <regXC9Data>.
    Found 8-bit register for signal <regX0DData>.
    Found 8-bit register for signal <regXC8Data>.
    Found 8-bit register for signal <regX1EData>.
    Found 8-bit register for signal <regX8EData>.
    Found 8-bit register for signal <regX0BData>.
    Found 8-bit register for signal <regX21Data>.
    Found 8-bit register for signal <regX22Data>.
    Found 8-bit register for signal <regX23Data>.
    Found 8-bit register for signal <regX24Data>.
    Found 8-bit register for signal <regX25Data>.
    Found 8-bit register for signal <regX26Data>.
    Found 8-bit register for signal <regX27Data>.
    Found 8-bit register for signal <regX3FData>.
    Found 8-bit register for signal <regX49Data>.
    Found 8-bit register for signal <regX3EData>.
    Found 8-bit register for signal <regX48Data>.
    Found 8-bit register for signal <regXCCData>.
    Found 8-bit register for signal <regX82Data>.
    Found 8-bit register for signal <regX81Data>.
    Found 8-bit register for signal <regX84Data>.
    Found 8-bit register for signal <regX83Data>.
    Found 8-bit register for signal <regX87Data>.
    Found 8-bit register for signal <regX89Data>.
    Found 8-bit register for signal <regX86Data>.
    Found 8-bit register for signal <regX85Data>.
    Found 8-bit register for signal <regX88Data>.
    Found 8-bit register for signal <regX8AData>.
    Found 8-bit register for signal <regX8FData>.
    Found 8-bit register for signal <regX91Data>.
    Found 8-bit register for signal <regX92Data>.
    Found 8-bit register for signal <regX94Data>.
    Found 8-bit register for signal <regX9CData>.
    Found 8-bit register for signal <regXCEData>.
    Found 32-bit register for signal <irAddr>.
    Found 1-bit register for signal <regCs>.
    Found 24-bit register for signal <regAddr>.
    Found 8-bit register for signal <regWd>.
    Found 1-bit register for signal <regWe>.
    Found 1-bit register for signal <regRe>.
    Found 8-bit register for signal <muxRegDataA>.
    Found 1-bit register for signal <muxRegAck>.
    Found 1-bit register for signal <orAck>.
    Found 8-bit register for signal <orRd>.
    Found 8-bit 210-to-1 multiplexer for signal <regAddr[7]_X00Data[7]_wide_mux_518_OUT> created at line 2152.
    Summary:
	inferred 1418 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <RBCP_REG_drs> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x8-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 180
 1-bit adder                                           : 8
 10-bit adder                                          : 3
 11-bit adder                                          : 3
 11-bit subtractor                                     : 10
 12-bit adder                                          : 1
 13-bit adder                                          : 41
 13-bit subtractor                                     : 24
 14-bit adder                                          : 8
 15-bit adder                                          : 1
 16-bit adder                                          : 19
 16-bit subtractor                                     : 1
 2-bit adder                                           : 8
 2-bit subtractor                                      : 8
 24-bit subtractor                                     : 1
 3-bit adder                                           : 1
 30-bit adder                                          : 4
 32-bit adder                                          : 3
 4-bit adder                                           : 9
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 5
 64-bit adder                                          : 1
 7-bit adder                                           : 2
 7-bit subtractor                                      : 2
 8-bit adder                                           : 13
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 1122
 1-bit register                                        : 683
 10-bit register                                       : 11
 11-bit register                                       : 8
 12-bit register                                       : 42
 128-bit register                                      : 1
 13-bit register                                       : 9
 136-bit register                                      : 1
 14-bit register                                       : 8
 16-bit register                                       : 42
 2-bit register                                        : 9
 24-bit register                                       : 10
 3-bit register                                        : 3
 30-bit register                                       : 5
 32-bit register                                       : 43
 4-bit register                                        : 30
 5-bit register                                        : 3
 6-bit register                                        : 5
 64-bit register                                       : 3
 7-bit register                                        : 9
 8-bit register                                        : 188
 9-bit register                                        : 1
 96-bit register                                       : 8
# Comparators                                          : 85
 10-bit comparator lessequal                           : 8
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 3
 13-bit comparator equal                               : 25
 13-bit comparator greater                             : 16
 14-bit comparator greater                             : 8
 16-bit comparator equal                               : 7
 30-bit comparator equal                               : 4
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 4
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1208
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 820
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 10
 11-bit 2-to-1 multiplexer                             : 16
 128-bit 2-to-1 multiplexer                            : 2
 13-bit 2-to-1 multiplexer                             : 20
 14-bit 2-to-1 multiplexer                             : 24
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 41
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 24
 24-bit 8-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 89
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 29
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 94
 8-bit 210-to-1 multiplexer                            : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 38
 1-bit tristate buffer                                 : 38
# FSMs                                                 : 26
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../CoreGen/ADC_BUF_FIFO.ngc>.
Reading core <../SiTCP/SiTCP_XC6S_16K_BBT_V40.ngc>.
Reading core <../CoreGen/DRS_FIFO.ngc>.
Reading core <../CoreGen/FORMAT_FIFO.ngc>.
Reading core <../CoreGen/COUNTER_FIFO.ngc>.
Loading core <ADC_BUF_FIFO> for timing and area information for instance <adc_buf_fifo>.
Loading core <SiTCP_XC6S_16K_BBT_V40> for timing and area information for instance <SiTCP>.
Loading core <DRS_FIFO> for timing and area information for instance <drs_fifo>.
Loading core <FORMAT_FIFO> for timing and area information for instance <format_fifo>.
Loading core <COUNTER_FIFO> for timing and area information for instance <counter_fifo>.
WARNING:Xst:1710 - FF/Latch <rSRAM_A_1> (without init value) has a constant value of 0 in block <sram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rSRAM_A_0> (without init value) has a constant value of 0 in block <sram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <regAddr_8> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_9> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_10> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_11> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_12> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_13> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_14> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_15> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_16> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_17> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_18> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_19> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_20> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_21> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_22> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <regAddr_23> of sequential type is unconnected in block <rbcp_reg>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[0].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[1].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[2].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[3].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[4].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[5].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[6].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ_GEN[7].drs_read_i>.

Synthesizing (advanced) Unit <ANALOG_BACKPLANE>.
The following registers are absorbed into counter <bp_reboot_c>: 1 register on signal <bp_reboot_c>.
Unit <ANALOG_BACKPLANE> synthesized (advanced).

Synthesizing (advanced) Unit <ANALOG_TRIGGER_ASICMEZZ>.
The following registers are absorbed into counter <ratel1_msec_c>: 1 register on signal <ratel1_msec_c>.
The following registers are absorbed into counter <rate_msec_c>: 1 register on signal <rate_msec_c>.
The following registers are absorbed into counter <rate_l1out_reg>: 1 register on signal <rate_l1out_reg>.
The following registers are absorbed into counter <rate_trigl1_reg>: 1 register on signal <rate_trigl1_reg>.
The following registers are absorbed into counter <rate_l1out2_reg>: 1 register on signal <rate_l1out2_reg>.
The following registers are absorbed into counter <rate_ipr0_reg>: 1 register on signal <rate_ipr0_reg>.
The following registers are absorbed into counter <rate_ipr2_reg>: 1 register on signal <rate_ipr2_reg>.
The following registers are absorbed into counter <rate_ipr1_reg>: 1 register on signal <rate_ipr1_reg>.
The following registers are absorbed into counter <rate_ipr3_reg>: 1 register on signal <rate_ipr3_reg>.
The following registers are absorbed into counter <rate_ipr4_reg>: 1 register on signal <rate_ipr4_reg>.
The following registers are absorbed into counter <rate_ipr5_reg>: 1 register on signal <rate_ipr5_reg>.
The following registers are absorbed into counter <rate_ipr6_reg>: 1 register on signal <rate_ipr6_reg>.
Unit <ANALOG_TRIGGER_ASICMEZZ> synthesized (advanced).

Synthesizing (advanced) Unit <DAC_DRS>.
The following registers are absorbed into counter <dac_out_c>: 1 register on signal <dac_out_c>.
Unit <DAC_DRS> synthesized (advanced).

Synthesizing (advanced) Unit <DATA_FORMATTER>.
The following registers are absorbed into counter <fmt_c>: 1 register on signal <fmt_c>.
Unit <DATA_FORMATTER> synthesized (advanced).

Synthesizing (advanced) Unit <MYTIMER>.
The following registers are absorbed into counter <msec_c>: 1 register on signal <msec_c>.
The following registers are absorbed into counter <usec_c>: 1 register on signal <usec_c>.
The following registers are absorbed into counter <sec_c>: 1 register on signal <sec_c>.
Unit <MYTIMER> synthesized (advanced).

Synthesizing (advanced) Unit <SCBV2>.
The following registers are absorbed into counter <scb_c3>: 1 register on signal <scb_c3>.
The following registers are absorbed into counter <scb_tp_width_c>: 1 register on signal <scb_tp_width_c>.
The following registers are absorbed into counter <scb_tp_freq_c>: 1 register on signal <scb_tp_freq_c>.
The following registers are absorbed into counter <scb_tpext_freq_c>: 1 register on signal <scb_tpext_freq_c>.
The following registers are absorbed into counter <scb_tpext_width_c>: 1 register on signal <scb_tpext_width_c>.
Unit <SCBV2> synthesized (advanced).

Synthesizing (advanced) Unit <SPI_IF_drs>.
The following registers are absorbed into counter <sftCntr>: 1 register on signal <sftCntr>.
The following registers are absorbed into counter <byteWa>: 1 register on signal <byteWa>.
The following registers are absorbed into counter <byteRa>: 1 register on signal <byteRa>.
The following registers are absorbed into counter <cmdCntr>: 1 register on signal <cmdCntr>.
INFO:Xst:3226 - The RAM <RD_BUF/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <RD_BUF/dob> <RD_BUF/resb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <memWe>         | high     |
    |     addrA          | connected to signal <memWa>         |          |
    |     diA            | connected to signal <memWd>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <memRa>         |          |
    |     doB            | connected to signal <bufRd>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <SPI_IF_drs> synthesized (advanced).

Synthesizing (advanced) Unit <TIMER>.
The following registers are absorbed into counter <msTim>: 1 register on signal <msTim>.
The following registers are absorbed into counter <sTim>: 1 register on signal <sTim>.
The following registers are absorbed into counter <mTim>: 1 register on signal <mTim>.
Unit <TIMER> synthesized (advanced).

Synthesizing (advanced) Unit <dragonv5_main>.
The following registers are absorbed into counter <PPS_counter_tmp>: 1 register on signal <PPS_counter_tmp>.
The following registers are absorbed into counter <RSTCNT>: 1 register on signal <RSTCNT>.
The following registers are absorbed into counter <drs_clock_counter_tmp>: 1 register on signal <drs_clock_counter_tmp>.
The following registers are absorbed into counter <drs_refclk_c>: 1 register on signal <drs_refclk_c>.
The following registers are absorbed into counter <drs_event_counter>: 1 register on signal <drs_event_counter>.
The following registers are absorbed into counter <dreset_c>: 1 register on signal <dreset_c>.
The following registers are absorbed into counter <command_rst_c>: 1 register on signal <command_rst_c>.
The following registers are absorbed into accumulator <RX_COUNT>: 1 register on signal <RX_COUNT>.
The following registers are absorbed into counter <drs_refclkTenM_c>: 1 register on signal <drs_refclkTenM_c>.
The following registers are absorbed into counter <TenMHz_counter_tmp>: 1 register on signal <TenMHz_counter_tmp>.
The following registers are absorbed into counter <drs_trig_counter_tmp>: 1 register on signal <drs_trig_counter_tmp>.
Unit <dragonv5_main> synthesized (advanced).
WARNING:Xst:2677 - Node <regAddr_8> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_9> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_10> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_11> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_12> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_13> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_14> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_15> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_16> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_17> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_18> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_19> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_20> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_21> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_22> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <regAddr_23> of sequential type is unconnected in block <RBCP_REG_drs>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_26> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_27> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_28> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_29> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_30> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampfirst_buf_31> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_26> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_27> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_28> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_29> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_30> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampstart_buf_31> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampend_buf_27> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampend_buf_28> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampend_buf_29> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampend_buf_30> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <drs_sampend_buf_31> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <cascade_tag_buf_30> of sequential type is unconnected in block <DRS_READ>.
WARNING:Xst:2677 - Node <cascade_tag_buf_31> of sequential type is unconnected in block <DRS_READ>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x8-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 131
 1-bit adder                                           : 8
 11-bit adder                                          : 1
 11-bit subtractor                                     : 8
 12-bit adder                                          : 1
 13-bit adder                                          : 33
 13-bit subtractor                                     : 24
 14-bit adder                                          : 8
 15-bit adder                                          : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 2-bit adder                                           : 8
 2-bit subtractor                                      : 8
 30-bit adder                                          : 2
 4-bit adder                                           : 9
 6-bit adder                                           : 5
 7-bit adder                                           : 1
 8-bit adder                                           : 9
 9-bit subtractor                                      : 1
# Counters                                             : 40
 10-bit up counter                                     : 3
 11-bit down counter                                   : 2
 11-bit up counter                                     : 2
 16-bit up counter                                     : 16
 24-bit down counter                                   : 1
 3-bit up counter                                      : 1
 30-bit up counter                                     : 2
 32-bit up counter                                     : 3
 5-bit down counter                                    : 1
 64-bit up counter                                     : 1
 7-bit down counter                                    : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 4
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 5-bit up accumulator                                  : 1
# Registers                                            : 6211
 Flip-Flops                                            : 6211
# Comparators                                          : 85
 10-bit comparator lessequal                           : 8
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 3
 13-bit comparator equal                               : 25
 13-bit comparator greater                             : 16
 14-bit comparator greater                             : 8
 16-bit comparator equal                               : 7
 30-bit comparator equal                               : 4
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 4
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1382
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1028
 1-bit 210-to-1 multiplexer                            : 8
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 8
 11-bit 2-to-1 multiplexer                             : 11
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 20
 14-bit 2-to-1 multiplexer                             : 24
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 26
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 21
 24-bit 8-to-1 multiplexer                             : 1
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 89
 6-bit 2-to-1 multiplexer                              : 29
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 87
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 26
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rSRAM_A_1> (without init value) has a constant value of 0 in block <SRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rSRAM_A_0> (without init value) has a constant value of 0 in block <SRAM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DRS_RESETn_0> in Unit <dragonv5_main> is equivalent to the following 7 FFs/Latches, which will be removed : <DRS_RESETn_1> <DRS_RESETn_2> <DRS_RESETn_3> <DRS_RESETn_4> <DRS_RESETn_5> <DRS_RESETn_6> <DRS_RESETn_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <drs_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0011  | 00000100
 0010  | 00001000
 0100  | 00010000
 0111  | 00100000
 0110  | 01000000
 0101  | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <analog_trigger/FSM_2> on signal <l0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0001  | 0001
 0111  | 0111
 1001  | 1001
 0101  | 0101
 0011  | 0011
 0100  | 0100
 0110  | 0110
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <analog_trigger/FSM_3> on signal <l1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 101   | 101
 011   | 011
 100   | 100
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <scb/FSM_1> on signal <scb_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0100  | 0100
 0010  | 0010
 0000  | 0000
 0011  | 0011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <analog_backplane/FSM_4> on signal <bp_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_spi/FSM_6> on signal <adcspi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DRS_READ_GEN[0].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[1].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[2].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[3].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[4].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[5].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[6].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[7].drs_read_i/FSM_8> on signal <drs_rdchannel_c[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0101  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DRS_READ_GEN[0].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[1].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[2].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[3].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[4].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[5].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[6].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
Optimizing FSM <DRS_READ_GEN[7].drs_read_i/FSM_7> on signal <drs_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0011  | 11
 0010  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dac_drs/FSM_5> on signal <dac_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <data_formatter/FSM_11> on signal <fmt_fifoc[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <data_formatter/FSM_10> on signal <fmt_c3[1:1]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0000000000000000 | 0
 0000000000000001 | 1
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <counter_read/FSM_9> on signal <counter_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0011  | 01
 0010  | 10
 0001  | 11
-------------------
WARNING:Xst:1710 - FF/Latch <scb_spibitlength_0> (without init value) has a constant value of 0 in block <SCBV2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scb_spibitlength_1> (without init value) has a constant value of 0 in block <SCBV2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scb_spibitlength_2> (without init value) has a constant value of 0 in block <SCBV2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance dcm_v5/pll_base_inst in unit dcm_v5/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <dfifo_din_4> in Unit <DRS_READ> is equivalent to the following 3 FFs/Latches, which will be removed : <dfifo_din_5> <dfifo_din_6> <dfifo_din_7> 
WARNING:Xst:2677 - Node <adc_spi/adcspi_en> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    drs_dfifo_progfull_ir_7 in unit <dragonv5_main>
    drs_dfifo_progfull_ir_5 in unit <dragonv5_main>
    drs_dfifo_progfull_ir_4 in unit <dragonv5_main>
    drs_dfifo_progfull_ir_6 in unit <dragonv5_main>
    drs_dfifo_progfull_ir_2 in unit <dragonv5_main>
    drs_dfifo_progfull_ir_1 in unit <dragonv5_main>
    drs_dfifo_progfull_ir_3 in unit <dragonv5_main>
    drs_dfifo_progfull_ir_0 in unit <dragonv5_main>
    drs_cfifo_progfull_ir in unit <dragonv5_main>
    trig_offset_reg_0 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_0 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_1 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_2 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_3 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_5 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_6 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_4 in unit <dragonv5_main>
    drs_sampfreq_TenMreg_7 in unit <dragonv5_main>
    drs_sampfreq_reg_1 in unit <dragonv5_main>
    drs_sampfreq_reg_2 in unit <dragonv5_main>
    drs_sampfreq_reg_0 in unit <dragonv5_main>
    drs_sampfreq_reg_4 in unit <dragonv5_main>
    drs_sampfreq_reg_5 in unit <dragonv5_main>
    drs_sampfreq_reg_3 in unit <dragonv5_main>
    drs_sampfreq_reg_6 in unit <dragonv5_main>
    drs_sampfreq_reg_7 in unit <dragonv5_main>
    trig_offset_reg_1 in unit <dragonv5_main>
    trig_offset_reg_2 in unit <dragonv5_main>
    trig_offset_reg_3 in unit <dragonv5_main>
    trig_offset_reg_4 in unit <dragonv5_main>
    trig_offset_reg_6 in unit <dragonv5_main>
    trig_offset_reg_7 in unit <dragonv5_main>
    trig_offset_reg_5 in unit <dragonv5_main>
    trig_offset_reg_9 in unit <dragonv5_main>
    trig_offset_reg_10 in unit <dragonv5_main>
    trig_offset_reg_8 in unit <dragonv5_main>
    trig_offset_reg_12 in unit <dragonv5_main>
    trig_offset_reg_13 in unit <dragonv5_main>
    trig_offset_reg_11 in unit <dragonv5_main>
    trig_offset_reg_14 in unit <dragonv5_main>
    trig_offset_reg_15 in unit <dragonv5_main>
    drs_dtapbuf_1 in unit <dragonv5_main>
    drs_dtapbuf_0 in unit <dragonv5_main>


Optimizing unit <dragonv5_main> ...
WARNING:Xst:1710 - FF/Latch <adc_spi/adcspi_c_7> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_spi/adcspi_c_6> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_spi/adcspi_c_5> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RBCP_REG_drs> ...

Optimizing unit <ANALOG_TRIGGER_ASICMEZZ> ...

Optimizing unit <TIMER> ...

Optimizing unit <SCBV2> ...
WARNING:Xst:1710 - FF/Latch <scb_c2_6> (without init value) has a constant value of 0 in block <SCBV2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ANALOG_BACKPLANE> ...

Optimizing unit <SPI_IF_drs> ...

Optimizing unit <DRS_READ> ...

Optimizing unit <DAC_DRS> ...
WARNING:Xst:1710 - FF/Latch <dac_c_5> (without init value) has a constant value of 0 in block <DAC_DRS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dac_c_6> (without init value) has a constant value of 0 in block <DAC_DRS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dac_c_7> (without init value) has a constant value of 0 in block <DAC_DRS>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DATA_FORMATTER> ...

Optimizing unit <MYTIMER> ...

Optimizing unit <COUNTER_READ> ...
WARNING:Xst:2677 - Node <scb/scb_en> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/reg_ledtgl> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_7> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_6> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_5> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_4> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_3> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_2> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_1> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledbuf_0> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/dly_ledEnb> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <spi_if_drs/ledEnb> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_9> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_8> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_7> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_6> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_5> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_4> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_3> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_2> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_1> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_c_0> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/usec_66m_check_1> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/usec_66m_check_0> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_66m_check_1> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:2677 - Node <mytimer/sec_66m_check_0> of sequential type is unconnected in block <dragonv5_main>.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_5> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_6> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_7> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_8> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_9> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_10> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_11> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_12> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_13> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_14> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_formatter/fmt_c_15> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <analog_backplane/bp_subclk_c_4> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <analog_backplane/bp_subclk_c_5> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <scb/scb_c2_2> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <scb/scb_c2_3> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <scb/scb_c2_4> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <scb/scb_c2_5> (without init value) has a constant value of 0 in block <dragonv5_main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DRS_READ_GEN[7].drs_read_i/adc_valid_ir2> in Unit <dragonv5_main> is equivalent to the following 7 FFs/Latches, which will be removed : <DRS_READ_GEN[6].drs_read_i/adc_valid_ir2> <DRS_READ_GEN[5].drs_read_i/adc_valid_ir2> <DRS_READ_GEN[4].drs_read_i/adc_valid_ir2> <DRS_READ_GEN[3].drs_read_i/adc_valid_ir2> <DRS_READ_GEN[2].drs_read_i/adc_valid_ir2> <DRS_READ_GEN[1].drs_read_i/adc_valid_ir2> <DRS_READ_GEN[0].drs_read_i/adc_valid_ir2> 
INFO:Xst:2261 - The FF/Latch <DRS_READ_GEN[7].drs_read_i/adc_valid_ir3> in Unit <dragonv5_main> is equivalent to the following 7 FFs/Latches, which will be removed : <DRS_READ_GEN[6].drs_read_i/adc_valid_ir3> <DRS_READ_GEN[5].drs_read_i/adc_valid_ir3> <DRS_READ_GEN[4].drs_read_i/adc_valid_ir3> <DRS_READ_GEN[3].drs_read_i/adc_valid_ir3> <DRS_READ_GEN[2].drs_read_i/adc_valid_ir3> <DRS_READ_GEN[1].drs_read_i/adc_valid_ir3> <DRS_READ_GEN[0].drs_read_i/adc_valid_ir3> 
INFO:Xst:2261 - The FF/Latch <DRS_READ_GEN[7].drs_read_i/adc_valid_ir> in Unit <dragonv5_main> is equivalent to the following 7 FFs/Latches, which will be removed : <DRS_READ_GEN[6].drs_read_i/adc_valid_ir> <DRS_READ_GEN[5].drs_read_i/adc_valid_ir> <DRS_READ_GEN[4].drs_read_i/adc_valid_ir> <DRS_READ_GEN[3].drs_read_i/adc_valid_ir> <DRS_READ_GEN[2].drs_read_i/adc_valid_ir> <DRS_READ_GEN[1].drs_read_i/adc_valid_ir> <DRS_READ_GEN[0].drs_read_i/adc_valid_ir> 
INFO:Xst:2261 - The FF/Latch <comDRS_A1_0> in Unit <dragonv5_main> is equivalent to the following 7 FFs/Latches, which will be removed : <comDRS_A1_1> <comDRS_A1_2> <comDRS_A1_3> <comDRS_A1_4> <comDRS_A1_5> <comDRS_A1_6> <comDRS_A1_7> 
INFO:Xst:2261 - The FF/Latch <comDRS_SRCLK_1> in Unit <dragonv5_main> is equivalent to the following FF/Latch, which will be removed : <comDRS_SRCLK_7> 
INFO:Xst:2261 - The FF/Latch <comDRS_A2_0> in Unit <dragonv5_main> is equivalent to the following 7 FFs/Latches, which will be removed : <comDRS_A2_1> <comDRS_A2_2> <comDRS_A2_3> <comDRS_A2_4> <comDRS_A2_5> <comDRS_A2_6> <comDRS_A2_7> 
INFO:Xst:2261 - The FF/Latch <RSTCNT_6> in Unit <dragonv5_main> is equivalent to the following FF/Latch, which will be removed : <RSTCNT_5> 
INFO:Xst:3203 - The FF/Latch <sram/sramwrite_ir_1> in Unit <dragonv5_main> is the opposite to the following FF/Latch, which will be removed : <sram/rSRAM_GWn> 
INFO:Xst:3203 - The FF/Latch <sram/rSRAM_ADSPn> in Unit <dragonv5_main> is the opposite to the following FF/Latch, which will be removed : <sram/rSRAM_CE2> 
INFO:Xst:3203 - The FF/Latch <adc_spi/AD9222_SDIO_DIR> in Unit <dragonv5_main> is the opposite to the following FF/Latch, which will be removed : <adc_spi/AD9222_CSBn> 
INFO:Xst:2261 - The FF/Latch <DRS_READ_GEN[7].drs_read_i/adc_valid_ir4> in Unit <dragonv5_main> is equivalent to the following 7 FFs/Latches, which will be removed : <DRS_READ_GEN[6].drs_read_i/adc_valid_ir4> <DRS_READ_GEN[5].drs_read_i/adc_valid_ir4> <DRS_READ_GEN[4].drs_read_i/adc_valid_ir4> <DRS_READ_GEN[3].drs_read_i/adc_valid_ir4> <DRS_READ_GEN[2].drs_read_i/adc_valid_ir4> <DRS_READ_GEN[1].drs_read_i/adc_valid_ir4> <DRS_READ_GEN[0].drs_read_i/adc_valid_ir4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dragonv5_main, actual ratio is 25.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <adc_buf_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <data_formatter/format_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <data_formatter/format_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <data_formatter/format_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <data_formatter/format_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <counter_read/counter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <counter_read/counter_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <counter_read/counter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <counter_read/counter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <adc_buf_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <adc_buf_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[0].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[1].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[2].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[3].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[4].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[5].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[6].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <DRS_READ_GEN[7].drs_read_i/drs_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <data_formatter/format_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <data_formatter/format_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <data_formatter/format_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <data_formatter/format_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <counter_read/counter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <counter_read/counter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <counter_read/counter_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <counter_read/counter_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
FlipFlop scb/scb_c_3 has been replicated 1 time(s)
FlipFlop scb/scb_c_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <dragonv5_main> :
	Found 2-bit shift register for signal <adc_fcoall_0>.
	Found 3-bit shift register for signal <adc_fcoall_1>.
	Found 2-bit shift register for signal <adc_datreg_0>.
	Found 3-bit shift register for signal <adc_datreg_1>.
	Found 2-bit shift register for signal <adc_datreg_12>.
	Found 3-bit shift register for signal <adc_datreg_13>.
	Found 2-bit shift register for signal <adc_datreg_24>.
	Found 3-bit shift register for signal <adc_datreg_25>.
	Found 2-bit shift register for signal <adc_datreg_36>.
	Found 3-bit shift register for signal <adc_datreg_37>.
	Found 2-bit shift register for signal <adc_datreg_48>.
	Found 3-bit shift register for signal <adc_datreg_49>.
	Found 2-bit shift register for signal <adc_datreg_60>.
	Found 3-bit shift register for signal <adc_datreg_61>.
	Found 2-bit shift register for signal <adc_datreg_72>.
	Found 3-bit shift register for signal <adc_datreg_73>.
	Found 2-bit shift register for signal <adc_datreg_84>.
	Found 3-bit shift register for signal <adc_datreg_85>.
	Found 4-bit shift register for signal <adc_dat_ir4_0>.
	Found 4-bit shift register for signal <adc_dat_ir4_1>.
	Found 4-bit shift register for signal <adc_dat_ir4_2>.
	Found 4-bit shift register for signal <adc_dat_ir4_3>.
	Found 4-bit shift register for signal <adc_dat_ir4_4>.
	Found 4-bit shift register for signal <adc_dat_ir4_5>.
	Found 4-bit shift register for signal <adc_dat_ir4_6>.
	Found 4-bit shift register for signal <adc_dat_ir4_7>.
	Found 4-bit shift register for signal <adc_dat_ir4_8>.
	Found 4-bit shift register for signal <adc_dat_ir4_9>.
	Found 4-bit shift register for signal <adc_dat_ir4_10>.
	Found 4-bit shift register for signal <adc_dat_ir4_11>.
	Found 4-bit shift register for signal <adc_dat_ir4_12>.
	Found 4-bit shift register for signal <adc_dat_ir4_13>.
	Found 4-bit shift register for signal <adc_dat_ir4_14>.
	Found 4-bit shift register for signal <adc_dat_ir4_15>.
	Found 4-bit shift register for signal <adc_dat_ir4_16>.
	Found 4-bit shift register for signal <adc_dat_ir4_17>.
	Found 4-bit shift register for signal <adc_dat_ir4_18>.
	Found 4-bit shift register for signal <adc_dat_ir4_19>.
	Found 4-bit shift register for signal <adc_dat_ir4_20>.
	Found 4-bit shift register for signal <adc_dat_ir4_21>.
	Found 4-bit shift register for signal <adc_dat_ir4_22>.
	Found 4-bit shift register for signal <adc_dat_ir4_23>.
	Found 4-bit shift register for signal <adc_dat_ir4_24>.
	Found 4-bit shift register for signal <adc_dat_ir4_25>.
	Found 4-bit shift register for signal <adc_dat_ir4_26>.
	Found 4-bit shift register for signal <adc_dat_ir4_27>.
	Found 4-bit shift register for signal <adc_dat_ir4_28>.
	Found 4-bit shift register for signal <adc_dat_ir4_29>.
	Found 4-bit shift register for signal <adc_dat_ir4_30>.
	Found 4-bit shift register for signal <adc_dat_ir4_31>.
	Found 4-bit shift register for signal <adc_dat_ir4_32>.
	Found 4-bit shift register for signal <adc_dat_ir4_33>.
	Found 4-bit shift register for signal <adc_dat_ir4_34>.
	Found 4-bit shift register for signal <adc_dat_ir4_35>.
	Found 4-bit shift register for signal <adc_dat_ir4_36>.
	Found 4-bit shift register for signal <adc_dat_ir4_37>.
	Found 4-bit shift register for signal <adc_dat_ir4_38>.
	Found 4-bit shift register for signal <adc_dat_ir4_39>.
	Found 4-bit shift register for signal <adc_dat_ir4_40>.
	Found 4-bit shift register for signal <adc_dat_ir4_41>.
	Found 4-bit shift register for signal <adc_dat_ir4_42>.
	Found 4-bit shift register for signal <adc_dat_ir4_43>.
	Found 4-bit shift register for signal <adc_dat_ir4_44>.
	Found 4-bit shift register for signal <adc_dat_ir4_45>.
	Found 4-bit shift register for signal <adc_dat_ir4_46>.
	Found 4-bit shift register for signal <adc_dat_ir4_47>.
	Found 4-bit shift register for signal <adc_dat_ir4_48>.
	Found 4-bit shift register for signal <adc_dat_ir4_49>.
	Found 4-bit shift register for signal <adc_dat_ir4_50>.
	Found 4-bit shift register for signal <adc_dat_ir4_51>.
	Found 4-bit shift register for signal <adc_dat_ir4_52>.
	Found 4-bit shift register for signal <adc_dat_ir4_53>.
	Found 4-bit shift register for signal <adc_dat_ir4_54>.
	Found 4-bit shift register for signal <adc_dat_ir4_55>.
	Found 4-bit shift register for signal <adc_dat_ir4_56>.
	Found 4-bit shift register for signal <adc_dat_ir4_57>.
	Found 4-bit shift register for signal <adc_dat_ir4_58>.
	Found 4-bit shift register for signal <adc_dat_ir4_59>.
	Found 4-bit shift register for signal <adc_dat_ir4_60>.
	Found 4-bit shift register for signal <adc_dat_ir4_61>.
	Found 4-bit shift register for signal <adc_dat_ir4_62>.
	Found 4-bit shift register for signal <adc_dat_ir4_63>.
	Found 4-bit shift register for signal <adc_dat_ir4_64>.
	Found 4-bit shift register for signal <adc_dat_ir4_65>.
	Found 4-bit shift register for signal <adc_dat_ir4_66>.
	Found 4-bit shift register for signal <adc_dat_ir4_67>.
	Found 4-bit shift register for signal <adc_dat_ir4_68>.
	Found 4-bit shift register for signal <adc_dat_ir4_69>.
	Found 4-bit shift register for signal <adc_dat_ir4_70>.
	Found 4-bit shift register for signal <adc_dat_ir4_71>.
	Found 4-bit shift register for signal <adc_dat_ir4_72>.
	Found 4-bit shift register for signal <adc_dat_ir4_73>.
	Found 4-bit shift register for signal <adc_dat_ir4_74>.
	Found 4-bit shift register for signal <adc_dat_ir4_75>.
	Found 4-bit shift register for signal <adc_dat_ir4_76>.
	Found 4-bit shift register for signal <adc_dat_ir4_77>.
	Found 4-bit shift register for signal <adc_dat_ir4_78>.
	Found 4-bit shift register for signal <adc_dat_ir4_79>.
	Found 4-bit shift register for signal <adc_dat_ir4_80>.
	Found 4-bit shift register for signal <adc_dat_ir4_81>.
	Found 4-bit shift register for signal <adc_dat_ir4_82>.
	Found 4-bit shift register for signal <adc_dat_ir4_83>.
	Found 4-bit shift register for signal <adc_dat_ir4_84>.
	Found 4-bit shift register for signal <adc_dat_ir4_85>.
	Found 4-bit shift register for signal <adc_dat_ir4_86>.
	Found 4-bit shift register for signal <adc_dat_ir4_87>.
	Found 4-bit shift register for signal <adc_dat_ir4_88>.
	Found 4-bit shift register for signal <adc_dat_ir4_89>.
	Found 4-bit shift register for signal <adc_dat_ir4_90>.
	Found 4-bit shift register for signal <adc_dat_ir4_91>.
	Found 4-bit shift register for signal <adc_dat_ir4_92>.
	Found 4-bit shift register for signal <adc_dat_ir4_93>.
	Found 4-bit shift register for signal <adc_dat_ir4_94>.
	Found 4-bit shift register for signal <adc_dat_ir4_95>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_7>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_6>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_5>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_4>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_3>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_2>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_1>.
	Found 2-bit shift register for signal <spi_if_drs/spiWd_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[7].drs_read_i/adc_out_ir4_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[6].drs_read_i/adc_out_ir4_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[5].drs_read_i/adc_out_ir4_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[4].drs_read_i/adc_out_ir4_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[3].drs_read_i/adc_out_ir4_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[2].drs_read_i/adc_out_ir4_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[1].drs_read_i/adc_out_ir4_0>.
	Found 26-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/cascade_tag_buf_26>.
	Found 26-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/drs_sampend_buf_26>.
	Found 25-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/drs_sampstart_buf_25>.
	Found 13-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/drs_sampfirst_buf_25>.
	Found 10-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/drs_sampfirst_buf_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_11>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_10>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_9>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_8>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_7>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_6>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_5>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_4>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_3>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_2>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_1>.
	Found 4-bit shift register for signal <DRS_READ_GEN[0].drs_read_i/adc_out_ir4_0>.
Unit <dragonv5_main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5205
 Flip-Flops                                            : 5205
# Shift Registers                                      : 258
 10-bit shift register                                 : 8
 13-bit shift register                                 : 8
 2-bit shift register                                  : 17
 25-bit shift register                                 : 8
 26-bit shift register                                 : 16
 3-bit shift register                                  : 9
 4-bit shift register                                  : 192

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dragonv5_main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17020
#      GND                         : 23
#      INV                         : 441
#      LUT1                        : 954
#      LUT2                        : 2324
#      LUT3                        : 2242
#      LUT4                        : 1657
#      LUT5                        : 895
#      LUT6                        : 2710
#      MUXCY                       : 2978
#      MUXF7                       : 357
#      MUXF8                       : 103
#      VCC                         : 12
#      XORCY                       : 2324
# FlipFlops/Latches                : 12171
#      FD                          : 1744
#      FDC                         : 2703
#      FDCE                        : 4932
#      FDE                         : 1482
#      FDP                         : 276
#      FDPE                        : 239
#      FDR                         : 451
#      FDRE                        : 202
#      FDS                         : 33
#      FDSE                        : 45
#      IDDR2                       : 9
#      LDC                         : 42
#      ODDR2                       : 13
# RAMS                             : 113
#      RAM16X1S                    : 8
#      RAM32M                      : 16
#      RAMB16BWER                  : 89
# Shift Registers                  : 353
#      SRLC16E                     : 329
#      SRLC32E                     : 24
# Clock Buffers                    : 11
#      BUFG                        : 10
#      BUFGMUX                     : 1
# IO Buffers                       : 291
#      BUFIO2                      : 4
#      IBUF                        : 46
#      IBUFDS                      : 19
#      IBUFG                       : 3
#      IBUFGDS                     : 3
#      IOBUF                       : 37
#      OBUF                        : 148
#      OBUFDS                      : 30
#      OBUFT                       : 1
# DCMs                             : 2
#      DCM_SP                      : 2
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:           12170  out of  126576     9%  
 Number of Slice LUTs:                11648  out of  63288    18%  
    Number used as Logic:             11223  out of  63288    17%  
    Number used as Memory:              425  out of  15616     2%  
       Number used as RAM:               72
       Number used as SRL:              353

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  16711
   Number with an unused Flip Flop:    4541  out of  16711    27%  
   Number with an unused LUT:          5063  out of  16711    30%  
   Number of fully used LUT-FF pairs:  7107  out of  16711    42%  
   Number of unique control sets:       883

IO Utilization: 
 Number of IOs:                         358
 Number of bonded IOBs:                 339  out of    480    70%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               89  out of    268    33%  
    Number using Block RAM only:         89
 Number of BUFG/BUFGCTRLs:               11  out of     16    68%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)               | Load  |
-----------------------------------------------------------------------------------------+-------------------------------------+-------+
drs_trig(drs_trig8:O)                                                                    | NONE(*)(DRS_DWRITE_async)           | 33    |
BP_TIMEPPS_P                                                                             | IBUFGDS                             | 17    |
dcm_v5/pll_base_inst/CLKOUT1                                                             | BUFG                                | 3737  |
BP_EXTCLK_P                                                                              | DCM_SP:CLK180                       | 152   |
dcm_v5/pll_base_inst/CLKOUT2                                                             | BUFG                                | 3     |
AD9222_DCO_P                                                                             | IBUFGDS+BUFIO2+BUFG                 | 807   |
dcm_v5/pll_base_inst/CLKOUT0                                                             | BUFG                                | 7292  |
ETH_RX_CLK                                                                               | IBUFG+BUFG                          | 342   |
OSC                                                                                      | DCM_SP:CLK0                         | 2     |
BP_EXTCLK_P                                                                              | DCM_SP:CLKFX                        | 4     |
DIGITAL_TRIG_OUT_P<6>                                                                    | IBUFDS                              | 1     |
DIGITAL_TRIG_OUT_P<5>                                                                    | IBUFDS                              | 1     |
DIGITAL_TRIG_OUT_P<4>                                                                    | IBUFDS                              | 1     |
DIGITAL_TRIG_OUT_P<2>                                                                    | IBUFDS                              | 1     |
DIGITAL_TRIG_OUT_P<1>                                                                    | IBUFDS                              | 1     |
DIGITAL_TRIG_OUT_P<3>                                                                    | IBUFDS                              | 1     |
TRGL1_P                                                                                  | IBUFDS                              | 1     |
L1_OUT2_P                                                                                | IBUFDS                              | 1     |
DIGITAL_TRIG_OUT_P<0>                                                                    | IBUFDS                              | 1     |
L1_OUT_P                                                                                 | IBUFDS                              | 1     |
ETH_TX_CLK                                                                               | IBUFG+BUFGMUX                       | 278   |
rst_read_DRS_DTAP[0]_AND_846_o(rst_read_DRS_DTAP[0]_AND_846_o1:O)                        | NONE(*)(drs_dtapbuf_0_LDC)          | 1     |
rst_read_TRIGGER_FREQ_OFFSET[15]_AND_814_o(rst_read_TRIGGER_FREQ_OFFSET[15]_AND_814_o1:O)| NONE(*)(trig_offset_reg_15_LDC)     | 1     |
rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o(rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1:O)| NONE(*)(trig_offset_reg_14_LDC)     | 1     |
rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o(rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1:O)| NONE(*)(trig_offset_reg_11_LDC)     | 1     |
rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o(rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1:O)| NONE(*)(trig_offset_reg_13_LDC)     | 1     |
rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o(rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1:O)| NONE(*)(trig_offset_reg_12_LDC)     | 1     |
rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o(rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1:O)  | NONE(*)(trig_offset_reg_8_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o(rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1:O)| NONE(*)(trig_offset_reg_10_LDC)     | 1     |
rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o(rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1:O)  | NONE(*)(trig_offset_reg_9_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o(rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1:O)  | NONE(*)(trig_offset_reg_5_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o(rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1:O)  | NONE(*)(trig_offset_reg_7_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o(rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1:O)  | NONE(*)(trig_offset_reg_6_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o(rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1:O)  | NONE(*)(trig_offset_reg_4_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o(rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1:O)  | NONE(*)(trig_offset_reg_3_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o(rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1:O)  | NONE(*)(trig_offset_reg_2_LDC)      | 1     |
rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o(rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1:O)  | NONE(*)(trig_offset_reg_1_LDC)      | 1     |
rst_DRS_SAMP_FREQ[7]_AND_782_o(rst_DRS_SAMP_FREQ[7]_AND_782_o1:O)                        | NONE(*)(drs_sampfreq_reg_7_LDC)     | 1     |
rst_DRS_SAMP_FREQ[6]_AND_784_o(rst_DRS_SAMP_FREQ[6]_AND_784_o1:O)                        | NONE(*)(drs_sampfreq_reg_6_LDC)     | 1     |
rst_DRS_SAMP_FREQ[3]_AND_790_o(rst_DRS_SAMP_FREQ[3]_AND_790_o1:O)                        | NONE(*)(drs_sampfreq_reg_3_LDC)     | 1     |
rst_DRS_SAMP_FREQ[5]_AND_786_o(rst_DRS_SAMP_FREQ[5]_AND_786_o1:O)                        | NONE(*)(drs_sampfreq_reg_5_LDC)     | 1     |
rst_DRS_SAMP_FREQ[4]_AND_788_o(rst_DRS_SAMP_FREQ[4]_AND_788_o1:O)                        | NONE(*)(drs_sampfreq_reg_4_LDC)     | 1     |
rst_DRS_SAMP_FREQ[0]_AND_796_o(rst_DRS_SAMP_FREQ[0]_AND_796_o1:O)                        | NONE(*)(drs_sampfreq_reg_0_LDC)     | 1     |
rst_DRS_SAMP_FREQ[2]_AND_792_o(rst_DRS_SAMP_FREQ[2]_AND_792_o1:O)                        | NONE(*)(drs_sampfreq_reg_2_LDC)     | 1     |
rst_DRS_SAMP_FREQ[1]_AND_794_o(rst_DRS_SAMP_FREQ[1]_AND_794_o1:O)                        | NONE(*)(drs_sampfreq_reg_1_LDC)     | 1     |
rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o(rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_7_LDC) | 1     |
rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o(rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_4_LDC) | 1     |
rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o(rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_6_LDC) | 1     |
rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o(rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_5_LDC) | 1     |
rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o(rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_3_LDC) | 1     |
rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o(rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_2_LDC) | 1     |
rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o(rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_1_LDC) | 1     |
rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o(rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1:O)          | NONE(*)(drs_sampfreq_TenMreg_0_LDC) | 1     |
rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o(rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1:O)  | NONE(*)(trig_offset_reg_0_LDC)      | 1     |
rst_read_drs_cfifo_progfull_AND_850_o(rst_read_drs_cfifo_progfull_AND_850_o1:O)          | NONE(*)(drs_cfifo_progfull_ir_LDC)  | 1     |
rst_read_drs_dfifo_progfull[0]_AND_866_o(rst_read_drs_dfifo_progfull[0]_AND_866_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_0_LDC)| 1     |
rst_read_drs_dfifo_progfull[3]_AND_860_o(rst_read_drs_dfifo_progfull[3]_AND_860_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_3_LDC)| 1     |
rst_read_drs_dfifo_progfull[1]_AND_864_o(rst_read_drs_dfifo_progfull[1]_AND_864_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_1_LDC)| 1     |
rst_read_drs_dfifo_progfull[2]_AND_862_o(rst_read_drs_dfifo_progfull[2]_AND_862_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_2_LDC)| 1     |
rst_read_drs_dfifo_progfull[6]_AND_854_o(rst_read_drs_dfifo_progfull[6]_AND_854_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_6_LDC)| 1     |
rst_read_drs_dfifo_progfull[4]_AND_858_o(rst_read_drs_dfifo_progfull[4]_AND_858_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_4_LDC)| 1     |
rst_read_drs_dfifo_progfull[5]_AND_856_o(rst_read_drs_dfifo_progfull[5]_AND_856_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_5_LDC)| 1     |
rst_read_drs_dfifo_progfull[7]_AND_852_o(rst_read_drs_dfifo_progfull[7]_AND_852_o1:O)    | NONE(*)(drs_dfifo_progfull_ir_7_LDC)| 1     |
-----------------------------------------------------------------------------------------+-------------------------------------+-------+
(*) These 43 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.986ns (Maximum Frequency: 143.141MHz)
   Minimum input arrival time before clock: 6.220ns
   Maximum output required time after clock: 7.784ns
   Maximum combinational path delay: 6.375ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_v5/pll_base_inst/CLKOUT1'
  Clock period: 6.986ns (frequency: 143.141MHz)
  Total number of paths / destination ports: 112352 / 10050
-------------------------------------------------------------------------
Delay:               6.986ns (Levels of Logic = 6)
  Source:            DRS_READ_GEN[7].drs_read_i/drs_stopcell_2 (FF)
  Destination:       DRS_READ_GEN[7].drs_read_i/cascade_c_1 (FF)
  Source Clock:      dcm_v5/pll_base_inst/CLKOUT1 rising
  Destination Clock: dcm_v5/pll_base_inst/CLKOUT1 rising

  Data Path: DRS_READ_GEN[7].drs_read_i/drs_stopcell_2 to DRS_READ_GEN[7].drs_read_i/cascade_c_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.161  DRS_READ_GEN[7].drs_read_i/drs_stopcell_2 (DRS_READ_GEN[7].drs_read_i/drs_stopcell_2)
     LUT6:I3->O            3   0.205   0.879  DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o13221 (DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o1322)
     LUT4:I1->O            1   0.205   0.580  DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o13122 (DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o1312)
     LUT6:I5->O            2   0.205   0.845  DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o139 (DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o139)
     LUT6:I3->O           13   0.205   0.933  DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o1313 (DRS_READ_GEN[7].drs_read_i/drs_samp_c[12]_GND_77_o_equal_63_o)
     LUT5:I4->O            1   0.205   0.808  DRS_READ_GEN[7].drs_read_i/_n0533_inv_SW0 (N1146)
     LUT6:I3->O            1   0.205   0.000  DRS_READ_GEN[7].drs_read_i/cascade_c_1_rstpot (DRS_READ_GEN[7].drs_read_i/cascade_c_1_rstpot)
     FDC:D                     0.102          DRS_READ_GEN[7].drs_read_i/cascade_c_1
    ----------------------------------------
    Total                      6.986ns (1.779ns logic, 5.207ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_v5/pll_base_inst/CLKOUT2'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            int_clk_33m_90 (FF)
  Destination:       int_clk_33m_90 (FF)
  Source Clock:      dcm_v5/pll_base_inst/CLKOUT2 rising
  Destination Clock: dcm_v5/pll_base_inst/CLKOUT2 rising

  Data Path: int_clk_33m_90 to int_clk_33m_90
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  int_clk_33m_90 (int_clk_33m_90)
     INV:I->O              1   0.206   0.579  int_clk_33m_90_INV_81_o1_INV_0 (int_clk_33m_90_INV_81_o)
     FDC:D                     0.102          int_clk_33m_90
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BP_EXTCLK_P'
  Clock period: 5.599ns (frequency: 178.603MHz)
  Total number of paths / destination ports: 41266 / 167
-------------------------------------------------------------------------
Delay:               5.599ns (Levels of Logic = 15)
  Source:            scb/scb_tpext_freq_reg_2 (FF)
  Destination:       scb/scb_tpext_freq_c_29 (FF)
  Source Clock:      BP_EXTCLK_P rising +180
  Destination Clock: BP_EXTCLK_P rising +180

  Data Path: scb/scb_tpext_freq_reg_2 to scb/scb_tpext_freq_c_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.944  scb/scb_tpext_freq_reg_2 (scb/scb_tpext_freq_reg_2)
     LUT6:I0->O            1   0.203   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_lut<0> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<0> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<1> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<2> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<3> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<4> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<5> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<6> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<7> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<8> (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<8>)
     MUXCY:CI->O          31   0.019   1.277  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<9> (scb/scb_tpext_trig_scb_tpext_trig_MUX_1280_o)
     INV:I->O             32   0.206   1.520  scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<9>_inv_INV_0 (scb/Mcompar_scb_tpext_freq_c[29]_scb_tpext_freq_reg[29]_equal_133_o_cy<9>_inv)
     LUT3:I0->O            1   0.205   0.000  scb/Mcount_scb_tpext_freq_c_lut<28> (scb/Mcount_scb_tpext_freq_c_lut<28>)
     MUXCY:S->O            0   0.172   0.000  scb/Mcount_scb_tpext_freq_c_cy<28> (scb/Mcount_scb_tpext_freq_c_cy<28>)
     XORCY:CI->O           1   0.180   0.000  scb/Mcount_scb_tpext_freq_c_xor<29> (scb/Mcount_scb_tpext_freq_c29)
     FDC:D                     0.102          scb/scb_tpext_freq_c_29
    ----------------------------------------
    Total                      5.599ns (1.858ns logic, 3.741ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AD9222_DCO_P'
  Clock period: 2.885ns (frequency: 346.626MHz)
  Total number of paths / destination ports: 1252 / 1066
-------------------------------------------------------------------------
Delay:               2.885ns (Levels of Logic = 2)
  Source:            adc_fco_flagbuffifo_ir2 (FF)
  Destination:       adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Source Clock:      AD9222_DCO_P rising
  Destination Clock: AD9222_DCO_P rising

  Data Path: adc_fco_flagbuffifo_ir2 to adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  adc_fco_flagbuffifo_ir2 (adc_fco_flagbuffifo_ir2)
     begin scope: 'adc_buf_fifo:wr_en'
     LUT2:I0->O           25   0.203   1.192  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.322          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      2.885ns (0.972ns logic, 1.913ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_v5/pll_base_inst/CLKOUT0'
  Clock period: 5.769ns (frequency: 173.342MHz)
  Total number of paths / destination ports: 142900 / 15326
-------------------------------------------------------------------------
Delay:               5.769ns (Levels of Logic = 5)
  Source:            analog_trigger/dtrig_ir_2 (FF)
  Destination:       drs_dwrite_c_0 (FF)
  Source Clock:      dcm_v5/pll_base_inst/CLKOUT0 rising
  Destination Clock: dcm_v5/pll_base_inst/CLKOUT0 rising

  Data Path: analog_trigger/dtrig_ir_2 to drs_dwrite_c_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  analog_trigger/dtrig_ir_2 (analog_trigger/dtrig_ir_2)
     LUT2:I0->O            1   0.203   0.827  analog_trigger/dtrig<2>1 (dtrig_trig<2>)
     LUT6:I2->O            1   0.203   0.580  drs_trig4 (drs_trig4)
     LUT6:I5->O            1   0.205   0.580  drs_trig5 (drs_trig5)
     LUT6:I5->O           46   0.205   1.491  drs_trig8 (drs_trig)
     LUT6:I5->O            1   0.205   0.000  drs_state[3]_GND_1_o_select_163_OUT<9>1 (drs_state[3]_GND_1_o_select_163_OUT<4>)
     FDC:D                     0.102          drs_dwrite_c_4
    ----------------------------------------
    Total                      5.769ns (1.570ns logic, 4.199ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'drs_trig'
  Clock period: 2.293ns (frequency: 436.062MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.293ns (Levels of Logic = 33)
  Source:            drs_trig_counter_tmp_0 (FF)
  Destination:       drs_trig_counter_tmp_31 (FF)
  Source Clock:      drs_trig rising
  Destination Clock: drs_trig rising

  Data Path: drs_trig_counter_tmp_0 to drs_trig_counter_tmp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  drs_trig_counter_tmp_0 (drs_trig_counter_tmp_0)
     INV:I->O              1   0.206   0.000  Mcount_drs_trig_counter_tmp_lut<0>_INV_0 (Mcount_drs_trig_counter_tmp_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_drs_trig_counter_tmp_cy<0> (Mcount_drs_trig_counter_tmp_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<1> (Mcount_drs_trig_counter_tmp_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<2> (Mcount_drs_trig_counter_tmp_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<3> (Mcount_drs_trig_counter_tmp_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<4> (Mcount_drs_trig_counter_tmp_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<5> (Mcount_drs_trig_counter_tmp_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<6> (Mcount_drs_trig_counter_tmp_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<7> (Mcount_drs_trig_counter_tmp_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<8> (Mcount_drs_trig_counter_tmp_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<9> (Mcount_drs_trig_counter_tmp_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<10> (Mcount_drs_trig_counter_tmp_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<11> (Mcount_drs_trig_counter_tmp_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<12> (Mcount_drs_trig_counter_tmp_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<13> (Mcount_drs_trig_counter_tmp_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<14> (Mcount_drs_trig_counter_tmp_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<15> (Mcount_drs_trig_counter_tmp_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<16> (Mcount_drs_trig_counter_tmp_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<17> (Mcount_drs_trig_counter_tmp_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<18> (Mcount_drs_trig_counter_tmp_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<19> (Mcount_drs_trig_counter_tmp_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<20> (Mcount_drs_trig_counter_tmp_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<21> (Mcount_drs_trig_counter_tmp_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<22> (Mcount_drs_trig_counter_tmp_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<23> (Mcount_drs_trig_counter_tmp_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<24> (Mcount_drs_trig_counter_tmp_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<25> (Mcount_drs_trig_counter_tmp_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<26> (Mcount_drs_trig_counter_tmp_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<27> (Mcount_drs_trig_counter_tmp_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<28> (Mcount_drs_trig_counter_tmp_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<29> (Mcount_drs_trig_counter_tmp_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_drs_trig_counter_tmp_cy<30> (Mcount_drs_trig_counter_tmp_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mcount_drs_trig_counter_tmp_xor<31> (Result<31>)
     FDC:D                     0.102          drs_trig_counter_tmp_31
    ----------------------------------------
    Total                      2.293ns (1.677ns logic, 0.616ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BP_TIMEPPS_P'
  Clock period: 1.989ns (frequency: 502.702MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               1.989ns (Levels of Logic = 17)
  Source:            PPS_counter_tmp_0 (FF)
  Destination:       PPS_counter_tmp_15 (FF)
  Source Clock:      BP_TIMEPPS_P rising
  Destination Clock: BP_TIMEPPS_P rising

  Data Path: PPS_counter_tmp_0 to PPS_counter_tmp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  PPS_counter_tmp_0 (PPS_counter_tmp_0)
     INV:I->O              1   0.206   0.000  Mcount_PPS_counter_tmp_lut<0>_INV_0 (Mcount_PPS_counter_tmp_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_PPS_counter_tmp_cy<0> (Mcount_PPS_counter_tmp_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<1> (Mcount_PPS_counter_tmp_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<2> (Mcount_PPS_counter_tmp_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<3> (Mcount_PPS_counter_tmp_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<4> (Mcount_PPS_counter_tmp_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<5> (Mcount_PPS_counter_tmp_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<6> (Mcount_PPS_counter_tmp_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<7> (Mcount_PPS_counter_tmp_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<8> (Mcount_PPS_counter_tmp_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<9> (Mcount_PPS_counter_tmp_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<10> (Mcount_PPS_counter_tmp_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<11> (Mcount_PPS_counter_tmp_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<12> (Mcount_PPS_counter_tmp_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_PPS_counter_tmp_cy<13> (Mcount_PPS_counter_tmp_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_PPS_counter_tmp_cy<14> (Mcount_PPS_counter_tmp_cy<14>)
     XORCY:CI->O           1   0.180   0.000  Mcount_PPS_counter_tmp_xor<15> (Result<15>1)
     FDC:D                     0.102          PPS_counter_tmp_15
    ----------------------------------------
    Total                      1.989ns (1.373ns logic, 0.616ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_RX_CLK'
  Clock period: 3.679ns (frequency: 271.817MHz)
  Total number of paths / destination ports: 1755 / 640
-------------------------------------------------------------------------
Delay:               3.679ns (Levels of Logic = 3)
  Source:            SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28 (FF)
  Destination:       SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_5 (FF)
  Source Clock:      ETH_RX_CLK rising
  Destination Clock: ETH_RX_CLK rising

  Data Path: SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28 to SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             8   0.447   0.907  GMII/GMII_RXCNT/fcsCal_28 (GMII/GMII_RXCNT/fcsCal<28>)
     LUT2:I0->O            8   0.203   1.031  GMII/GMII_RXCNT/Mxor_fcsFb<4>_xo<0>1 (GMII/GMII_RXCNT/fcsAnd04b<4>)
     LUT6:I3->O            1   0.205   0.580  GMII/GMII_RXCNT/reduce_xor_2011_xo<0>_SW1 (N414)
     LUT6:I5->O            1   0.205   0.000  GMII/GMII_RXCNT/reduce_xor_2011_xo<0> (GMII/GMII_RXCNT/n0530)
     FDSE:D                    0.102          GMII/GMII_RXCNT/fcsCal_5
    ----------------------------------------
    Total                      3.679ns (1.162ns logic, 2.517ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_TX_CLK'
  Clock period: 3.271ns (frequency: 305.740MHz)
  Total number of paths / destination ports: 2237 / 411
-------------------------------------------------------------------------
Delay:               3.271ns (Levels of Logic = 3)
  Source:            SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (FF)
  Destination:       SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9 (FF)
  Source Clock:      ETH_TX_CLK rising
  Destination Clock: ETH_TX_CLK rising

  Data Path: SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 to SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   0.878  GMII/GMII_TXBUF/cmpWrAddr_3 (GMII/GMII_TXBUF/cmpWrAddr<3>)
     LUT2:I0->O            1   0.203   0.580  GMII/GMII_TXBUF/Madd_n1076_xor<7>13_SW0 (N336)
     LUT6:I5->O            3   0.205   0.651  GMII/GMII_TXBUF/Madd_n1076_xor<7>13 (GMII/GMII_TXBUF/N14)
     LUT5:I4->O            1   0.205   0.000  GMII/GMII_TXBUF/Madd_n1076_xor<8>11 (GMII/GMII_TXBUF/n1076<8>)
     FDCE:D                    0.102          GMII/GMII_TXBUF/orLen_8
    ----------------------------------------
    Total                      3.271ns (1.162ns logic, 2.109ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_v5/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 308 / 89
-------------------------------------------------------------------------
Offset:              6.220ns (Levels of Logic = 4)
  Source:            DRS_PLLLCK<1> (PAD)
  Destination:       drs_c_0 (FF)
  Destination Clock: dcm_v5/pll_base_inst/CLKOUT1 rising

  Data Path: DRS_PLLLCK<1> to drs_c_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  DRS_PLLLCK_1_IBUF (DRS_PLLLCK_1_IBUF)
     LUT6:I0->O            1   0.203   0.944  DRS_PLLLCK[7]_PWR_1_o_equal_121_o<7>1 (DRS_PLLLCK[7]_PWR_1_o_equal_121_o<7>)
     LUT6:I0->O           13   0.203   1.297  DRS_PLLLCK[7]_PWR_1_o_equal_121_o<7>3 (DRS_PLLLCK[7]_PWR_1_o_equal_121_o)
     LUT6:I0->O           11   0.203   0.882  drs_state__n2140_inv4 (_n2140_inv)
     FDCE:CE                   0.322          drs_c_0
    ----------------------------------------
    Total                      6.220ns (2.153ns logic, 4.067ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BP_EXTCLK_P'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.373ns (Levels of Logic = 1)
  Source:            BP_TIMEPPS_P (PAD)
  Destination:       pps_ir1 (FF)
  Destination Clock: BP_EXTCLK_P rising +180

  Data Path: BP_TIMEPPS_P to pps_ir1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFGDS:I->O         18   1.222   1.049  IBUFGDS_TIMEPPS (pps)
     FD:D                      0.102          pps_ir1
    ----------------------------------------
    Total                      2.373ns (1.324ns logic, 1.049ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_v5/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 156 / 85
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 11)
  Source:            DIP_SWITCH<6> (PAD)
  Destination:       SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort (FF)
  Destination Clock: dcm_v5/pll_base_inst/CLKOUT0 rising

  Data Path: DIP_SWITCH<6> to SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/eqDetDstPort
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.425  DIP_SWITCH_6_IBUF (DIP_SWITCH_6_IBUF)
     LUT2:I0->O            2   0.203   0.981  SiTCP/Mmux_MY_RBCP_PORT91 (SiTCP/MY_RBCP_PORT<2>)
     begin scope: 'SiTCP/SiTCP:RBCP_PORT_IN<2>'
     LUT6:I0->O            1   0.203   0.000  SiTCP/UDP/UDP_LOC/Mcompar_n0099_lut<0> (SiTCP/UDP/UDP_LOC/Mcompar_n0099_lut<0>)
     MUXCY:S->O            1   0.172   0.000  SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<0> (SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<1> (SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<2> (SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<3> (SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<4> (SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  SiTCP/UDP/UDP_LOC/Mcompar_n0099_cy<5> (SiTCP/UDP/UDP_LOC/n0099)
     LUT3:I2->O            1   0.205   0.000  SiTCP/UDP/UDP_LOC/eqDetDstPort_rstpot (SiTCP/UDP/UDP_LOC/eqDetDstPort_rstpot)
     FD:D                      0.102          SiTCP/UDP/UDP_LOC/eqDetDstPort
    ----------------------------------------
    Total                      5.382ns (2.396ns logic, 2.986ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AD9222_DCO_P'
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            AD9222_FCO_P (PAD)
  Destination:       IDDR2_ADCFCO (FF)
  Destination Clock: AD9222_DCO_P rising

  Data Path: AD9222_FCO_P to IDDR2_ADCFCO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   1.222   0.579  IBUFDS_AD9222_FCO (adc_fco)
     IDDR2:D                   0.000          IDDR2_ADCFCO
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ETH_RX_CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            ETH_RX_ER (PAD)
  Destination:       SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR (FF)
  Destination Clock: ETH_RX_CLK rising

  Data Path: ETH_RX_ER to SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ETH_RX_ER_IBUF (ETH_RX_ER_IBUF)
     begin scope: 'SiTCP/SiTCP:GMII_RX_ER'
     FD:D                      0.102          GMII/GMII_RXCNT/IOB_RERR
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_read_DRS_DTAP[0]_AND_846_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.222ns (Levels of Logic = 2)
  Source:            DRS_DTAP<0> (PAD)
  Destination:       drs_dtapbuf_0_LDC (LATCH)
  Destination Clock: rst_read_DRS_DTAP[0]_AND_846_o falling

  Data Path: DRS_DTAP<0> to drs_dtapbuf_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.715  DRS_DTAP_0_IBUF (DRS_DTAP_0_IBUF)
     LUT2:I1->O            3   0.205   0.650  rst_read_DRS_DTAP[0]_AND_847_o1 (rst_read_DRS_DTAP[0]_AND_847_o)
     LDC:CLR                   0.430          drs_dtapbuf_0_LDC
    ----------------------------------------
    Total                      3.222ns (1.857ns logic, 1.365ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_v5/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 167 / 34
-------------------------------------------------------------------------
Offset:              7.320ns (Levels of Logic = 4)
  Source:            rbcp_reg/regX0BData_7 (FF)
  Destination:       DRS_DWRITE (PAD)
  Source Clock:      dcm_v5/pll_base_inst/CLKOUT0 rising

  Data Path: rbcp_reg/regX0BData_7 to DRS_DWRITE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  rbcp_reg/regX0BData_7 (rbcp_reg/regX0BData_7)
     LUT4:I0->O            1   0.203   0.944  DRS_DWRITE_asyncen21 (DRS_DWRITE_asyncen2)
     LUT6:I0->O           16   0.203   1.233  DRS_DWRITE_asyncen (DRS_DWRITE_asyncen)
     LUT3:I0->O            2   0.205   0.616  Mmux_DRS_DWRITE11 (DRS_DWRITE_OBUF)
     OBUF:I->O                 2.571          DRS_DWRITE_OBUF (DRS_DWRITE)
    ----------------------------------------
    Total                      7.320ns (3.629ns logic, 3.691ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_v5/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 267 / 163
-------------------------------------------------------------------------
Offset:              7.784ns (Levels of Logic = 4)
  Source:            drs_state_FSM_FFd4 (FF)
  Destination:       DRS_DWRITE (PAD)
  Source Clock:      dcm_v5/pll_base_inst/CLKOUT1 rising

  Data Path: drs_state_FSM_FFd4 to DRS_DWRITE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             39   0.447   1.496  drs_state_FSM_FFd4 (drs_state_FSM_FFd4)
     LUT2:I0->O            1   0.203   0.808  DRS_DWRITE_asyncen_SW0 (N68)
     LUT6:I3->O           16   0.205   1.233  DRS_DWRITE_asyncen (DRS_DWRITE_asyncen)
     LUT3:I0->O            2   0.205   0.616  Mmux_DRS_DWRITE11 (DRS_DWRITE_OBUF)
     OBUF:I->O                 2.571          DRS_DWRITE_OBUF (DRS_DWRITE)
    ----------------------------------------
    Total                      7.784ns (3.631ns logic, 4.153ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ETH_TX_CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7 (FF)
  Destination:       ETH_TX_D<7> (PAD)
  Source Clock:      ETH_TX_CLK rising

  Data Path: SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7 to ETH_TX_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  GMII/GMII_TXCNT/IOB_TD_7 (GMII_TXD<7>)
     end scope: 'SiTCP/SiTCP:GMII_TXD<7>'
     OBUF:I->O                 2.571          ETH_TX_D_7_OBUF (ETH_TX_D<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BP_EXTCLK_P'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.744ns (Levels of Logic = 2)
  Source:            drs_refclkTenM (FF)
  Destination:       DRS_REFCLK_P<7> (PAD)
  Source Clock:      BP_EXTCLK_P rising +180

  Data Path: drs_refclkTenM to DRS_REFCLK_P<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  drs_refclkTenM (drs_refclkTenM)
     LUT3:I1->O            8   0.203   0.802  Mmux_drs_refclk_mux12 (drs_refclk_mux)
     OBUFDS:I->O               2.571          DRS_REFCLK_GEN[0].OBUFDS_DRSREFCLK (DRS_REFCLK_P<0>)
    ----------------------------------------
    Total                      4.744ns (3.221ns logic, 1.523ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'drs_trig'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            DRS_DWRITE_async (FF)
  Destination:       DRS_DWRITE (PAD)
  Source Clock:      drs_trig rising

  Data Path: DRS_DWRITE_async to DRS_DWRITE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.580  DRS_DWRITE_async (DRS_DWRITE_async)
     LUT3:I2->O            2   0.205   0.616  Mmux_DRS_DWRITE11 (DRS_DWRITE_OBUF)
     OBUF:I->O                 2.571          DRS_DWRITE_OBUF (DRS_DWRITE)
    ----------------------------------------
    Total                      4.419ns (3.223ns logic, 1.196ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 46 / 24
-------------------------------------------------------------------------
Delay:               6.375ns (Levels of Logic = 4)
  Source:            DRS_SROUT<0> (PAD)
  Destination:       DRS_SRIN (PAD)

  Data Path: DRS_SROUT<0> to DRS_SRIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  DRS_SROUT_0_IBUF (DRS_SROUT_0_IBUF)
     LUT3:I2->O            1   0.205   0.944  Mmux_n13061_SW0 (N66)
     LUT6:I0->O            1   0.203   0.579  Mmux_n13061 (DRS_SRIN_OBUF)
     OBUF:I->O                 2.571          DRS_SRIN_OBUF (DRS_SRIN)
    ----------------------------------------
    Total                      6.375ns (4.201ns logic, 2.174ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock AD9222_DCO_P
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
AD9222_DCO_P                |    2.885|         |         |         |
dcm_v5/pll_base_inst/CLKOUT1|    3.582|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
BP_EXTCLK_P                          |    5.599|         |         |         |
BP_TIMEPPS_P                         |    4.222|         |         |         |
dcm_v5/pll_base_inst/CLKOUT0         |    3.564|         |         |         |
dcm_v5/pll_base_inst/CLKOUT1         |    3.241|         |         |         |
rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o|         |    4.570|         |         |
rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o|         |    5.110|         |         |
rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o|         |    4.553|         |         |
rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o|         |    5.212|         |         |
rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o|         |    5.440|         |         |
rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o|         |    5.554|         |         |
rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o|         |    5.338|         |         |
rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o|         |    5.212|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_TIMEPPS_P
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |    1.989|         |         |         |
dcm_v5/pll_base_inst/CLKOUT0|    3.444|         |         |         |
dcm_v5/pll_base_inst/CLKOUT1|    4.367|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGITAL_TRIG_OUT_P<0>
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGITAL_TRIG_OUT_P<1>
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGITAL_TRIG_OUT_P<2>
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGITAL_TRIG_OUT_P<3>
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGITAL_TRIG_OUT_P<4>
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGITAL_TRIG_OUT_P<5>
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGITAL_TRIG_OUT_P<6>
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_RX_CLK
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
ETH_RX_CLK                  |    3.679|         |         |         |
dcm_v5/pll_base_inst/CLKOUT0|    3.065|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
ETH_RX_CLK                  |    1.473|         |         |         |
ETH_TX_CLK                  |    3.271|         |         |         |
dcm_v5/pll_base_inst/CLKOUT0|    3.065|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock L1_OUT2_P
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock L1_OUT_P
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock TRGL1_P
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|    1.456|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_v5/pll_base_inst/CLKOUT0
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
BP_EXTCLK_P                               |    1.405|         |         |         |
DIGITAL_TRIG_OUT_P<0>                     |    1.128|         |         |         |
DIGITAL_TRIG_OUT_P<1>                     |    1.128|         |         |         |
DIGITAL_TRIG_OUT_P<2>                     |    1.128|         |         |         |
DIGITAL_TRIG_OUT_P<3>                     |    1.128|         |         |         |
DIGITAL_TRIG_OUT_P<4>                     |    1.128|         |         |         |
DIGITAL_TRIG_OUT_P<5>                     |    1.128|         |         |         |
DIGITAL_TRIG_OUT_P<6>                     |    1.128|         |         |         |
ETH_RX_CLK                                |    1.499|         |         |         |
ETH_TX_CLK                                |    1.165|         |         |         |
L1_OUT2_P                                 |    1.128|         |         |         |
L1_OUT_P                                  |    1.128|         |         |         |
TRGL1_P                                   |    1.128|         |         |         |
dcm_v5/pll_base_inst/CLKOUT0              |    5.769|         |         |         |
dcm_v5/pll_base_inst/CLKOUT1              |    5.588|         |         |         |
drs_trig                                  |    1.334|         |         |         |
rst_read_DRS_DTAP[0]_AND_846_o            |         |    4.001|         |         |
rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o |         |    5.774|         |         |
rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o|         |    5.600|         |         |
rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o|         |    5.492|         |         |
rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o|         |    5.698|         |         |
rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o|         |    5.581|         |         |
rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o|         |    5.473|         |         |
rst_read_TRIGGER_FREQ_OFFSET[15]_AND_814_o|         |    4.529|         |         |
rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o |         |    5.657|         |         |
rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o |         |    5.549|         |         |
rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o |         |    5.755|         |         |
rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o |         |    5.638|         |         |
rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o |         |    5.530|         |         |
rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o |         |    5.736|         |         |
rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o |         |    5.619|         |         |
rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o |         |    5.511|         |         |
rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o |         |    5.717|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_v5/pll_base_inst/CLKOUT1
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
AD9222_DCO_P                            |    1.807|         |         |         |
BP_EXTCLK_P                             |    1.165|         |         |         |
BP_TIMEPPS_P                            |    1.165|         |         |         |
dcm_v5/pll_base_inst/CLKOUT0            |    7.283|         |         |         |
dcm_v5/pll_base_inst/CLKOUT1            |    6.986|         |         |         |
dcm_v5/pll_base_inst/CLKOUT2            |    1.165|         |         |         |
drs_trig                                |    1.165|         |         |         |
rst_DRS_SAMP_FREQ[0]_AND_796_o          |         |    4.570|         |         |
rst_DRS_SAMP_FREQ[1]_AND_794_o          |         |    5.110|         |         |
rst_DRS_SAMP_FREQ[2]_AND_792_o          |         |    4.553|         |         |
rst_DRS_SAMP_FREQ[3]_AND_790_o          |         |    5.212|         |         |
rst_DRS_SAMP_FREQ[4]_AND_788_o          |         |    5.440|         |         |
rst_DRS_SAMP_FREQ[5]_AND_786_o          |         |    5.554|         |         |
rst_DRS_SAMP_FREQ[6]_AND_784_o          |         |    5.338|         |         |
rst_DRS_SAMP_FREQ[7]_AND_782_o          |         |    5.212|         |         |
rst_read_drs_cfifo_progfull_AND_850_o   |         |    5.828|         |         |
rst_read_drs_dfifo_progfull[0]_AND_866_o|         |    4.804|         |         |
rst_read_drs_dfifo_progfull[1]_AND_864_o|         |    4.930|         |         |
rst_read_drs_dfifo_progfull[2]_AND_862_o|         |    5.044|         |         |
rst_read_drs_dfifo_progfull[3]_AND_860_o|         |    4.947|         |         |
rst_read_drs_dfifo_progfull[4]_AND_858_o|         |    5.486|         |         |
rst_read_drs_dfifo_progfull[5]_AND_856_o|         |    5.589|         |         |
rst_read_drs_dfifo_progfull[6]_AND_854_o|         |    5.714|         |         |
rst_read_drs_dfifo_progfull[7]_AND_852_o|         |    5.732|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_v5/pll_base_inst/CLKOUT2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|    3.582|         |         |         |
dcm_v5/pll_base_inst/CLKOUT2|    1.950|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock drs_trig
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|    3.437|         |         |         |
drs_trig                    |    2.293|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[0]_AND_796_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[1]_AND_794_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[2]_AND_792_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[3]_AND_790_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[4]_AND_788_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[5]_AND_786_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[6]_AND_784_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_DRS_SAMP_FREQ[7]_AND_782_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.506|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_DRS_DTAP[0]_AND_846_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.199|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[15]_AND_814_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.413|         |
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_cfifo_progfull_AND_850_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[0]_AND_866_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[1]_AND_864_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[2]_AND_862_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[3]_AND_860_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[4]_AND_858_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[5]_AND_856_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[6]_AND_854_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_read_drs_dfifo_progfull[7]_AND_852_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
dcm_v5/pll_base_inst/CLKOUT1|         |         |    4.165|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
BP_TIMEPPS_P                |         |         |    3.007|         |
dcm_v5/pll_base_inst/CLKOUT0|         |         |    2.472|         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 100.00 secs
Total CPU time to Xst completion: 100.56 secs
 
--> 

Total memory usage is 423824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  336 (   0 filtered)
Number of infos    :  180 (   0 filtered)

