INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/CNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/GPIO_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/SRreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/System.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/imports/Full Calculator Data Path/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/pqio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/new/soc_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sim_1/new/system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
