Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 17 Nov 2018 03:15:26 -0000
Received: from icoremail.net (unknown [209.85.214.170])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv0KWX+9bs0OmAQ--.48975S3;
	Sat, 17 Nov 2018 08:23:51 +0800 (CST)
Received: from mail-pl1-f170.google.com (unknown [209.85.214.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBnTkqQX+9bkJZLAA--.1925S3;
	Sat, 17 Nov 2018 08:23:44 +0800 (CST)
Received: by mail-pl1-f170.google.com with SMTP id a14so7272962plm.12
        for <xuliker@zju.edu.cn>; Fri, 16 Nov 2018 16:23:44 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :references:in-reply-to:from:date:message-id:subject:to:cc:sender
         :precedence:list-id;
        bh=SosSdr3Iks6GXYuG/vddJYR5funq19ZOhR/v0IrO308=;
        b=SdL0Mvp7DrW5GmtTn3vwGQCX7bZQ3+0NSqQmb1i4t96bgDdrzYWKReKBctMlYnvbF+
         vFnIQ0ycGQEf0JPOSC6QWgNQyAJ67LToLMJiVlf+JggTUclrHG6tO32Ju6VavG2UoevW
         seI5ky0bKjpCZHcpFz6xcNPGJV8HRdh0dr7ER82Fsk/+jh2CxdcLiSid39Dr1OtMJHhm
         Lbj2Zhob7rGYw+ES9FaFsf13a6hMXRaGePRs6wwy0tye3gF5pQPFGhDwiR1y2uLEaWkn
         IXMhZIegvJoPZh6aTIIGvP4MhBV/8kzYsPqOGBBPk6N6ZlBCrv7sjOzDRy3u0b6pdV4J
         9RAQ==
X-Gm-Message-State: AGRZ1gJEAPXa5mqm11xVfFprDrGA5/NSfuG9fpEd/TyAL6cKxT61FhTw
	ziIiXMx1UvUsWMEGIgOQiGzz1XvdRbPo2Ge2AcJlw6fu4EiLiDg=
X-Received: by 2002:a17:902:50e3:: with SMTP id c32-v6mr12902136plj.39.1542414224355;
        Fri, 16 Nov 2018 16:23:44 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1072179pju;
        Fri, 16 Nov 2018 16:23:43 -0800 (PST)
X-Google-Smtp-Source: AJdET5db9Y7Nf0WYfvgeQ1lEliws8hheA5jIag49JQEj2nJ2Cc4SJdVxicXcisL5y/pwn5bX5rxT
X-Received: by 2002:a17:902:a516:: with SMTP id s22-v6mr12932611plq.255.1542414223437;
        Fri, 16 Nov 2018 16:23:43 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542414223; cv=none;
        d=google.com; s=arc-20160816;
        b=COmMqqVJmaBgLFK7AgCznNnrk5gFzpV3iT/PIkA0V9tgG53w17pFj5O+34hm/klS4v
         WoGNuzJDl1+IC3FiVLfAcBeOfgrvtNFWtEp0AUtUvM9rfTpecFQjCtfjt2pKSg67JJwM
         KpIbYcktskR3GVHseO0SqkYMRIVTIpcidLl7LQi9wMJd1cbHWoyhnjshWAq4IllMk2RP
         rqnRIjtllO6/wnw5in6I9cu/7zUn8m+40VgM9J6/U0oOOGzl8FKFVq0BsfjFpdoXTolx
         aawcPSRRq8DkHalkJ81SACD2VR/rPWSykecO/yFNPH5VlYo67xPX0zuVyMRGDXRJiEEO
         m1uQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=SosSdr3Iks6GXYuG/vddJYR5funq19ZOhR/v0IrO308=;
        b=F/7VewkZcgAjiffE/deVQfa7uNG+DcyfD+KYuaikZ/24N7t+GMoyYDpxJ5xgFysq/X
         LHeNmlfVecWIDMD7GFcHChmHzAO3LrbXnVqCotoO9fUrXMJ/RbR0zjtyNoaYqY4z1aBZ
         CMGJYkyXaBFUewrMVnj46x9+TJkyV2th8m8pmR49qI2KE6AYFa5bmoHlv0IItpHMoa59
         l8GOR5o3uQ1mG6MJ2ZwZCzTUAJnaDe38UTbJhd+2nhmcX34NfdozkAhTbc2jxZg4mVvx
         FUfU8F2gjpDvCcxhxWx8abuMDQvKNpUomd4F1wjKHAbVWmR3RB2g+rRXFOZA/qopEAsr
         I3Lg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@kernel.org header.s=default header.b=j236c19d;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id j34si29627978pgj.557.2018.11.16.16.23.08;
        Fri, 16 Nov 2018 16:23:43 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730659AbeKQKgC (ORCPT <rfc822;xjxyklwx@gmail.com> + 99 others);
        Sat, 17 Nov 2018 05:36:02 -0500
Received: from mail.kernel.org ([198.145.29.99]:34746 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1729714AbeKQKgC (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 17 Nov 2018 05:36:02 -0500
Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id 92C532146D;
        Sat, 17 Nov 2018 00:21:28 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1542414088;
        bh=Z/9HB9ifOQhhnyCN1fkZXxbs7Z2YfN5leD7Xg1ToI3Y=;
        h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
        b=j236c19d0Tnjn2wYvG1JFaLH9dLV3NLjjFRDExFNV8y1fMm/d9T3Hyu3rkDQQzwuS
         NC/teEhTDai+DkYrqWIORTqSDZkETIYEJtUHzjWPKNxNDcT44RoeukzlRKzgnLSI32
         PHqd34A0eyyZf0QhbdGuIoJmBFV/W2OT/sZ4gVTs=
Received: by mail-wr1-f43.google.com with SMTP id j26-v6so26527193wre.1;
        Fri, 16 Nov 2018 16:21:28 -0800 (PST)
X-Received: by 2002:adf:f28d:: with SMTP id k13mr9431314wro.78.1542414086959;
 Fri, 16 Nov 2018 16:21:26 -0800 (PST)
MIME-Version: 1.0
References: <1542359926-28800-1-git-send-email-biao.huang@mediatek.com> <1542359926-28800-2-git-send-email-biao.huang@mediatek.com>
In-Reply-To: <1542359926-28800-2-git-send-email-biao.huang@mediatek.com>
From: Sean Wang <sean.wang@kernel.org>
Date: Fri, 16 Nov 2018 16:21:15 -0800
X-Gmail-Original-Message-ID: <CAGp9LzrHm-ympV2zAKZKcEfA25aJp8BSS+=01B6G=sP_HiSSdA@mail.gmail.com>
Message-ID: <CAGp9LzrHm-ympV2zAKZKcEfA25aJp8BSS+=01B6G=sP_HiSSdA@mail.gmail.com>
Subject: Re: [v3, PATCH 2/2] dt-binding: mediatek-dwmac: add binding document
 for MediaTek MT2712 DWMAC
To: biao.huang@mediatek.com
Cc: davem@davemloft.net, robh+dt@kernel.org, mark.rutland@arm.com,
        devicetree@vger.kernel.org, nelson.chang@mediatek.com,
        andrew@lunn.ch, netdev@vger.kernel.org, liguo.zhang@mediatek.com,
        linux-kernel@vger.kernel.org,
        Matthias Brugger <matthias.bgg@gmail.com>,
        joabreu@synopsys.com, linux-mediatek@lists.infradead.org,
        honghui.zhang@mediatek.com, linux-arm-kernel@lists.infradead.org
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBnTkqQX+9bkJZLAA--.1925S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXryDZF1DWF4kuF1kGFyUKFg_yoWrKF17pr
	Wakwn8Kr1DJr1xX39Yq3WUZ3ZIvw1rGr47uwnxA34xAFyDXFZaqF12kayYva4UCrZ5uayD
	Xa1YgFW0kF4UCrJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6w1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1j6r1xMxvI42IY6x
	IIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF0xvE
	x4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c
	8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j
	6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_GFv_WrylIxkGc2Ij64
	vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxUgj-e
	UUUUU

On Fri, Nov 16, 2018 at 1:19 AM Biao Huang <biao.huang@mediatek.com> wrote:
>
> The commit adds the device tree binding documentation for the MediaTek DWMAC
> found on MediaTek MT2712.
>
> Change-Id: I3728666bf65927164bd82fa8dddb90df8270bd44

Drop change-id

> Signed-off-by: Biao Huang <biao.huang@mediatek.com>
> ---
>  .../devicetree/bindings/net/mediatek-dwmac.txt     |   77 ++++++++++++++++++++
>  1 file changed, 77 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/net/mediatek-dwmac.txt
>
> diff --git a/Documentation/devicetree/bindings/net/mediatek-dwmac.txt b/Documentation/devicetree/bindings/net/mediatek-dwmac.txt
> new file mode 100644
> index 0000000..7fd56e0
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/net/mediatek-dwmac.txt
> @@ -0,0 +1,77 @@
> +MediaTek DWMAC glue layer controller
> +
> +This file documents platform glue layer for stmmac.
> +Please see stmmac.txt for the other unchanged properties.
> +
> +The device node has following properties.
> +
> +Required properties:
> +- compatible:  Should be "mediatek,mt2712-gmac" for MT2712 SoC
> +- reg:  Address and length of the register set for the device
> +- interrupts:  Should contain the MAC interrupts
> +- interrupt-names: Should contain a list of interrupt names corresponding to
> +       the interrupts in the interrupts property, if available.
> +       Should be "macirq" for the main MAC IRQ
> +- clocks: Must contain a phandle for each entry in clock-names.
> +- clock-names: The name of the clock listed in the clocks property. These are
> +       "axi", "apb", "mac_ext", "mac_parent", "ptp_ref", "ptp_parent", "ptp_top"
> +       for MT2712 SoC

About not including these parent clocks to the controller, you can
refer to assigned-clocks, assigned-clock-parents, assigned-clock-rates
noted in Documentation/devicetree/bindings/clock/clock-bindings.txt to
determine what speed these MUXs should be run at and see [1] as the
example how applied in dts.

[1]
https://elixir.bootlin.com/linux/latest/source/arch/arm/boot/dts/mt7623.dtsi#L660

> +- mac-address: See ethernet.txt in the same directory
> +- phy-mode: See ethernet.txt in the same directory
> +
> +Optional properties:
> +- tx-delay: TX clock delay macro value. Range is 0~31. Default is 0.
> +       It should be defined for rgmii/rgmii-rxid/mii interface.
> +- rx-delay: RX clock delay macro value. Range is 0~31. Default is 0.
> +       It should be defined for rgmii/rgmii-txid/mii/rmii interface.
> +- fine-tune: This property will select coarse-tune delay or fine delay
> +       for rgmii interface.
what is the property's type?

> +       If fine-tune delay is enabled, tx-delay/rx-delay is 170+/-50ps
> +       per stage.
> +       Else coarse-tune delay is enabled, tx-delay/rx-delay is 0.55+/-0.2ns
> +       per stage.
> +       This property do not apply to non-rgmii PHYs.
> +       Only coarse-tune delay is supported for mii/rmii PHYs.
> +- rmii-rxc: Reference clock of rmii is from external PHYs,
what is the property's type?

> +       and it can be connected to TXC or RXC pin on MT2712 SoC.
> +       If ref_clk <--> TXC, disable it.
> +       Else ref_clk <--> RXC, enable it.
> +- txc-inverse: Inverse tx clock for mii/rgmii.
what is the property's type?

> +       Inverse tx clock inside MAC relative to reference clock for rmii,
> +       and it rarely happen.
> +- rxc-inverse: Inverse rx clock for mii/rgmii interfaces.
what is the property's type?

> +       Inverse reference clock for rmii.

If these optional properties look like generic enough, it would be
good that place them to stmmac.txt. Otherwise, they should be added
"mediatek," as the prefix string for these vendor-specific things.

> +
> +Example:
> +       eth: ethernet@1101c000 {
> +               compatible = "mediatek,mt2712-gmac";
> +               reg = <0 0x1101c000 0 0x1300>;
> +               interrupts = <GIC_SPI 237 IRQ_TYPE_LEVEL_LOW>;
> +               interrupt-names = "macirq";
> +               phy-mode ="rgmii-id";
> +               mac-address = [00 55 7b b5 7d f7];
> +               clock-names = "axi",
> +                             "apb",
> +                             "mac_ext",
> +                             "mac_parent",
> +                             "ptp_ref",
> +                             "ptp_parent",
> +                             "ptp_top";
> +               clocks = <&pericfg CLK_PERI_GMAC>,
> +                        <&pericfg CLK_PERI_GMAC_PCLK>,
> +                        <&topckgen CLK_TOP_ETHER_125M_SEL>,
> +                        <&topckgen CLK_TOP_ETHERPLL_125M>,
> +                        <&topckgen CLK_TOP_ETHER_50M_SEL>,
> +                        <&topckgen CLK_TOP_APLL1_D3>,
> +                        <&topckgen CLK_TOP_APLL1>;
> +               snps,txpbl = <32>;
> +               snps,rxpbl = <32>;
> +               snps,reset-gpio = <&pio 87 GPIO_ACTIVE_LOW>;
> +               snps,reset-active-low;
> +               tx-delay = <9>;
> +               rx-delay = <9>;
> +               fine-tune;
> +               rmii-rxc;
> +               txc-inverse;
> +               rxc-inverse;
> +       };
> --
> 1.7.9.5
>
>
> _______________________________________________
> Linux-mediatek mailing list
> Linux-mediatek@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-mediatek
