;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SLT <-0, <-280
	SUB #0, 0
	ADD <277, <1
	SLT #-0, <-270
	SUB -4, <-20
	SLT 0, 10
	SPL 0, 101
	CMP #0, 2
	JMP -4, @-20
	SUB @-127, 100
	SLT 130, 9
	CMP -0, 0
	SUB 720, 131
	JMP 100, -109
	SUB 277, <322
	CMP -3, <-120
	SPL 0, 101
	SUB <277, <1
	SLT <-0, <-200
	SPL -100, -605
	SLT <-0, <-200
	SLT @-27, @0
	CMP -207, <-120
	SLT -0, 0
	SLT -0, 0
	SPL 0, 101
	SUB 27, @32
	SPL -100, -605
	JMP @12, #260
	SUB 27, @32
	JMP @12, #260
	SUB 27, @32
	SPL 300, 90
	MOV -5, @-20
	ADD 450, 60
	JMP @12, #260
	SPL 0, <-2
	SPL 3, #2
	MOV -5, @-820
	DJN -1, @-20
	SPL 0, <-2
	SUB <277, <1
	JMZ 100, -157
	MOV -5, @-20
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SLT <-0, <-280
	SUB #0, 0
	ADD <277, <1
	SLT #-0, <-270
	SUB -4, <-20
	SLT 0, 10
	SPL 0, 101
