GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\tangconsole.v'
Undeclared symbol 'wdata', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\tangconsole.v":126)
Undeclared symbol 'd', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\tangconsole.v":145)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\pll_init.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\sscpll\sscpll.v'
Compiling module 'PLL_INIT'("D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\pll_init.v":4)
NOTE  (EX0101) : Current top module is "PLL_INIT"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\impl\gwsynthesis\tangconsole_step1.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\impl\gwsynthesis\tangconsole_step1_syn.rpt.html" completed
GowinSynthesis finish
