Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: SdramSPInst.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SdramSPInst.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SdramSPInst"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : SdramSPInst
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SyncToClk.vhd" into library work
Parsing package <SyncToClockPckg>.
Parsing entity <SyncToClock>.
Parsing architecture <arch> of entity <synctoclock>.
Parsing entity <SyncBusToClock>.
Parsing architecture <arch> of entity <syncbustoclock>.
Parsing VHDL file "C:\Xilinx\14.7\ISE_DS\SdramSPInst\Common.vhd" into library work
Parsing package <CommonPckg>.
Parsing package body <CommonPckg>.
Parsing VHDL file "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramCntl.vhd" into library work
Parsing package <SdramCntlPckg>.
Parsing entity <SdramCntl>.
Parsing architecture <arch> of entity <sdramcntl>.
Parsing entity <DualPort>.
Parsing architecture <arch> of entity <dualport>.
Parsing entity <DualPortSdram>.
Parsing architecture <arch> of entity <dualportsdram>.
Parsing VHDL file "C:\Xilinx\14.7\ISE_DS\SdramSPInst\HostIo.vhd" into library work
Parsing package <HostIoPckg>.
Parsing entity <BscanToHostIo>.
Parsing architecture <arch> of entity <bscantohostio>.
Parsing entity <HostIoHdrScanner>.
Parsing architecture <arch> of entity <hostiohdrscanner>.
Parsing entity <HostIoToRamCore>.
Parsing architecture <arch> of entity <hostiotoramcore>.
Parsing entity <RamCtrlSync>.
Parsing architecture <arch> of entity <ramctrlsync>.
Parsing entity <HostIoToRam>.
Parsing architecture <arch> of entity <hostiotoram>.
Parsing entity <HostIoToDut>.
Parsing architecture <arch> of entity <hostiotodut>.
Parsing VHDL file "C:\Xilinx\14.7\ISE_DS\SdramSPInst\ClkGen.vhd" into library work
Parsing package <ClkGenPckg>.
Parsing entity <ClkGen>.
Parsing architecture <arch> of entity <clkgen>.
Parsing entity <ClkToLogic>.
Parsing architecture <arch> of entity <clktologic>.
Parsing VHDL file "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" into library work
Parsing entity <SdramSPInst>.
Parsing architecture <Behavioral> of entity <sdramspinst>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SdramSPInst> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClkGen> (architecture <arch>) with generics from library <work>.

Elaborating entity <ClkToLogic> (architecture <arch>) from library <work>.

Elaborating entity <SdramCntl> (architecture <arch>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramCntl.vhd" Line 775. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" Line 158. Case statement is complete. others clause is never selected

Elaborating entity <HostIoToDut> (architecture <arch>) with generics from library <work>.

Elaborating entity <BscanToHostIo> (architecture <arch>) with generics from library <work>.

Elaborating entity <HostIoHdrScanner> (architecture <arch>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SdramSPInst>.
    Related source file is "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd".
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 65: Output port <o> of the instance <Clkgen_u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 65: Output port <o_b> of the instance <Clkgen_u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 74: Output port <status_o> of the instance <SdramCntl_u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 74: Output port <earlyOpBegun_o> of the instance <SdramCntl_u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 74: Output port <opBegun_o> of the instance <SdramCntl_u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 74: Output port <rdPending_o> of the instance <SdramCntl_u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 74: Output port <rdDone_o> of the instance <SdramCntl_u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 183: Output port <vectorToDut_o> of the instance <HostIoToDut_u2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 183: Output port <tdo_o> of the instance <HostIoToDut_u2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramSPInst.vhd" line 183: Output port <clkToDut_o> of the instance <HostIoToDut_u2> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <dataToRam_r>.
    Found 2-bit register for signal <state_r>.
    Found 24-bit register for signal <sum_r>.
    Found 8-bit register for signal <addr_r>.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sdClkFb_i (rising_edge)                        |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <dataToRam_r[15]_GND_8_o_add_5_OUT> created at line 1241.
    Found 31-bit adder for signal <n0065> created at line 149.
    Found 8-bit adder for signal <addr_r[7]_GND_8_o_add_17_OUT> created at line 150.
    Found 16x8-bit multiplier for signal <dataFromRam_s[15]_addr_r[7]_MuLt_15_OUT> created at line 1399.
    Found 8-bit comparator greater for signal <addr_r[7]_GND_8_o_LessThan_4_o> created at line 134
    Found 8-bit comparator greater for signal <n0015> created at line 146
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SdramSPInst> synthesized.

Synthesizing Unit <ClkGen>.
    Related source file is "C:\Xilinx\14.7\ISE_DS\SdramSPInst\ClkGen.vhd".
        BASE_FREQ_G = 12.0
        CLK_MUL_G = 25
        CLK_DIV_G = 3
    Summary:
	no macro.
Unit <ClkGen> synthesized.

Synthesizing Unit <ClkToLogic>.
    Related source file is "C:\Xilinx\14.7\ISE_DS\SdramSPInst\ClkGen.vhd".
    Summary:
	no macro.
Unit <ClkToLogic> synthesized.

Synthesizing Unit <SdramCntl>.
    Related source file is "C:\Xilinx\14.7\ISE_DS\SdramSPInst\SdramCntl.vhd".
        FREQ_G = 100.0
        IN_PHASE_G = true
        PIPE_EN_G = false
        MAX_NOP_G = 10000
        ENABLE_REFRESH_G = true
        MULTIPLE_ACTIVE_ROWS_G = false
        DATA_WIDTH_G = 16
        NROWS_G = 8192
        NCOLS_G = 512
        HADDR_WIDTH_G = 24
        SADDR_WIDTH_G = 13
        T_INIT_G = 200000.0
        T_RAS_G = 45.0
        T_RCD_G = 20.0
        T_REF_G = 64000000.0
        T_RFC_G = 65.0
        T_RP_G = 20.0
        T_XSR_G = 75.0
    Register <wrPipeline_r<0>> equivalent to <sDataDir_r> has been removed
    Found 1-bit register for signal <activeFlag_r>.
    Found 14-bit register for signal <rfshCntr_r>.
    Found 15-bit register for signal <timer_r>.
    Found 3-bit register for signal <rasTimer_r>.
    Found 2-bit register for signal <wrTimer_r>.
    Found 14-bit register for signal <nopCntr_r>.
    Found 1-bit register for signal <opBegun_r>.
    Found 5-bit register for signal <rdPipeline_r>.
    Found 1-bit register for signal <cke_r>.
    Found 6-bit register for signal <cmd_r>.
    Found 2-bit register for signal <ba_r>.
    Found 13-bit register for signal <sAddr_r>.
    Found 16-bit register for signal <sData_r>.
    Found 1-bit register for signal <sDataDir_r>.
    Found 16-bit register for signal <sdramData_r>.
    Found 2-bit register for signal <activeBank_r>.
    Found 13-bit register for signal <activeRow_r<0>>.
    Found 3-bit register for signal <state_r>.
    Found 10-bit register for signal <refTimer_r>.
    Found finite state machine <FSM_1> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 27                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Power Up State     | initwait                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <nopCntr_r[13]_GND_24_o_add_11_OUT> created at line 512.
    Found 14-bit adder for signal <rfshCntr_r[13]_GND_24_o_add_22_OUT> created at line 558.
    Found 3-bit subtractor for signal <GND_24_o_GND_24_o_sub_16_OUT<2:0>> created at line 528.
    Found 2-bit subtractor for signal <GND_24_o_GND_24_o_sub_19_OUT<1:0>> created at line 541.
    Found 10-bit subtractor for signal <GND_24_o_GND_24_o_sub_22_OUT<9:0>> created at line 552.
    Found 15-bit subtractor for signal <GND_24_o_GND_24_o_sub_27_OUT<14:0>> created at line 567.
    Found 14-bit subtractor for signal <GND_24_o_GND_24_o_sub_82_OUT<13:0>> created at line 750.
    Found 13-bit 7-to-1 multiplexer for signal <state_r[2]_col_s[11]_wide_mux_91_OUT> created at line 576.
    Found 1-bit tristate buffer for signal <sdData_io<15>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<14>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<13>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<12>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<11>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<10>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<9>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<8>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<7>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<6>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<5>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<4>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<3>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<2>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<1>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<0>> created at line 394
    Found 2-bit comparator not equal for signal <n0026> created at line 495
    Found 13-bit comparator not equal for signal <n0028> created at line 495
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  59 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SdramCntl> synthesized.

Synthesizing Unit <HostIoToDut>.
    Related source file is "C:\Xilinx\14.7\ISE_DS\SdramSPInst\HostIo.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
        SIMPLE_G = true
WARNING:Xst:647 - Input <inShiftDr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drck_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tdi_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Xilinx\14.7\ISE_DS\SdramSPInst\HostIo.vhd" line 947: Output port <pyldCntr_o> of the instance <UHdrScanner> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tdo_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <opcode_r>.
    Found 1-bit register for signal <opcodeRcvd_r>.
    Found 16-bit register for signal <shiftReg_r>.
    Found 5-bit register for signal <bitCntr_r>.
    Found 1-bit register for signal <vectorToDut_o>.
    Found 1-bit register for signal <activateClk_r>.
    Found 5-bit subtractor for signal <GND_44_o_GND_44_o_sub_6_OUT<4:0>> created at line 1014.
    Found 4x1-bit Read Only RAM for signal <opcode_r[1]_GND_44_o_Mux_11_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <HostIoToDut> synthesized.

Synthesizing Unit <BscanToHostIo>.
    Related source file is "C:\Xilinx\14.7\ISE_DS\SdramSPInst\HostIo.vhd".
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
    Summary:
	no macro.
Unit <BscanToHostIo> synthesized.

Synthesizing Unit <HostIoHdrScanner>.
    Related source file is "C:\Xilinx\14.7\ISE_DS\SdramSPInst\HostIo.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
    Found 32-bit register for signal <pyldCntr_r>.
    Found 1-bit register for signal <hdrRcvd_r>.
    Found 8-bit register for signal <id_r>.
    Found 32-bit subtractor for signal <GND_72_o_GND_72_o_sub_2_OUT<31:0>> created at line 382.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <HostIoHdrScanner> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x1-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 16x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 12
 10-bit subtractor                                     : 1
 14-bit adder                                          : 2
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 1
 31-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 30
 1-bit register                                        : 8
 10-bit register                                       : 1
 13-bit register                                       : 2
 14-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 4
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 4
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 24
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 9
 15-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <activeRow_r_0_12> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_11> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_10> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_9> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_8> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_7> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_6> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_5> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_4> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_3> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_2> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_1> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeRow_r_0_0> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeBank_r_1> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <activeBank_r_0> (without init value) has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ba_r_1> has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ba_r_0> has a constant value of 0 in block <SdramCntl_u0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <HostIoToDut>.
INFO:Xst:3226 - The RAM <Mram_opcode_r[1]_GND_44_o_Mux_11_o> will be implemented as a BLOCK RAM, absorbing the following register(s): <opcode_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <drck_s>        | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PWR_25_o_opcode_r[1]_mux_15_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <HostIoToDut> synthesized (advanced).

Synthesizing (advanced) Unit <SdramCntl>.
The following registers are absorbed into counter <timer_r>: 1 register on signal <timer_r>.
The following registers are absorbed into counter <refTimer_r>: 1 register on signal <refTimer_r>.
The following registers are absorbed into counter <nopCntr_r>: 1 register on signal <nopCntr_r>.
Unit <SdramCntl> synthesized (advanced).

Synthesizing (advanced) Unit <SdramSPInst>.
The following registers are absorbed into accumulator <sum_r>: 1 register on signal <sum_r>.
Unit <SdramSPInst> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x1-bit single-port block Read Only RAM               : 1
# Multipliers                                          : 1
 16x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 8
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 10-bit down counter                                   : 1
 14-bit up counter                                     : 1
 15-bit down counter                                   : 1
# Accumulators                                         : 1
 24-bit up loadable accumulator                        : 1
# Registers                                            : 187
 Flip-Flops                                            : 187
# Comparators                                          : 4
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 39
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 9
 15-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <activeRow_r_0_0> in Unit <SdramCntl> is equivalent to the following 14 FFs/Latches, which will be removed : <activeRow_r_0_1> <activeRow_r_0_2> <activeRow_r_0_3> <activeRow_r_0_4> <activeRow_r_0_5> <activeRow_r_0_6> <activeRow_r_0_7> <activeRow_r_0_8> <activeRow_r_0_9> <activeRow_r_0_10> <activeRow_r_0_11> <activeRow_r_0_12> <activeBank_r_0> <activeBank_r_1> 
INFO:Xst:2261 - The FF/Latch <ba_r_0> in Unit <SdramCntl> is equivalent to the following FF/Latch, which will be removed : <ba_r_1> 
WARNING:Xst:1293 - FF/Latch <ba_r_0> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <activeRow_r_0_0> (without init value) has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_r[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 00
 write_data        | 01
 read_and_sum_data | 11
 done              | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SdramCntl_u0/FSM_1> on signal <state_r[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 initwait    | 000
 initpchg    | 001
 initsetmode | 010
 initrfsh    | 011
 rw          | 100
 activate    | 101
 refreshrow  | 110
 selfrefresh | 111
-------------------------
WARNING:Xst:1293 - FF/Latch <cmd_r_0> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_1> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_5> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sAddr_r_8> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sAddr_r_9> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sAddr_r_11> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sAddr_r_12> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sum_r_16> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <sum_r_17> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <sum_r_18> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <sum_r_19> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <sum_r_20> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <sum_r_21> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <sum_r_22> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <sum_r_23> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <SdramCntl_u0/opBegun_r> of sequential type is unconnected in block <SdramSPInst>.

Optimizing unit <SdramSPInst> ...

Optimizing unit <HostIoToDut> ...

Optimizing unit <HostIoHdrScanner> ...
WARNING:Xst:2677 - Node <HostIoToDut_u2/Mram_opcode_r[1]_GND_44_o_Mux_11_o> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <HostIoToDut_u2/vectorToDut_o_0> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:2677 - Node <HostIoToDut_u2/activateClk_r> of sequential type is unconnected in block <SdramSPInst>.
WARNING:Xst:1293 - FF/Latch <addr_r_3> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_r_4> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_r_5> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_r_6> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_r_7> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SdramCntl_u0/sAddr_r_7> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SdramCntl_u0/sAddr_r_6> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SdramCntl_u0/sAddr_r_3> has a constant value of 0 in block <SdramSPInst>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SdramCntl_u0/sAddr_r_5> in Unit <SdramSPInst> is equivalent to the following FF/Latch, which will be removed : <SdramCntl_u0/sAddr_r_4> 
INFO:Xst:2261 - The FF/Latch <SdramCntl_u0/wrTimer_r_1> in Unit <SdramSPInst> is equivalent to the following FF/Latch, which will be removed : <SdramCntl_u0/sDataDir_r> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SdramSPInst, actual ratio is 7.
FlipFlop SdramCntl_u0/sAddr_r_5 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 195
 Flip-Flops                                            : 195

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SdramSPInst.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 602
#      GND                         : 1
#      INV                         : 64
#      LUT1                        : 43
#      LUT2                        : 24
#      LUT3                        : 55
#      LUT4                        : 66
#      LUT5                        : 23
#      LUT6                        : 71
#      MUXCY                       : 123
#      VCC                         : 1
#      XORCY                       : 131
# FlipFlops/Latches                : 196
#      FD                          : 95
#      FDE                         : 56
#      FDRE                        : 43
#      FDSE                        : 1
#      ODDR2                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             170  out of  11440     1%  
 Number of Slice LUTs:                  346  out of   5720     6%  
    Number used as Logic:               346  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    355
   Number with an unused Flip Flop:     185  out of    355    52%  
   Number with an unused LUT:             9  out of    355     2%  
   Number of fully used LUT-FF pairs:   161  out of    355    45%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    186    22%  
    IOB Flip Flops/Latches:              26

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
sdClkFb_i                          | BUFGP                           | 131   |
fpgaClk_i                          | DCM_SP:CLKFX                    | 1     |
fpgaClk_i                          | DCM_SP:CLKFX180                 | 1     |
HostIoToDut_u2/drck_s              | NONE(HostIoToDut_u2/bitCntr_r_4)| 65    |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.041ns (Maximum Frequency: 124.360MHz)
   Minimum input arrival time before clock: 3.487ns
   Maximum output required time after clock: 5.999ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdClkFb_i'
  Clock period: 8.041ns (frequency: 124.360MHz)
  Total number of paths / destination ports: 6556 / 218
-------------------------------------------------------------------------
Delay:               8.041ns (Levels of Logic = 5)
  Source:            SdramCntl_u0/timer_r_7 (FF)
  Destination:       SdramCntl_u0/wrTimer_r_1 (FF)
  Source Clock:      sdClkFb_i rising
  Destination Clock: sdClkFb_i rising

  Data Path: SdramCntl_u0/timer_r_7 to SdramCntl_u0/wrTimer_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  SdramCntl_u0/timer_r_7 (SdramCntl_u0/timer_r_7)
     LUT6:I0->O            6   0.254   0.984  SdramCntl_u0/n0055<14>2 (SdramCntl_u0/n0055<14>1)
     LUT5:I3->O           35   0.250   1.570  SdramCntl_u0/n0055<14>3 (SdramCntl_u0/n0055_inv_inv)
     LUT5:I4->O            1   0.254   0.682  SdramCntl_u0/Mmux_wrTimer_x21_SW0 (N11)
     LUT6:I5->O            3   0.254   0.766  SdramCntl_u0/Mmux_wrTimer_x21 (SdramCntl_u0/Mmux_wrTimer_x21)
     LUT3:I2->O            2   0.254   0.725  SdramCntl_u0/_n0521_inv1 (SdramCntl_u0/_n0521_inv)
     FDE:CE                    0.302          SdramCntl_u0/wrTimer_r_0
    ----------------------------------------
    Total                      8.041ns (2.093ns logic, 5.948ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HostIoToDut_u2/drck_s'
  Clock period: 7.071ns (frequency: 141.414MHz)
  Total number of paths / destination ports: 2384 / 127
-------------------------------------------------------------------------
Delay:               7.071ns (Levels of Logic = 4)
  Source:            HostIoToDut_u2/UHdrScanner/hdrRcvd_r (FF)
  Destination:       HostIoToDut_u2/UHdrScanner/pyldCntr_r_30 (FF)
  Source Clock:      HostIoToDut_u2/drck_s rising
  Destination Clock: HostIoToDut_u2/drck_s rising

  Data Path: HostIoToDut_u2/UHdrScanner/hdrRcvd_r to HostIoToDut_u2/UHdrScanner/pyldCntr_r_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.525   1.695  HostIoToDut_u2/UHdrScanner/hdrRcvd_r (HostIoToDut_u2/UHdrScanner/hdrRcvd_r)
     LUT6:I4->O            1   0.250   1.137  HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o1 (HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o1)
     LUT6:I0->O            1   0.254   0.682  HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o7 (HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o7)
     LUT4:I3->O           41   0.254   1.947  HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o8 (HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o)
     LUT4:I0->O            1   0.254   0.000  HostIoToDut_u2/UHdrScanner/Mmux_GND_72_o_PWR_27_o_mux_5_OUT110 (HostIoToDut_u2/UHdrScanner/GND_72_o_PWR_27_o_mux_5_OUT<0>)
     FD:D                      0.074          HostIoToDut_u2/UHdrScanner/pyldCntr_r_0
    ----------------------------------------
    Total                      7.071ns (1.611ns logic, 5.460ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.181ns (Levels of Logic = 1)
  Source:            sdData_io<15> (PAD)
  Destination:       Mmult_dataFromRam_s[15]_addr_r[7]_MuLt_15_OUT (DSP)
  Destination Clock: sdClkFb_i rising

  Data Path: sdData_io<15> to Mmult_dataFromRam_s[15]_addr_r[7]_MuLt_15_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.681  sdData_io_15_IOBUF (N19)
     DSP48A1:B15               0.172          Mmult_dataFromRam_s[15]_addr_r[7]_MuLt_15_OUT
    ----------------------------------------
    Total                      2.181ns (1.500ns logic, 0.681ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HostIoToDut_u2/drck_s'
  Total number of paths / destination ports: 125 / 42
-------------------------------------------------------------------------
Offset:              3.487ns (Levels of Logic = 2)
  Source:            HostIoToDut_u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:SHIFT (PAD)
  Destination:       HostIoToDut_u2/UHdrScanner/pyldCntr_r_30 (FF)
  Destination Clock: HostIoToDut_u2/drck_s rising

  Data Path: HostIoToDut_u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:SHIFT to HostIoToDut_u2/UHdrScanner/pyldCntr_r_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    1   0.000   0.958  HostIoToDut_u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser (HostIoToDut_u2/USimple.UBscanHostIo/bscanShift_s)
     LUT4:I0->O           41   0.254   1.947  HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o8 (HostIoToDut_u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_140_o)
     LUT4:I0->O            1   0.254   0.000  HostIoToDut_u2/UHdrScanner/Mmux_GND_72_o_PWR_27_o_mux_5_OUT110 (HostIoToDut_u2/UHdrScanner/GND_72_o_PWR_27_o_mux_5_OUT<0>)
     FD:D                      0.074          HostIoToDut_u2/UHdrScanner/pyldCntr_r_0
    ----------------------------------------
    Total                      3.487ns (0.582ns logic, 2.905ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              5.999ns (Levels of Logic = 2)
  Source:            SdramCntl_u0/wrTimer_r_1 (FF)
  Destination:       sdData_io<15> (PAD)
  Source Clock:      sdClkFb_i rising

  Data Path: SdramCntl_u0/wrTimer_r_1 to sdData_io<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.525   1.126  SdramCntl_u0/wrTimer_r_1 (SdramCntl_u0/wrTimer_r_1)
     INV:I->O             16   0.255   1.181  SdramCntl_u0/sDataDir_r_inv1_INV_0 (SdramCntl_u0/sDataDir_r_inv)
     IOBUF:T->IO               2.912          sdData_io_15_IOBUF (sdData_io<15>)
    ----------------------------------------
    Total                      5.999ns (3.692ns logic, 2.307ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'HostIoToDut_u2/drck_s'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              3.983ns (Levels of Logic = 2)
  Source:            HostIoToDut_u2/UHdrScanner/hdrRcvd_r (FF)
  Destination:       HostIoToDut_u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:TDO (PAD)
  Source Clock:      HostIoToDut_u2/drck_s rising

  Data Path: HostIoToDut_u2/UHdrScanner/hdrRcvd_r to HostIoToDut_u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.525   2.042  HostIoToDut_u2/UHdrScanner/hdrRcvd_r (HostIoToDut_u2/UHdrScanner/hdrRcvd_r)
     LUT6:I0->O            4   0.254   0.912  HostIoToDut_u2/UHdrScanner/active_o (HostIoToDut_u2/active_s)
     LUT2:I0->O            0   0.250   0.000  HostIoToDut_u2/Mmux_tdo_s11 (HostIoToDut_u2/tdo_s)
    BSCAN_SPARTAN6:TDO         0.000          HostIoToDut_u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser
    ----------------------------------------
    Total                      3.983ns (1.029ns logic, 2.954ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock HostIoToDut_u2/drck_s
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
HostIoToDut_u2/drck_s|    7.071|         |         |         |
sdClkFb_i            |    1.828|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    8.041|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.11 secs
 
--> 

Total memory usage is 213856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :   17 (   0 filtered)

