#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 10 18:29:49 2018
# Process ID: 6304
# Current directory: C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1988 C:\Users\zdw7287\Downloads\rover-dev\firmware\baseline\project\baseline.xpr
# Log file: C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/project/vivado.log
# Journal file: C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/project/baseline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 839.512 ; gain = 85.742
update_compile_order -fileset sources_1
open_bd_design {C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- craftdrones:user:blink:1.0 - blink_0
Adding cell -- xilinx.com:user:receiver_wrapper:1.0 - receiver_wrapper_0
Adding cell -- xilinx.com:user:imu_wrapper:1.0 - imu_wrapper_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /receiver_wrapper_0/reset_n(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/src/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 938.129 ; gain = 79.953
ipx::edit_ip_in_project -upgrade true -name imu_wrapper_v1_0_project -directory C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/project/baseline.tmp/imu_wrapper_v1_0_project c:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/ip/imu_wrapper/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/zdw7287/downloads/rover-dev/firmware/baseline/project/baseline.tmp/imu_wrapper_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project baseline
ipx::edit_ip_in_project -upgrade true -name receiver_wrapper_v1_0_project -directory C:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/project/baseline.tmp/receiver_wrapper_v1_0_project c:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/ip/receiver_wrapper/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/zdw7287/downloads/rover-dev/firmware/baseline/project/baseline.tmp/receiver_wrapper_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zdw7287/Downloads/rover-dev/firmware/baseline/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
close_project
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
undo
INFO: [Common 17-17] undo 'current_project baseline'
current_project baseline
current_project imu_wrapper_v1_0_project
current_project baseline
close_project
