
Cluster_Control_V01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f54  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08005104  08005104  00015104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005528  08005528  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005528  08005528  00015528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005530  08005530  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005530  08005530  00015530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005534  08005534  00015534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005538  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000660  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006d0  200006d0  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ec6d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020f1  00000000  00000000  0002ed0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c78  00000000  00000000  00030e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000bb0  00000000  00000000  00031a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024585  00000000  00000000  00032628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e4b9  00000000  00000000  00056bad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8194  00000000  00000000  00065066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013d1fa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003cb0  00000000  00000000  0013d24c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080050ec 	.word	0x080050ec

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	080050ec 	.word	0x080050ec

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 800059c:	1d39      	adds	r1, r7, #4
 800059e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005a2:	2201      	movs	r2, #1
 80005a4:	4803      	ldr	r0, [pc, #12]	; (80005b4 <__io_putchar+0x20>)
 80005a6:	f002 f9ad 	bl	8002904 <HAL_UART_Transmit>
  return ch;
 80005aa:	687b      	ldr	r3, [r7, #4]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	200000e4 	.word	0x200000e4

080005b8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005be:	f000 fefd 	bl	80013bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c2:	f000 fa61 	bl	8000a88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c6:	f000 fb57 	bl	8000c78 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005ca:	f000 fafd 	bl	8000bc8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005ce:	f000 fb25 	bl	8000c1c <MX_USB_OTG_FS_PCD_Init>
  MX_SPI1_Init();
 80005d2:	f000 fac3 	bl	8000b5c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // HAL_UART_Receive_IT(&huart3, &UART_RX_data, 1);

  printf("\r\n----------------------------------------------------------------- \r\n");
 80005d6:	48a0      	ldr	r0, [pc, #640]	; (8000858 <main+0x2a0>)
 80005d8:	f003 fdc2 	bl	8004160 <puts>
  printf("Version 2022, 10, 06 Cluster Control Board Ver 0.0.3 \r\n");
 80005dc:	489f      	ldr	r0, [pc, #636]	; (800085c <main+0x2a4>)
 80005de:	f003 fdbf 	bl	8004160 <puts>
  printf("0.0.1 Labview Communication Test Checked Labview RX\r\n");
 80005e2:	489f      	ldr	r0, [pc, #636]	; (8000860 <main+0x2a8>)
 80005e4:	f003 fdbc 	bl	8004160 <puts>
  printf("0.0.2 Labview Communication Test Checked Labview TX\r\n");
 80005e8:	489e      	ldr	r0, [pc, #632]	; (8000864 <main+0x2ac>)
 80005ea:	f003 fdb9 	bl	8004160 <puts>
  printf("0.0.3 Labview Communication Test Checked Data Parsing Test \r\n");
 80005ee:	489e      	ldr	r0, [pc, #632]	; (8000868 <main+0x2b0>)
 80005f0:	f003 fdb6 	bl	8004160 <puts>
  printf("0.0.4 Git Test  \r\n");
 80005f4:	489d      	ldr	r0, [pc, #628]	; (800086c <main+0x2b4>)
 80005f6:	f003 fdb3 	bl	8004160 <puts>
  printf("0.0.5 Labview Communication Test Labview Parsing Test \r\n");
 80005fa:	489d      	ldr	r0, [pc, #628]	; (8000870 <main+0x2b8>)
 80005fc:	f003 fdb0 	bl	8004160 <puts>
  printf("0.0.6 Labview Communication Test ARM Parsing Test \r\n");
 8000600:	489c      	ldr	r0, [pc, #624]	; (8000874 <main+0x2bc>)
 8000602:	f003 fdad 	bl	8004160 <puts>
  printf("0.0.7 ARM Protocol Ver 0.1 \r\n");
 8000606:	489c      	ldr	r0, [pc, #624]	; (8000878 <main+0x2c0>)
 8000608:	f003 fdaa 	bl	8004160 <puts>
  printf("0.0.8 Command Added \r\n");
 800060c:	489b      	ldr	r0, [pc, #620]	; (800087c <main+0x2c4>)
 800060e:	f003 fda7 	bl	8004160 <puts>
  printf("0.0.9 Function Added \r\n");
 8000612:	489b      	ldr	r0, [pc, #620]	; (8000880 <main+0x2c8>)
 8000614:	f003 fda4 	bl	8004160 <puts>
  /*GPIO Reset Fuction 추가*/
  printf("0.1.0 Protocal Ver 0.1 \r\n");
 8000618:	489a      	ldr	r0, [pc, #616]	; (8000884 <main+0x2cc>)
 800061a:	f003 fda1 	bl	8004160 <puts>
  printf("0.1.1 Setting Cluster ID \r\n");
 800061e:	489a      	ldr	r0, [pc, #616]	; (8000888 <main+0x2d0>)
 8000620:	f003 fd9e 	bl	8004160 <puts>
  printf("0.1.2 Setting Chip EN, CS and WR Setting \r\n");
 8000624:	4899      	ldr	r0, [pc, #612]	; (800088c <main+0x2d4>)
 8000626:	f003 fd9b 	bl	8004160 <puts>
  printf("1.0.0 TX datalenth = 2, so Total data length is 9  \r\n");
 800062a:	4899      	ldr	r0, [pc, #612]	; (8000890 <main+0x2d8>)
 800062c:	f003 fd98 	bl	8004160 <puts>
  printf("----- ------------------------------------------------------------ \r\n");
 8000630:	4898      	ldr	r0, [pc, #608]	; (8000894 <main+0x2dc>)
 8000632:	f003 fd95 	bl	8004160 <puts>
  HAL_GPIO_WritePin(GPIOE, 0x02, GPIO_PIN_RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2102      	movs	r1, #2
 800063a:	4897      	ldr	r0, [pc, #604]	; (8000898 <main+0x2e0>)
 800063c:	f001 faa4 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, CSA_Pin | CSB_Pin, GPIO_PIN_SET);
 8000640:	2201      	movs	r2, #1
 8000642:	2103      	movs	r1, #3
 8000644:	4895      	ldr	r0, [pc, #596]	; (800089c <main+0x2e4>)
 8000646:	f001 fa9f 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, WR_0_Pin | WR_1_Pin, GPIO_PIN_SET);
 800064a:	2201      	movs	r2, #1
 800064c:	2103      	movs	r1, #3
 800064e:	4894      	ldr	r0, [pc, #592]	; (80008a0 <main+0x2e8>)
 8000650:	f001 fa9a 	bl	8001b88 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int che = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	603b      	str	r3, [r7, #0]
  while (1)
  {
    HAL_Delay(5);
 8000658:	2005      	movs	r0, #5
 800065a:	f000 ff21 	bl	80014a0 <HAL_Delay>

    if (((cnt % 100) == 0))
 800065e:	4b91      	ldr	r3, [pc, #580]	; (80008a4 <main+0x2ec>)
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	4b91      	ldr	r3, [pc, #580]	; (80008a8 <main+0x2f0>)
 8000664:	fb83 1302 	smull	r1, r3, r3, r2
 8000668:	1159      	asrs	r1, r3, #5
 800066a:	17d3      	asrs	r3, r2, #31
 800066c:	1acb      	subs	r3, r1, r3
 800066e:	2164      	movs	r1, #100	; 0x64
 8000670:	fb01 f303 	mul.w	r3, r1, r3
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	2b00      	cmp	r3, #0
 8000678:	d105      	bne.n	8000686 <main+0xce>
      printf("System Count,SC%d_\r\n", cnt);
 800067a:	4b8a      	ldr	r3, [pc, #552]	; (80008a4 <main+0x2ec>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4619      	mov	r1, r3
 8000680:	488a      	ldr	r0, [pc, #552]	; (80008ac <main+0x2f4>)
 8000682:	f003 fcd1 	bl	8004028 <iprintf>
    cnt++;
 8000686:	4b87      	ldr	r3, [pc, #540]	; (80008a4 <main+0x2ec>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	3301      	adds	r3, #1
 800068c:	4a85      	ldr	r2, [pc, #532]	; (80008a4 <main+0x2ec>)
 800068e:	6013      	str	r3, [r2, #0]
    // 주기적으로 신호를 보냄으로서 정상 동작 한다는 것을 알림

    // UART 신호 수신
    for (int i = 0; i < data_length; i++)
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
 8000694:	e007      	b.n	80006a6 <main+0xee>
    {
      UART_RX_data[i] = 0;
 8000696:	4a86      	ldr	r2, [pc, #536]	; (80008b0 <main+0x2f8>)
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	4413      	add	r3, r2
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_length; i++)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	3301      	adds	r3, #1
 80006a4:	617b      	str	r3, [r7, #20]
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	2b63      	cmp	r3, #99	; 0x63
 80006aa:	ddf4      	ble.n	8000696 <main+0xde>
    }
    rcvStat = HAL_UART_Receive(&huart3, UART_RX_data, data_length, 10);
 80006ac:	230a      	movs	r3, #10
 80006ae:	2264      	movs	r2, #100	; 0x64
 80006b0:	497f      	ldr	r1, [pc, #508]	; (80008b0 <main+0x2f8>)
 80006b2:	4880      	ldr	r0, [pc, #512]	; (80008b4 <main+0x2fc>)
 80006b4:	f002 f9b8 	bl	8002a28 <HAL_UART_Receive>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	4b7e      	ldr	r3, [pc, #504]	; (80008b8 <main+0x300>)
 80006be:	701a      	strb	r2, [r3, #0]
    //  4 - 0~W : 32개의 sel 신호  + off state
    //  5 - R : RX
    //  6 - RX MUX State : 0 ~ F 16 state
    //  7 - Mux Sel : 0,1,2,3,4
    //  8 - # : end
    for (int n = 0; n < data_length; n++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	613b      	str	r3, [r7, #16]
 80006c4:	e01c      	b.n	8000700 <main+0x148>
    {
      if (UART_RX_data[n] == '+')
 80006c6:	4a7a      	ldr	r2, [pc, #488]	; (80008b0 <main+0x2f8>)
 80006c8:	693b      	ldr	r3, [r7, #16]
 80006ca:	4413      	add	r3, r2
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b2b      	cmp	r3, #43	; 0x2b
 80006d0:	d113      	bne.n	80006fa <main+0x142>
      {
        // printf("Find Start %d \r\n", n);
        // printf("11111111\r\n");
        // 프로토콜의
        if ((UART_RX_data[n + 8]) == '#')
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	3308      	adds	r3, #8
 80006d6:	4a76      	ldr	r2, [pc, #472]	; (80008b0 <main+0x2f8>)
 80006d8:	5cd3      	ldrb	r3, [r2, r3]
 80006da:	2b23      	cmp	r3, #35	; 0x23
 80006dc:	d10d      	bne.n	80006fa <main+0x142>
        {
          if (UART_RX_data[n + 1] == '1')
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	3301      	adds	r3, #1
 80006e2:	4a73      	ldr	r2, [pc, #460]	; (80008b0 <main+0x2f8>)
 80006e4:	5cd3      	ldrb	r3, [r2, r3]
 80006e6:	2b31      	cmp	r3, #49	; 0x31
 80006e8:	d102      	bne.n	80006f0 <main+0x138>
          // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);

          // 아이디 판별 식
          {
            start_char_flag = 1;
 80006ea:	4b74      	ldr	r3, [pc, #464]	; (80008bc <main+0x304>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	701a      	strb	r2, [r3, #0]
          }
          uart_cnt = n;
 80006f0:	693b      	ldr	r3, [r7, #16]
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	4b72      	ldr	r3, [pc, #456]	; (80008c0 <main+0x308>)
 80006f6:	701a      	strb	r2, [r3, #0]
          break;
 80006f8:	e005      	b.n	8000706 <main+0x14e>
    for (int n = 0; n < data_length; n++)
 80006fa:	693b      	ldr	r3, [r7, #16]
 80006fc:	3301      	adds	r3, #1
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	2b63      	cmp	r3, #99	; 0x63
 8000704:	dddf      	ble.n	80006c6 <main+0x10e>
      else
      {
        // printf("AAAAAAAA\r\n");
      }
    }
    if (start_char_flag == 1) // 만약 시작 문자와 끝문자 그리고 클러스터 지정 문자가 검출되면 start_char_flag = 1
 8000706:	4b6d      	ldr	r3, [pc, #436]	; (80008bc <main+0x304>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b01      	cmp	r3, #1
 800070c:	d1a4      	bne.n	8000658 <main+0xa0>
    {
      start_char_flag = 0;
 800070e:	4b6b      	ldr	r3, [pc, #428]	; (80008bc <main+0x304>)
 8000710:	2200      	movs	r2, #0
 8000712:	701a      	strb	r2, [r3, #0]
      for (int m = 0; m < Total_Data_Length; m++)
 8000714:	2300      	movs	r3, #0
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	e00e      	b.n	8000738 <main+0x180>
      {

        UART_RX_temp[m] = UART_RX_data[uart_cnt + m];
 800071a:	4b69      	ldr	r3, [pc, #420]	; (80008c0 <main+0x308>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	461a      	mov	r2, r3
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	4413      	add	r3, r2
 8000724:	4a62      	ldr	r2, [pc, #392]	; (80008b0 <main+0x2f8>)
 8000726:	5cd1      	ldrb	r1, [r2, r3]
 8000728:	4a66      	ldr	r2, [pc, #408]	; (80008c4 <main+0x30c>)
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	4413      	add	r3, r2
 800072e:	460a      	mov	r2, r1
 8000730:	701a      	strb	r2, [r3, #0]
      for (int m = 0; m < Total_Data_Length; m++)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	3301      	adds	r3, #1
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b08      	cmp	r3, #8
 800073c:	dded      	ble.n	800071a <main+0x162>
      }
      // 이전에 받은 데이터와 비교해서 달라졌으면 실행, 달라지지 않았으면 그대로 간다
      // 아랫 부분이 명령어를 받고 실행하는 부분이다
      for (int n = 0; n < Total_Data_Length; n++)
 800073e:	2300      	movs	r3, #0
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	e15c      	b.n	80009fe <main+0x446>
      {
        if (UART_RX_data_word[n] != UART_RX_temp[n])
 8000744:	4a60      	ldr	r2, [pc, #384]	; (80008c8 <main+0x310>)
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	4413      	add	r3, r2
 800074a:	781a      	ldrb	r2, [r3, #0]
 800074c:	495d      	ldr	r1, [pc, #372]	; (80008c4 <main+0x30c>)
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	440b      	add	r3, r1
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	429a      	cmp	r2, r3
 8000756:	f000 814f 	beq.w	80009f8 <main+0x440>
          // T 다음에 오는 숫자는?
          //////////////////////////TX Code/////////////////////////////////
          // 아스키 코드상 9 : 57  A : 65
          // 따라서 9 이하인 경우 48을 빼주면 원래 숫자가 되고
          //  A 이상인 경우 55를 빼주면 원래 숫자가 된다
          if (UART_RX_temp[Data_TX_MUX_SEL_1] > '9')
 800075a:	4b5a      	ldr	r3, [pc, #360]	; (80008c4 <main+0x30c>)
 800075c:	78db      	ldrb	r3, [r3, #3]
 800075e:	2b39      	cmp	r3, #57	; 0x39
 8000760:	d906      	bls.n	8000770 <main+0x1b8>
          {
            TX_SEL = (UART_RX_temp[Data_TX_MUX_SEL_1] - 55);
 8000762:	4b58      	ldr	r3, [pc, #352]	; (80008c4 <main+0x30c>)
 8000764:	78db      	ldrb	r3, [r3, #3]
 8000766:	3b37      	subs	r3, #55	; 0x37
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4b58      	ldr	r3, [pc, #352]	; (80008cc <main+0x314>)
 800076c:	701a      	strb	r2, [r3, #0]
 800076e:	e005      	b.n	800077c <main+0x1c4>
          }
          else
          {
            TX_SEL = (UART_RX_temp[Data_TX_MUX_SEL_1] - 48);
 8000770:	4b54      	ldr	r3, [pc, #336]	; (80008c4 <main+0x30c>)
 8000772:	78db      	ldrb	r3, [r3, #3]
 8000774:	3b30      	subs	r3, #48	; 0x30
 8000776:	b2da      	uxtb	r2, r3
 8000778:	4b54      	ldr	r3, [pc, #336]	; (80008cc <main+0x314>)
 800077a:	701a      	strb	r2, [r3, #0]
          }
          if (UART_RX_temp[Data_TX_MUX_SEL_2] > '9')
 800077c:	4b51      	ldr	r3, [pc, #324]	; (80008c4 <main+0x30c>)
 800077e:	791b      	ldrb	r3, [r3, #4]
 8000780:	2b39      	cmp	r3, #57	; 0x39
 8000782:	d906      	bls.n	8000792 <main+0x1da>
          {
            TX_SEL = (UART_RX_temp[Data_TX_MUX_SEL_2] - 55);
 8000784:	4b4f      	ldr	r3, [pc, #316]	; (80008c4 <main+0x30c>)
 8000786:	791b      	ldrb	r3, [r3, #4]
 8000788:	3b37      	subs	r3, #55	; 0x37
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b4f      	ldr	r3, [pc, #316]	; (80008cc <main+0x314>)
 800078e:	701a      	strb	r2, [r3, #0]
 8000790:	e005      	b.n	800079e <main+0x1e6>
          }
          else
          {
            TX_SEL = (UART_RX_temp[Data_TX_MUX_SEL_2] - 48);
 8000792:	4b4c      	ldr	r3, [pc, #304]	; (80008c4 <main+0x30c>)
 8000794:	791b      	ldrb	r3, [r3, #4]
 8000796:	3b30      	subs	r3, #48	; 0x30
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4b4c      	ldr	r3, [pc, #304]	; (80008cc <main+0x314>)
 800079c:	701a      	strb	r2, [r3, #0]
          }
          printf("\r\nTx Code : %c %c \r\n", UART_RX_temp[Data_TX_MUX_SEL_1], UART_RX_temp[Data_TX_MUX_SEL_2]);
 800079e:	4b49      	ldr	r3, [pc, #292]	; (80008c4 <main+0x30c>)
 80007a0:	78db      	ldrb	r3, [r3, #3]
 80007a2:	4619      	mov	r1, r3
 80007a4:	4b47      	ldr	r3, [pc, #284]	; (80008c4 <main+0x30c>)
 80007a6:	791b      	ldrb	r3, [r3, #4]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4849      	ldr	r0, [pc, #292]	; (80008d0 <main+0x318>)
 80007ac:	f003 fc3c 	bl	8004028 <iprintf>

          // R 다음에 오는 출력 신호는 ?
          //////////////////////////RX Code //////////////////////////////
          if (UART_RX_temp[Data_RX_MUX_ADDR] > '9')
 80007b0:	4b44      	ldr	r3, [pc, #272]	; (80008c4 <main+0x30c>)
 80007b2:	799b      	ldrb	r3, [r3, #6]
 80007b4:	2b39      	cmp	r3, #57	; 0x39
 80007b6:	d906      	bls.n	80007c6 <main+0x20e>
          {
            RX_ADDR = (UART_RX_temp[Data_RX_MUX_ADDR] - 55);
 80007b8:	4b42      	ldr	r3, [pc, #264]	; (80008c4 <main+0x30c>)
 80007ba:	799b      	ldrb	r3, [r3, #6]
 80007bc:	3b37      	subs	r3, #55	; 0x37
 80007be:	b2da      	uxtb	r2, r3
 80007c0:	4b44      	ldr	r3, [pc, #272]	; (80008d4 <main+0x31c>)
 80007c2:	701a      	strb	r2, [r3, #0]
 80007c4:	e005      	b.n	80007d2 <main+0x21a>
          }
          else
          {
            RX_ADDR = (UART_RX_temp[Data_RX_MUX_ADDR] - 48);
 80007c6:	4b3f      	ldr	r3, [pc, #252]	; (80008c4 <main+0x30c>)
 80007c8:	799b      	ldrb	r3, [r3, #6]
 80007ca:	3b30      	subs	r3, #48	; 0x30
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	4b41      	ldr	r3, [pc, #260]	; (80008d4 <main+0x31c>)
 80007d0:	701a      	strb	r2, [r3, #0]
          }
          printf("Rx ADDR : %d \r\n", RX_ADDR);
 80007d2:	4b40      	ldr	r3, [pc, #256]	; (80008d4 <main+0x31c>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	4619      	mov	r1, r3
 80007d8:	483f      	ldr	r0, [pc, #252]	; (80008d8 <main+0x320>)
 80007da:	f003 fc25 	bl	8004028 <iprintf>
          // 그 다음에 오는 Rx MUX Sel 신호는 ?
          if (UART_RX_temp[Data_RX_MUX_SEL] > '9')
 80007de:	4b39      	ldr	r3, [pc, #228]	; (80008c4 <main+0x30c>)
 80007e0:	79db      	ldrb	r3, [r3, #7]
 80007e2:	2b39      	cmp	r3, #57	; 0x39
 80007e4:	d906      	bls.n	80007f4 <main+0x23c>
          {
            RX_SEL = (UART_RX_temp[Data_RX_MUX_SEL] - 55);
 80007e6:	4b37      	ldr	r3, [pc, #220]	; (80008c4 <main+0x30c>)
 80007e8:	79db      	ldrb	r3, [r3, #7]
 80007ea:	3b37      	subs	r3, #55	; 0x37
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b3b      	ldr	r3, [pc, #236]	; (80008dc <main+0x324>)
 80007f0:	701a      	strb	r2, [r3, #0]
 80007f2:	e005      	b.n	8000800 <main+0x248>
          }
          else
          {
            RX_SEL = (UART_RX_temp[Data_RX_MUX_SEL] - 48);
 80007f4:	4b33      	ldr	r3, [pc, #204]	; (80008c4 <main+0x30c>)
 80007f6:	79db      	ldrb	r3, [r3, #7]
 80007f8:	3b30      	subs	r3, #48	; 0x30
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	4b37      	ldr	r3, [pc, #220]	; (80008dc <main+0x324>)
 80007fe:	701a      	strb	r2, [r3, #0]
          }
          printf("Rx SEL : %d \r\n", RX_SEL);
 8000800:	4b36      	ldr	r3, [pc, #216]	; (80008dc <main+0x324>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	4619      	mov	r1, r3
 8000806:	4836      	ldr	r0, [pc, #216]	; (80008e0 <main+0x328>)
 8000808:	f003 fc0e 	bl	8004028 <iprintf>

          ///////////////////////////////
          GPIO_Reset();
 800080c:	f000 fb72 	bl	8000ef4 <GPIO_Reset>

          HAL_Delay(5);
 8000810:	2005      	movs	r0, #5
 8000812:	f000 fe45 	bl	80014a0 <HAL_Delay>
          HAL_GPIO_WritePin(GPIOG, CSA_Pin | CSB_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	2103      	movs	r1, #3
 800081a:	4820      	ldr	r0, [pc, #128]	; (800089c <main+0x2e4>)
 800081c:	f001 f9b4 	bl	8001b88 <HAL_GPIO_WritePin>
          HAL_Delay(5);
 8000820:	2005      	movs	r0, #5
 8000822:	f000 fe3d 	bl	80014a0 <HAL_Delay>
          HAL_GPIO_WritePin(GPIOD, WR_0_Pin | WR_1_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2103      	movs	r1, #3
 800082a:	481d      	ldr	r0, [pc, #116]	; (80008a0 <main+0x2e8>)
 800082c:	f001 f9ac 	bl	8001b88 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, RX_EN_1_Pin | RX_EN_0_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2103      	movs	r1, #3
 8000834:	482b      	ldr	r0, [pc, #172]	; (80008e4 <main+0x32c>)
 8000836:	f001 f9a7 	bl	8001b88 <HAL_GPIO_WritePin>
          HAL_Delay(5);
 800083a:	2005      	movs	r0, #5
 800083c:	f000 fe30 	bl	80014a0 <HAL_Delay>

          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000840:	2101      	movs	r1, #1
 8000842:	4829      	ldr	r0, [pc, #164]	; (80008e8 <main+0x330>)
 8000844:	f001 f9b9 	bl	8001bba <HAL_GPIO_TogglePin>

          ///////////////////////////////////////////명령어 실행 파트////////////////////////////////////////////
          if (TX_SEL > 32)
 8000848:	4b20      	ldr	r3, [pc, #128]	; (80008cc <main+0x314>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b20      	cmp	r3, #32
 800084e:	d94f      	bls.n	80008f0 <main+0x338>
          {
            printf("error : TX_SEL Out Of Range \r\n");
 8000850:	4826      	ldr	r0, [pc, #152]	; (80008ec <main+0x334>)
 8000852:	f003 fc85 	bl	8004160 <puts>
 8000856:	e081      	b.n	800095c <main+0x3a4>
 8000858:	08005104 	.word	0x08005104
 800085c:	0800514c 	.word	0x0800514c
 8000860:	08005184 	.word	0x08005184
 8000864:	080051bc 	.word	0x080051bc
 8000868:	080051f4 	.word	0x080051f4
 800086c:	08005234 	.word	0x08005234
 8000870:	08005248 	.word	0x08005248
 8000874:	08005280 	.word	0x08005280
 8000878:	080052b4 	.word	0x080052b4
 800087c:	080052d4 	.word	0x080052d4
 8000880:	080052ec 	.word	0x080052ec
 8000884:	08005304 	.word	0x08005304
 8000888:	08005320 	.word	0x08005320
 800088c:	0800533c 	.word	0x0800533c
 8000890:	08005368 	.word	0x08005368
 8000894:	080053a0 	.word	0x080053a0
 8000898:	40021000 	.word	0x40021000
 800089c:	40021800 	.word	0x40021800
 80008a0:	40020c00 	.word	0x40020c00
 80008a4:	200006ac 	.word	0x200006ac
 80008a8:	51eb851f 	.word	0x51eb851f
 80008ac:	080053e8 	.word	0x080053e8
 80008b0:	20000634 	.word	0x20000634
 80008b4:	200000e4 	.word	0x200000e4
 80008b8:	200006b4 	.word	0x200006b4
 80008bc:	200006b0 	.word	0x200006b0
 80008c0:	200006a9 	.word	0x200006a9
 80008c4:	200006a0 	.word	0x200006a0
 80008c8:	20000698 	.word	0x20000698
 80008cc:	200006b1 	.word	0x200006b1
 80008d0:	08005400 	.word	0x08005400
 80008d4:	200006b2 	.word	0x200006b2
 80008d8:	08005418 	.word	0x08005418
 80008dc:	200006b3 	.word	0x200006b3
 80008e0:	08005428 	.word	0x08005428
 80008e4:	40020000 	.word	0x40020000
 80008e8:	40020400 	.word	0x40020400
 80008ec:	08005438 	.word	0x08005438
          }
          else if (TX_SEL == 32) // W 입력 받았을 경우
 80008f0:	4b59      	ldr	r3, [pc, #356]	; (8000a58 <main+0x4a0>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b20      	cmp	r3, #32
 80008f6:	d031      	beq.n	800095c <main+0x3a4>
          {
            // 아무것도 하지 않음.
          }
          else if ((TX_SEL >= 16) && (TX_SEL < 32))
 80008f8:	4b57      	ldr	r3, [pc, #348]	; (8000a58 <main+0x4a0>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b0f      	cmp	r3, #15
 80008fe:	d910      	bls.n	8000922 <main+0x36a>
 8000900:	4b55      	ldr	r3, [pc, #340]	; (8000a58 <main+0x4a0>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b1f      	cmp	r3, #31
 8000906:	d80c      	bhi.n	8000922 <main+0x36a>
          {
            HAL_GPIO_WritePin(GPIOF, 1 << (TX_SEL - 16), GPIO_PIN_SET);
 8000908:	4b53      	ldr	r3, [pc, #332]	; (8000a58 <main+0x4a0>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	3b10      	subs	r3, #16
 800090e:	2201      	movs	r2, #1
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	b29b      	uxth	r3, r3
 8000916:	2201      	movs	r2, #1
 8000918:	4619      	mov	r1, r3
 800091a:	4850      	ldr	r0, [pc, #320]	; (8000a5c <main+0x4a4>)
 800091c:	f001 f934 	bl	8001b88 <HAL_GPIO_WritePin>
 8000920:	e01c      	b.n	800095c <main+0x3a4>
          }
          else if (TX_SEL > 0)
 8000922:	4b4d      	ldr	r3, [pc, #308]	; (8000a58 <main+0x4a0>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d00b      	beq.n	8000942 <main+0x38a>
          {

            HAL_GPIO_WritePin(GPIOE, 1 << TX_SEL, GPIO_PIN_SET);
 800092a:	4b4b      	ldr	r3, [pc, #300]	; (8000a58 <main+0x4a0>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	461a      	mov	r2, r3
 8000930:	2301      	movs	r3, #1
 8000932:	4093      	lsls	r3, r2
 8000934:	b29b      	uxth	r3, r3
 8000936:	2201      	movs	r2, #1
 8000938:	4619      	mov	r1, r3
 800093a:	4849      	ldr	r0, [pc, #292]	; (8000a60 <main+0x4a8>)
 800093c:	f001 f924 	bl	8001b88 <HAL_GPIO_WritePin>
 8000940:	e00c      	b.n	800095c <main+0x3a4>
          }
          else if (TX_SEL == 0)
 8000942:	4b45      	ldr	r3, [pc, #276]	; (8000a58 <main+0x4a0>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d105      	bne.n	8000956 <main+0x39e>
          {
            // printf("%d^%d= %d \r\n", 2, 2, 1 << TX_SEL);
            HAL_GPIO_WritePin(GPIOE, 0x01, GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	2101      	movs	r1, #1
 800094e:	4844      	ldr	r0, [pc, #272]	; (8000a60 <main+0x4a8>)
 8000950:	f001 f91a 	bl	8001b88 <HAL_GPIO_WritePin>
 8000954:	e002      	b.n	800095c <main+0x3a4>
          }
          else
          {
            printf("error : TX_SEL Out Of Range \r\n");
 8000956:	4843      	ldr	r0, [pc, #268]	; (8000a64 <main+0x4ac>)
 8000958:	f003 fc02 	bl	8004160 <puts>
          }

          // RX_ADDR 세팅

          if (RX_ADDR > 16)
 800095c:	4b42      	ldr	r3, [pc, #264]	; (8000a68 <main+0x4b0>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b10      	cmp	r3, #16
 8000962:	d903      	bls.n	800096c <main+0x3b4>
          {
            printf("error : RX_ADDR Out Of Range \r\n");
 8000964:	4841      	ldr	r0, [pc, #260]	; (8000a6c <main+0x4b4>)
 8000966:	f003 fbfb 	bl	8004160 <puts>
 800096a:	e01d      	b.n	80009a8 <main+0x3f0>
          }
          else if (RX_ADDR == 16)
 800096c:	4b3e      	ldr	r3, [pc, #248]	; (8000a68 <main+0x4b0>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	2b10      	cmp	r3, #16
 8000972:	d019      	beq.n	80009a8 <main+0x3f0>
          {
            // 아무것도 하지 않음 전부 OFF GPIO Reset에서 전부 0으로 만들어주기 때문
          }
          else if (RX_ADDR > 0)
 8000974:	4b3c      	ldr	r3, [pc, #240]	; (8000a68 <main+0x4b0>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d008      	beq.n	800098e <main+0x3d6>
          {
            HAL_GPIO_WritePin(GPIOC, RX_ADDR, GPIO_PIN_SET);
 800097c:	4b3a      	ldr	r3, [pc, #232]	; (8000a68 <main+0x4b0>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	b29b      	uxth	r3, r3
 8000982:	2201      	movs	r2, #1
 8000984:	4619      	mov	r1, r3
 8000986:	483a      	ldr	r0, [pc, #232]	; (8000a70 <main+0x4b8>)
 8000988:	f001 f8fe 	bl	8001b88 <HAL_GPIO_WritePin>
 800098c:	e00c      	b.n	80009a8 <main+0x3f0>
          }
          else if (RX_ADDR == 0)
 800098e:	4b36      	ldr	r3, [pc, #216]	; (8000a68 <main+0x4b0>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d105      	bne.n	80009a2 <main+0x3ea>
          {
            HAL_GPIO_WritePin(GPIOC, 0, GPIO_PIN_SET);
 8000996:	2201      	movs	r2, #1
 8000998:	2100      	movs	r1, #0
 800099a:	4835      	ldr	r0, [pc, #212]	; (8000a70 <main+0x4b8>)
 800099c:	f001 f8f4 	bl	8001b88 <HAL_GPIO_WritePin>
 80009a0:	e002      	b.n	80009a8 <main+0x3f0>
          }
          else
          {
            printf("error : RX_ADDR Out Of Range \r\n");
 80009a2:	4832      	ldr	r0, [pc, #200]	; (8000a6c <main+0x4b4>)
 80009a4:	f003 fbdc 	bl	8004160 <puts>
          }
          // RX_MUX 세팅
          if (RX_SEL == 0)
 80009a8:	4b32      	ldr	r3, [pc, #200]	; (8000a74 <main+0x4bc>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d105      	bne.n	80009bc <main+0x404>
          {
            HAL_GPIO_WritePin(GPIOA, RX_EN_0_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2101      	movs	r1, #1
 80009b4:	4830      	ldr	r0, [pc, #192]	; (8000a78 <main+0x4c0>)
 80009b6:	f001 f8e7 	bl	8001b88 <HAL_GPIO_WritePin>
 80009ba:	e016      	b.n	80009ea <main+0x432>
          }
          else if (RX_SEL == 1)
 80009bc:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <main+0x4bc>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d105      	bne.n	80009d0 <main+0x418>
          {
            HAL_GPIO_WritePin(GPIOA, RX_EN_1_Pin, GPIO_PIN_RESET);
 80009c4:	2200      	movs	r2, #0
 80009c6:	2102      	movs	r1, #2
 80009c8:	482b      	ldr	r0, [pc, #172]	; (8000a78 <main+0x4c0>)
 80009ca:	f001 f8dd 	bl	8001b88 <HAL_GPIO_WritePin>
 80009ce:	e00c      	b.n	80009ea <main+0x432>
          }
          else if (RX_SEL == 2)
 80009d0:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <main+0x4bc>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d105      	bne.n	80009e4 <main+0x42c>
          {
            HAL_GPIO_WritePin(GPIOA, RX_EN_0_Pin | RX_EN_1_Pin, GPIO_PIN_SET);
 80009d8:	2201      	movs	r2, #1
 80009da:	2103      	movs	r1, #3
 80009dc:	4826      	ldr	r0, [pc, #152]	; (8000a78 <main+0x4c0>)
 80009de:	f001 f8d3 	bl	8001b88 <HAL_GPIO_WritePin>
 80009e2:	e002      	b.n	80009ea <main+0x432>
          }
          else
          {
            printf("error : RX_ADDR Out Of Range \r\n");
 80009e4:	4821      	ldr	r0, [pc, #132]	; (8000a6c <main+0x4b4>)
 80009e6:	f003 fbbb 	bl	8004160 <puts>
          }

          ///////////////////////////////
          HAL_Delay(5);
 80009ea:	2005      	movs	r0, #5
 80009ec:	f000 fd58 	bl	80014a0 <HAL_Delay>
          data_flag = 1;
 80009f0:	4b22      	ldr	r3, [pc, #136]	; (8000a7c <main+0x4c4>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	701a      	strb	r2, [r3, #0]
          break;
 80009f6:	e006      	b.n	8000a06 <main+0x44e>
      for (int n = 0; n < Total_Data_Length; n++)
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	3301      	adds	r3, #1
 80009fc:	60bb      	str	r3, [r7, #8]
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	2b08      	cmp	r3, #8
 8000a02:	f77f ae9f 	ble.w	8000744 <main+0x18c>
        }
      }

      // 비교 기준이 되는 이전 데이터 자리에 현재 데이터를 넣는다
      for (int k = 0; k < Total_Data_Length; k++)
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	e01d      	b.n	8000a48 <main+0x490>
      {
        UART_RX_data_word[k] = UART_RX_temp[k];
 8000a0c:	4a1c      	ldr	r2, [pc, #112]	; (8000a80 <main+0x4c8>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4413      	add	r3, r2
 8000a12:	7819      	ldrb	r1, [r3, #0]
 8000a14:	4a1b      	ldr	r2, [pc, #108]	; (8000a84 <main+0x4cc>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	460a      	mov	r2, r1
 8000a1c:	701a      	strb	r2, [r3, #0]
        if (data_flag == 1)
 8000a1e:	4b17      	ldr	r3, [pc, #92]	; (8000a7c <main+0x4c4>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d10d      	bne.n	8000a42 <main+0x48a>
        {
          if (k == 8)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2b08      	cmp	r3, #8
 8000a2a:	d103      	bne.n	8000a34 <main+0x47c>
          {

            printf("#");
 8000a2c:	2023      	movs	r0, #35	; 0x23
 8000a2e:	f003 fb13 	bl	8004058 <putchar>
 8000a32:	e006      	b.n	8000a42 <main+0x48a>
          }
          else
            printf("%c", UART_RX_data_word[k]);
 8000a34:	4a13      	ldr	r2, [pc, #76]	; (8000a84 <main+0x4cc>)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f003 fb0b 	bl	8004058 <putchar>
      for (int k = 0; k < Total_Data_Length; k++)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	3301      	adds	r3, #1
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2b08      	cmp	r3, #8
 8000a4c:	ddde      	ble.n	8000a0c <main+0x454>
        }
      }
      // printf("\r\n");
      data_flag = 0;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <main+0x4c4>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	701a      	strb	r2, [r3, #0]
    HAL_Delay(5);
 8000a54:	e600      	b.n	8000658 <main+0xa0>
 8000a56:	bf00      	nop
 8000a58:	200006b1 	.word	0x200006b1
 8000a5c:	40021400 	.word	0x40021400
 8000a60:	40021000 	.word	0x40021000
 8000a64:	08005438 	.word	0x08005438
 8000a68:	200006b2 	.word	0x200006b2
 8000a6c:	08005458 	.word	0x08005458
 8000a70:	40020800 	.word	0x40020800
 8000a74:	200006b3 	.word	0x200006b3
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	200006a8 	.word	0x200006a8
 8000a80:	200006a0 	.word	0x200006a0
 8000a84:	20000698 	.word	0x20000698

08000a88 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b094      	sub	sp, #80	; 0x50
 8000a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8e:	f107 0320 	add.w	r3, r7, #32
 8000a92:	2230      	movs	r2, #48	; 0x30
 8000a94:	2100      	movs	r1, #0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f003 fabe 	bl	8004018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
 8000aaa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aac:	2300      	movs	r3, #0
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	4b28      	ldr	r3, [pc, #160]	; (8000b54 <SystemClock_Config+0xcc>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab4:	4a27      	ldr	r2, [pc, #156]	; (8000b54 <SystemClock_Config+0xcc>)
 8000ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aba:	6413      	str	r3, [r2, #64]	; 0x40
 8000abc:	4b25      	ldr	r3, [pc, #148]	; (8000b54 <SystemClock_Config+0xcc>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ac8:	2300      	movs	r3, #0
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	4b22      	ldr	r3, [pc, #136]	; (8000b58 <SystemClock_Config+0xd0>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a21      	ldr	r2, [pc, #132]	; (8000b58 <SystemClock_Config+0xd0>)
 8000ad2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ad6:	6013      	str	r3, [r2, #0]
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	; (8000b58 <SystemClock_Config+0xd0>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ae8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aee:	2302      	movs	r3, #2
 8000af0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000af2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000af8:	2304      	movs	r3, #4
 8000afa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000afc:	23a8      	movs	r3, #168	; 0xa8
 8000afe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b00:	2302      	movs	r3, #2
 8000b02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b04:	2307      	movs	r3, #7
 8000b06:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b08:	f107 0320 	add.w	r3, r7, #32
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f001 f98b 	bl	8001e28 <HAL_RCC_OscConfig>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b18:	f000 fa1c 	bl	8000f54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b20:	2302      	movs	r3, #2
 8000b22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	2105      	movs	r1, #5
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 fbec 	bl	8002318 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b46:	f000 fa05 	bl	8000f54 <Error_Handler>
  }
}
 8000b4a:	bf00      	nop
 8000b4c:	3750      	adds	r7, #80	; 0x50
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40023800 	.word	0x40023800
 8000b58:	40007000 	.word	0x40007000

08000b5c <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b60:	4b17      	ldr	r3, [pc, #92]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b62:	4a18      	ldr	r2, [pc, #96]	; (8000bc4 <MX_SPI1_Init+0x68>)
 8000b64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b66:	4b16      	ldr	r3, [pc, #88]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b6e:	4b14      	ldr	r3, [pc, #80]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b74:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b7a:	4b11      	ldr	r3, [pc, #68]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b80:	4b0f      	ldr	r3, [pc, #60]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b86:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b8c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b8e:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b94:	4b0a      	ldr	r3, [pc, #40]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b9a:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ba0:	4b07      	ldr	r3, [pc, #28]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000ba6:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000ba8:	220a      	movs	r2, #10
 8000baa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bac:	4804      	ldr	r0, [pc, #16]	; (8000bc0 <MX_SPI1_Init+0x64>)
 8000bae:	f001 fdd3 	bl	8002758 <HAL_SPI_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000bb8:	f000 f9cc 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	2000008c 	.word	0x2000008c
 8000bc4:	40013000 	.word	0x40013000

08000bc8 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bce:	4a12      	ldr	r2, [pc, #72]	; (8000c18 <MX_USART3_UART_Init+0x50>)
 8000bd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bd2:	4b10      	ldr	r3, [pc, #64]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bda:	4b0e      	ldr	r3, [pc, #56]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000be6:	4b0b      	ldr	r3, [pc, #44]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bec:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bee:	220c      	movs	r2, #12
 8000bf0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf2:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000c00:	f001 fe33 	bl	800286a <HAL_UART_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000c0a:	f000 f9a3 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200000e4 	.word	0x200000e4
 8000c18:	40004800 	.word	0x40004800

08000c1c <MX_USB_OTG_FS_PCD_Init>:
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c22:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000c26:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000c28:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c2a:	2204      	movs	r2, #4
 8000c2c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c30:	2202      	movs	r2, #2
 8000c32:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c3c:	2202      	movs	r2, #2
 8000c3e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000c4c:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000c52:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000c5e:	4805      	ldr	r0, [pc, #20]	; (8000c74 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c60:	f000 ffc5 	bl	8001bee <HAL_PCD_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000c6a:	f000 f973 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000128 	.word	0x20000128

08000c78 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08e      	sub	sp, #56	; 0x38
 8000c7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	623b      	str	r3, [r7, #32]
 8000c92:	4b8b      	ldr	r3, [pc, #556]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a8a      	ldr	r2, [pc, #552]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000c98:	f043 0310 	orr.w	r3, r3, #16
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b88      	ldr	r3, [pc, #544]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0310 	and.w	r3, r3, #16
 8000ca6:	623b      	str	r3, [r7, #32]
 8000ca8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
 8000cae:	4b84      	ldr	r3, [pc, #528]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a83      	ldr	r2, [pc, #524]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000cb4:	f043 0304 	orr.w	r3, r3, #4
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b81      	ldr	r3, [pc, #516]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0304 	and.w	r3, r3, #4
 8000cc2:	61fb      	str	r3, [r7, #28]
 8000cc4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61bb      	str	r3, [r7, #24]
 8000cca:	4b7d      	ldr	r3, [pc, #500]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a7c      	ldr	r2, [pc, #496]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000cd0:	f043 0320 	orr.w	r3, r3, #32
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b7a      	ldr	r3, [pc, #488]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0320 	and.w	r3, r3, #32
 8000cde:	61bb      	str	r3, [r7, #24]
 8000ce0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	4b76      	ldr	r3, [pc, #472]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a75      	ldr	r2, [pc, #468]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b73      	ldr	r3, [pc, #460]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	613b      	str	r3, [r7, #16]
 8000d02:	4b6f      	ldr	r3, [pc, #444]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a6e      	ldr	r2, [pc, #440]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0e:	4b6c      	ldr	r3, [pc, #432]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	613b      	str	r3, [r7, #16]
 8000d18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	4b68      	ldr	r3, [pc, #416]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	4a67      	ldr	r2, [pc, #412]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d24:	f043 0302 	orr.w	r3, r3, #2
 8000d28:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2a:	4b65      	ldr	r3, [pc, #404]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	60bb      	str	r3, [r7, #8]
 8000d3a:	4b61      	ldr	r3, [pc, #388]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	4a60      	ldr	r2, [pc, #384]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d44:	6313      	str	r3, [r2, #48]	; 0x30
 8000d46:	4b5e      	ldr	r3, [pc, #376]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	607b      	str	r3, [r7, #4]
 8000d56:	4b5a      	ldr	r3, [pc, #360]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	4a59      	ldr	r2, [pc, #356]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d5c:	f043 0308 	orr.w	r3, r3, #8
 8000d60:	6313      	str	r3, [r2, #48]	; 0x30
 8000d62:	4b57      	ldr	r3, [pc, #348]	; (8000ec0 <MX_GPIO_Init+0x248>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	f003 0308 	and.w	r3, r3, #8
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TX_MUX_SEL_2_Pin | TX_MUX_SEL_3_Pin | TX_MUX_SEL_4_Pin | TX_MUX_SEL_5_Pin | TX_MUX_SEL_6_Pin | TX_MUX_SEL_7_Pin | TX_MUX_SEL_8_Pin | TX_MUX_SEL_9_Pin | TX_MUX_SEL_10_Pin | TX_MUX_SEL_11_Pin | TX_MUX_SEL_12_Pin | TX_MUX_SEL_13_Pin | TX_MUX_SEL_14_Pin | TX_MUX_SEL_15_Pin | TX_MUX_SEL_0_Pin | TX_MUX_SEL_1_Pin, GPIO_PIN_RESET);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000d74:	4853      	ldr	r0, [pc, #332]	; (8000ec4 <MX_GPIO_Init+0x24c>)
 8000d76:	f000 ff07 	bl	8001b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TX_MUX_SEL_16_Pin | TX_MUX_SEL_17_Pin | TX_MUX_SEL_18_Pin | TX_MUX_SEL_19_Pin | TX_MUX_SEL_20_Pin | TX_MUX_SEL_21_Pin | TX_MUX_SEL_22_Pin | TX_MUX_SEL_23_Pin | TX_MUX_SEL_24_Pin | TX_MUX_SEL_25_Pin | TX_MUX_SEL_26_Pin | TX_MUX_SEL_27_Pin | TX_MUX_SEL_28_Pin | TX_MUX_SEL_29_Pin | TX_MUX_SEL_30_Pin | TX_MUX_SEL_31_Pin, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000d80:	4851      	ldr	r0, [pc, #324]	; (8000ec8 <MX_GPIO_Init+0x250>)
 8000d82:	f000 ff01 	bl	8001b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RX_ADDR_0_Pin | RX_ADDR_1_Pin | RX_ADDR_2_Pin | RX_ADDR_3_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	210f      	movs	r1, #15
 8000d8a:	4850      	ldr	r0, [pc, #320]	; (8000ecc <MX_GPIO_Init+0x254>)
 8000d8c:	f000 fefc 	bl	8001b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RX_EN_0_Pin | RX_EN_1_Pin | GPIO_PIN_2, GPIO_PIN_RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2107      	movs	r1, #7
 8000d94:	484e      	ldr	r0, [pc, #312]	; (8000ed0 <MX_GPIO_Init+0x258>)
 8000d96:	f000 fef7 	bl	8001b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin | GPIO_PIN_10 | GPIO_PIN_11 | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f644 4181 	movw	r1, #19585	; 0x4c81
 8000da0:	484c      	ldr	r0, [pc, #304]	; (8000ed4 <MX_GPIO_Init+0x25c>)
 8000da2:	f000 fef1 	bl	8001b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CSA_Pin | CSB_Pin | USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2143      	movs	r1, #67	; 0x43
 8000daa:	484b      	ldr	r0, [pc, #300]	; (8000ed8 <MX_GPIO_Init+0x260>)
 8000dac:	f000 feec 	bl	8001b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, WR_0_Pin | WR_1_Pin, GPIO_PIN_RESET);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2103      	movs	r1, #3
 8000db4:	4849      	ldr	r0, [pc, #292]	; (8000edc <MX_GPIO_Init+0x264>)
 8000db6:	f000 fee7 	bl	8001b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TX_MUX_SEL_2_Pin TX_MUX_SEL_3_Pin TX_MUX_SEL_4_Pin TX_MUX_SEL_5_Pin
                           TX_MUX_SEL_6_Pin TX_MUX_SEL_7_Pin TX_MUX_SEL_8_Pin TX_MUX_SEL_9_Pin
                           TX_MUX_SEL_10_Pin TX_MUX_SEL_11_Pin TX_MUX_SEL_12_Pin TX_MUX_SEL_13_Pin
                           TX_MUX_SEL_14_Pin TX_MUX_SEL_15_Pin TX_MUX_SEL_0_Pin TX_MUX_SEL_1_Pin */
  GPIO_InitStruct.Pin = TX_MUX_SEL_2_Pin | TX_MUX_SEL_3_Pin | TX_MUX_SEL_4_Pin | TX_MUX_SEL_5_Pin | TX_MUX_SEL_6_Pin | TX_MUX_SEL_7_Pin | TX_MUX_SEL_8_Pin | TX_MUX_SEL_9_Pin | TX_MUX_SEL_10_Pin | TX_MUX_SEL_11_Pin | TX_MUX_SEL_12_Pin | TX_MUX_SEL_13_Pin | TX_MUX_SEL_14_Pin | TX_MUX_SEL_15_Pin | TX_MUX_SEL_0_Pin | TX_MUX_SEL_1_Pin;
 8000dba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	483c      	ldr	r0, [pc, #240]	; (8000ec4 <MX_GPIO_Init+0x24c>)
 8000dd4:	f000 fd2c 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000dd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dde:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000de2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000de8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dec:	4619      	mov	r1, r3
 8000dee:	4837      	ldr	r0, [pc, #220]	; (8000ecc <MX_GPIO_Init+0x254>)
 8000df0:	f000 fd1e 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : TX_MUX_SEL_16_Pin TX_MUX_SEL_17_Pin TX_MUX_SEL_18_Pin TX_MUX_SEL_19_Pin
                           TX_MUX_SEL_20_Pin TX_MUX_SEL_21_Pin TX_MUX_SEL_22_Pin TX_MUX_SEL_23_Pin
                           TX_MUX_SEL_24_Pin TX_MUX_SEL_25_Pin TX_MUX_SEL_26_Pin TX_MUX_SEL_27_Pin
                           TX_MUX_SEL_28_Pin TX_MUX_SEL_29_Pin TX_MUX_SEL_30_Pin TX_MUX_SEL_31_Pin */
  GPIO_InitStruct.Pin = TX_MUX_SEL_16_Pin | TX_MUX_SEL_17_Pin | TX_MUX_SEL_18_Pin | TX_MUX_SEL_19_Pin | TX_MUX_SEL_20_Pin | TX_MUX_SEL_21_Pin | TX_MUX_SEL_22_Pin | TX_MUX_SEL_23_Pin | TX_MUX_SEL_24_Pin | TX_MUX_SEL_25_Pin | TX_MUX_SEL_26_Pin | TX_MUX_SEL_27_Pin | TX_MUX_SEL_28_Pin | TX_MUX_SEL_29_Pin | TX_MUX_SEL_30_Pin | TX_MUX_SEL_31_Pin;
 8000df4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e02:	2300      	movs	r3, #0
 8000e04:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	482e      	ldr	r0, [pc, #184]	; (8000ec8 <MX_GPIO_Init+0x250>)
 8000e0e:	f000 fd0f 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : RX_ADDR_0_Pin RX_ADDR_1_Pin RX_ADDR_2_Pin RX_ADDR_3_Pin */
  GPIO_InitStruct.Pin = RX_ADDR_0_Pin | RX_ADDR_1_Pin | RX_ADDR_2_Pin | RX_ADDR_3_Pin;
 8000e12:	230f      	movs	r3, #15
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e16:	2301      	movs	r3, #1
 8000e18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e26:	4619      	mov	r1, r3
 8000e28:	4828      	ldr	r0, [pc, #160]	; (8000ecc <MX_GPIO_Init+0x254>)
 8000e2a:	f000 fd01 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : RX_EN_0_Pin RX_EN_1_Pin PA2 */
  GPIO_InitStruct.Pin = RX_EN_0_Pin | RX_EN_1_Pin | GPIO_PIN_2;
 8000e2e:	2307      	movs	r3, #7
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e32:	2301      	movs	r3, #1
 8000e34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	4619      	mov	r1, r3
 8000e44:	4822      	ldr	r0, [pc, #136]	; (8000ed0 <MX_GPIO_Init+0x258>)
 8000e46:	f000 fcf3 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB10 PB11 LD3_Pin
                           LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin | GPIO_PIN_10 | GPIO_PIN_11 | LD3_Pin | LD2_Pin;
 8000e4a:	f644 4381 	movw	r3, #19585	; 0x4c81
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e60:	4619      	mov	r1, r3
 8000e62:	481c      	ldr	r0, [pc, #112]	; (8000ed4 <MX_GPIO_Init+0x25c>)
 8000e64:	f000 fce4 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSA_Pin CSB_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = CSA_Pin | CSB_Pin | USB_PowerSwitchOn_Pin;
 8000e68:	2343      	movs	r3, #67	; 0x43
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e74:	2300      	movs	r3, #0
 8000e76:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4816      	ldr	r0, [pc, #88]	; (8000ed8 <MX_GPIO_Init+0x260>)
 8000e80:	f000 fcd6 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e84:	2380      	movs	r3, #128	; 0x80
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e94:	4619      	mov	r1, r3
 8000e96:	4810      	ldr	r0, [pc, #64]	; (8000ed8 <MX_GPIO_Init+0x260>)
 8000e98:	f000 fcca 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : WR_0_Pin WR_1_Pin */
  GPIO_InitStruct.Pin = WR_0_Pin | WR_1_Pin;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	480a      	ldr	r0, [pc, #40]	; (8000edc <MX_GPIO_Init+0x264>)
 8000eb4:	f000 fcbc 	bl	8001830 <HAL_GPIO_Init>
}
 8000eb8:	bf00      	nop
 8000eba:	3738      	adds	r7, #56	; 0x38
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	40021400 	.word	0x40021400
 8000ecc:	40020800 	.word	0x40020800
 8000ed0:	40020000 	.word	0x40020000
 8000ed4:	40020400 	.word	0x40020400
 8000ed8:	40021800 	.word	0x40021800
 8000edc:	40020c00 	.word	0x40020c00

08000ee0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
    // ?��?��?�� 1개�?? ?��?��?���? ?��?��?��?���? 발생?��?��?��.
    // HAL_UART_Receive_IT(&huart3, &UART_RX_data, 1);
    // HAL_UART_Transmit(&huart3, &UART_RX_data, 1, 1000);
    // uart_flag = 1;
  }
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <GPIO_Reset>:
void GPIO_Reset()
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOE, TX_MUX_SEL_2_Pin | TX_MUX_SEL_3_Pin | TX_MUX_SEL_4_Pin | TX_MUX_SEL_5_Pin | TX_MUX_SEL_6_Pin | TX_MUX_SEL_7_Pin | TX_MUX_SEL_8_Pin | TX_MUX_SEL_9_Pin | TX_MUX_SEL_10_Pin | TX_MUX_SEL_11_Pin | TX_MUX_SEL_12_Pin | TX_MUX_SEL_13_Pin | TX_MUX_SEL_14_Pin | TX_MUX_SEL_15_Pin | TX_MUX_SEL_0_Pin | TX_MUX_SEL_1_Pin, GPIO_PIN_RESET);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000efe:	480f      	ldr	r0, [pc, #60]	; (8000f3c <GPIO_Reset+0x48>)
 8000f00:	f000 fe42 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, TX_MUX_SEL_16_Pin | TX_MUX_SEL_17_Pin | TX_MUX_SEL_18_Pin | TX_MUX_SEL_19_Pin | TX_MUX_SEL_20_Pin | TX_MUX_SEL_21_Pin | TX_MUX_SEL_22_Pin | TX_MUX_SEL_23_Pin | TX_MUX_SEL_24_Pin | TX_MUX_SEL_25_Pin | TX_MUX_SEL_26_Pin | TX_MUX_SEL_27_Pin | TX_MUX_SEL_28_Pin | TX_MUX_SEL_29_Pin | TX_MUX_SEL_30_Pin | TX_MUX_SEL_31_Pin, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000f0a:	480d      	ldr	r0, [pc, #52]	; (8000f40 <GPIO_Reset+0x4c>)
 8000f0c:	f000 fe3c 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, RX_ADDR_0_Pin | RX_ADDR_1_Pin | RX_ADDR_2_Pin | RX_ADDR_3_Pin, GPIO_PIN_RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	210f      	movs	r1, #15
 8000f14:	480b      	ldr	r0, [pc, #44]	; (8000f44 <GPIO_Reset+0x50>)
 8000f16:	f000 fe37 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, RX_EN_0_Pin | RX_EN_1_Pin, GPIO_PIN_RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2103      	movs	r1, #3
 8000f1e:	480a      	ldr	r0, [pc, #40]	; (8000f48 <GPIO_Reset+0x54>)
 8000f20:	f000 fe32 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, CSA_Pin | CSB_Pin, GPIO_PIN_RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2103      	movs	r1, #3
 8000f28:	4808      	ldr	r0, [pc, #32]	; (8000f4c <GPIO_Reset+0x58>)
 8000f2a:	f000 fe2d 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, WR_0_Pin | WR_1_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2103      	movs	r1, #3
 8000f32:	4807      	ldr	r0, [pc, #28]	; (8000f50 <GPIO_Reset+0x5c>)
 8000f34:	f000 fe28 	bl	8001b88 <HAL_GPIO_WritePin>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40021400 	.word	0x40021400
 8000f44:	40020800 	.word	0x40020800
 8000f48:	40020000 	.word	0x40020000
 8000f4c:	40021800 	.word	0x40021800
 8000f50:	40020c00 	.word	0x40020c00

08000f54 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f58:	b672      	cpsid	i
}
 8000f5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <Error_Handler+0x8>
	...

08000f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b10      	ldr	r3, [pc, #64]	; (8000fac <HAL_MspInit+0x4c>)
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6e:	4a0f      	ldr	r2, [pc, #60]	; (8000fac <HAL_MspInit+0x4c>)
 8000f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f74:	6453      	str	r3, [r2, #68]	; 0x44
 8000f76:	4b0d      	ldr	r3, [pc, #52]	; (8000fac <HAL_MspInit+0x4c>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	603b      	str	r3, [r7, #0]
 8000f86:	4b09      	ldr	r3, [pc, #36]	; (8000fac <HAL_MspInit+0x4c>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8a:	4a08      	ldr	r2, [pc, #32]	; (8000fac <HAL_MspInit+0x4c>)
 8000f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f90:	6413      	str	r3, [r2, #64]	; 0x40
 8000f92:	4b06      	ldr	r3, [pc, #24]	; (8000fac <HAL_MspInit+0x4c>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800

08000fb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a19      	ldr	r2, [pc, #100]	; (8001034 <HAL_SPI_MspInit+0x84>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d12b      	bne.n	800102a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	4b18      	ldr	r3, [pc, #96]	; (8001038 <HAL_SPI_MspInit+0x88>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	4a17      	ldr	r2, [pc, #92]	; (8001038 <HAL_SPI_MspInit+0x88>)
 8000fdc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <HAL_SPI_MspInit+0x88>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_SPI_MspInit+0x88>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a10      	ldr	r2, [pc, #64]	; (8001038 <HAL_SPI_MspInit+0x88>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <HAL_SPI_MspInit+0x88>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800100a:	23e0      	movs	r3, #224	; 0xe0
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100e:	2302      	movs	r3, #2
 8001010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001016:	2303      	movs	r3, #3
 8001018:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800101a:	2305      	movs	r3, #5
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	4805      	ldr	r0, [pc, #20]	; (800103c <HAL_SPI_MspInit+0x8c>)
 8001026:	f000 fc03 	bl	8001830 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800102a:	bf00      	nop
 800102c:	3728      	adds	r7, #40	; 0x28
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40013000 	.word	0x40013000
 8001038:	40023800 	.word	0x40023800
 800103c:	40020000 	.word	0x40020000

08001040 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a1d      	ldr	r2, [pc, #116]	; (80010d4 <HAL_UART_MspInit+0x94>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d134      	bne.n	80010cc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <HAL_UART_MspInit+0x98>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	4a1b      	ldr	r2, [pc, #108]	; (80010d8 <HAL_UART_MspInit+0x98>)
 800106c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001070:	6413      	str	r3, [r2, #64]	; 0x40
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <HAL_UART_MspInit+0x98>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001076:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <HAL_UART_MspInit+0x98>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a14      	ldr	r2, [pc, #80]	; (80010d8 <HAL_UART_MspInit+0x98>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_UART_MspInit+0x98>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800109a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800109e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a0:	2302      	movs	r3, #2
 80010a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a8:	2303      	movs	r3, #3
 80010aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010ac:	2307      	movs	r3, #7
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4619      	mov	r1, r3
 80010b6:	4809      	ldr	r0, [pc, #36]	; (80010dc <HAL_UART_MspInit+0x9c>)
 80010b8:	f000 fbba 	bl	8001830 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80010bc:	2200      	movs	r2, #0
 80010be:	2100      	movs	r1, #0
 80010c0:	2027      	movs	r0, #39	; 0x27
 80010c2:	f000 faec 	bl	800169e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010c6:	2027      	movs	r0, #39	; 0x27
 80010c8:	f000 fb05 	bl	80016d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010cc:	bf00      	nop
 80010ce:	3728      	adds	r7, #40	; 0x28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40004800 	.word	0x40004800
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40020c00 	.word	0x40020c00

080010e0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	; 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001100:	d13f      	bne.n	8001182 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	4b21      	ldr	r3, [pc, #132]	; (800118c <HAL_PCD_MspInit+0xac>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a20      	ldr	r2, [pc, #128]	; (800118c <HAL_PCD_MspInit+0xac>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <HAL_PCD_MspInit+0xac>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	613b      	str	r3, [r7, #16]
 800111c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800111e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	2302      	movs	r3, #2
 8001126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112c:	2303      	movs	r3, #3
 800112e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001130:	230a      	movs	r3, #10
 8001132:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	4619      	mov	r1, r3
 800113a:	4815      	ldr	r0, [pc, #84]	; (8001190 <HAL_PCD_MspInit+0xb0>)
 800113c:	f000 fb78 	bl	8001830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001140:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001146:	2300      	movs	r3, #0
 8001148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	4619      	mov	r1, r3
 8001154:	480e      	ldr	r0, [pc, #56]	; (8001190 <HAL_PCD_MspInit+0xb0>)
 8001156:	f000 fb6b 	bl	8001830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800115a:	4b0c      	ldr	r3, [pc, #48]	; (800118c <HAL_PCD_MspInit+0xac>)
 800115c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800115e:	4a0b      	ldr	r2, [pc, #44]	; (800118c <HAL_PCD_MspInit+0xac>)
 8001160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001164:	6353      	str	r3, [r2, #52]	; 0x34
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	4b08      	ldr	r3, [pc, #32]	; (800118c <HAL_PCD_MspInit+0xac>)
 800116c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116e:	4a07      	ldr	r2, [pc, #28]	; (800118c <HAL_PCD_MspInit+0xac>)
 8001170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001174:	6453      	str	r3, [r2, #68]	; 0x44
 8001176:	4b05      	ldr	r3, [pc, #20]	; (800118c <HAL_PCD_MspInit+0xac>)
 8001178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001182:	bf00      	nop
 8001184:	3728      	adds	r7, #40	; 0x28
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023800 	.word	0x40023800
 8001190:	40020000 	.word	0x40020000

08001194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001198:	e7fe      	b.n	8001198 <NMI_Handler+0x4>

0800119a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800119e:	e7fe      	b.n	800119e <HardFault_Handler+0x4>

080011a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <MemManage_Handler+0x4>

080011a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011aa:	e7fe      	b.n	80011aa <BusFault_Handler+0x4>

080011ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b0:	e7fe      	b.n	80011b0 <UsageFault_Handler+0x4>

080011b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e0:	f000 f93e 	bl	8001460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80011ec:	4802      	ldr	r0, [pc, #8]	; (80011f8 <USART3_IRQHandler+0x10>)
 80011ee:	f001 fcbd 	bl	8002b6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200000e4 	.word	0x200000e4

080011fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00a      	b.n	8001224 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800120e:	f3af 8000 	nop.w
 8001212:	4601      	mov	r1, r0
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	60ba      	str	r2, [r7, #8]
 800121a:	b2ca      	uxtb	r2, r1
 800121c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	dbf0      	blt.n	800120e <_read+0x12>
	}

return len;
 800122c:	687b      	ldr	r3, [r7, #4]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b086      	sub	sp, #24
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	e009      	b.n	800125c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	60ba      	str	r2, [r7, #8]
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f99f 	bl	8000594 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3301      	adds	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	429a      	cmp	r2, r3
 8001262:	dbf1      	blt.n	8001248 <_write+0x12>
	}
	return len;
 8001264:	687b      	ldr	r3, [r7, #4]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <_close>:

int _close(int file)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
	return -1;
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
 800128e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001296:	605a      	str	r2, [r3, #4]
	return 0;
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <_isatty>:

int _isatty(int file)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
	return 1;
 80012ae:	2301      	movs	r3, #1
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
	return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
	...

080012d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e0:	4a14      	ldr	r2, [pc, #80]	; (8001334 <_sbrk+0x5c>)
 80012e2:	4b15      	ldr	r3, [pc, #84]	; (8001338 <_sbrk+0x60>)
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <_sbrk+0x64>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d102      	bne.n	80012fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f4:	4b11      	ldr	r3, [pc, #68]	; (800133c <_sbrk+0x64>)
 80012f6:	4a12      	ldr	r2, [pc, #72]	; (8001340 <_sbrk+0x68>)
 80012f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fa:	4b10      	ldr	r3, [pc, #64]	; (800133c <_sbrk+0x64>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	429a      	cmp	r2, r3
 8001306:	d207      	bcs.n	8001318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001308:	f002 fe5c 	bl	8003fc4 <__errno>
 800130c:	4603      	mov	r3, r0
 800130e:	220c      	movs	r2, #12
 8001310:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	e009      	b.n	800132c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800131e:	4b07      	ldr	r3, [pc, #28]	; (800133c <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	4a05      	ldr	r2, [pc, #20]	; (800133c <_sbrk+0x64>)
 8001328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20030000 	.word	0x20030000
 8001338:	00000400 	.word	0x00000400
 800133c:	200006b8 	.word	0x200006b8
 8001340:	200006d0 	.word	0x200006d0

08001344 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <SystemInit+0x20>)
 800134a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800134e:	4a05      	ldr	r2, [pc, #20]	; (8001364 <SystemInit+0x20>)
 8001350:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001354:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001368:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013a0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800136c:	480d      	ldr	r0, [pc, #52]	; (80013a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800136e:	490e      	ldr	r1, [pc, #56]	; (80013a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001370:	4a0e      	ldr	r2, [pc, #56]	; (80013ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001374:	e002      	b.n	800137c <LoopCopyDataInit>

08001376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800137a:	3304      	adds	r3, #4

0800137c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800137c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001380:	d3f9      	bcc.n	8001376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001382:	4a0b      	ldr	r2, [pc, #44]	; (80013b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001384:	4c0b      	ldr	r4, [pc, #44]	; (80013b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001388:	e001      	b.n	800138e <LoopFillZerobss>

0800138a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800138a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800138c:	3204      	adds	r2, #4

0800138e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001390:	d3fb      	bcc.n	800138a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001392:	f7ff ffd7 	bl	8001344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001396:	f002 fe1b 	bl	8003fd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800139a:	f7ff f90d 	bl	80005b8 <main>
  bx  lr    
 800139e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80013a0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80013a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80013ac:	08005538 	.word	0x08005538
  ldr r2, =_sbss
 80013b0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80013b4:	200006d0 	.word	0x200006d0

080013b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013b8:	e7fe      	b.n	80013b8 <ADC_IRQHandler>
	...

080013bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013c0:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <HAL_Init+0x40>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a0d      	ldr	r2, [pc, #52]	; (80013fc <HAL_Init+0x40>)
 80013c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <HAL_Init+0x40>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a0a      	ldr	r2, [pc, #40]	; (80013fc <HAL_Init+0x40>)
 80013d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <HAL_Init+0x40>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a07      	ldr	r2, [pc, #28]	; (80013fc <HAL_Init+0x40>)
 80013de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e4:	2003      	movs	r0, #3
 80013e6:	f000 f94f 	bl	8001688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ea:	2000      	movs	r0, #0
 80013ec:	f000 f808 	bl	8001400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013f0:	f7ff fdb6 	bl	8000f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023c00 	.word	0x40023c00

08001400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001408:	4b12      	ldr	r3, [pc, #72]	; (8001454 <HAL_InitTick+0x54>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <HAL_InitTick+0x58>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	4619      	mov	r1, r3
 8001412:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001416:	fbb3 f3f1 	udiv	r3, r3, r1
 800141a:	fbb2 f3f3 	udiv	r3, r2, r3
 800141e:	4618      	mov	r0, r3
 8001420:	f000 f967 	bl	80016f2 <HAL_SYSTICK_Config>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e00e      	b.n	800144c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b0f      	cmp	r3, #15
 8001432:	d80a      	bhi.n	800144a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001434:	2200      	movs	r2, #0
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	f04f 30ff 	mov.w	r0, #4294967295
 800143c:	f000 f92f 	bl	800169e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001440:	4a06      	ldr	r2, [pc, #24]	; (800145c <HAL_InitTick+0x5c>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
 8001448:	e000      	b.n	800144c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
}
 800144c:	4618      	mov	r0, r3
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000000 	.word	0x20000000
 8001458:	20000008 	.word	0x20000008
 800145c:	20000004 	.word	0x20000004

08001460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001464:	4b06      	ldr	r3, [pc, #24]	; (8001480 <HAL_IncTick+0x20>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	461a      	mov	r2, r3
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <HAL_IncTick+0x24>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4413      	add	r3, r2
 8001470:	4a04      	ldr	r2, [pc, #16]	; (8001484 <HAL_IncTick+0x24>)
 8001472:	6013      	str	r3, [r2, #0]
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	20000008 	.word	0x20000008
 8001484:	200006bc 	.word	0x200006bc

08001488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return uwTick;
 800148c:	4b03      	ldr	r3, [pc, #12]	; (800149c <HAL_GetTick+0x14>)
 800148e:	681b      	ldr	r3, [r3, #0]
}
 8001490:	4618      	mov	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	200006bc 	.word	0x200006bc

080014a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014a8:	f7ff ffee 	bl	8001488 <HAL_GetTick>
 80014ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014b8:	d005      	beq.n	80014c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <HAL_Delay+0x44>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4413      	add	r3, r2
 80014c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014c6:	bf00      	nop
 80014c8:	f7ff ffde 	bl	8001488 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d8f7      	bhi.n	80014c8 <HAL_Delay+0x28>
  {
  }
}
 80014d8:	bf00      	nop
 80014da:	bf00      	nop
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000008 	.word	0x20000008

080014e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f8:	4b0c      	ldr	r3, [pc, #48]	; (800152c <__NVIC_SetPriorityGrouping+0x44>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001504:	4013      	ands	r3, r2
 8001506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001510:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001514:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800151a:	4a04      	ldr	r2, [pc, #16]	; (800152c <__NVIC_SetPriorityGrouping+0x44>)
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	60d3      	str	r3, [r2, #12]
}
 8001520:	bf00      	nop
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <__NVIC_GetPriorityGrouping+0x18>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	0a1b      	lsrs	r3, r3, #8
 800153a:	f003 0307 	and.w	r3, r3, #7
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	2b00      	cmp	r3, #0
 800155c:	db0b      	blt.n	8001576 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	f003 021f 	and.w	r2, r3, #31
 8001564:	4907      	ldr	r1, [pc, #28]	; (8001584 <__NVIC_EnableIRQ+0x38>)
 8001566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156a:	095b      	lsrs	r3, r3, #5
 800156c:	2001      	movs	r0, #1
 800156e:	fa00 f202 	lsl.w	r2, r0, r2
 8001572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	e000e100 	.word	0xe000e100

08001588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	6039      	str	r1, [r7, #0]
 8001592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001598:	2b00      	cmp	r3, #0
 800159a:	db0a      	blt.n	80015b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	490c      	ldr	r1, [pc, #48]	; (80015d4 <__NVIC_SetPriority+0x4c>)
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	0112      	lsls	r2, r2, #4
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	440b      	add	r3, r1
 80015ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015b0:	e00a      	b.n	80015c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4908      	ldr	r1, [pc, #32]	; (80015d8 <__NVIC_SetPriority+0x50>)
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	f003 030f 	and.w	r3, r3, #15
 80015be:	3b04      	subs	r3, #4
 80015c0:	0112      	lsls	r2, r2, #4
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	440b      	add	r3, r1
 80015c6:	761a      	strb	r2, [r3, #24]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000e100 	.word	0xe000e100
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	; 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f1c3 0307 	rsb	r3, r3, #7
 80015f6:	2b04      	cmp	r3, #4
 80015f8:	bf28      	it	cs
 80015fa:	2304      	movcs	r3, #4
 80015fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3304      	adds	r3, #4
 8001602:	2b06      	cmp	r3, #6
 8001604:	d902      	bls.n	800160c <NVIC_EncodePriority+0x30>
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	3b03      	subs	r3, #3
 800160a:	e000      	b.n	800160e <NVIC_EncodePriority+0x32>
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	f04f 32ff 	mov.w	r2, #4294967295
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43da      	mvns	r2, r3
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	401a      	ands	r2, r3
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001624:	f04f 31ff 	mov.w	r1, #4294967295
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	fa01 f303 	lsl.w	r3, r1, r3
 800162e:	43d9      	mvns	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	4313      	orrs	r3, r2
         );
}
 8001636:	4618      	mov	r0, r3
 8001638:	3724      	adds	r7, #36	; 0x24
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3b01      	subs	r3, #1
 8001650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001654:	d301      	bcc.n	800165a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001656:	2301      	movs	r3, #1
 8001658:	e00f      	b.n	800167a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800165a:	4a0a      	ldr	r2, [pc, #40]	; (8001684 <SysTick_Config+0x40>)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001662:	210f      	movs	r1, #15
 8001664:	f04f 30ff 	mov.w	r0, #4294967295
 8001668:	f7ff ff8e 	bl	8001588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800166c:	4b05      	ldr	r3, [pc, #20]	; (8001684 <SysTick_Config+0x40>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001672:	4b04      	ldr	r3, [pc, #16]	; (8001684 <SysTick_Config+0x40>)
 8001674:	2207      	movs	r2, #7
 8001676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	e000e010 	.word	0xe000e010

08001688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff ff29 	bl	80014e8 <__NVIC_SetPriorityGrouping>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800169e:	b580      	push	{r7, lr}
 80016a0:	b086      	sub	sp, #24
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	4603      	mov	r3, r0
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016b0:	f7ff ff3e 	bl	8001530 <__NVIC_GetPriorityGrouping>
 80016b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	68b9      	ldr	r1, [r7, #8]
 80016ba:	6978      	ldr	r0, [r7, #20]
 80016bc:	f7ff ff8e 	bl	80015dc <NVIC_EncodePriority>
 80016c0:	4602      	mov	r2, r0
 80016c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c6:	4611      	mov	r1, r2
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ff5d 	bl	8001588 <__NVIC_SetPriority>
}
 80016ce:	bf00      	nop
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b082      	sub	sp, #8
 80016da:	af00      	add	r7, sp, #0
 80016dc:	4603      	mov	r3, r0
 80016de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff ff31 	bl	800154c <__NVIC_EnableIRQ>
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b082      	sub	sp, #8
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ffa2 	bl	8001644 <SysTick_Config>
 8001700:	4603      	mov	r3, r0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b084      	sub	sp, #16
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001716:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001718:	f7ff feb6 	bl	8001488 <HAL_GetTick>
 800171c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d008      	beq.n	800173c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2280      	movs	r2, #128	; 0x80
 800172e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e052      	b.n	80017e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f022 0216 	bic.w	r2, r2, #22
 800174a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	695a      	ldr	r2, [r3, #20]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800175a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001760:	2b00      	cmp	r3, #0
 8001762:	d103      	bne.n	800176c <HAL_DMA_Abort+0x62>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001768:	2b00      	cmp	r3, #0
 800176a:	d007      	beq.n	800177c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f022 0208 	bic.w	r2, r2, #8
 800177a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f022 0201 	bic.w	r2, r2, #1
 800178a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800178c:	e013      	b.n	80017b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800178e:	f7ff fe7b 	bl	8001488 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b05      	cmp	r3, #5
 800179a:	d90c      	bls.n	80017b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2220      	movs	r2, #32
 80017a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2203      	movs	r2, #3
 80017a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e015      	b.n	80017e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1e4      	bne.n	800178e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017c8:	223f      	movs	r2, #63	; 0x3f
 80017ca:	409a      	lsls	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2201      	movs	r2, #1
 80017d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d004      	beq.n	8001808 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2280      	movs	r2, #128	; 0x80
 8001802:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e00c      	b.n	8001822 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2205      	movs	r2, #5
 800180c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f022 0201 	bic.w	r2, r2, #1
 800181e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001830:	b480      	push	{r7}
 8001832:	b089      	sub	sp, #36	; 0x24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001842:	2300      	movs	r3, #0
 8001844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
 800184a:	e177      	b.n	8001b3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800184c:	2201      	movs	r2, #1
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	4013      	ands	r3, r2
 800185e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	429a      	cmp	r2, r3
 8001866:	f040 8166 	bne.w	8001b36 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f003 0303 	and.w	r3, r3, #3
 8001872:	2b01      	cmp	r3, #1
 8001874:	d005      	beq.n	8001882 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800187e:	2b02      	cmp	r3, #2
 8001880:	d130      	bne.n	80018e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	2203      	movs	r2, #3
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4013      	ands	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	68da      	ldr	r2, [r3, #12]
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018b8:	2201      	movs	r2, #1
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	091b      	lsrs	r3, r3, #4
 80018ce:	f003 0201 	and.w	r2, r3, #1
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d017      	beq.n	8001920 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	2203      	movs	r2, #3
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4013      	ands	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d123      	bne.n	8001974 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	08da      	lsrs	r2, r3, #3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3208      	adds	r2, #8
 8001934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001938:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	220f      	movs	r2, #15
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	691a      	ldr	r2, [r3, #16]
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4313      	orrs	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	08da      	lsrs	r2, r3, #3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	3208      	adds	r2, #8
 800196e:	69b9      	ldr	r1, [r7, #24]
 8001970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	2203      	movs	r2, #3
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4013      	ands	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0203 	and.w	r2, r3, #3
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 80c0 	beq.w	8001b36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	4b66      	ldr	r3, [pc, #408]	; (8001b54 <HAL_GPIO_Init+0x324>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	4a65      	ldr	r2, [pc, #404]	; (8001b54 <HAL_GPIO_Init+0x324>)
 80019c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c4:	6453      	str	r3, [r2, #68]	; 0x44
 80019c6:	4b63      	ldr	r3, [pc, #396]	; (8001b54 <HAL_GPIO_Init+0x324>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019d2:	4a61      	ldr	r2, [pc, #388]	; (8001b58 <HAL_GPIO_Init+0x328>)
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	089b      	lsrs	r3, r3, #2
 80019d8:	3302      	adds	r3, #2
 80019da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	220f      	movs	r2, #15
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a58      	ldr	r2, [pc, #352]	; (8001b5c <HAL_GPIO_Init+0x32c>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d037      	beq.n	8001a6e <HAL_GPIO_Init+0x23e>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a57      	ldr	r2, [pc, #348]	; (8001b60 <HAL_GPIO_Init+0x330>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d031      	beq.n	8001a6a <HAL_GPIO_Init+0x23a>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a56      	ldr	r2, [pc, #344]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d02b      	beq.n	8001a66 <HAL_GPIO_Init+0x236>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a55      	ldr	r2, [pc, #340]	; (8001b68 <HAL_GPIO_Init+0x338>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d025      	beq.n	8001a62 <HAL_GPIO_Init+0x232>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a54      	ldr	r2, [pc, #336]	; (8001b6c <HAL_GPIO_Init+0x33c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d01f      	beq.n	8001a5e <HAL_GPIO_Init+0x22e>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a53      	ldr	r2, [pc, #332]	; (8001b70 <HAL_GPIO_Init+0x340>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d019      	beq.n	8001a5a <HAL_GPIO_Init+0x22a>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a52      	ldr	r2, [pc, #328]	; (8001b74 <HAL_GPIO_Init+0x344>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d013      	beq.n	8001a56 <HAL_GPIO_Init+0x226>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a51      	ldr	r2, [pc, #324]	; (8001b78 <HAL_GPIO_Init+0x348>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d00d      	beq.n	8001a52 <HAL_GPIO_Init+0x222>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a50      	ldr	r2, [pc, #320]	; (8001b7c <HAL_GPIO_Init+0x34c>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d007      	beq.n	8001a4e <HAL_GPIO_Init+0x21e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a4f      	ldr	r2, [pc, #316]	; (8001b80 <HAL_GPIO_Init+0x350>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d101      	bne.n	8001a4a <HAL_GPIO_Init+0x21a>
 8001a46:	2309      	movs	r3, #9
 8001a48:	e012      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a4a:	230a      	movs	r3, #10
 8001a4c:	e010      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a4e:	2308      	movs	r3, #8
 8001a50:	e00e      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a52:	2307      	movs	r3, #7
 8001a54:	e00c      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a56:	2306      	movs	r3, #6
 8001a58:	e00a      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a5a:	2305      	movs	r3, #5
 8001a5c:	e008      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a5e:	2304      	movs	r3, #4
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a62:	2303      	movs	r3, #3
 8001a64:	e004      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a66:	2302      	movs	r3, #2
 8001a68:	e002      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_GPIO_Init+0x240>
 8001a6e:	2300      	movs	r3, #0
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	f002 0203 	and.w	r2, r2, #3
 8001a76:	0092      	lsls	r2, r2, #2
 8001a78:	4093      	lsls	r3, r2
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a80:	4935      	ldr	r1, [pc, #212]	; (8001b58 <HAL_GPIO_Init+0x328>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	3302      	adds	r3, #2
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a8e:	4b3d      	ldr	r3, [pc, #244]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ab2:	4a34      	ldr	r2, [pc, #208]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ab8:	4b32      	ldr	r3, [pc, #200]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001adc:	4a29      	ldr	r2, [pc, #164]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ae2:	4b28      	ldr	r3, [pc, #160]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b06:	4a1f      	ldr	r2, [pc, #124]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b0c:	4b1d      	ldr	r3, [pc, #116]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b30:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <HAL_GPIO_Init+0x354>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	61fb      	str	r3, [r7, #28]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	2b0f      	cmp	r3, #15
 8001b40:	f67f ae84 	bls.w	800184c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3724      	adds	r7, #36	; 0x24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020c00 	.word	0x40020c00
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40021400 	.word	0x40021400
 8001b74:	40021800 	.word	0x40021800
 8001b78:	40021c00 	.word	0x40021c00
 8001b7c:	40022000 	.word	0x40022000
 8001b80:	40022400 	.word	0x40022400
 8001b84:	40013c00 	.word	0x40013c00

08001b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	460b      	mov	r3, r1
 8001b92:	807b      	strh	r3, [r7, #2]
 8001b94:	4613      	mov	r3, r2
 8001b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b98:	787b      	ldrb	r3, [r7, #1]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b9e:	887a      	ldrh	r2, [r7, #2]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ba4:	e003      	b.n	8001bae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ba6:	887b      	ldrh	r3, [r7, #2]
 8001ba8:	041a      	lsls	r2, r3, #16
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	619a      	str	r2, [r3, #24]
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b085      	sub	sp, #20
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bcc:	887a      	ldrh	r2, [r7, #2]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	041a      	lsls	r2, r3, #16
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	43d9      	mvns	r1, r3
 8001bd8:	887b      	ldrh	r3, [r7, #2]
 8001bda:	400b      	ands	r3, r1
 8001bdc:	431a      	orrs	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	619a      	str	r2, [r3, #24]
}
 8001be2:	bf00      	nop
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001bee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf0:	b08f      	sub	sp, #60	; 0x3c
 8001bf2:	af0a      	add	r7, sp, #40	; 0x28
 8001bf4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e10f      	b.n	8001e20 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d106      	bne.n	8001c20 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff fa60 	bl	80010e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2203      	movs	r2, #3
 8001c24:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d102      	bne.n	8001c3a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f001 ff1f 	bl	8003a82 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	603b      	str	r3, [r7, #0]
 8001c4a:	687e      	ldr	r6, [r7, #4]
 8001c4c:	466d      	mov	r5, sp
 8001c4e:	f106 0410 	add.w	r4, r6, #16
 8001c52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c5a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c5e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c62:	1d33      	adds	r3, r6, #4
 8001c64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c66:	6838      	ldr	r0, [r7, #0]
 8001c68:	f001 feaa 	bl	80039c0 <USB_CoreInit>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d005      	beq.n	8001c7e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2202      	movs	r2, #2
 8001c76:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e0d0      	b.n	8001e20 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2100      	movs	r1, #0
 8001c84:	4618      	mov	r0, r3
 8001c86:	f001 ff0d 	bl	8003aa4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	73fb      	strb	r3, [r7, #15]
 8001c8e:	e04a      	b.n	8001d26 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c90:	7bfa      	ldrb	r2, [r7, #15]
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	4613      	mov	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4413      	add	r3, r2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	333d      	adds	r3, #61	; 0x3d
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ca4:	7bfa      	ldrb	r2, [r7, #15]
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	4413      	add	r3, r2
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	333c      	adds	r3, #60	; 0x3c
 8001cb4:	7bfa      	ldrb	r2, [r7, #15]
 8001cb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001cb8:	7bfa      	ldrb	r2, [r7, #15]
 8001cba:	7bfb      	ldrb	r3, [r7, #15]
 8001cbc:	b298      	uxth	r0, r3
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	440b      	add	r3, r1
 8001cca:	3344      	adds	r3, #68	; 0x44
 8001ccc:	4602      	mov	r2, r0
 8001cce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001cd0:	7bfa      	ldrb	r2, [r7, #15]
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	4413      	add	r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	440b      	add	r3, r1
 8001cde:	3340      	adds	r3, #64	; 0x40
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ce4:	7bfa      	ldrb	r2, [r7, #15]
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	4413      	add	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3348      	adds	r3, #72	; 0x48
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001cf8:	7bfa      	ldrb	r2, [r7, #15]
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	4413      	add	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	440b      	add	r3, r1
 8001d06:	334c      	adds	r3, #76	; 0x4c
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d0c:	7bfa      	ldrb	r2, [r7, #15]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	3354      	adds	r3, #84	; 0x54
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	3301      	adds	r3, #1
 8001d24:	73fb      	strb	r3, [r7, #15]
 8001d26:	7bfa      	ldrb	r2, [r7, #15]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d3af      	bcc.n	8001c90 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d30:	2300      	movs	r3, #0
 8001d32:	73fb      	strb	r3, [r7, #15]
 8001d34:	e044      	b.n	8001dc0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d36:	7bfa      	ldrb	r2, [r7, #15]
 8001d38:	6879      	ldr	r1, [r7, #4]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	4413      	add	r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	440b      	add	r3, r1
 8001d44:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001d48:	2200      	movs	r2, #0
 8001d4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d4c:	7bfa      	ldrb	r2, [r7, #15]
 8001d4e:	6879      	ldr	r1, [r7, #4]
 8001d50:	4613      	mov	r3, r2
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	4413      	add	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001d5e:	7bfa      	ldrb	r2, [r7, #15]
 8001d60:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d62:	7bfa      	ldrb	r2, [r7, #15]
 8001d64:	6879      	ldr	r1, [r7, #4]
 8001d66:	4613      	mov	r3, r2
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	440b      	add	r3, r1
 8001d70:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d78:	7bfa      	ldrb	r2, [r7, #15]
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	4413      	add	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	440b      	add	r3, r1
 8001d86:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d8e:	7bfa      	ldrb	r2, [r7, #15]
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	4613      	mov	r3, r2
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	4413      	add	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001da4:	7bfa      	ldrb	r2, [r7, #15]
 8001da6:	6879      	ldr	r1, [r7, #4]
 8001da8:	4613      	mov	r3, r2
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	4413      	add	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	440b      	add	r3, r1
 8001db2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
 8001dc0:	7bfa      	ldrb	r2, [r7, #15]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d3b5      	bcc.n	8001d36 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	687e      	ldr	r6, [r7, #4]
 8001dd2:	466d      	mov	r5, sp
 8001dd4:	f106 0410 	add.w	r4, r6, #16
 8001dd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ddc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001de0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001de4:	e885 0003 	stmia.w	r5, {r0, r1}
 8001de8:	1d33      	adds	r3, r6, #4
 8001dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dec:	6838      	ldr	r0, [r7, #0]
 8001dee:	f001 fea5 	bl	8003b3c <USB_DevInit>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e00d      	b.n	8001e20 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f002 f870 	bl	8003efe <USB_DevDisconnect>

  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e267      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d075      	beq.n	8001f32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e46:	4b88      	ldr	r3, [pc, #544]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	d00c      	beq.n	8001e6c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e52:	4b85      	ldr	r3, [pc, #532]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d112      	bne.n	8001e84 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e5e:	4b82      	ldr	r3, [pc, #520]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e6a:	d10b      	bne.n	8001e84 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e6c:	4b7e      	ldr	r3, [pc, #504]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d05b      	beq.n	8001f30 <HAL_RCC_OscConfig+0x108>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d157      	bne.n	8001f30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e242      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e8c:	d106      	bne.n	8001e9c <HAL_RCC_OscConfig+0x74>
 8001e8e:	4b76      	ldr	r3, [pc, #472]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a75      	ldr	r2, [pc, #468]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	e01d      	b.n	8001ed8 <HAL_RCC_OscConfig+0xb0>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ea4:	d10c      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x98>
 8001ea6:	4b70      	ldr	r3, [pc, #448]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a6f      	ldr	r2, [pc, #444]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001eac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eb0:	6013      	str	r3, [r2, #0]
 8001eb2:	4b6d      	ldr	r3, [pc, #436]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a6c      	ldr	r2, [pc, #432]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	e00b      	b.n	8001ed8 <HAL_RCC_OscConfig+0xb0>
 8001ec0:	4b69      	ldr	r3, [pc, #420]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a68      	ldr	r2, [pc, #416]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eca:	6013      	str	r3, [r2, #0]
 8001ecc:	4b66      	ldr	r3, [pc, #408]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a65      	ldr	r2, [pc, #404]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001ed2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d013      	beq.n	8001f08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee0:	f7ff fad2 	bl	8001488 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ee8:	f7ff face 	bl	8001488 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b64      	cmp	r3, #100	; 0x64
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e207      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efa:	4b5b      	ldr	r3, [pc, #364]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0f0      	beq.n	8001ee8 <HAL_RCC_OscConfig+0xc0>
 8001f06:	e014      	b.n	8001f32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f08:	f7ff fabe 	bl	8001488 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f10:	f7ff faba 	bl	8001488 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b64      	cmp	r3, #100	; 0x64
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e1f3      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f22:	4b51      	ldr	r3, [pc, #324]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1f0      	bne.n	8001f10 <HAL_RCC_OscConfig+0xe8>
 8001f2e:	e000      	b.n	8001f32 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d063      	beq.n	8002006 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f3e:	4b4a      	ldr	r3, [pc, #296]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 030c 	and.w	r3, r3, #12
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d00b      	beq.n	8001f62 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f4a:	4b47      	ldr	r3, [pc, #284]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f52:	2b08      	cmp	r3, #8
 8001f54:	d11c      	bne.n	8001f90 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f56:	4b44      	ldr	r3, [pc, #272]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d116      	bne.n	8001f90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f62:	4b41      	ldr	r3, [pc, #260]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d005      	beq.n	8001f7a <HAL_RCC_OscConfig+0x152>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d001      	beq.n	8001f7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e1c7      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f7a:	4b3b      	ldr	r3, [pc, #236]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4937      	ldr	r1, [pc, #220]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f8e:	e03a      	b.n	8002006 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d020      	beq.n	8001fda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f98:	4b34      	ldr	r3, [pc, #208]	; (800206c <HAL_RCC_OscConfig+0x244>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9e:	f7ff fa73 	bl	8001488 <HAL_GetTick>
 8001fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fa6:	f7ff fa6f 	bl	8001488 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e1a8      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb8:	4b2b      	ldr	r3, [pc, #172]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0f0      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc4:	4b28      	ldr	r3, [pc, #160]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4925      	ldr	r1, [pc, #148]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	600b      	str	r3, [r1, #0]
 8001fd8:	e015      	b.n	8002006 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fda:	4b24      	ldr	r3, [pc, #144]	; (800206c <HAL_RCC_OscConfig+0x244>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe0:	f7ff fa52 	bl	8001488 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fe8:	f7ff fa4e 	bl	8001488 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e187      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffa:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1f0      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0308 	and.w	r3, r3, #8
 800200e:	2b00      	cmp	r3, #0
 8002010:	d036      	beq.n	8002080 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d016      	beq.n	8002048 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800201a:	4b15      	ldr	r3, [pc, #84]	; (8002070 <HAL_RCC_OscConfig+0x248>)
 800201c:	2201      	movs	r2, #1
 800201e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002020:	f7ff fa32 	bl	8001488 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002028:	f7ff fa2e 	bl	8001488 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e167      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203a:	4b0b      	ldr	r3, [pc, #44]	; (8002068 <HAL_RCC_OscConfig+0x240>)
 800203c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d0f0      	beq.n	8002028 <HAL_RCC_OscConfig+0x200>
 8002046:	e01b      	b.n	8002080 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002048:	4b09      	ldr	r3, [pc, #36]	; (8002070 <HAL_RCC_OscConfig+0x248>)
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7ff fa1b 	bl	8001488 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002054:	e00e      	b.n	8002074 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002056:	f7ff fa17 	bl	8001488 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d907      	bls.n	8002074 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e150      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
 8002068:	40023800 	.word	0x40023800
 800206c:	42470000 	.word	0x42470000
 8002070:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002074:	4b88      	ldr	r3, [pc, #544]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002076:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d1ea      	bne.n	8002056 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 8097 	beq.w	80021bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800208e:	2300      	movs	r3, #0
 8002090:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002092:	4b81      	ldr	r3, [pc, #516]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10f      	bne.n	80020be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	4b7d      	ldr	r3, [pc, #500]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	4a7c      	ldr	r2, [pc, #496]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80020a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ac:	6413      	str	r3, [r2, #64]	; 0x40
 80020ae:	4b7a      	ldr	r3, [pc, #488]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ba:	2301      	movs	r3, #1
 80020bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020be:	4b77      	ldr	r3, [pc, #476]	; (800229c <HAL_RCC_OscConfig+0x474>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d118      	bne.n	80020fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ca:	4b74      	ldr	r3, [pc, #464]	; (800229c <HAL_RCC_OscConfig+0x474>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a73      	ldr	r2, [pc, #460]	; (800229c <HAL_RCC_OscConfig+0x474>)
 80020d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020d6:	f7ff f9d7 	bl	8001488 <HAL_GetTick>
 80020da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020dc:	e008      	b.n	80020f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020de:	f7ff f9d3 	bl	8001488 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e10c      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f0:	4b6a      	ldr	r3, [pc, #424]	; (800229c <HAL_RCC_OscConfig+0x474>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d0f0      	beq.n	80020de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d106      	bne.n	8002112 <HAL_RCC_OscConfig+0x2ea>
 8002104:	4b64      	ldr	r3, [pc, #400]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002108:	4a63      	ldr	r2, [pc, #396]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6713      	str	r3, [r2, #112]	; 0x70
 8002110:	e01c      	b.n	800214c <HAL_RCC_OscConfig+0x324>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	2b05      	cmp	r3, #5
 8002118:	d10c      	bne.n	8002134 <HAL_RCC_OscConfig+0x30c>
 800211a:	4b5f      	ldr	r3, [pc, #380]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 800211c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800211e:	4a5e      	ldr	r2, [pc, #376]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002120:	f043 0304 	orr.w	r3, r3, #4
 8002124:	6713      	str	r3, [r2, #112]	; 0x70
 8002126:	4b5c      	ldr	r3, [pc, #368]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800212a:	4a5b      	ldr	r2, [pc, #364]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	6713      	str	r3, [r2, #112]	; 0x70
 8002132:	e00b      	b.n	800214c <HAL_RCC_OscConfig+0x324>
 8002134:	4b58      	ldr	r3, [pc, #352]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002138:	4a57      	ldr	r2, [pc, #348]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 800213a:	f023 0301 	bic.w	r3, r3, #1
 800213e:	6713      	str	r3, [r2, #112]	; 0x70
 8002140:	4b55      	ldr	r3, [pc, #340]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002144:	4a54      	ldr	r2, [pc, #336]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002146:	f023 0304 	bic.w	r3, r3, #4
 800214a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d015      	beq.n	8002180 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002154:	f7ff f998 	bl	8001488 <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215a:	e00a      	b.n	8002172 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800215c:	f7ff f994 	bl	8001488 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	f241 3288 	movw	r2, #5000	; 0x1388
 800216a:	4293      	cmp	r3, r2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e0cb      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002172:	4b49      	ldr	r3, [pc, #292]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d0ee      	beq.n	800215c <HAL_RCC_OscConfig+0x334>
 800217e:	e014      	b.n	80021aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002180:	f7ff f982 	bl	8001488 <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002186:	e00a      	b.n	800219e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002188:	f7ff f97e 	bl	8001488 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	f241 3288 	movw	r2, #5000	; 0x1388
 8002196:	4293      	cmp	r3, r2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e0b5      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800219e:	4b3e      	ldr	r3, [pc, #248]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80021a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1ee      	bne.n	8002188 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021aa:	7dfb      	ldrb	r3, [r7, #23]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d105      	bne.n	80021bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b0:	4b39      	ldr	r3, [pc, #228]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80021b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b4:	4a38      	ldr	r2, [pc, #224]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80021b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 80a1 	beq.w	8002308 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021c6:	4b34      	ldr	r3, [pc, #208]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f003 030c 	and.w	r3, r3, #12
 80021ce:	2b08      	cmp	r3, #8
 80021d0:	d05c      	beq.n	800228c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d141      	bne.n	800225e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021da:	4b31      	ldr	r3, [pc, #196]	; (80022a0 <HAL_RCC_OscConfig+0x478>)
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e0:	f7ff f952 	bl	8001488 <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e8:	f7ff f94e 	bl	8001488 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e087      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fa:	4b27      	ldr	r3, [pc, #156]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1f0      	bne.n	80021e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	69da      	ldr	r2, [r3, #28]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	019b      	lsls	r3, r3, #6
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221c:	085b      	lsrs	r3, r3, #1
 800221e:	3b01      	subs	r3, #1
 8002220:	041b      	lsls	r3, r3, #16
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002228:	061b      	lsls	r3, r3, #24
 800222a:	491b      	ldr	r1, [pc, #108]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 800222c:	4313      	orrs	r3, r2
 800222e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002230:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <HAL_RCC_OscConfig+0x478>)
 8002232:	2201      	movs	r2, #1
 8002234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002236:	f7ff f927 	bl	8001488 <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800223c:	e008      	b.n	8002250 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800223e:	f7ff f923 	bl	8001488 <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e05c      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002250:	4b11      	ldr	r3, [pc, #68]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d0f0      	beq.n	800223e <HAL_RCC_OscConfig+0x416>
 800225c:	e054      	b.n	8002308 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800225e:	4b10      	ldr	r3, [pc, #64]	; (80022a0 <HAL_RCC_OscConfig+0x478>)
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002264:	f7ff f910 	bl	8001488 <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800226c:	f7ff f90c 	bl	8001488 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e045      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_RCC_OscConfig+0x470>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f0      	bne.n	800226c <HAL_RCC_OscConfig+0x444>
 800228a:	e03d      	b.n	8002308 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d107      	bne.n	80022a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e038      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
 8002298:	40023800 	.word	0x40023800
 800229c:	40007000 	.word	0x40007000
 80022a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022a4:	4b1b      	ldr	r3, [pc, #108]	; (8002314 <HAL_RCC_OscConfig+0x4ec>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d028      	beq.n	8002304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022bc:	429a      	cmp	r2, r3
 80022be:	d121      	bne.n	8002304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d11a      	bne.n	8002304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022d4:	4013      	ands	r3, r2
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022dc:	4293      	cmp	r3, r2
 80022de:	d111      	bne.n	8002304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ea:	085b      	lsrs	r3, r3, #1
 80022ec:	3b01      	subs	r3, #1
 80022ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d107      	bne.n	8002304 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002300:	429a      	cmp	r2, r3
 8002302:	d001      	beq.n	8002308 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e000      	b.n	800230a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40023800 	.word	0x40023800

08002318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d101      	bne.n	800232c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e0cc      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800232c:	4b68      	ldr	r3, [pc, #416]	; (80024d0 <HAL_RCC_ClockConfig+0x1b8>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 030f 	and.w	r3, r3, #15
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d90c      	bls.n	8002354 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233a:	4b65      	ldr	r3, [pc, #404]	; (80024d0 <HAL_RCC_ClockConfig+0x1b8>)
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002342:	4b63      	ldr	r3, [pc, #396]	; (80024d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d001      	beq.n	8002354 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e0b8      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d020      	beq.n	80023a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0304 	and.w	r3, r3, #4
 8002368:	2b00      	cmp	r3, #0
 800236a:	d005      	beq.n	8002378 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800236c:	4b59      	ldr	r3, [pc, #356]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	4a58      	ldr	r2, [pc, #352]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002372:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002376:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0308 	and.w	r3, r3, #8
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002384:	4b53      	ldr	r3, [pc, #332]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	4a52      	ldr	r2, [pc, #328]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 800238a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800238e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002390:	4b50      	ldr	r3, [pc, #320]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	494d      	ldr	r1, [pc, #308]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d044      	beq.n	8002438 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d107      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b6:	4b47      	ldr	r3, [pc, #284]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d119      	bne.n	80023f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e07f      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d003      	beq.n	80023d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023d2:	2b03      	cmp	r3, #3
 80023d4:	d107      	bne.n	80023e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d6:	4b3f      	ldr	r3, [pc, #252]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d109      	bne.n	80023f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e06f      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e6:	4b3b      	ldr	r3, [pc, #236]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e067      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023f6:	4b37      	ldr	r3, [pc, #220]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f023 0203 	bic.w	r2, r3, #3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	4934      	ldr	r1, [pc, #208]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002404:	4313      	orrs	r3, r2
 8002406:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002408:	f7ff f83e 	bl	8001488 <HAL_GetTick>
 800240c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240e:	e00a      	b.n	8002426 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002410:	f7ff f83a 	bl	8001488 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	f241 3288 	movw	r2, #5000	; 0x1388
 800241e:	4293      	cmp	r3, r2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e04f      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002426:	4b2b      	ldr	r3, [pc, #172]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 020c 	and.w	r2, r3, #12
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	429a      	cmp	r2, r3
 8002436:	d1eb      	bne.n	8002410 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002438:	4b25      	ldr	r3, [pc, #148]	; (80024d0 <HAL_RCC_ClockConfig+0x1b8>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 030f 	and.w	r3, r3, #15
 8002440:	683a      	ldr	r2, [r7, #0]
 8002442:	429a      	cmp	r2, r3
 8002444:	d20c      	bcs.n	8002460 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002446:	4b22      	ldr	r3, [pc, #136]	; (80024d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	b2d2      	uxtb	r2, r2
 800244c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800244e:	4b20      	ldr	r3, [pc, #128]	; (80024d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 030f 	and.w	r3, r3, #15
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	429a      	cmp	r2, r3
 800245a:	d001      	beq.n	8002460 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e032      	b.n	80024c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	2b00      	cmp	r3, #0
 800246a:	d008      	beq.n	800247e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800246c:	4b19      	ldr	r3, [pc, #100]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	4916      	ldr	r1, [pc, #88]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 800247a:	4313      	orrs	r3, r2
 800247c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	2b00      	cmp	r3, #0
 8002488:	d009      	beq.n	800249e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800248a:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	490e      	ldr	r1, [pc, #56]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 800249a:	4313      	orrs	r3, r2
 800249c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800249e:	f000 f821 	bl	80024e4 <HAL_RCC_GetSysClockFreq>
 80024a2:	4602      	mov	r2, r0
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_RCC_ClockConfig+0x1bc>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	091b      	lsrs	r3, r3, #4
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	490a      	ldr	r1, [pc, #40]	; (80024d8 <HAL_RCC_ClockConfig+0x1c0>)
 80024b0:	5ccb      	ldrb	r3, [r1, r3]
 80024b2:	fa22 f303 	lsr.w	r3, r2, r3
 80024b6:	4a09      	ldr	r2, [pc, #36]	; (80024dc <HAL_RCC_ClockConfig+0x1c4>)
 80024b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80024ba:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <HAL_RCC_ClockConfig+0x1c8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7fe ff9e 	bl	8001400 <HAL_InitTick>

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40023c00 	.word	0x40023c00
 80024d4:	40023800 	.word	0x40023800
 80024d8:	08005478 	.word	0x08005478
 80024dc:	20000000 	.word	0x20000000
 80024e0:	20000004 	.word	0x20000004

080024e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024e8:	b094      	sub	sp, #80	; 0x50
 80024ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	647b      	str	r3, [r7, #68]	; 0x44
 80024f0:	2300      	movs	r3, #0
 80024f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80024f4:	2300      	movs	r3, #0
 80024f6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80024f8:	2300      	movs	r3, #0
 80024fa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024fc:	4b79      	ldr	r3, [pc, #484]	; (80026e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f003 030c 	and.w	r3, r3, #12
 8002504:	2b08      	cmp	r3, #8
 8002506:	d00d      	beq.n	8002524 <HAL_RCC_GetSysClockFreq+0x40>
 8002508:	2b08      	cmp	r3, #8
 800250a:	f200 80e1 	bhi.w	80026d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800250e:	2b00      	cmp	r3, #0
 8002510:	d002      	beq.n	8002518 <HAL_RCC_GetSysClockFreq+0x34>
 8002512:	2b04      	cmp	r3, #4
 8002514:	d003      	beq.n	800251e <HAL_RCC_GetSysClockFreq+0x3a>
 8002516:	e0db      	b.n	80026d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002518:	4b73      	ldr	r3, [pc, #460]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800251a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800251c:	e0db      	b.n	80026d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800251e:	4b73      	ldr	r3, [pc, #460]	; (80026ec <HAL_RCC_GetSysClockFreq+0x208>)
 8002520:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002522:	e0d8      	b.n	80026d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002524:	4b6f      	ldr	r3, [pc, #444]	; (80026e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800252c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800252e:	4b6d      	ldr	r3, [pc, #436]	; (80026e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d063      	beq.n	8002602 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800253a:	4b6a      	ldr	r3, [pc, #424]	; (80026e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	099b      	lsrs	r3, r3, #6
 8002540:	2200      	movs	r2, #0
 8002542:	63bb      	str	r3, [r7, #56]	; 0x38
 8002544:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800254c:	633b      	str	r3, [r7, #48]	; 0x30
 800254e:	2300      	movs	r3, #0
 8002550:	637b      	str	r3, [r7, #52]	; 0x34
 8002552:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002556:	4622      	mov	r2, r4
 8002558:	462b      	mov	r3, r5
 800255a:	f04f 0000 	mov.w	r0, #0
 800255e:	f04f 0100 	mov.w	r1, #0
 8002562:	0159      	lsls	r1, r3, #5
 8002564:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002568:	0150      	lsls	r0, r2, #5
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	4621      	mov	r1, r4
 8002570:	1a51      	subs	r1, r2, r1
 8002572:	6139      	str	r1, [r7, #16]
 8002574:	4629      	mov	r1, r5
 8002576:	eb63 0301 	sbc.w	r3, r3, r1
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	f04f 0300 	mov.w	r3, #0
 8002584:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002588:	4659      	mov	r1, fp
 800258a:	018b      	lsls	r3, r1, #6
 800258c:	4651      	mov	r1, sl
 800258e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002592:	4651      	mov	r1, sl
 8002594:	018a      	lsls	r2, r1, #6
 8002596:	4651      	mov	r1, sl
 8002598:	ebb2 0801 	subs.w	r8, r2, r1
 800259c:	4659      	mov	r1, fp
 800259e:	eb63 0901 	sbc.w	r9, r3, r1
 80025a2:	f04f 0200 	mov.w	r2, #0
 80025a6:	f04f 0300 	mov.w	r3, #0
 80025aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025b6:	4690      	mov	r8, r2
 80025b8:	4699      	mov	r9, r3
 80025ba:	4623      	mov	r3, r4
 80025bc:	eb18 0303 	adds.w	r3, r8, r3
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	462b      	mov	r3, r5
 80025c4:	eb49 0303 	adc.w	r3, r9, r3
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	f04f 0200 	mov.w	r2, #0
 80025ce:	f04f 0300 	mov.w	r3, #0
 80025d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80025d6:	4629      	mov	r1, r5
 80025d8:	024b      	lsls	r3, r1, #9
 80025da:	4621      	mov	r1, r4
 80025dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025e0:	4621      	mov	r1, r4
 80025e2:	024a      	lsls	r2, r1, #9
 80025e4:	4610      	mov	r0, r2
 80025e6:	4619      	mov	r1, r3
 80025e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ea:	2200      	movs	r2, #0
 80025ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80025ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80025f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025f4:	f7fd fe4c 	bl	8000290 <__aeabi_uldivmod>
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	4613      	mov	r3, r2
 80025fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002600:	e058      	b.n	80026b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002602:	4b38      	ldr	r3, [pc, #224]	; (80026e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	099b      	lsrs	r3, r3, #6
 8002608:	2200      	movs	r2, #0
 800260a:	4618      	mov	r0, r3
 800260c:	4611      	mov	r1, r2
 800260e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002612:	623b      	str	r3, [r7, #32]
 8002614:	2300      	movs	r3, #0
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
 8002618:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800261c:	4642      	mov	r2, r8
 800261e:	464b      	mov	r3, r9
 8002620:	f04f 0000 	mov.w	r0, #0
 8002624:	f04f 0100 	mov.w	r1, #0
 8002628:	0159      	lsls	r1, r3, #5
 800262a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800262e:	0150      	lsls	r0, r2, #5
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4641      	mov	r1, r8
 8002636:	ebb2 0a01 	subs.w	sl, r2, r1
 800263a:	4649      	mov	r1, r9
 800263c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002640:	f04f 0200 	mov.w	r2, #0
 8002644:	f04f 0300 	mov.w	r3, #0
 8002648:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800264c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002650:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002654:	ebb2 040a 	subs.w	r4, r2, sl
 8002658:	eb63 050b 	sbc.w	r5, r3, fp
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	00eb      	lsls	r3, r5, #3
 8002666:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800266a:	00e2      	lsls	r2, r4, #3
 800266c:	4614      	mov	r4, r2
 800266e:	461d      	mov	r5, r3
 8002670:	4643      	mov	r3, r8
 8002672:	18e3      	adds	r3, r4, r3
 8002674:	603b      	str	r3, [r7, #0]
 8002676:	464b      	mov	r3, r9
 8002678:	eb45 0303 	adc.w	r3, r5, r3
 800267c:	607b      	str	r3, [r7, #4]
 800267e:	f04f 0200 	mov.w	r2, #0
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	e9d7 4500 	ldrd	r4, r5, [r7]
 800268a:	4629      	mov	r1, r5
 800268c:	028b      	lsls	r3, r1, #10
 800268e:	4621      	mov	r1, r4
 8002690:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002694:	4621      	mov	r1, r4
 8002696:	028a      	lsls	r2, r1, #10
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800269e:	2200      	movs	r2, #0
 80026a0:	61bb      	str	r3, [r7, #24]
 80026a2:	61fa      	str	r2, [r7, #28]
 80026a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026a8:	f7fd fdf2 	bl	8000290 <__aeabi_uldivmod>
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	4613      	mov	r3, r2
 80026b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80026b4:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	f003 0303 	and.w	r3, r3, #3
 80026be:	3301      	adds	r3, #1
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80026c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026ce:	e002      	b.n	80026d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026d0:	4b05      	ldr	r3, [pc, #20]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80026d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3750      	adds	r7, #80	; 0x50
 80026dc:	46bd      	mov	sp, r7
 80026de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026e2:	bf00      	nop
 80026e4:	40023800 	.word	0x40023800
 80026e8:	00f42400 	.word	0x00f42400
 80026ec:	007a1200 	.word	0x007a1200

080026f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <HAL_RCC_GetHCLKFreq+0x14>)
 80026f6:	681b      	ldr	r3, [r3, #0]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	20000000 	.word	0x20000000

08002708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800270c:	f7ff fff0 	bl	80026f0 <HAL_RCC_GetHCLKFreq>
 8002710:	4602      	mov	r2, r0
 8002712:	4b05      	ldr	r3, [pc, #20]	; (8002728 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	0a9b      	lsrs	r3, r3, #10
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	4903      	ldr	r1, [pc, #12]	; (800272c <HAL_RCC_GetPCLK1Freq+0x24>)
 800271e:	5ccb      	ldrb	r3, [r1, r3]
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002724:	4618      	mov	r0, r3
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40023800 	.word	0x40023800
 800272c:	08005488 	.word	0x08005488

08002730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002734:	f7ff ffdc 	bl	80026f0 <HAL_RCC_GetHCLKFreq>
 8002738:	4602      	mov	r2, r0
 800273a:	4b05      	ldr	r3, [pc, #20]	; (8002750 <HAL_RCC_GetPCLK2Freq+0x20>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	0b5b      	lsrs	r3, r3, #13
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	4903      	ldr	r1, [pc, #12]	; (8002754 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002746:	5ccb      	ldrb	r3, [r1, r3]
 8002748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800274c:	4618      	mov	r0, r3
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40023800 	.word	0x40023800
 8002754:	08005488 	.word	0x08005488

08002758 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e07b      	b.n	8002862 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276e:	2b00      	cmp	r3, #0
 8002770:	d108      	bne.n	8002784 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800277a:	d009      	beq.n	8002790 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	61da      	str	r2, [r3, #28]
 8002782:	e005      	b.n	8002790 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d106      	bne.n	80027b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7fe fc00 	bl	8000fb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2202      	movs	r2, #2
 80027b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027e2:	431a      	orrs	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	431a      	orrs	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	431a      	orrs	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002800:	431a      	orrs	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a1b      	ldr	r3, [r3, #32]
 8002810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002814:	ea42 0103 	orr.w	r1, r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800281c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	0c1b      	lsrs	r3, r3, #16
 800282e:	f003 0104 	and.w	r1, r3, #4
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	f003 0210 	and.w	r2, r3, #16
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	430a      	orrs	r2, r1
 8002840:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	69da      	ldr	r2, [r3, #28]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002850:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d101      	bne.n	800287c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e03f      	b.n	80028fc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d106      	bne.n	8002896 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f7fe fbd5 	bl	8001040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2224      	movs	r2, #36	; 0x24
 800289a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68da      	ldr	r2, [r3, #12]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028ac:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 fe12 	bl	80034d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028c2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	695a      	ldr	r2, [r3, #20]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028d2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028e2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2220      	movs	r2, #32
 80028ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2220      	movs	r2, #32
 80028f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	; 0x28
 8002908:	af02      	add	r7, sp, #8
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	4613      	mov	r3, r2
 8002912:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b20      	cmp	r3, #32
 8002922:	d17c      	bne.n	8002a1e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d002      	beq.n	8002930 <HAL_UART_Transmit+0x2c>
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e075      	b.n	8002a20 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_UART_Transmit+0x3e>
 800293e:	2302      	movs	r3, #2
 8002940:	e06e      	b.n	8002a20 <HAL_UART_Transmit+0x11c>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2221      	movs	r2, #33	; 0x21
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002958:	f7fe fd96 	bl	8001488 <HAL_GetTick>
 800295c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	88fa      	ldrh	r2, [r7, #6]
 8002962:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	88fa      	ldrh	r2, [r7, #6]
 8002968:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002972:	d108      	bne.n	8002986 <HAL_UART_Transmit+0x82>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	691b      	ldr	r3, [r3, #16]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d104      	bne.n	8002986 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800297c:	2300      	movs	r3, #0
 800297e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	61bb      	str	r3, [r7, #24]
 8002984:	e003      	b.n	800298e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002996:	e02a      	b.n	80029ee <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	2200      	movs	r2, #0
 80029a0:	2180      	movs	r1, #128	; 0x80
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 fb90 	bl	80030c8 <UART_WaitOnFlagUntilTimeout>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e036      	b.n	8002a20 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10b      	bne.n	80029d0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	881b      	ldrh	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029c6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	3302      	adds	r3, #2
 80029cc:	61bb      	str	r3, [r7, #24]
 80029ce:	e007      	b.n	80029e0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	781a      	ldrb	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	3301      	adds	r3, #1
 80029de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1cf      	bne.n	8002998 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	2200      	movs	r2, #0
 8002a00:	2140      	movs	r1, #64	; 0x40
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f000 fb60 	bl	80030c8 <UART_WaitOnFlagUntilTimeout>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e006      	b.n	8002a20 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2220      	movs	r2, #32
 8002a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e000      	b.n	8002a20 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a1e:	2302      	movs	r3, #2
  }
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3720      	adds	r7, #32
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	; 0x28
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	4613      	mov	r3, r2
 8002a36:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2b20      	cmp	r3, #32
 8002a46:	f040 808c 	bne.w	8002b62 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d002      	beq.n	8002a56 <HAL_UART_Receive+0x2e>
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e084      	b.n	8002b64 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d101      	bne.n	8002a68 <HAL_UART_Receive+0x40>
 8002a64:	2302      	movs	r3, #2
 8002a66:	e07d      	b.n	8002b64 <HAL_UART_Receive+0x13c>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2222      	movs	r2, #34	; 0x22
 8002a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a84:	f7fe fd00 	bl	8001488 <HAL_GetTick>
 8002a88:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	88fa      	ldrh	r2, [r7, #6]
 8002a8e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	88fa      	ldrh	r2, [r7, #6]
 8002a94:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a9e:	d108      	bne.n	8002ab2 <HAL_UART_Receive+0x8a>
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d104      	bne.n	8002ab2 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	61bb      	str	r3, [r7, #24]
 8002ab0:	e003      	b.n	8002aba <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002ac2:	e043      	b.n	8002b4c <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	2200      	movs	r2, #0
 8002acc:	2120      	movs	r1, #32
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 fafa 	bl	80030c8 <UART_WaitOnFlagUntilTimeout>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e042      	b.n	8002b64 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10c      	bne.n	8002afe <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	3302      	adds	r3, #2
 8002afa:	61bb      	str	r3, [r7, #24]
 8002afc:	e01f      	b.n	8002b3e <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b06:	d007      	beq.n	8002b18 <HAL_UART_Receive+0xf0>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10a      	bne.n	8002b26 <HAL_UART_Receive+0xfe>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d106      	bne.n	8002b26 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	b2da      	uxtb	r2, r3
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	701a      	strb	r2, [r3, #0]
 8002b24:	e008      	b.n	8002b38 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1b6      	bne.n	8002ac4 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2220      	movs	r2, #32
 8002b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	e000      	b.n	8002b64 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002b62:	2302      	movs	r3, #2
  }
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3720      	adds	r7, #32
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b0ba      	sub	sp, #232	; 0xe8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002b92:	2300      	movs	r3, #0
 8002b94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002b9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002baa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10f      	bne.n	8002bd2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <HAL_UART_IRQHandler+0x66>
 8002bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bc2:	f003 0320 	and.w	r3, r3, #32
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 fbc9 	bl	8003362 <UART_Receive_IT>
      return;
 8002bd0:	e256      	b.n	8003080 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002bd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f000 80de 	beq.w	8002d98 <HAL_UART_IRQHandler+0x22c>
 8002bdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d106      	bne.n	8002bf6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 80d1 	beq.w	8002d98 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_UART_IRQHandler+0xae>
 8002c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c12:	f043 0201 	orr.w	r2, r3, #1
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00b      	beq.n	8002c3e <HAL_UART_IRQHandler+0xd2>
 8002c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d005      	beq.n	8002c3e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	f043 0202 	orr.w	r2, r3, #2
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <HAL_UART_IRQHandler+0xf6>
 8002c4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d005      	beq.n	8002c62 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	f043 0204 	orr.w	r2, r3, #4
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c66:	f003 0308 	and.w	r3, r3, #8
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d011      	beq.n	8002c92 <HAL_UART_IRQHandler+0x126>
 8002c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c72:	f003 0320 	and.w	r3, r3, #32
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d105      	bne.n	8002c86 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002c7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d005      	beq.n	8002c92 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f043 0208 	orr.w	r2, r3, #8
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 81ed 	beq.w	8003076 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d008      	beq.n	8002cba <HAL_UART_IRQHandler+0x14e>
 8002ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cac:	f003 0320 	and.w	r3, r3, #32
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 fb54 	bl	8003362 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc4:	2b40      	cmp	r3, #64	; 0x40
 8002cc6:	bf0c      	ite	eq
 8002cc8:	2301      	moveq	r3, #1
 8002cca:	2300      	movne	r3, #0
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	f003 0308 	and.w	r3, r3, #8
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d103      	bne.n	8002ce6 <HAL_UART_IRQHandler+0x17a>
 8002cde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d04f      	beq.n	8002d86 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 fa5c 	bl	80031a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cf6:	2b40      	cmp	r3, #64	; 0x40
 8002cf8:	d141      	bne.n	8002d7e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	3314      	adds	r3, #20
 8002d00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d08:	e853 3f00 	ldrex	r3, [r3]
 8002d0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002d10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	3314      	adds	r3, #20
 8002d22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002d26:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002d2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002d32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002d36:	e841 2300 	strex	r3, r2, [r1]
 8002d3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002d3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1d9      	bne.n	8002cfa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d013      	beq.n	8002d76 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d52:	4a7d      	ldr	r2, [pc, #500]	; (8002f48 <HAL_UART_IRQHandler+0x3dc>)
 8002d54:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe fd45 	bl	80017ea <HAL_DMA_Abort_IT>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d016      	beq.n	8002d94 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d70:	4610      	mov	r0, r2
 8002d72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d74:	e00e      	b.n	8002d94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f990 	bl	800309c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d7c:	e00a      	b.n	8002d94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f98c 	bl	800309c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d84:	e006      	b.n	8002d94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f988 	bl	800309c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002d92:	e170      	b.n	8003076 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d94:	bf00      	nop
    return;
 8002d96:	e16e      	b.n	8003076 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	f040 814a 	bne.w	8003036 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002da6:	f003 0310 	and.w	r3, r3, #16
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f000 8143 	beq.w	8003036 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 813c 	beq.w	8003036 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dde:	2b40      	cmp	r3, #64	; 0x40
 8002de0:	f040 80b4 	bne.w	8002f4c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002df0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 8140 	beq.w	800307a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002dfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e02:	429a      	cmp	r2, r3
 8002e04:	f080 8139 	bcs.w	800307a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e0e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e14:	69db      	ldr	r3, [r3, #28]
 8002e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e1a:	f000 8088 	beq.w	8002f2e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	330c      	adds	r3, #12
 8002e24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e2c:	e853 3f00 	ldrex	r3, [r3]
 8002e30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002e34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	330c      	adds	r3, #12
 8002e46:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002e4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002e4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e52:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002e56:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002e5a:	e841 2300 	strex	r3, r2, [r1]
 8002e5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002e62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1d9      	bne.n	8002e1e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	3314      	adds	r3, #20
 8002e70:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e74:	e853 3f00 	ldrex	r3, [r3]
 8002e78:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002e7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e7c:	f023 0301 	bic.w	r3, r3, #1
 8002e80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	3314      	adds	r3, #20
 8002e8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002e8e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002e92:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e94:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002e96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002e9a:	e841 2300 	strex	r3, r2, [r1]
 8002e9e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002ea0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1e1      	bne.n	8002e6a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	3314      	adds	r3, #20
 8002eac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002eb0:	e853 3f00 	ldrex	r3, [r3]
 8002eb4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002eb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ebc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	3314      	adds	r3, #20
 8002ec6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002eca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002ecc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ece:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002ed0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002ed2:	e841 2300 	strex	r3, r2, [r1]
 8002ed6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002ed8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1e3      	bne.n	8002ea6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	330c      	adds	r3, #12
 8002ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ef6:	e853 3f00 	ldrex	r3, [r3]
 8002efa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002efc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002efe:	f023 0310 	bic.w	r3, r3, #16
 8002f02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	330c      	adds	r3, #12
 8002f0c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002f10:	65ba      	str	r2, [r7, #88]	; 0x58
 8002f12:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f14:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002f16:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002f18:	e841 2300 	strex	r3, r2, [r1]
 8002f1c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002f1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1e3      	bne.n	8002eec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7fe fbee 	bl	800170a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f8b6 	bl	80030b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f44:	e099      	b.n	800307a <HAL_UART_IRQHandler+0x50e>
 8002f46:	bf00      	nop
 8002f48:	0800326b 	.word	0x0800326b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f000 808b 	beq.w	800307e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002f68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 8086 	beq.w	800307e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	330c      	adds	r3, #12
 8002f78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f7c:	e853 3f00 	ldrex	r3, [r3]
 8002f80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f88:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	330c      	adds	r3, #12
 8002f92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002f96:	647a      	str	r2, [r7, #68]	; 0x44
 8002f98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002f9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f9e:	e841 2300 	strex	r3, r2, [r1]
 8002fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1e3      	bne.n	8002f72 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	3314      	adds	r3, #20
 8002fb0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb4:	e853 3f00 	ldrex	r3, [r3]
 8002fb8:	623b      	str	r3, [r7, #32]
   return(result);
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	f023 0301 	bic.w	r3, r3, #1
 8002fc0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	3314      	adds	r3, #20
 8002fca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002fce:	633a      	str	r2, [r7, #48]	; 0x30
 8002fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002fd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fd6:	e841 2300 	strex	r3, r2, [r1]
 8002fda:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1e3      	bne.n	8002faa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	330c      	adds	r3, #12
 8002ff6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	e853 3f00 	ldrex	r3, [r3]
 8002ffe:	60fb      	str	r3, [r7, #12]
   return(result);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f023 0310 	bic.w	r3, r3, #16
 8003006:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	330c      	adds	r3, #12
 8003010:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003014:	61fa      	str	r2, [r7, #28]
 8003016:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003018:	69b9      	ldr	r1, [r7, #24]
 800301a:	69fa      	ldr	r2, [r7, #28]
 800301c:	e841 2300 	strex	r3, r2, [r1]
 8003020:	617b      	str	r3, [r7, #20]
   return(result);
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1e3      	bne.n	8002ff0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003028:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800302c:	4619      	mov	r1, r3
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f83e 	bl	80030b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003034:	e023      	b.n	800307e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800303a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303e:	2b00      	cmp	r3, #0
 8003040:	d009      	beq.n	8003056 <HAL_UART_IRQHandler+0x4ea>
 8003042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f91f 	bl	8003292 <UART_Transmit_IT>
    return;
 8003054:	e014      	b.n	8003080 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800305a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00e      	beq.n	8003080 <HAL_UART_IRQHandler+0x514>
 8003062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306a:	2b00      	cmp	r3, #0
 800306c:	d008      	beq.n	8003080 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f95f 	bl	8003332 <UART_EndTransmit_IT>
    return;
 8003074:	e004      	b.n	8003080 <HAL_UART_IRQHandler+0x514>
    return;
 8003076:	bf00      	nop
 8003078:	e002      	b.n	8003080 <HAL_UART_IRQHandler+0x514>
      return;
 800307a:	bf00      	nop
 800307c:	e000      	b.n	8003080 <HAL_UART_IRQHandler+0x514>
      return;
 800307e:	bf00      	nop
  }
}
 8003080:	37e8      	adds	r7, #232	; 0xe8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop

08003088 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b090      	sub	sp, #64	; 0x40
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	603b      	str	r3, [r7, #0]
 80030d4:	4613      	mov	r3, r2
 80030d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030d8:	e050      	b.n	800317c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e0:	d04c      	beq.n	800317c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d007      	beq.n	80030f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80030e8:	f7fe f9ce 	bl	8001488 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d241      	bcs.n	800317c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	330c      	adds	r3, #12
 80030fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003102:	e853 3f00 	ldrex	r3, [r3]
 8003106:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800310e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	330c      	adds	r3, #12
 8003116:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003118:	637a      	str	r2, [r7, #52]	; 0x34
 800311a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800311e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003120:	e841 2300 	strex	r3, r2, [r1]
 8003124:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1e5      	bne.n	80030f8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3314      	adds	r3, #20
 8003132:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	e853 3f00 	ldrex	r3, [r3]
 800313a:	613b      	str	r3, [r7, #16]
   return(result);
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f023 0301 	bic.w	r3, r3, #1
 8003142:	63bb      	str	r3, [r7, #56]	; 0x38
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	3314      	adds	r3, #20
 800314a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800314c:	623a      	str	r2, [r7, #32]
 800314e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003150:	69f9      	ldr	r1, [r7, #28]
 8003152:	6a3a      	ldr	r2, [r7, #32]
 8003154:	e841 2300 	strex	r3, r2, [r1]
 8003158:	61bb      	str	r3, [r7, #24]
   return(result);
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1e5      	bne.n	800312c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2220      	movs	r2, #32
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e00f      	b.n	800319c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	4013      	ands	r3, r2
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	429a      	cmp	r2, r3
 800318a:	bf0c      	ite	eq
 800318c:	2301      	moveq	r3, #1
 800318e:	2300      	movne	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	461a      	mov	r2, r3
 8003194:	79fb      	ldrb	r3, [r7, #7]
 8003196:	429a      	cmp	r2, r3
 8003198:	d09f      	beq.n	80030da <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3740      	adds	r7, #64	; 0x40
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b095      	sub	sp, #84	; 0x54
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	330c      	adds	r3, #12
 80031b2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031b6:	e853 3f00 	ldrex	r3, [r3]
 80031ba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80031bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80031c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	330c      	adds	r3, #12
 80031ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80031cc:	643a      	str	r2, [r7, #64]	; 0x40
 80031ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80031d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031d4:	e841 2300 	strex	r3, r2, [r1]
 80031d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80031da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1e5      	bne.n	80031ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	3314      	adds	r3, #20
 80031e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e8:	6a3b      	ldr	r3, [r7, #32]
 80031ea:	e853 3f00 	ldrex	r3, [r3]
 80031ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f023 0301 	bic.w	r3, r3, #1
 80031f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	3314      	adds	r3, #20
 80031fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003200:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003202:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003204:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003206:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003208:	e841 2300 	strex	r3, r2, [r1]
 800320c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800320e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1e5      	bne.n	80031e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003218:	2b01      	cmp	r3, #1
 800321a:	d119      	bne.n	8003250 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	330c      	adds	r3, #12
 8003222:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	e853 3f00 	ldrex	r3, [r3]
 800322a:	60bb      	str	r3, [r7, #8]
   return(result);
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f023 0310 	bic.w	r3, r3, #16
 8003232:	647b      	str	r3, [r7, #68]	; 0x44
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	330c      	adds	r3, #12
 800323a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800323c:	61ba      	str	r2, [r7, #24]
 800323e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003240:	6979      	ldr	r1, [r7, #20]
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	e841 2300 	strex	r3, r2, [r1]
 8003248:	613b      	str	r3, [r7, #16]
   return(result);
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1e5      	bne.n	800321c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2220      	movs	r2, #32
 8003254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800325e:	bf00      	nop
 8003260:	3754      	adds	r7, #84	; 0x54
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b084      	sub	sp, #16
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003276:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f7ff ff09 	bl	800309c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800328a:	bf00      	nop
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003292:	b480      	push	{r7}
 8003294:	b085      	sub	sp, #20
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b21      	cmp	r3, #33	; 0x21
 80032a4:	d13e      	bne.n	8003324 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ae:	d114      	bne.n	80032da <UART_Transmit_IT+0x48>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d110      	bne.n	80032da <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	1c9a      	adds	r2, r3, #2
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	621a      	str	r2, [r3, #32]
 80032d8:	e008      	b.n	80032ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	1c59      	adds	r1, r3, #1
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6211      	str	r1, [r2, #32]
 80032e4:	781a      	ldrb	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	4619      	mov	r1, r3
 80032fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10f      	bne.n	8003320 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	68da      	ldr	r2, [r3, #12]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800330e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800331e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	e000      	b.n	8003326 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003324:	2302      	movs	r3, #2
  }
}
 8003326:	4618      	mov	r0, r3
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68da      	ldr	r2, [r3, #12]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003348:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2220      	movs	r2, #32
 800334e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7ff fe98 	bl	8003088 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b08c      	sub	sp, #48	; 0x30
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b22      	cmp	r3, #34	; 0x22
 8003374:	f040 80ab 	bne.w	80034ce <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003380:	d117      	bne.n	80033b2 <UART_Receive_IT+0x50>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d113      	bne.n	80033b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800338a:	2300      	movs	r3, #0
 800338c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003392:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	b29b      	uxth	r3, r3
 800339c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033aa:	1c9a      	adds	r2, r3, #2
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	629a      	str	r2, [r3, #40]	; 0x28
 80033b0:	e026      	b.n	8003400 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80033b8:	2300      	movs	r3, #0
 80033ba:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033c4:	d007      	beq.n	80033d6 <UART_Receive_IT+0x74>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10a      	bne.n	80033e4 <UART_Receive_IT+0x82>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d106      	bne.n	80033e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	b2da      	uxtb	r2, r3
 80033de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	e008      	b.n	80033f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fa:	1c5a      	adds	r2, r3, #1
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003404:	b29b      	uxth	r3, r3
 8003406:	3b01      	subs	r3, #1
 8003408:	b29b      	uxth	r3, r3
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	4619      	mov	r1, r3
 800340e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003410:	2b00      	cmp	r3, #0
 8003412:	d15a      	bne.n	80034ca <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0220 	bic.w	r2, r2, #32
 8003422:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68da      	ldr	r2, [r3, #12]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003432:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695a      	ldr	r2, [r3, #20]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 0201 	bic.w	r2, r2, #1
 8003442:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003450:	2b01      	cmp	r3, #1
 8003452:	d135      	bne.n	80034c0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	330c      	adds	r3, #12
 8003460:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	e853 3f00 	ldrex	r3, [r3]
 8003468:	613b      	str	r3, [r7, #16]
   return(result);
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	f023 0310 	bic.w	r3, r3, #16
 8003470:	627b      	str	r3, [r7, #36]	; 0x24
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	330c      	adds	r3, #12
 8003478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800347a:	623a      	str	r2, [r7, #32]
 800347c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800347e:	69f9      	ldr	r1, [r7, #28]
 8003480:	6a3a      	ldr	r2, [r7, #32]
 8003482:	e841 2300 	strex	r3, r2, [r1]
 8003486:	61bb      	str	r3, [r7, #24]
   return(result);
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1e5      	bne.n	800345a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0310 	and.w	r3, r3, #16
 8003498:	2b10      	cmp	r3, #16
 800349a:	d10a      	bne.n	80034b2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800349c:	2300      	movs	r3, #0
 800349e:	60fb      	str	r3, [r7, #12]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80034b6:	4619      	mov	r1, r3
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f7ff fdf9 	bl	80030b0 <HAL_UARTEx_RxEventCallback>
 80034be:	e002      	b.n	80034c6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f7fd fd0d 	bl	8000ee0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	e002      	b.n	80034d0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80034ca:	2300      	movs	r3, #0
 80034cc:	e000      	b.n	80034d0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80034ce:	2302      	movs	r3, #2
  }
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3730      	adds	r7, #48	; 0x30
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034dc:	b0c0      	sub	sp, #256	; 0x100
 80034de:	af00      	add	r7, sp, #0
 80034e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80034f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034f4:	68d9      	ldr	r1, [r3, #12]
 80034f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	ea40 0301 	orr.w	r3, r0, r1
 8003500:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	431a      	orrs	r2, r3
 8003510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	431a      	orrs	r2, r3
 8003518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	4313      	orrs	r3, r2
 8003520:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003530:	f021 010c 	bic.w	r1, r1, #12
 8003534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800353e:	430b      	orrs	r3, r1
 8003540:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800354e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003552:	6999      	ldr	r1, [r3, #24]
 8003554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	ea40 0301 	orr.w	r3, r0, r1
 800355e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	4b8f      	ldr	r3, [pc, #572]	; (80037a4 <UART_SetConfig+0x2cc>)
 8003568:	429a      	cmp	r2, r3
 800356a:	d005      	beq.n	8003578 <UART_SetConfig+0xa0>
 800356c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	4b8d      	ldr	r3, [pc, #564]	; (80037a8 <UART_SetConfig+0x2d0>)
 8003574:	429a      	cmp	r2, r3
 8003576:	d104      	bne.n	8003582 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003578:	f7ff f8da 	bl	8002730 <HAL_RCC_GetPCLK2Freq>
 800357c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003580:	e003      	b.n	800358a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003582:	f7ff f8c1 	bl	8002708 <HAL_RCC_GetPCLK1Freq>
 8003586:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800358a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003594:	f040 810c 	bne.w	80037b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800359c:	2200      	movs	r2, #0
 800359e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80035a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80035a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80035aa:	4622      	mov	r2, r4
 80035ac:	462b      	mov	r3, r5
 80035ae:	1891      	adds	r1, r2, r2
 80035b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80035b2:	415b      	adcs	r3, r3
 80035b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80035ba:	4621      	mov	r1, r4
 80035bc:	eb12 0801 	adds.w	r8, r2, r1
 80035c0:	4629      	mov	r1, r5
 80035c2:	eb43 0901 	adc.w	r9, r3, r1
 80035c6:	f04f 0200 	mov.w	r2, #0
 80035ca:	f04f 0300 	mov.w	r3, #0
 80035ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035da:	4690      	mov	r8, r2
 80035dc:	4699      	mov	r9, r3
 80035de:	4623      	mov	r3, r4
 80035e0:	eb18 0303 	adds.w	r3, r8, r3
 80035e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80035e8:	462b      	mov	r3, r5
 80035ea:	eb49 0303 	adc.w	r3, r9, r3
 80035ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80035f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80035fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003602:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003606:	460b      	mov	r3, r1
 8003608:	18db      	adds	r3, r3, r3
 800360a:	653b      	str	r3, [r7, #80]	; 0x50
 800360c:	4613      	mov	r3, r2
 800360e:	eb42 0303 	adc.w	r3, r2, r3
 8003612:	657b      	str	r3, [r7, #84]	; 0x54
 8003614:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003618:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800361c:	f7fc fe38 	bl	8000290 <__aeabi_uldivmod>
 8003620:	4602      	mov	r2, r0
 8003622:	460b      	mov	r3, r1
 8003624:	4b61      	ldr	r3, [pc, #388]	; (80037ac <UART_SetConfig+0x2d4>)
 8003626:	fba3 2302 	umull	r2, r3, r3, r2
 800362a:	095b      	lsrs	r3, r3, #5
 800362c:	011c      	lsls	r4, r3, #4
 800362e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003632:	2200      	movs	r2, #0
 8003634:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003638:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800363c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003640:	4642      	mov	r2, r8
 8003642:	464b      	mov	r3, r9
 8003644:	1891      	adds	r1, r2, r2
 8003646:	64b9      	str	r1, [r7, #72]	; 0x48
 8003648:	415b      	adcs	r3, r3
 800364a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800364c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003650:	4641      	mov	r1, r8
 8003652:	eb12 0a01 	adds.w	sl, r2, r1
 8003656:	4649      	mov	r1, r9
 8003658:	eb43 0b01 	adc.w	fp, r3, r1
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003668:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800366c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003670:	4692      	mov	sl, r2
 8003672:	469b      	mov	fp, r3
 8003674:	4643      	mov	r3, r8
 8003676:	eb1a 0303 	adds.w	r3, sl, r3
 800367a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800367e:	464b      	mov	r3, r9
 8003680:	eb4b 0303 	adc.w	r3, fp, r3
 8003684:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003694:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003698:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800369c:	460b      	mov	r3, r1
 800369e:	18db      	adds	r3, r3, r3
 80036a0:	643b      	str	r3, [r7, #64]	; 0x40
 80036a2:	4613      	mov	r3, r2
 80036a4:	eb42 0303 	adc.w	r3, r2, r3
 80036a8:	647b      	str	r3, [r7, #68]	; 0x44
 80036aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80036ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80036b2:	f7fc fded 	bl	8000290 <__aeabi_uldivmod>
 80036b6:	4602      	mov	r2, r0
 80036b8:	460b      	mov	r3, r1
 80036ba:	4611      	mov	r1, r2
 80036bc:	4b3b      	ldr	r3, [pc, #236]	; (80037ac <UART_SetConfig+0x2d4>)
 80036be:	fba3 2301 	umull	r2, r3, r3, r1
 80036c2:	095b      	lsrs	r3, r3, #5
 80036c4:	2264      	movs	r2, #100	; 0x64
 80036c6:	fb02 f303 	mul.w	r3, r2, r3
 80036ca:	1acb      	subs	r3, r1, r3
 80036cc:	00db      	lsls	r3, r3, #3
 80036ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80036d2:	4b36      	ldr	r3, [pc, #216]	; (80037ac <UART_SetConfig+0x2d4>)
 80036d4:	fba3 2302 	umull	r2, r3, r3, r2
 80036d8:	095b      	lsrs	r3, r3, #5
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036e0:	441c      	add	r4, r3
 80036e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036e6:	2200      	movs	r2, #0
 80036e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80036ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80036f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80036f4:	4642      	mov	r2, r8
 80036f6:	464b      	mov	r3, r9
 80036f8:	1891      	adds	r1, r2, r2
 80036fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80036fc:	415b      	adcs	r3, r3
 80036fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003700:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003704:	4641      	mov	r1, r8
 8003706:	1851      	adds	r1, r2, r1
 8003708:	6339      	str	r1, [r7, #48]	; 0x30
 800370a:	4649      	mov	r1, r9
 800370c:	414b      	adcs	r3, r1
 800370e:	637b      	str	r3, [r7, #52]	; 0x34
 8003710:	f04f 0200 	mov.w	r2, #0
 8003714:	f04f 0300 	mov.w	r3, #0
 8003718:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800371c:	4659      	mov	r1, fp
 800371e:	00cb      	lsls	r3, r1, #3
 8003720:	4651      	mov	r1, sl
 8003722:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003726:	4651      	mov	r1, sl
 8003728:	00ca      	lsls	r2, r1, #3
 800372a:	4610      	mov	r0, r2
 800372c:	4619      	mov	r1, r3
 800372e:	4603      	mov	r3, r0
 8003730:	4642      	mov	r2, r8
 8003732:	189b      	adds	r3, r3, r2
 8003734:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003738:	464b      	mov	r3, r9
 800373a:	460a      	mov	r2, r1
 800373c:	eb42 0303 	adc.w	r3, r2, r3
 8003740:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003750:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003754:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003758:	460b      	mov	r3, r1
 800375a:	18db      	adds	r3, r3, r3
 800375c:	62bb      	str	r3, [r7, #40]	; 0x28
 800375e:	4613      	mov	r3, r2
 8003760:	eb42 0303 	adc.w	r3, r2, r3
 8003764:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003766:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800376a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800376e:	f7fc fd8f 	bl	8000290 <__aeabi_uldivmod>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	4b0d      	ldr	r3, [pc, #52]	; (80037ac <UART_SetConfig+0x2d4>)
 8003778:	fba3 1302 	umull	r1, r3, r3, r2
 800377c:	095b      	lsrs	r3, r3, #5
 800377e:	2164      	movs	r1, #100	; 0x64
 8003780:	fb01 f303 	mul.w	r3, r1, r3
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	3332      	adds	r3, #50	; 0x32
 800378a:	4a08      	ldr	r2, [pc, #32]	; (80037ac <UART_SetConfig+0x2d4>)
 800378c:	fba2 2303 	umull	r2, r3, r2, r3
 8003790:	095b      	lsrs	r3, r3, #5
 8003792:	f003 0207 	and.w	r2, r3, #7
 8003796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4422      	add	r2, r4
 800379e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037a0:	e105      	b.n	80039ae <UART_SetConfig+0x4d6>
 80037a2:	bf00      	nop
 80037a4:	40011000 	.word	0x40011000
 80037a8:	40011400 	.word	0x40011400
 80037ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037b4:	2200      	movs	r2, #0
 80037b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80037ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80037be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80037c2:	4642      	mov	r2, r8
 80037c4:	464b      	mov	r3, r9
 80037c6:	1891      	adds	r1, r2, r2
 80037c8:	6239      	str	r1, [r7, #32]
 80037ca:	415b      	adcs	r3, r3
 80037cc:	627b      	str	r3, [r7, #36]	; 0x24
 80037ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037d2:	4641      	mov	r1, r8
 80037d4:	1854      	adds	r4, r2, r1
 80037d6:	4649      	mov	r1, r9
 80037d8:	eb43 0501 	adc.w	r5, r3, r1
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	00eb      	lsls	r3, r5, #3
 80037e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037ea:	00e2      	lsls	r2, r4, #3
 80037ec:	4614      	mov	r4, r2
 80037ee:	461d      	mov	r5, r3
 80037f0:	4643      	mov	r3, r8
 80037f2:	18e3      	adds	r3, r4, r3
 80037f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80037f8:	464b      	mov	r3, r9
 80037fa:	eb45 0303 	adc.w	r3, r5, r3
 80037fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800380e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003812:	f04f 0200 	mov.w	r2, #0
 8003816:	f04f 0300 	mov.w	r3, #0
 800381a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800381e:	4629      	mov	r1, r5
 8003820:	008b      	lsls	r3, r1, #2
 8003822:	4621      	mov	r1, r4
 8003824:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003828:	4621      	mov	r1, r4
 800382a:	008a      	lsls	r2, r1, #2
 800382c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003830:	f7fc fd2e 	bl	8000290 <__aeabi_uldivmod>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4b60      	ldr	r3, [pc, #384]	; (80039bc <UART_SetConfig+0x4e4>)
 800383a:	fba3 2302 	umull	r2, r3, r3, r2
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	011c      	lsls	r4, r3, #4
 8003842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003846:	2200      	movs	r2, #0
 8003848:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800384c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003850:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003854:	4642      	mov	r2, r8
 8003856:	464b      	mov	r3, r9
 8003858:	1891      	adds	r1, r2, r2
 800385a:	61b9      	str	r1, [r7, #24]
 800385c:	415b      	adcs	r3, r3
 800385e:	61fb      	str	r3, [r7, #28]
 8003860:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003864:	4641      	mov	r1, r8
 8003866:	1851      	adds	r1, r2, r1
 8003868:	6139      	str	r1, [r7, #16]
 800386a:	4649      	mov	r1, r9
 800386c:	414b      	adcs	r3, r1
 800386e:	617b      	str	r3, [r7, #20]
 8003870:	f04f 0200 	mov.w	r2, #0
 8003874:	f04f 0300 	mov.w	r3, #0
 8003878:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800387c:	4659      	mov	r1, fp
 800387e:	00cb      	lsls	r3, r1, #3
 8003880:	4651      	mov	r1, sl
 8003882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003886:	4651      	mov	r1, sl
 8003888:	00ca      	lsls	r2, r1, #3
 800388a:	4610      	mov	r0, r2
 800388c:	4619      	mov	r1, r3
 800388e:	4603      	mov	r3, r0
 8003890:	4642      	mov	r2, r8
 8003892:	189b      	adds	r3, r3, r2
 8003894:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003898:	464b      	mov	r3, r9
 800389a:	460a      	mov	r2, r1
 800389c:	eb42 0303 	adc.w	r3, r2, r3
 80038a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80038a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80038ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80038bc:	4649      	mov	r1, r9
 80038be:	008b      	lsls	r3, r1, #2
 80038c0:	4641      	mov	r1, r8
 80038c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038c6:	4641      	mov	r1, r8
 80038c8:	008a      	lsls	r2, r1, #2
 80038ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80038ce:	f7fc fcdf 	bl	8000290 <__aeabi_uldivmod>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4b39      	ldr	r3, [pc, #228]	; (80039bc <UART_SetConfig+0x4e4>)
 80038d8:	fba3 1302 	umull	r1, r3, r3, r2
 80038dc:	095b      	lsrs	r3, r3, #5
 80038de:	2164      	movs	r1, #100	; 0x64
 80038e0:	fb01 f303 	mul.w	r3, r1, r3
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	3332      	adds	r3, #50	; 0x32
 80038ea:	4a34      	ldr	r2, [pc, #208]	; (80039bc <UART_SetConfig+0x4e4>)
 80038ec:	fba2 2303 	umull	r2, r3, r2, r3
 80038f0:	095b      	lsrs	r3, r3, #5
 80038f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038f6:	441c      	add	r4, r3
 80038f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038fc:	2200      	movs	r2, #0
 80038fe:	673b      	str	r3, [r7, #112]	; 0x70
 8003900:	677a      	str	r2, [r7, #116]	; 0x74
 8003902:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003906:	4642      	mov	r2, r8
 8003908:	464b      	mov	r3, r9
 800390a:	1891      	adds	r1, r2, r2
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	415b      	adcs	r3, r3
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003916:	4641      	mov	r1, r8
 8003918:	1851      	adds	r1, r2, r1
 800391a:	6039      	str	r1, [r7, #0]
 800391c:	4649      	mov	r1, r9
 800391e:	414b      	adcs	r3, r1
 8003920:	607b      	str	r3, [r7, #4]
 8003922:	f04f 0200 	mov.w	r2, #0
 8003926:	f04f 0300 	mov.w	r3, #0
 800392a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800392e:	4659      	mov	r1, fp
 8003930:	00cb      	lsls	r3, r1, #3
 8003932:	4651      	mov	r1, sl
 8003934:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003938:	4651      	mov	r1, sl
 800393a:	00ca      	lsls	r2, r1, #3
 800393c:	4610      	mov	r0, r2
 800393e:	4619      	mov	r1, r3
 8003940:	4603      	mov	r3, r0
 8003942:	4642      	mov	r2, r8
 8003944:	189b      	adds	r3, r3, r2
 8003946:	66bb      	str	r3, [r7, #104]	; 0x68
 8003948:	464b      	mov	r3, r9
 800394a:	460a      	mov	r2, r1
 800394c:	eb42 0303 	adc.w	r3, r2, r3
 8003950:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	663b      	str	r3, [r7, #96]	; 0x60
 800395c:	667a      	str	r2, [r7, #100]	; 0x64
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	f04f 0300 	mov.w	r3, #0
 8003966:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800396a:	4649      	mov	r1, r9
 800396c:	008b      	lsls	r3, r1, #2
 800396e:	4641      	mov	r1, r8
 8003970:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003974:	4641      	mov	r1, r8
 8003976:	008a      	lsls	r2, r1, #2
 8003978:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800397c:	f7fc fc88 	bl	8000290 <__aeabi_uldivmod>
 8003980:	4602      	mov	r2, r0
 8003982:	460b      	mov	r3, r1
 8003984:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <UART_SetConfig+0x4e4>)
 8003986:	fba3 1302 	umull	r1, r3, r3, r2
 800398a:	095b      	lsrs	r3, r3, #5
 800398c:	2164      	movs	r1, #100	; 0x64
 800398e:	fb01 f303 	mul.w	r3, r1, r3
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	3332      	adds	r3, #50	; 0x32
 8003998:	4a08      	ldr	r2, [pc, #32]	; (80039bc <UART_SetConfig+0x4e4>)
 800399a:	fba2 2303 	umull	r2, r3, r2, r3
 800399e:	095b      	lsrs	r3, r3, #5
 80039a0:	f003 020f 	and.w	r2, r3, #15
 80039a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4422      	add	r2, r4
 80039ac:	609a      	str	r2, [r3, #8]
}
 80039ae:	bf00      	nop
 80039b0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80039b4:	46bd      	mov	sp, r7
 80039b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039ba:	bf00      	nop
 80039bc:	51eb851f 	.word	0x51eb851f

080039c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80039c0:	b084      	sub	sp, #16
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b084      	sub	sp, #16
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	f107 001c 	add.w	r0, r7, #28
 80039ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80039d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d122      	bne.n	8003a1e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80039ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003a00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d105      	bne.n	8003a12 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 faa2 	bl	8003f5c <USB_CoreReset>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	73fb      	strb	r3, [r7, #15]
 8003a1c:	e01a      	b.n	8003a54 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 fa96 	bl	8003f5c <USB_CoreReset>
 8003a30:	4603      	mov	r3, r0
 8003a32:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003a34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d106      	bne.n	8003a48 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	639a      	str	r2, [r3, #56]	; 0x38
 8003a46:	e005      	b.n	8003a54 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a4c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d10b      	bne.n	8003a72 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f043 0206 	orr.w	r2, r3, #6
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f043 0220 	orr.w	r2, r3, #32
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a7e:	b004      	add	sp, #16
 8003a80:	4770      	bx	lr

08003a82 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b083      	sub	sp, #12
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f023 0201 	bic.w	r2, r3, #1
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003ac0:	78fb      	ldrb	r3, [r7, #3]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d115      	bne.n	8003af2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	f7fd fce4 	bl	80014a0 <HAL_Delay>
      ms++;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	3301      	adds	r3, #1
 8003adc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 fa2e 	bl	8003f40 <USB_GetMode>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d01e      	beq.n	8003b28 <USB_SetCurrentMode+0x84>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2b31      	cmp	r3, #49	; 0x31
 8003aee:	d9f0      	bls.n	8003ad2 <USB_SetCurrentMode+0x2e>
 8003af0:	e01a      	b.n	8003b28 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003af2:	78fb      	ldrb	r3, [r7, #3]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d115      	bne.n	8003b24 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003b04:	2001      	movs	r0, #1
 8003b06:	f7fd fccb 	bl	80014a0 <HAL_Delay>
      ms++;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 fa15 	bl	8003f40 <USB_GetMode>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d005      	beq.n	8003b28 <USB_SetCurrentMode+0x84>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2b31      	cmp	r3, #49	; 0x31
 8003b20:	d9f0      	bls.n	8003b04 <USB_SetCurrentMode+0x60>
 8003b22:	e001      	b.n	8003b28 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e005      	b.n	8003b34 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2b32      	cmp	r3, #50	; 0x32
 8003b2c:	d101      	bne.n	8003b32 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003b3c:	b084      	sub	sp, #16
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b086      	sub	sp, #24
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
 8003b46:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003b4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003b56:	2300      	movs	r3, #0
 8003b58:	613b      	str	r3, [r7, #16]
 8003b5a:	e009      	b.n	8003b70 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	3340      	adds	r3, #64	; 0x40
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4413      	add	r3, r2
 8003b66:	2200      	movs	r2, #0
 8003b68:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	613b      	str	r3, [r7, #16]
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	2b0e      	cmp	r3, #14
 8003b74:	d9f2      	bls.n	8003b5c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003b76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11c      	bne.n	8003bb6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b8a:	f043 0302 	orr.w	r3, r3, #2
 8003b8e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b94:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bac:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	639a      	str	r2, [r3, #56]	; 0x38
 8003bb4:	e00b      	b.n	8003bce <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bba:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003be0:	4619      	mov	r1, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003be8:	461a      	mov	r2, r3
 8003bea:	680b      	ldr	r3, [r1, #0]
 8003bec:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d10c      	bne.n	8003c0e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d104      	bne.n	8003c04 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f965 	bl	8003ecc <USB_SetDevSpeed>
 8003c02:	e008      	b.n	8003c16 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003c04:	2101      	movs	r1, #1
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 f960 	bl	8003ecc <USB_SetDevSpeed>
 8003c0c:	e003      	b.n	8003c16 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003c0e:	2103      	movs	r1, #3
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f95b 	bl	8003ecc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003c16:	2110      	movs	r1, #16
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f8f3 	bl	8003e04 <USB_FlushTxFifo>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 f91f 	bl	8003e6c <USB_FlushRxFifo>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2300      	movs	r3, #0
 8003c42:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c56:	461a      	mov	r2, r3
 8003c58:	2300      	movs	r3, #0
 8003c5a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	613b      	str	r3, [r7, #16]
 8003c60:	e043      	b.n	8003cea <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	015a      	lsls	r2, r3, #5
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	4413      	add	r3, r2
 8003c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c78:	d118      	bne.n	8003cac <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10a      	bne.n	8003c96 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	015a      	lsls	r2, r3, #5
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4413      	add	r3, r2
 8003c88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003c92:	6013      	str	r3, [r2, #0]
 8003c94:	e013      	b.n	8003cbe <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	015a      	lsls	r2, r3, #5
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	e008      	b.n	8003cbe <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	015a      	lsls	r2, r3, #5
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cb8:	461a      	mov	r2, r3
 8003cba:	2300      	movs	r3, #0
 8003cbc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	015a      	lsls	r2, r3, #5
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cca:	461a      	mov	r2, r3
 8003ccc:	2300      	movs	r3, #0
 8003cce:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	015a      	lsls	r2, r3, #5
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cdc:	461a      	mov	r2, r3
 8003cde:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ce2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	613b      	str	r3, [r7, #16]
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d3b7      	bcc.n	8003c62 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	e043      	b.n	8003d80 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	015a      	lsls	r2, r3, #5
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4413      	add	r3, r2
 8003d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d0e:	d118      	bne.n	8003d42 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10a      	bne.n	8003d2c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	015a      	lsls	r2, r3, #5
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d22:	461a      	mov	r2, r3
 8003d24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	e013      	b.n	8003d54 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d38:	461a      	mov	r2, r3
 8003d3a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003d3e:	6013      	str	r3, [r2, #0]
 8003d40:	e008      	b.n	8003d54 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	015a      	lsls	r2, r3, #5
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	4413      	add	r3, r2
 8003d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d4e:	461a      	mov	r2, r3
 8003d50:	2300      	movs	r3, #0
 8003d52:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	015a      	lsls	r2, r3, #5
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d60:	461a      	mov	r2, r3
 8003d62:	2300      	movs	r3, #0
 8003d64:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	015a      	lsls	r2, r3, #5
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d72:	461a      	mov	r2, r3
 8003d74:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003d78:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	613b      	str	r3, [r7, #16]
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d3b7      	bcc.n	8003cf8 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d9a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003da8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d105      	bne.n	8003dbc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	f043 0210 	orr.w	r2, r3, #16
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699a      	ldr	r2, [r3, #24]
 8003dc0:	4b0f      	ldr	r3, [pc, #60]	; (8003e00 <USB_DevInit+0x2c4>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	f043 0208 	orr.w	r2, r3, #8
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003dda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d107      	bne.n	8003df0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003de8:	f043 0304 	orr.w	r3, r3, #4
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003df0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003dfc:	b004      	add	sp, #16
 8003dfe:	4770      	bx	lr
 8003e00:	803c3800 	.word	0x803c3800

08003e04 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	3301      	adds	r3, #1
 8003e16:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4a13      	ldr	r2, [pc, #76]	; (8003e68 <USB_FlushTxFifo+0x64>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d901      	bls.n	8003e24 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e01b      	b.n	8003e5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	daf2      	bge.n	8003e12 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	019b      	lsls	r3, r3, #6
 8003e34:	f043 0220 	orr.w	r2, r3, #32
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	3301      	adds	r3, #1
 8003e40:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	4a08      	ldr	r2, [pc, #32]	; (8003e68 <USB_FlushTxFifo+0x64>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d901      	bls.n	8003e4e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e006      	b.n	8003e5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	f003 0320 	and.w	r3, r3, #32
 8003e56:	2b20      	cmp	r3, #32
 8003e58:	d0f0      	beq.n	8003e3c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	00030d40 	.word	0x00030d40

08003e6c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003e74:	2300      	movs	r3, #0
 8003e76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	4a11      	ldr	r2, [pc, #68]	; (8003ec8 <USB_FlushRxFifo+0x5c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d901      	bls.n	8003e8a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e018      	b.n	8003ebc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	daf2      	bge.n	8003e78 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2210      	movs	r2, #16
 8003e9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4a08      	ldr	r2, [pc, #32]	; (8003ec8 <USB_FlushRxFifo+0x5c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d901      	bls.n	8003eae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e006      	b.n	8003ebc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f003 0310 	and.w	r3, r3, #16
 8003eb6:	2b10      	cmp	r3, #16
 8003eb8:	d0f0      	beq.n	8003e9c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	00030d40 	.word	0x00030d40

08003ecc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	78fb      	ldrb	r3, [r7, #3]
 8003ee6:	68f9      	ldr	r1, [r7, #12]
 8003ee8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003eec:	4313      	orrs	r3, r2
 8003eee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b085      	sub	sp, #20
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003f18:	f023 0303 	bic.w	r3, r3, #3
 8003f1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f2c:	f043 0302 	orr.w	r3, r3, #2
 8003f30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4a13      	ldr	r2, [pc, #76]	; (8003fc0 <USB_CoreReset+0x64>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d901      	bls.n	8003f7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e01b      	b.n	8003fb2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	daf2      	bge.n	8003f68 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f043 0201 	orr.w	r2, r3, #1
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	3301      	adds	r3, #1
 8003f96:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4a09      	ldr	r2, [pc, #36]	; (8003fc0 <USB_CoreReset+0x64>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d901      	bls.n	8003fa4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e006      	b.n	8003fb2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d0f0      	beq.n	8003f92 <USB_CoreReset+0x36>

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3714      	adds	r7, #20
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	00030d40 	.word	0x00030d40

08003fc4 <__errno>:
 8003fc4:	4b01      	ldr	r3, [pc, #4]	; (8003fcc <__errno+0x8>)
 8003fc6:	6818      	ldr	r0, [r3, #0]
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	2000000c 	.word	0x2000000c

08003fd0 <__libc_init_array>:
 8003fd0:	b570      	push	{r4, r5, r6, lr}
 8003fd2:	4d0d      	ldr	r5, [pc, #52]	; (8004008 <__libc_init_array+0x38>)
 8003fd4:	4c0d      	ldr	r4, [pc, #52]	; (800400c <__libc_init_array+0x3c>)
 8003fd6:	1b64      	subs	r4, r4, r5
 8003fd8:	10a4      	asrs	r4, r4, #2
 8003fda:	2600      	movs	r6, #0
 8003fdc:	42a6      	cmp	r6, r4
 8003fde:	d109      	bne.n	8003ff4 <__libc_init_array+0x24>
 8003fe0:	4d0b      	ldr	r5, [pc, #44]	; (8004010 <__libc_init_array+0x40>)
 8003fe2:	4c0c      	ldr	r4, [pc, #48]	; (8004014 <__libc_init_array+0x44>)
 8003fe4:	f001 f882 	bl	80050ec <_init>
 8003fe8:	1b64      	subs	r4, r4, r5
 8003fea:	10a4      	asrs	r4, r4, #2
 8003fec:	2600      	movs	r6, #0
 8003fee:	42a6      	cmp	r6, r4
 8003ff0:	d105      	bne.n	8003ffe <__libc_init_array+0x2e>
 8003ff2:	bd70      	pop	{r4, r5, r6, pc}
 8003ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ff8:	4798      	blx	r3
 8003ffa:	3601      	adds	r6, #1
 8003ffc:	e7ee      	b.n	8003fdc <__libc_init_array+0xc>
 8003ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004002:	4798      	blx	r3
 8004004:	3601      	adds	r6, #1
 8004006:	e7f2      	b.n	8003fee <__libc_init_array+0x1e>
 8004008:	08005530 	.word	0x08005530
 800400c:	08005530 	.word	0x08005530
 8004010:	08005530 	.word	0x08005530
 8004014:	08005534 	.word	0x08005534

08004018 <memset>:
 8004018:	4402      	add	r2, r0
 800401a:	4603      	mov	r3, r0
 800401c:	4293      	cmp	r3, r2
 800401e:	d100      	bne.n	8004022 <memset+0xa>
 8004020:	4770      	bx	lr
 8004022:	f803 1b01 	strb.w	r1, [r3], #1
 8004026:	e7f9      	b.n	800401c <memset+0x4>

08004028 <iprintf>:
 8004028:	b40f      	push	{r0, r1, r2, r3}
 800402a:	4b0a      	ldr	r3, [pc, #40]	; (8004054 <iprintf+0x2c>)
 800402c:	b513      	push	{r0, r1, r4, lr}
 800402e:	681c      	ldr	r4, [r3, #0]
 8004030:	b124      	cbz	r4, 800403c <iprintf+0x14>
 8004032:	69a3      	ldr	r3, [r4, #24]
 8004034:	b913      	cbnz	r3, 800403c <iprintf+0x14>
 8004036:	4620      	mov	r0, r4
 8004038:	f000 fa74 	bl	8004524 <__sinit>
 800403c:	ab05      	add	r3, sp, #20
 800403e:	9a04      	ldr	r2, [sp, #16]
 8004040:	68a1      	ldr	r1, [r4, #8]
 8004042:	9301      	str	r3, [sp, #4]
 8004044:	4620      	mov	r0, r4
 8004046:	f000 fc7d 	bl	8004944 <_vfiprintf_r>
 800404a:	b002      	add	sp, #8
 800404c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004050:	b004      	add	sp, #16
 8004052:	4770      	bx	lr
 8004054:	2000000c 	.word	0x2000000c

08004058 <putchar>:
 8004058:	4b09      	ldr	r3, [pc, #36]	; (8004080 <putchar+0x28>)
 800405a:	b513      	push	{r0, r1, r4, lr}
 800405c:	681c      	ldr	r4, [r3, #0]
 800405e:	4601      	mov	r1, r0
 8004060:	b134      	cbz	r4, 8004070 <putchar+0x18>
 8004062:	69a3      	ldr	r3, [r4, #24]
 8004064:	b923      	cbnz	r3, 8004070 <putchar+0x18>
 8004066:	9001      	str	r0, [sp, #4]
 8004068:	4620      	mov	r0, r4
 800406a:	f000 fa5b 	bl	8004524 <__sinit>
 800406e:	9901      	ldr	r1, [sp, #4]
 8004070:	68a2      	ldr	r2, [r4, #8]
 8004072:	4620      	mov	r0, r4
 8004074:	b002      	add	sp, #8
 8004076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800407a:	f000 bf27 	b.w	8004ecc <_putc_r>
 800407e:	bf00      	nop
 8004080:	2000000c 	.word	0x2000000c

08004084 <_puts_r>:
 8004084:	b570      	push	{r4, r5, r6, lr}
 8004086:	460e      	mov	r6, r1
 8004088:	4605      	mov	r5, r0
 800408a:	b118      	cbz	r0, 8004094 <_puts_r+0x10>
 800408c:	6983      	ldr	r3, [r0, #24]
 800408e:	b90b      	cbnz	r3, 8004094 <_puts_r+0x10>
 8004090:	f000 fa48 	bl	8004524 <__sinit>
 8004094:	69ab      	ldr	r3, [r5, #24]
 8004096:	68ac      	ldr	r4, [r5, #8]
 8004098:	b913      	cbnz	r3, 80040a0 <_puts_r+0x1c>
 800409a:	4628      	mov	r0, r5
 800409c:	f000 fa42 	bl	8004524 <__sinit>
 80040a0:	4b2c      	ldr	r3, [pc, #176]	; (8004154 <_puts_r+0xd0>)
 80040a2:	429c      	cmp	r4, r3
 80040a4:	d120      	bne.n	80040e8 <_puts_r+0x64>
 80040a6:	686c      	ldr	r4, [r5, #4]
 80040a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80040aa:	07db      	lsls	r3, r3, #31
 80040ac:	d405      	bmi.n	80040ba <_puts_r+0x36>
 80040ae:	89a3      	ldrh	r3, [r4, #12]
 80040b0:	0598      	lsls	r0, r3, #22
 80040b2:	d402      	bmi.n	80040ba <_puts_r+0x36>
 80040b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040b6:	f000 fad3 	bl	8004660 <__retarget_lock_acquire_recursive>
 80040ba:	89a3      	ldrh	r3, [r4, #12]
 80040bc:	0719      	lsls	r1, r3, #28
 80040be:	d51d      	bpl.n	80040fc <_puts_r+0x78>
 80040c0:	6923      	ldr	r3, [r4, #16]
 80040c2:	b1db      	cbz	r3, 80040fc <_puts_r+0x78>
 80040c4:	3e01      	subs	r6, #1
 80040c6:	68a3      	ldr	r3, [r4, #8]
 80040c8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80040cc:	3b01      	subs	r3, #1
 80040ce:	60a3      	str	r3, [r4, #8]
 80040d0:	bb39      	cbnz	r1, 8004122 <_puts_r+0x9e>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	da38      	bge.n	8004148 <_puts_r+0xc4>
 80040d6:	4622      	mov	r2, r4
 80040d8:	210a      	movs	r1, #10
 80040da:	4628      	mov	r0, r5
 80040dc:	f000 f848 	bl	8004170 <__swbuf_r>
 80040e0:	3001      	adds	r0, #1
 80040e2:	d011      	beq.n	8004108 <_puts_r+0x84>
 80040e4:	250a      	movs	r5, #10
 80040e6:	e011      	b.n	800410c <_puts_r+0x88>
 80040e8:	4b1b      	ldr	r3, [pc, #108]	; (8004158 <_puts_r+0xd4>)
 80040ea:	429c      	cmp	r4, r3
 80040ec:	d101      	bne.n	80040f2 <_puts_r+0x6e>
 80040ee:	68ac      	ldr	r4, [r5, #8]
 80040f0:	e7da      	b.n	80040a8 <_puts_r+0x24>
 80040f2:	4b1a      	ldr	r3, [pc, #104]	; (800415c <_puts_r+0xd8>)
 80040f4:	429c      	cmp	r4, r3
 80040f6:	bf08      	it	eq
 80040f8:	68ec      	ldreq	r4, [r5, #12]
 80040fa:	e7d5      	b.n	80040a8 <_puts_r+0x24>
 80040fc:	4621      	mov	r1, r4
 80040fe:	4628      	mov	r0, r5
 8004100:	f000 f888 	bl	8004214 <__swsetup_r>
 8004104:	2800      	cmp	r0, #0
 8004106:	d0dd      	beq.n	80040c4 <_puts_r+0x40>
 8004108:	f04f 35ff 	mov.w	r5, #4294967295
 800410c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800410e:	07da      	lsls	r2, r3, #31
 8004110:	d405      	bmi.n	800411e <_puts_r+0x9a>
 8004112:	89a3      	ldrh	r3, [r4, #12]
 8004114:	059b      	lsls	r3, r3, #22
 8004116:	d402      	bmi.n	800411e <_puts_r+0x9a>
 8004118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800411a:	f000 faa2 	bl	8004662 <__retarget_lock_release_recursive>
 800411e:	4628      	mov	r0, r5
 8004120:	bd70      	pop	{r4, r5, r6, pc}
 8004122:	2b00      	cmp	r3, #0
 8004124:	da04      	bge.n	8004130 <_puts_r+0xac>
 8004126:	69a2      	ldr	r2, [r4, #24]
 8004128:	429a      	cmp	r2, r3
 800412a:	dc06      	bgt.n	800413a <_puts_r+0xb6>
 800412c:	290a      	cmp	r1, #10
 800412e:	d004      	beq.n	800413a <_puts_r+0xb6>
 8004130:	6823      	ldr	r3, [r4, #0]
 8004132:	1c5a      	adds	r2, r3, #1
 8004134:	6022      	str	r2, [r4, #0]
 8004136:	7019      	strb	r1, [r3, #0]
 8004138:	e7c5      	b.n	80040c6 <_puts_r+0x42>
 800413a:	4622      	mov	r2, r4
 800413c:	4628      	mov	r0, r5
 800413e:	f000 f817 	bl	8004170 <__swbuf_r>
 8004142:	3001      	adds	r0, #1
 8004144:	d1bf      	bne.n	80040c6 <_puts_r+0x42>
 8004146:	e7df      	b.n	8004108 <_puts_r+0x84>
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	250a      	movs	r5, #10
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	6022      	str	r2, [r4, #0]
 8004150:	701d      	strb	r5, [r3, #0]
 8004152:	e7db      	b.n	800410c <_puts_r+0x88>
 8004154:	080054b4 	.word	0x080054b4
 8004158:	080054d4 	.word	0x080054d4
 800415c:	08005494 	.word	0x08005494

08004160 <puts>:
 8004160:	4b02      	ldr	r3, [pc, #8]	; (800416c <puts+0xc>)
 8004162:	4601      	mov	r1, r0
 8004164:	6818      	ldr	r0, [r3, #0]
 8004166:	f7ff bf8d 	b.w	8004084 <_puts_r>
 800416a:	bf00      	nop
 800416c:	2000000c 	.word	0x2000000c

08004170 <__swbuf_r>:
 8004170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004172:	460e      	mov	r6, r1
 8004174:	4614      	mov	r4, r2
 8004176:	4605      	mov	r5, r0
 8004178:	b118      	cbz	r0, 8004182 <__swbuf_r+0x12>
 800417a:	6983      	ldr	r3, [r0, #24]
 800417c:	b90b      	cbnz	r3, 8004182 <__swbuf_r+0x12>
 800417e:	f000 f9d1 	bl	8004524 <__sinit>
 8004182:	4b21      	ldr	r3, [pc, #132]	; (8004208 <__swbuf_r+0x98>)
 8004184:	429c      	cmp	r4, r3
 8004186:	d12b      	bne.n	80041e0 <__swbuf_r+0x70>
 8004188:	686c      	ldr	r4, [r5, #4]
 800418a:	69a3      	ldr	r3, [r4, #24]
 800418c:	60a3      	str	r3, [r4, #8]
 800418e:	89a3      	ldrh	r3, [r4, #12]
 8004190:	071a      	lsls	r2, r3, #28
 8004192:	d52f      	bpl.n	80041f4 <__swbuf_r+0x84>
 8004194:	6923      	ldr	r3, [r4, #16]
 8004196:	b36b      	cbz	r3, 80041f4 <__swbuf_r+0x84>
 8004198:	6923      	ldr	r3, [r4, #16]
 800419a:	6820      	ldr	r0, [r4, #0]
 800419c:	1ac0      	subs	r0, r0, r3
 800419e:	6963      	ldr	r3, [r4, #20]
 80041a0:	b2f6      	uxtb	r6, r6
 80041a2:	4283      	cmp	r3, r0
 80041a4:	4637      	mov	r7, r6
 80041a6:	dc04      	bgt.n	80041b2 <__swbuf_r+0x42>
 80041a8:	4621      	mov	r1, r4
 80041aa:	4628      	mov	r0, r5
 80041ac:	f000 f926 	bl	80043fc <_fflush_r>
 80041b0:	bb30      	cbnz	r0, 8004200 <__swbuf_r+0x90>
 80041b2:	68a3      	ldr	r3, [r4, #8]
 80041b4:	3b01      	subs	r3, #1
 80041b6:	60a3      	str	r3, [r4, #8]
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	1c5a      	adds	r2, r3, #1
 80041bc:	6022      	str	r2, [r4, #0]
 80041be:	701e      	strb	r6, [r3, #0]
 80041c0:	6963      	ldr	r3, [r4, #20]
 80041c2:	3001      	adds	r0, #1
 80041c4:	4283      	cmp	r3, r0
 80041c6:	d004      	beq.n	80041d2 <__swbuf_r+0x62>
 80041c8:	89a3      	ldrh	r3, [r4, #12]
 80041ca:	07db      	lsls	r3, r3, #31
 80041cc:	d506      	bpl.n	80041dc <__swbuf_r+0x6c>
 80041ce:	2e0a      	cmp	r6, #10
 80041d0:	d104      	bne.n	80041dc <__swbuf_r+0x6c>
 80041d2:	4621      	mov	r1, r4
 80041d4:	4628      	mov	r0, r5
 80041d6:	f000 f911 	bl	80043fc <_fflush_r>
 80041da:	b988      	cbnz	r0, 8004200 <__swbuf_r+0x90>
 80041dc:	4638      	mov	r0, r7
 80041de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041e0:	4b0a      	ldr	r3, [pc, #40]	; (800420c <__swbuf_r+0x9c>)
 80041e2:	429c      	cmp	r4, r3
 80041e4:	d101      	bne.n	80041ea <__swbuf_r+0x7a>
 80041e6:	68ac      	ldr	r4, [r5, #8]
 80041e8:	e7cf      	b.n	800418a <__swbuf_r+0x1a>
 80041ea:	4b09      	ldr	r3, [pc, #36]	; (8004210 <__swbuf_r+0xa0>)
 80041ec:	429c      	cmp	r4, r3
 80041ee:	bf08      	it	eq
 80041f0:	68ec      	ldreq	r4, [r5, #12]
 80041f2:	e7ca      	b.n	800418a <__swbuf_r+0x1a>
 80041f4:	4621      	mov	r1, r4
 80041f6:	4628      	mov	r0, r5
 80041f8:	f000 f80c 	bl	8004214 <__swsetup_r>
 80041fc:	2800      	cmp	r0, #0
 80041fe:	d0cb      	beq.n	8004198 <__swbuf_r+0x28>
 8004200:	f04f 37ff 	mov.w	r7, #4294967295
 8004204:	e7ea      	b.n	80041dc <__swbuf_r+0x6c>
 8004206:	bf00      	nop
 8004208:	080054b4 	.word	0x080054b4
 800420c:	080054d4 	.word	0x080054d4
 8004210:	08005494 	.word	0x08005494

08004214 <__swsetup_r>:
 8004214:	4b32      	ldr	r3, [pc, #200]	; (80042e0 <__swsetup_r+0xcc>)
 8004216:	b570      	push	{r4, r5, r6, lr}
 8004218:	681d      	ldr	r5, [r3, #0]
 800421a:	4606      	mov	r6, r0
 800421c:	460c      	mov	r4, r1
 800421e:	b125      	cbz	r5, 800422a <__swsetup_r+0x16>
 8004220:	69ab      	ldr	r3, [r5, #24]
 8004222:	b913      	cbnz	r3, 800422a <__swsetup_r+0x16>
 8004224:	4628      	mov	r0, r5
 8004226:	f000 f97d 	bl	8004524 <__sinit>
 800422a:	4b2e      	ldr	r3, [pc, #184]	; (80042e4 <__swsetup_r+0xd0>)
 800422c:	429c      	cmp	r4, r3
 800422e:	d10f      	bne.n	8004250 <__swsetup_r+0x3c>
 8004230:	686c      	ldr	r4, [r5, #4]
 8004232:	89a3      	ldrh	r3, [r4, #12]
 8004234:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004238:	0719      	lsls	r1, r3, #28
 800423a:	d42c      	bmi.n	8004296 <__swsetup_r+0x82>
 800423c:	06dd      	lsls	r5, r3, #27
 800423e:	d411      	bmi.n	8004264 <__swsetup_r+0x50>
 8004240:	2309      	movs	r3, #9
 8004242:	6033      	str	r3, [r6, #0]
 8004244:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004248:	81a3      	strh	r3, [r4, #12]
 800424a:	f04f 30ff 	mov.w	r0, #4294967295
 800424e:	e03e      	b.n	80042ce <__swsetup_r+0xba>
 8004250:	4b25      	ldr	r3, [pc, #148]	; (80042e8 <__swsetup_r+0xd4>)
 8004252:	429c      	cmp	r4, r3
 8004254:	d101      	bne.n	800425a <__swsetup_r+0x46>
 8004256:	68ac      	ldr	r4, [r5, #8]
 8004258:	e7eb      	b.n	8004232 <__swsetup_r+0x1e>
 800425a:	4b24      	ldr	r3, [pc, #144]	; (80042ec <__swsetup_r+0xd8>)
 800425c:	429c      	cmp	r4, r3
 800425e:	bf08      	it	eq
 8004260:	68ec      	ldreq	r4, [r5, #12]
 8004262:	e7e6      	b.n	8004232 <__swsetup_r+0x1e>
 8004264:	0758      	lsls	r0, r3, #29
 8004266:	d512      	bpl.n	800428e <__swsetup_r+0x7a>
 8004268:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800426a:	b141      	cbz	r1, 800427e <__swsetup_r+0x6a>
 800426c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004270:	4299      	cmp	r1, r3
 8004272:	d002      	beq.n	800427a <__swsetup_r+0x66>
 8004274:	4630      	mov	r0, r6
 8004276:	f000 fa5b 	bl	8004730 <_free_r>
 800427a:	2300      	movs	r3, #0
 800427c:	6363      	str	r3, [r4, #52]	; 0x34
 800427e:	89a3      	ldrh	r3, [r4, #12]
 8004280:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004284:	81a3      	strh	r3, [r4, #12]
 8004286:	2300      	movs	r3, #0
 8004288:	6063      	str	r3, [r4, #4]
 800428a:	6923      	ldr	r3, [r4, #16]
 800428c:	6023      	str	r3, [r4, #0]
 800428e:	89a3      	ldrh	r3, [r4, #12]
 8004290:	f043 0308 	orr.w	r3, r3, #8
 8004294:	81a3      	strh	r3, [r4, #12]
 8004296:	6923      	ldr	r3, [r4, #16]
 8004298:	b94b      	cbnz	r3, 80042ae <__swsetup_r+0x9a>
 800429a:	89a3      	ldrh	r3, [r4, #12]
 800429c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80042a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042a4:	d003      	beq.n	80042ae <__swsetup_r+0x9a>
 80042a6:	4621      	mov	r1, r4
 80042a8:	4630      	mov	r0, r6
 80042aa:	f000 fa01 	bl	80046b0 <__smakebuf_r>
 80042ae:	89a0      	ldrh	r0, [r4, #12]
 80042b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80042b4:	f010 0301 	ands.w	r3, r0, #1
 80042b8:	d00a      	beq.n	80042d0 <__swsetup_r+0xbc>
 80042ba:	2300      	movs	r3, #0
 80042bc:	60a3      	str	r3, [r4, #8]
 80042be:	6963      	ldr	r3, [r4, #20]
 80042c0:	425b      	negs	r3, r3
 80042c2:	61a3      	str	r3, [r4, #24]
 80042c4:	6923      	ldr	r3, [r4, #16]
 80042c6:	b943      	cbnz	r3, 80042da <__swsetup_r+0xc6>
 80042c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80042cc:	d1ba      	bne.n	8004244 <__swsetup_r+0x30>
 80042ce:	bd70      	pop	{r4, r5, r6, pc}
 80042d0:	0781      	lsls	r1, r0, #30
 80042d2:	bf58      	it	pl
 80042d4:	6963      	ldrpl	r3, [r4, #20]
 80042d6:	60a3      	str	r3, [r4, #8]
 80042d8:	e7f4      	b.n	80042c4 <__swsetup_r+0xb0>
 80042da:	2000      	movs	r0, #0
 80042dc:	e7f7      	b.n	80042ce <__swsetup_r+0xba>
 80042de:	bf00      	nop
 80042e0:	2000000c 	.word	0x2000000c
 80042e4:	080054b4 	.word	0x080054b4
 80042e8:	080054d4 	.word	0x080054d4
 80042ec:	08005494 	.word	0x08005494

080042f0 <__sflush_r>:
 80042f0:	898a      	ldrh	r2, [r1, #12]
 80042f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042f6:	4605      	mov	r5, r0
 80042f8:	0710      	lsls	r0, r2, #28
 80042fa:	460c      	mov	r4, r1
 80042fc:	d458      	bmi.n	80043b0 <__sflush_r+0xc0>
 80042fe:	684b      	ldr	r3, [r1, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	dc05      	bgt.n	8004310 <__sflush_r+0x20>
 8004304:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004306:	2b00      	cmp	r3, #0
 8004308:	dc02      	bgt.n	8004310 <__sflush_r+0x20>
 800430a:	2000      	movs	r0, #0
 800430c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004310:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004312:	2e00      	cmp	r6, #0
 8004314:	d0f9      	beq.n	800430a <__sflush_r+0x1a>
 8004316:	2300      	movs	r3, #0
 8004318:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800431c:	682f      	ldr	r7, [r5, #0]
 800431e:	602b      	str	r3, [r5, #0]
 8004320:	d032      	beq.n	8004388 <__sflush_r+0x98>
 8004322:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004324:	89a3      	ldrh	r3, [r4, #12]
 8004326:	075a      	lsls	r2, r3, #29
 8004328:	d505      	bpl.n	8004336 <__sflush_r+0x46>
 800432a:	6863      	ldr	r3, [r4, #4]
 800432c:	1ac0      	subs	r0, r0, r3
 800432e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004330:	b10b      	cbz	r3, 8004336 <__sflush_r+0x46>
 8004332:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004334:	1ac0      	subs	r0, r0, r3
 8004336:	2300      	movs	r3, #0
 8004338:	4602      	mov	r2, r0
 800433a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800433c:	6a21      	ldr	r1, [r4, #32]
 800433e:	4628      	mov	r0, r5
 8004340:	47b0      	blx	r6
 8004342:	1c43      	adds	r3, r0, #1
 8004344:	89a3      	ldrh	r3, [r4, #12]
 8004346:	d106      	bne.n	8004356 <__sflush_r+0x66>
 8004348:	6829      	ldr	r1, [r5, #0]
 800434a:	291d      	cmp	r1, #29
 800434c:	d82c      	bhi.n	80043a8 <__sflush_r+0xb8>
 800434e:	4a2a      	ldr	r2, [pc, #168]	; (80043f8 <__sflush_r+0x108>)
 8004350:	40ca      	lsrs	r2, r1
 8004352:	07d6      	lsls	r6, r2, #31
 8004354:	d528      	bpl.n	80043a8 <__sflush_r+0xb8>
 8004356:	2200      	movs	r2, #0
 8004358:	6062      	str	r2, [r4, #4]
 800435a:	04d9      	lsls	r1, r3, #19
 800435c:	6922      	ldr	r2, [r4, #16]
 800435e:	6022      	str	r2, [r4, #0]
 8004360:	d504      	bpl.n	800436c <__sflush_r+0x7c>
 8004362:	1c42      	adds	r2, r0, #1
 8004364:	d101      	bne.n	800436a <__sflush_r+0x7a>
 8004366:	682b      	ldr	r3, [r5, #0]
 8004368:	b903      	cbnz	r3, 800436c <__sflush_r+0x7c>
 800436a:	6560      	str	r0, [r4, #84]	; 0x54
 800436c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800436e:	602f      	str	r7, [r5, #0]
 8004370:	2900      	cmp	r1, #0
 8004372:	d0ca      	beq.n	800430a <__sflush_r+0x1a>
 8004374:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004378:	4299      	cmp	r1, r3
 800437a:	d002      	beq.n	8004382 <__sflush_r+0x92>
 800437c:	4628      	mov	r0, r5
 800437e:	f000 f9d7 	bl	8004730 <_free_r>
 8004382:	2000      	movs	r0, #0
 8004384:	6360      	str	r0, [r4, #52]	; 0x34
 8004386:	e7c1      	b.n	800430c <__sflush_r+0x1c>
 8004388:	6a21      	ldr	r1, [r4, #32]
 800438a:	2301      	movs	r3, #1
 800438c:	4628      	mov	r0, r5
 800438e:	47b0      	blx	r6
 8004390:	1c41      	adds	r1, r0, #1
 8004392:	d1c7      	bne.n	8004324 <__sflush_r+0x34>
 8004394:	682b      	ldr	r3, [r5, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0c4      	beq.n	8004324 <__sflush_r+0x34>
 800439a:	2b1d      	cmp	r3, #29
 800439c:	d001      	beq.n	80043a2 <__sflush_r+0xb2>
 800439e:	2b16      	cmp	r3, #22
 80043a0:	d101      	bne.n	80043a6 <__sflush_r+0xb6>
 80043a2:	602f      	str	r7, [r5, #0]
 80043a4:	e7b1      	b.n	800430a <__sflush_r+0x1a>
 80043a6:	89a3      	ldrh	r3, [r4, #12]
 80043a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043ac:	81a3      	strh	r3, [r4, #12]
 80043ae:	e7ad      	b.n	800430c <__sflush_r+0x1c>
 80043b0:	690f      	ldr	r7, [r1, #16]
 80043b2:	2f00      	cmp	r7, #0
 80043b4:	d0a9      	beq.n	800430a <__sflush_r+0x1a>
 80043b6:	0793      	lsls	r3, r2, #30
 80043b8:	680e      	ldr	r6, [r1, #0]
 80043ba:	bf08      	it	eq
 80043bc:	694b      	ldreq	r3, [r1, #20]
 80043be:	600f      	str	r7, [r1, #0]
 80043c0:	bf18      	it	ne
 80043c2:	2300      	movne	r3, #0
 80043c4:	eba6 0807 	sub.w	r8, r6, r7
 80043c8:	608b      	str	r3, [r1, #8]
 80043ca:	f1b8 0f00 	cmp.w	r8, #0
 80043ce:	dd9c      	ble.n	800430a <__sflush_r+0x1a>
 80043d0:	6a21      	ldr	r1, [r4, #32]
 80043d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80043d4:	4643      	mov	r3, r8
 80043d6:	463a      	mov	r2, r7
 80043d8:	4628      	mov	r0, r5
 80043da:	47b0      	blx	r6
 80043dc:	2800      	cmp	r0, #0
 80043de:	dc06      	bgt.n	80043ee <__sflush_r+0xfe>
 80043e0:	89a3      	ldrh	r3, [r4, #12]
 80043e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043e6:	81a3      	strh	r3, [r4, #12]
 80043e8:	f04f 30ff 	mov.w	r0, #4294967295
 80043ec:	e78e      	b.n	800430c <__sflush_r+0x1c>
 80043ee:	4407      	add	r7, r0
 80043f0:	eba8 0800 	sub.w	r8, r8, r0
 80043f4:	e7e9      	b.n	80043ca <__sflush_r+0xda>
 80043f6:	bf00      	nop
 80043f8:	20400001 	.word	0x20400001

080043fc <_fflush_r>:
 80043fc:	b538      	push	{r3, r4, r5, lr}
 80043fe:	690b      	ldr	r3, [r1, #16]
 8004400:	4605      	mov	r5, r0
 8004402:	460c      	mov	r4, r1
 8004404:	b913      	cbnz	r3, 800440c <_fflush_r+0x10>
 8004406:	2500      	movs	r5, #0
 8004408:	4628      	mov	r0, r5
 800440a:	bd38      	pop	{r3, r4, r5, pc}
 800440c:	b118      	cbz	r0, 8004416 <_fflush_r+0x1a>
 800440e:	6983      	ldr	r3, [r0, #24]
 8004410:	b90b      	cbnz	r3, 8004416 <_fflush_r+0x1a>
 8004412:	f000 f887 	bl	8004524 <__sinit>
 8004416:	4b14      	ldr	r3, [pc, #80]	; (8004468 <_fflush_r+0x6c>)
 8004418:	429c      	cmp	r4, r3
 800441a:	d11b      	bne.n	8004454 <_fflush_r+0x58>
 800441c:	686c      	ldr	r4, [r5, #4]
 800441e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0ef      	beq.n	8004406 <_fflush_r+0xa>
 8004426:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004428:	07d0      	lsls	r0, r2, #31
 800442a:	d404      	bmi.n	8004436 <_fflush_r+0x3a>
 800442c:	0599      	lsls	r1, r3, #22
 800442e:	d402      	bmi.n	8004436 <_fflush_r+0x3a>
 8004430:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004432:	f000 f915 	bl	8004660 <__retarget_lock_acquire_recursive>
 8004436:	4628      	mov	r0, r5
 8004438:	4621      	mov	r1, r4
 800443a:	f7ff ff59 	bl	80042f0 <__sflush_r>
 800443e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004440:	07da      	lsls	r2, r3, #31
 8004442:	4605      	mov	r5, r0
 8004444:	d4e0      	bmi.n	8004408 <_fflush_r+0xc>
 8004446:	89a3      	ldrh	r3, [r4, #12]
 8004448:	059b      	lsls	r3, r3, #22
 800444a:	d4dd      	bmi.n	8004408 <_fflush_r+0xc>
 800444c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800444e:	f000 f908 	bl	8004662 <__retarget_lock_release_recursive>
 8004452:	e7d9      	b.n	8004408 <_fflush_r+0xc>
 8004454:	4b05      	ldr	r3, [pc, #20]	; (800446c <_fflush_r+0x70>)
 8004456:	429c      	cmp	r4, r3
 8004458:	d101      	bne.n	800445e <_fflush_r+0x62>
 800445a:	68ac      	ldr	r4, [r5, #8]
 800445c:	e7df      	b.n	800441e <_fflush_r+0x22>
 800445e:	4b04      	ldr	r3, [pc, #16]	; (8004470 <_fflush_r+0x74>)
 8004460:	429c      	cmp	r4, r3
 8004462:	bf08      	it	eq
 8004464:	68ec      	ldreq	r4, [r5, #12]
 8004466:	e7da      	b.n	800441e <_fflush_r+0x22>
 8004468:	080054b4 	.word	0x080054b4
 800446c:	080054d4 	.word	0x080054d4
 8004470:	08005494 	.word	0x08005494

08004474 <std>:
 8004474:	2300      	movs	r3, #0
 8004476:	b510      	push	{r4, lr}
 8004478:	4604      	mov	r4, r0
 800447a:	e9c0 3300 	strd	r3, r3, [r0]
 800447e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004482:	6083      	str	r3, [r0, #8]
 8004484:	8181      	strh	r1, [r0, #12]
 8004486:	6643      	str	r3, [r0, #100]	; 0x64
 8004488:	81c2      	strh	r2, [r0, #14]
 800448a:	6183      	str	r3, [r0, #24]
 800448c:	4619      	mov	r1, r3
 800448e:	2208      	movs	r2, #8
 8004490:	305c      	adds	r0, #92	; 0x5c
 8004492:	f7ff fdc1 	bl	8004018 <memset>
 8004496:	4b05      	ldr	r3, [pc, #20]	; (80044ac <std+0x38>)
 8004498:	6263      	str	r3, [r4, #36]	; 0x24
 800449a:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <std+0x3c>)
 800449c:	62a3      	str	r3, [r4, #40]	; 0x28
 800449e:	4b05      	ldr	r3, [pc, #20]	; (80044b4 <std+0x40>)
 80044a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <std+0x44>)
 80044a4:	6224      	str	r4, [r4, #32]
 80044a6:	6323      	str	r3, [r4, #48]	; 0x30
 80044a8:	bd10      	pop	{r4, pc}
 80044aa:	bf00      	nop
 80044ac:	08004f7d 	.word	0x08004f7d
 80044b0:	08004f9f 	.word	0x08004f9f
 80044b4:	08004fd7 	.word	0x08004fd7
 80044b8:	08004ffb 	.word	0x08004ffb

080044bc <_cleanup_r>:
 80044bc:	4901      	ldr	r1, [pc, #4]	; (80044c4 <_cleanup_r+0x8>)
 80044be:	f000 b8af 	b.w	8004620 <_fwalk_reent>
 80044c2:	bf00      	nop
 80044c4:	080043fd 	.word	0x080043fd

080044c8 <__sfmoreglue>:
 80044c8:	b570      	push	{r4, r5, r6, lr}
 80044ca:	2268      	movs	r2, #104	; 0x68
 80044cc:	1e4d      	subs	r5, r1, #1
 80044ce:	4355      	muls	r5, r2
 80044d0:	460e      	mov	r6, r1
 80044d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80044d6:	f000 f997 	bl	8004808 <_malloc_r>
 80044da:	4604      	mov	r4, r0
 80044dc:	b140      	cbz	r0, 80044f0 <__sfmoreglue+0x28>
 80044de:	2100      	movs	r1, #0
 80044e0:	e9c0 1600 	strd	r1, r6, [r0]
 80044e4:	300c      	adds	r0, #12
 80044e6:	60a0      	str	r0, [r4, #8]
 80044e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80044ec:	f7ff fd94 	bl	8004018 <memset>
 80044f0:	4620      	mov	r0, r4
 80044f2:	bd70      	pop	{r4, r5, r6, pc}

080044f4 <__sfp_lock_acquire>:
 80044f4:	4801      	ldr	r0, [pc, #4]	; (80044fc <__sfp_lock_acquire+0x8>)
 80044f6:	f000 b8b3 	b.w	8004660 <__retarget_lock_acquire_recursive>
 80044fa:	bf00      	nop
 80044fc:	200006c1 	.word	0x200006c1

08004500 <__sfp_lock_release>:
 8004500:	4801      	ldr	r0, [pc, #4]	; (8004508 <__sfp_lock_release+0x8>)
 8004502:	f000 b8ae 	b.w	8004662 <__retarget_lock_release_recursive>
 8004506:	bf00      	nop
 8004508:	200006c1 	.word	0x200006c1

0800450c <__sinit_lock_acquire>:
 800450c:	4801      	ldr	r0, [pc, #4]	; (8004514 <__sinit_lock_acquire+0x8>)
 800450e:	f000 b8a7 	b.w	8004660 <__retarget_lock_acquire_recursive>
 8004512:	bf00      	nop
 8004514:	200006c2 	.word	0x200006c2

08004518 <__sinit_lock_release>:
 8004518:	4801      	ldr	r0, [pc, #4]	; (8004520 <__sinit_lock_release+0x8>)
 800451a:	f000 b8a2 	b.w	8004662 <__retarget_lock_release_recursive>
 800451e:	bf00      	nop
 8004520:	200006c2 	.word	0x200006c2

08004524 <__sinit>:
 8004524:	b510      	push	{r4, lr}
 8004526:	4604      	mov	r4, r0
 8004528:	f7ff fff0 	bl	800450c <__sinit_lock_acquire>
 800452c:	69a3      	ldr	r3, [r4, #24]
 800452e:	b11b      	cbz	r3, 8004538 <__sinit+0x14>
 8004530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004534:	f7ff bff0 	b.w	8004518 <__sinit_lock_release>
 8004538:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800453c:	6523      	str	r3, [r4, #80]	; 0x50
 800453e:	4b13      	ldr	r3, [pc, #76]	; (800458c <__sinit+0x68>)
 8004540:	4a13      	ldr	r2, [pc, #76]	; (8004590 <__sinit+0x6c>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	62a2      	str	r2, [r4, #40]	; 0x28
 8004546:	42a3      	cmp	r3, r4
 8004548:	bf04      	itt	eq
 800454a:	2301      	moveq	r3, #1
 800454c:	61a3      	streq	r3, [r4, #24]
 800454e:	4620      	mov	r0, r4
 8004550:	f000 f820 	bl	8004594 <__sfp>
 8004554:	6060      	str	r0, [r4, #4]
 8004556:	4620      	mov	r0, r4
 8004558:	f000 f81c 	bl	8004594 <__sfp>
 800455c:	60a0      	str	r0, [r4, #8]
 800455e:	4620      	mov	r0, r4
 8004560:	f000 f818 	bl	8004594 <__sfp>
 8004564:	2200      	movs	r2, #0
 8004566:	60e0      	str	r0, [r4, #12]
 8004568:	2104      	movs	r1, #4
 800456a:	6860      	ldr	r0, [r4, #4]
 800456c:	f7ff ff82 	bl	8004474 <std>
 8004570:	68a0      	ldr	r0, [r4, #8]
 8004572:	2201      	movs	r2, #1
 8004574:	2109      	movs	r1, #9
 8004576:	f7ff ff7d 	bl	8004474 <std>
 800457a:	68e0      	ldr	r0, [r4, #12]
 800457c:	2202      	movs	r2, #2
 800457e:	2112      	movs	r1, #18
 8004580:	f7ff ff78 	bl	8004474 <std>
 8004584:	2301      	movs	r3, #1
 8004586:	61a3      	str	r3, [r4, #24]
 8004588:	e7d2      	b.n	8004530 <__sinit+0xc>
 800458a:	bf00      	nop
 800458c:	08005490 	.word	0x08005490
 8004590:	080044bd 	.word	0x080044bd

08004594 <__sfp>:
 8004594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004596:	4607      	mov	r7, r0
 8004598:	f7ff ffac 	bl	80044f4 <__sfp_lock_acquire>
 800459c:	4b1e      	ldr	r3, [pc, #120]	; (8004618 <__sfp+0x84>)
 800459e:	681e      	ldr	r6, [r3, #0]
 80045a0:	69b3      	ldr	r3, [r6, #24]
 80045a2:	b913      	cbnz	r3, 80045aa <__sfp+0x16>
 80045a4:	4630      	mov	r0, r6
 80045a6:	f7ff ffbd 	bl	8004524 <__sinit>
 80045aa:	3648      	adds	r6, #72	; 0x48
 80045ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80045b0:	3b01      	subs	r3, #1
 80045b2:	d503      	bpl.n	80045bc <__sfp+0x28>
 80045b4:	6833      	ldr	r3, [r6, #0]
 80045b6:	b30b      	cbz	r3, 80045fc <__sfp+0x68>
 80045b8:	6836      	ldr	r6, [r6, #0]
 80045ba:	e7f7      	b.n	80045ac <__sfp+0x18>
 80045bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80045c0:	b9d5      	cbnz	r5, 80045f8 <__sfp+0x64>
 80045c2:	4b16      	ldr	r3, [pc, #88]	; (800461c <__sfp+0x88>)
 80045c4:	60e3      	str	r3, [r4, #12]
 80045c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80045ca:	6665      	str	r5, [r4, #100]	; 0x64
 80045cc:	f000 f847 	bl	800465e <__retarget_lock_init_recursive>
 80045d0:	f7ff ff96 	bl	8004500 <__sfp_lock_release>
 80045d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80045d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80045dc:	6025      	str	r5, [r4, #0]
 80045de:	61a5      	str	r5, [r4, #24]
 80045e0:	2208      	movs	r2, #8
 80045e2:	4629      	mov	r1, r5
 80045e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80045e8:	f7ff fd16 	bl	8004018 <memset>
 80045ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80045f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80045f4:	4620      	mov	r0, r4
 80045f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045f8:	3468      	adds	r4, #104	; 0x68
 80045fa:	e7d9      	b.n	80045b0 <__sfp+0x1c>
 80045fc:	2104      	movs	r1, #4
 80045fe:	4638      	mov	r0, r7
 8004600:	f7ff ff62 	bl	80044c8 <__sfmoreglue>
 8004604:	4604      	mov	r4, r0
 8004606:	6030      	str	r0, [r6, #0]
 8004608:	2800      	cmp	r0, #0
 800460a:	d1d5      	bne.n	80045b8 <__sfp+0x24>
 800460c:	f7ff ff78 	bl	8004500 <__sfp_lock_release>
 8004610:	230c      	movs	r3, #12
 8004612:	603b      	str	r3, [r7, #0]
 8004614:	e7ee      	b.n	80045f4 <__sfp+0x60>
 8004616:	bf00      	nop
 8004618:	08005490 	.word	0x08005490
 800461c:	ffff0001 	.word	0xffff0001

08004620 <_fwalk_reent>:
 8004620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004624:	4606      	mov	r6, r0
 8004626:	4688      	mov	r8, r1
 8004628:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800462c:	2700      	movs	r7, #0
 800462e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004632:	f1b9 0901 	subs.w	r9, r9, #1
 8004636:	d505      	bpl.n	8004644 <_fwalk_reent+0x24>
 8004638:	6824      	ldr	r4, [r4, #0]
 800463a:	2c00      	cmp	r4, #0
 800463c:	d1f7      	bne.n	800462e <_fwalk_reent+0xe>
 800463e:	4638      	mov	r0, r7
 8004640:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004644:	89ab      	ldrh	r3, [r5, #12]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d907      	bls.n	800465a <_fwalk_reent+0x3a>
 800464a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800464e:	3301      	adds	r3, #1
 8004650:	d003      	beq.n	800465a <_fwalk_reent+0x3a>
 8004652:	4629      	mov	r1, r5
 8004654:	4630      	mov	r0, r6
 8004656:	47c0      	blx	r8
 8004658:	4307      	orrs	r7, r0
 800465a:	3568      	adds	r5, #104	; 0x68
 800465c:	e7e9      	b.n	8004632 <_fwalk_reent+0x12>

0800465e <__retarget_lock_init_recursive>:
 800465e:	4770      	bx	lr

08004660 <__retarget_lock_acquire_recursive>:
 8004660:	4770      	bx	lr

08004662 <__retarget_lock_release_recursive>:
 8004662:	4770      	bx	lr

08004664 <__swhatbuf_r>:
 8004664:	b570      	push	{r4, r5, r6, lr}
 8004666:	460e      	mov	r6, r1
 8004668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800466c:	2900      	cmp	r1, #0
 800466e:	b096      	sub	sp, #88	; 0x58
 8004670:	4614      	mov	r4, r2
 8004672:	461d      	mov	r5, r3
 8004674:	da08      	bge.n	8004688 <__swhatbuf_r+0x24>
 8004676:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	602a      	str	r2, [r5, #0]
 800467e:	061a      	lsls	r2, r3, #24
 8004680:	d410      	bmi.n	80046a4 <__swhatbuf_r+0x40>
 8004682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004686:	e00e      	b.n	80046a6 <__swhatbuf_r+0x42>
 8004688:	466a      	mov	r2, sp
 800468a:	f000 fcdd 	bl	8005048 <_fstat_r>
 800468e:	2800      	cmp	r0, #0
 8004690:	dbf1      	blt.n	8004676 <__swhatbuf_r+0x12>
 8004692:	9a01      	ldr	r2, [sp, #4]
 8004694:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004698:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800469c:	425a      	negs	r2, r3
 800469e:	415a      	adcs	r2, r3
 80046a0:	602a      	str	r2, [r5, #0]
 80046a2:	e7ee      	b.n	8004682 <__swhatbuf_r+0x1e>
 80046a4:	2340      	movs	r3, #64	; 0x40
 80046a6:	2000      	movs	r0, #0
 80046a8:	6023      	str	r3, [r4, #0]
 80046aa:	b016      	add	sp, #88	; 0x58
 80046ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080046b0 <__smakebuf_r>:
 80046b0:	898b      	ldrh	r3, [r1, #12]
 80046b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80046b4:	079d      	lsls	r5, r3, #30
 80046b6:	4606      	mov	r6, r0
 80046b8:	460c      	mov	r4, r1
 80046ba:	d507      	bpl.n	80046cc <__smakebuf_r+0x1c>
 80046bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80046c0:	6023      	str	r3, [r4, #0]
 80046c2:	6123      	str	r3, [r4, #16]
 80046c4:	2301      	movs	r3, #1
 80046c6:	6163      	str	r3, [r4, #20]
 80046c8:	b002      	add	sp, #8
 80046ca:	bd70      	pop	{r4, r5, r6, pc}
 80046cc:	ab01      	add	r3, sp, #4
 80046ce:	466a      	mov	r2, sp
 80046d0:	f7ff ffc8 	bl	8004664 <__swhatbuf_r>
 80046d4:	9900      	ldr	r1, [sp, #0]
 80046d6:	4605      	mov	r5, r0
 80046d8:	4630      	mov	r0, r6
 80046da:	f000 f895 	bl	8004808 <_malloc_r>
 80046de:	b948      	cbnz	r0, 80046f4 <__smakebuf_r+0x44>
 80046e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046e4:	059a      	lsls	r2, r3, #22
 80046e6:	d4ef      	bmi.n	80046c8 <__smakebuf_r+0x18>
 80046e8:	f023 0303 	bic.w	r3, r3, #3
 80046ec:	f043 0302 	orr.w	r3, r3, #2
 80046f0:	81a3      	strh	r3, [r4, #12]
 80046f2:	e7e3      	b.n	80046bc <__smakebuf_r+0xc>
 80046f4:	4b0d      	ldr	r3, [pc, #52]	; (800472c <__smakebuf_r+0x7c>)
 80046f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80046f8:	89a3      	ldrh	r3, [r4, #12]
 80046fa:	6020      	str	r0, [r4, #0]
 80046fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004700:	81a3      	strh	r3, [r4, #12]
 8004702:	9b00      	ldr	r3, [sp, #0]
 8004704:	6163      	str	r3, [r4, #20]
 8004706:	9b01      	ldr	r3, [sp, #4]
 8004708:	6120      	str	r0, [r4, #16]
 800470a:	b15b      	cbz	r3, 8004724 <__smakebuf_r+0x74>
 800470c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004710:	4630      	mov	r0, r6
 8004712:	f000 fcab 	bl	800506c <_isatty_r>
 8004716:	b128      	cbz	r0, 8004724 <__smakebuf_r+0x74>
 8004718:	89a3      	ldrh	r3, [r4, #12]
 800471a:	f023 0303 	bic.w	r3, r3, #3
 800471e:	f043 0301 	orr.w	r3, r3, #1
 8004722:	81a3      	strh	r3, [r4, #12]
 8004724:	89a0      	ldrh	r0, [r4, #12]
 8004726:	4305      	orrs	r5, r0
 8004728:	81a5      	strh	r5, [r4, #12]
 800472a:	e7cd      	b.n	80046c8 <__smakebuf_r+0x18>
 800472c:	080044bd 	.word	0x080044bd

08004730 <_free_r>:
 8004730:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004732:	2900      	cmp	r1, #0
 8004734:	d044      	beq.n	80047c0 <_free_r+0x90>
 8004736:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800473a:	9001      	str	r0, [sp, #4]
 800473c:	2b00      	cmp	r3, #0
 800473e:	f1a1 0404 	sub.w	r4, r1, #4
 8004742:	bfb8      	it	lt
 8004744:	18e4      	addlt	r4, r4, r3
 8004746:	f000 fcb3 	bl	80050b0 <__malloc_lock>
 800474a:	4a1e      	ldr	r2, [pc, #120]	; (80047c4 <_free_r+0x94>)
 800474c:	9801      	ldr	r0, [sp, #4]
 800474e:	6813      	ldr	r3, [r2, #0]
 8004750:	b933      	cbnz	r3, 8004760 <_free_r+0x30>
 8004752:	6063      	str	r3, [r4, #4]
 8004754:	6014      	str	r4, [r2, #0]
 8004756:	b003      	add	sp, #12
 8004758:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800475c:	f000 bcae 	b.w	80050bc <__malloc_unlock>
 8004760:	42a3      	cmp	r3, r4
 8004762:	d908      	bls.n	8004776 <_free_r+0x46>
 8004764:	6825      	ldr	r5, [r4, #0]
 8004766:	1961      	adds	r1, r4, r5
 8004768:	428b      	cmp	r3, r1
 800476a:	bf01      	itttt	eq
 800476c:	6819      	ldreq	r1, [r3, #0]
 800476e:	685b      	ldreq	r3, [r3, #4]
 8004770:	1949      	addeq	r1, r1, r5
 8004772:	6021      	streq	r1, [r4, #0]
 8004774:	e7ed      	b.n	8004752 <_free_r+0x22>
 8004776:	461a      	mov	r2, r3
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	b10b      	cbz	r3, 8004780 <_free_r+0x50>
 800477c:	42a3      	cmp	r3, r4
 800477e:	d9fa      	bls.n	8004776 <_free_r+0x46>
 8004780:	6811      	ldr	r1, [r2, #0]
 8004782:	1855      	adds	r5, r2, r1
 8004784:	42a5      	cmp	r5, r4
 8004786:	d10b      	bne.n	80047a0 <_free_r+0x70>
 8004788:	6824      	ldr	r4, [r4, #0]
 800478a:	4421      	add	r1, r4
 800478c:	1854      	adds	r4, r2, r1
 800478e:	42a3      	cmp	r3, r4
 8004790:	6011      	str	r1, [r2, #0]
 8004792:	d1e0      	bne.n	8004756 <_free_r+0x26>
 8004794:	681c      	ldr	r4, [r3, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	6053      	str	r3, [r2, #4]
 800479a:	4421      	add	r1, r4
 800479c:	6011      	str	r1, [r2, #0]
 800479e:	e7da      	b.n	8004756 <_free_r+0x26>
 80047a0:	d902      	bls.n	80047a8 <_free_r+0x78>
 80047a2:	230c      	movs	r3, #12
 80047a4:	6003      	str	r3, [r0, #0]
 80047a6:	e7d6      	b.n	8004756 <_free_r+0x26>
 80047a8:	6825      	ldr	r5, [r4, #0]
 80047aa:	1961      	adds	r1, r4, r5
 80047ac:	428b      	cmp	r3, r1
 80047ae:	bf04      	itt	eq
 80047b0:	6819      	ldreq	r1, [r3, #0]
 80047b2:	685b      	ldreq	r3, [r3, #4]
 80047b4:	6063      	str	r3, [r4, #4]
 80047b6:	bf04      	itt	eq
 80047b8:	1949      	addeq	r1, r1, r5
 80047ba:	6021      	streq	r1, [r4, #0]
 80047bc:	6054      	str	r4, [r2, #4]
 80047be:	e7ca      	b.n	8004756 <_free_r+0x26>
 80047c0:	b003      	add	sp, #12
 80047c2:	bd30      	pop	{r4, r5, pc}
 80047c4:	200006c4 	.word	0x200006c4

080047c8 <sbrk_aligned>:
 80047c8:	b570      	push	{r4, r5, r6, lr}
 80047ca:	4e0e      	ldr	r6, [pc, #56]	; (8004804 <sbrk_aligned+0x3c>)
 80047cc:	460c      	mov	r4, r1
 80047ce:	6831      	ldr	r1, [r6, #0]
 80047d0:	4605      	mov	r5, r0
 80047d2:	b911      	cbnz	r1, 80047da <sbrk_aligned+0x12>
 80047d4:	f000 fbc2 	bl	8004f5c <_sbrk_r>
 80047d8:	6030      	str	r0, [r6, #0]
 80047da:	4621      	mov	r1, r4
 80047dc:	4628      	mov	r0, r5
 80047de:	f000 fbbd 	bl	8004f5c <_sbrk_r>
 80047e2:	1c43      	adds	r3, r0, #1
 80047e4:	d00a      	beq.n	80047fc <sbrk_aligned+0x34>
 80047e6:	1cc4      	adds	r4, r0, #3
 80047e8:	f024 0403 	bic.w	r4, r4, #3
 80047ec:	42a0      	cmp	r0, r4
 80047ee:	d007      	beq.n	8004800 <sbrk_aligned+0x38>
 80047f0:	1a21      	subs	r1, r4, r0
 80047f2:	4628      	mov	r0, r5
 80047f4:	f000 fbb2 	bl	8004f5c <_sbrk_r>
 80047f8:	3001      	adds	r0, #1
 80047fa:	d101      	bne.n	8004800 <sbrk_aligned+0x38>
 80047fc:	f04f 34ff 	mov.w	r4, #4294967295
 8004800:	4620      	mov	r0, r4
 8004802:	bd70      	pop	{r4, r5, r6, pc}
 8004804:	200006c8 	.word	0x200006c8

08004808 <_malloc_r>:
 8004808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800480c:	1ccd      	adds	r5, r1, #3
 800480e:	f025 0503 	bic.w	r5, r5, #3
 8004812:	3508      	adds	r5, #8
 8004814:	2d0c      	cmp	r5, #12
 8004816:	bf38      	it	cc
 8004818:	250c      	movcc	r5, #12
 800481a:	2d00      	cmp	r5, #0
 800481c:	4607      	mov	r7, r0
 800481e:	db01      	blt.n	8004824 <_malloc_r+0x1c>
 8004820:	42a9      	cmp	r1, r5
 8004822:	d905      	bls.n	8004830 <_malloc_r+0x28>
 8004824:	230c      	movs	r3, #12
 8004826:	603b      	str	r3, [r7, #0]
 8004828:	2600      	movs	r6, #0
 800482a:	4630      	mov	r0, r6
 800482c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004830:	4e2e      	ldr	r6, [pc, #184]	; (80048ec <_malloc_r+0xe4>)
 8004832:	f000 fc3d 	bl	80050b0 <__malloc_lock>
 8004836:	6833      	ldr	r3, [r6, #0]
 8004838:	461c      	mov	r4, r3
 800483a:	bb34      	cbnz	r4, 800488a <_malloc_r+0x82>
 800483c:	4629      	mov	r1, r5
 800483e:	4638      	mov	r0, r7
 8004840:	f7ff ffc2 	bl	80047c8 <sbrk_aligned>
 8004844:	1c43      	adds	r3, r0, #1
 8004846:	4604      	mov	r4, r0
 8004848:	d14d      	bne.n	80048e6 <_malloc_r+0xde>
 800484a:	6834      	ldr	r4, [r6, #0]
 800484c:	4626      	mov	r6, r4
 800484e:	2e00      	cmp	r6, #0
 8004850:	d140      	bne.n	80048d4 <_malloc_r+0xcc>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	4631      	mov	r1, r6
 8004856:	4638      	mov	r0, r7
 8004858:	eb04 0803 	add.w	r8, r4, r3
 800485c:	f000 fb7e 	bl	8004f5c <_sbrk_r>
 8004860:	4580      	cmp	r8, r0
 8004862:	d13a      	bne.n	80048da <_malloc_r+0xd2>
 8004864:	6821      	ldr	r1, [r4, #0]
 8004866:	3503      	adds	r5, #3
 8004868:	1a6d      	subs	r5, r5, r1
 800486a:	f025 0503 	bic.w	r5, r5, #3
 800486e:	3508      	adds	r5, #8
 8004870:	2d0c      	cmp	r5, #12
 8004872:	bf38      	it	cc
 8004874:	250c      	movcc	r5, #12
 8004876:	4629      	mov	r1, r5
 8004878:	4638      	mov	r0, r7
 800487a:	f7ff ffa5 	bl	80047c8 <sbrk_aligned>
 800487e:	3001      	adds	r0, #1
 8004880:	d02b      	beq.n	80048da <_malloc_r+0xd2>
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	442b      	add	r3, r5
 8004886:	6023      	str	r3, [r4, #0]
 8004888:	e00e      	b.n	80048a8 <_malloc_r+0xa0>
 800488a:	6822      	ldr	r2, [r4, #0]
 800488c:	1b52      	subs	r2, r2, r5
 800488e:	d41e      	bmi.n	80048ce <_malloc_r+0xc6>
 8004890:	2a0b      	cmp	r2, #11
 8004892:	d916      	bls.n	80048c2 <_malloc_r+0xba>
 8004894:	1961      	adds	r1, r4, r5
 8004896:	42a3      	cmp	r3, r4
 8004898:	6025      	str	r5, [r4, #0]
 800489a:	bf18      	it	ne
 800489c:	6059      	strne	r1, [r3, #4]
 800489e:	6863      	ldr	r3, [r4, #4]
 80048a0:	bf08      	it	eq
 80048a2:	6031      	streq	r1, [r6, #0]
 80048a4:	5162      	str	r2, [r4, r5]
 80048a6:	604b      	str	r3, [r1, #4]
 80048a8:	4638      	mov	r0, r7
 80048aa:	f104 060b 	add.w	r6, r4, #11
 80048ae:	f000 fc05 	bl	80050bc <__malloc_unlock>
 80048b2:	f026 0607 	bic.w	r6, r6, #7
 80048b6:	1d23      	adds	r3, r4, #4
 80048b8:	1af2      	subs	r2, r6, r3
 80048ba:	d0b6      	beq.n	800482a <_malloc_r+0x22>
 80048bc:	1b9b      	subs	r3, r3, r6
 80048be:	50a3      	str	r3, [r4, r2]
 80048c0:	e7b3      	b.n	800482a <_malloc_r+0x22>
 80048c2:	6862      	ldr	r2, [r4, #4]
 80048c4:	42a3      	cmp	r3, r4
 80048c6:	bf0c      	ite	eq
 80048c8:	6032      	streq	r2, [r6, #0]
 80048ca:	605a      	strne	r2, [r3, #4]
 80048cc:	e7ec      	b.n	80048a8 <_malloc_r+0xa0>
 80048ce:	4623      	mov	r3, r4
 80048d0:	6864      	ldr	r4, [r4, #4]
 80048d2:	e7b2      	b.n	800483a <_malloc_r+0x32>
 80048d4:	4634      	mov	r4, r6
 80048d6:	6876      	ldr	r6, [r6, #4]
 80048d8:	e7b9      	b.n	800484e <_malloc_r+0x46>
 80048da:	230c      	movs	r3, #12
 80048dc:	603b      	str	r3, [r7, #0]
 80048de:	4638      	mov	r0, r7
 80048e0:	f000 fbec 	bl	80050bc <__malloc_unlock>
 80048e4:	e7a1      	b.n	800482a <_malloc_r+0x22>
 80048e6:	6025      	str	r5, [r4, #0]
 80048e8:	e7de      	b.n	80048a8 <_malloc_r+0xa0>
 80048ea:	bf00      	nop
 80048ec:	200006c4 	.word	0x200006c4

080048f0 <__sfputc_r>:
 80048f0:	6893      	ldr	r3, [r2, #8]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	b410      	push	{r4}
 80048f8:	6093      	str	r3, [r2, #8]
 80048fa:	da08      	bge.n	800490e <__sfputc_r+0x1e>
 80048fc:	6994      	ldr	r4, [r2, #24]
 80048fe:	42a3      	cmp	r3, r4
 8004900:	db01      	blt.n	8004906 <__sfputc_r+0x16>
 8004902:	290a      	cmp	r1, #10
 8004904:	d103      	bne.n	800490e <__sfputc_r+0x1e>
 8004906:	f85d 4b04 	ldr.w	r4, [sp], #4
 800490a:	f7ff bc31 	b.w	8004170 <__swbuf_r>
 800490e:	6813      	ldr	r3, [r2, #0]
 8004910:	1c58      	adds	r0, r3, #1
 8004912:	6010      	str	r0, [r2, #0]
 8004914:	7019      	strb	r1, [r3, #0]
 8004916:	4608      	mov	r0, r1
 8004918:	f85d 4b04 	ldr.w	r4, [sp], #4
 800491c:	4770      	bx	lr

0800491e <__sfputs_r>:
 800491e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004920:	4606      	mov	r6, r0
 8004922:	460f      	mov	r7, r1
 8004924:	4614      	mov	r4, r2
 8004926:	18d5      	adds	r5, r2, r3
 8004928:	42ac      	cmp	r4, r5
 800492a:	d101      	bne.n	8004930 <__sfputs_r+0x12>
 800492c:	2000      	movs	r0, #0
 800492e:	e007      	b.n	8004940 <__sfputs_r+0x22>
 8004930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004934:	463a      	mov	r2, r7
 8004936:	4630      	mov	r0, r6
 8004938:	f7ff ffda 	bl	80048f0 <__sfputc_r>
 800493c:	1c43      	adds	r3, r0, #1
 800493e:	d1f3      	bne.n	8004928 <__sfputs_r+0xa>
 8004940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004944 <_vfiprintf_r>:
 8004944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004948:	460d      	mov	r5, r1
 800494a:	b09d      	sub	sp, #116	; 0x74
 800494c:	4614      	mov	r4, r2
 800494e:	4698      	mov	r8, r3
 8004950:	4606      	mov	r6, r0
 8004952:	b118      	cbz	r0, 800495c <_vfiprintf_r+0x18>
 8004954:	6983      	ldr	r3, [r0, #24]
 8004956:	b90b      	cbnz	r3, 800495c <_vfiprintf_r+0x18>
 8004958:	f7ff fde4 	bl	8004524 <__sinit>
 800495c:	4b89      	ldr	r3, [pc, #548]	; (8004b84 <_vfiprintf_r+0x240>)
 800495e:	429d      	cmp	r5, r3
 8004960:	d11b      	bne.n	800499a <_vfiprintf_r+0x56>
 8004962:	6875      	ldr	r5, [r6, #4]
 8004964:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004966:	07d9      	lsls	r1, r3, #31
 8004968:	d405      	bmi.n	8004976 <_vfiprintf_r+0x32>
 800496a:	89ab      	ldrh	r3, [r5, #12]
 800496c:	059a      	lsls	r2, r3, #22
 800496e:	d402      	bmi.n	8004976 <_vfiprintf_r+0x32>
 8004970:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004972:	f7ff fe75 	bl	8004660 <__retarget_lock_acquire_recursive>
 8004976:	89ab      	ldrh	r3, [r5, #12]
 8004978:	071b      	lsls	r3, r3, #28
 800497a:	d501      	bpl.n	8004980 <_vfiprintf_r+0x3c>
 800497c:	692b      	ldr	r3, [r5, #16]
 800497e:	b9eb      	cbnz	r3, 80049bc <_vfiprintf_r+0x78>
 8004980:	4629      	mov	r1, r5
 8004982:	4630      	mov	r0, r6
 8004984:	f7ff fc46 	bl	8004214 <__swsetup_r>
 8004988:	b1c0      	cbz	r0, 80049bc <_vfiprintf_r+0x78>
 800498a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800498c:	07dc      	lsls	r4, r3, #31
 800498e:	d50e      	bpl.n	80049ae <_vfiprintf_r+0x6a>
 8004990:	f04f 30ff 	mov.w	r0, #4294967295
 8004994:	b01d      	add	sp, #116	; 0x74
 8004996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800499a:	4b7b      	ldr	r3, [pc, #492]	; (8004b88 <_vfiprintf_r+0x244>)
 800499c:	429d      	cmp	r5, r3
 800499e:	d101      	bne.n	80049a4 <_vfiprintf_r+0x60>
 80049a0:	68b5      	ldr	r5, [r6, #8]
 80049a2:	e7df      	b.n	8004964 <_vfiprintf_r+0x20>
 80049a4:	4b79      	ldr	r3, [pc, #484]	; (8004b8c <_vfiprintf_r+0x248>)
 80049a6:	429d      	cmp	r5, r3
 80049a8:	bf08      	it	eq
 80049aa:	68f5      	ldreq	r5, [r6, #12]
 80049ac:	e7da      	b.n	8004964 <_vfiprintf_r+0x20>
 80049ae:	89ab      	ldrh	r3, [r5, #12]
 80049b0:	0598      	lsls	r0, r3, #22
 80049b2:	d4ed      	bmi.n	8004990 <_vfiprintf_r+0x4c>
 80049b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80049b6:	f7ff fe54 	bl	8004662 <__retarget_lock_release_recursive>
 80049ba:	e7e9      	b.n	8004990 <_vfiprintf_r+0x4c>
 80049bc:	2300      	movs	r3, #0
 80049be:	9309      	str	r3, [sp, #36]	; 0x24
 80049c0:	2320      	movs	r3, #32
 80049c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80049ca:	2330      	movs	r3, #48	; 0x30
 80049cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004b90 <_vfiprintf_r+0x24c>
 80049d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049d4:	f04f 0901 	mov.w	r9, #1
 80049d8:	4623      	mov	r3, r4
 80049da:	469a      	mov	sl, r3
 80049dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049e0:	b10a      	cbz	r2, 80049e6 <_vfiprintf_r+0xa2>
 80049e2:	2a25      	cmp	r2, #37	; 0x25
 80049e4:	d1f9      	bne.n	80049da <_vfiprintf_r+0x96>
 80049e6:	ebba 0b04 	subs.w	fp, sl, r4
 80049ea:	d00b      	beq.n	8004a04 <_vfiprintf_r+0xc0>
 80049ec:	465b      	mov	r3, fp
 80049ee:	4622      	mov	r2, r4
 80049f0:	4629      	mov	r1, r5
 80049f2:	4630      	mov	r0, r6
 80049f4:	f7ff ff93 	bl	800491e <__sfputs_r>
 80049f8:	3001      	adds	r0, #1
 80049fa:	f000 80aa 	beq.w	8004b52 <_vfiprintf_r+0x20e>
 80049fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a00:	445a      	add	r2, fp
 8004a02:	9209      	str	r2, [sp, #36]	; 0x24
 8004a04:	f89a 3000 	ldrb.w	r3, [sl]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 80a2 	beq.w	8004b52 <_vfiprintf_r+0x20e>
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f04f 32ff 	mov.w	r2, #4294967295
 8004a14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a18:	f10a 0a01 	add.w	sl, sl, #1
 8004a1c:	9304      	str	r3, [sp, #16]
 8004a1e:	9307      	str	r3, [sp, #28]
 8004a20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a24:	931a      	str	r3, [sp, #104]	; 0x68
 8004a26:	4654      	mov	r4, sl
 8004a28:	2205      	movs	r2, #5
 8004a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a2e:	4858      	ldr	r0, [pc, #352]	; (8004b90 <_vfiprintf_r+0x24c>)
 8004a30:	f7fb fbde 	bl	80001f0 <memchr>
 8004a34:	9a04      	ldr	r2, [sp, #16]
 8004a36:	b9d8      	cbnz	r0, 8004a70 <_vfiprintf_r+0x12c>
 8004a38:	06d1      	lsls	r1, r2, #27
 8004a3a:	bf44      	itt	mi
 8004a3c:	2320      	movmi	r3, #32
 8004a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a42:	0713      	lsls	r3, r2, #28
 8004a44:	bf44      	itt	mi
 8004a46:	232b      	movmi	r3, #43	; 0x2b
 8004a48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a4c:	f89a 3000 	ldrb.w	r3, [sl]
 8004a50:	2b2a      	cmp	r3, #42	; 0x2a
 8004a52:	d015      	beq.n	8004a80 <_vfiprintf_r+0x13c>
 8004a54:	9a07      	ldr	r2, [sp, #28]
 8004a56:	4654      	mov	r4, sl
 8004a58:	2000      	movs	r0, #0
 8004a5a:	f04f 0c0a 	mov.w	ip, #10
 8004a5e:	4621      	mov	r1, r4
 8004a60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a64:	3b30      	subs	r3, #48	; 0x30
 8004a66:	2b09      	cmp	r3, #9
 8004a68:	d94e      	bls.n	8004b08 <_vfiprintf_r+0x1c4>
 8004a6a:	b1b0      	cbz	r0, 8004a9a <_vfiprintf_r+0x156>
 8004a6c:	9207      	str	r2, [sp, #28]
 8004a6e:	e014      	b.n	8004a9a <_vfiprintf_r+0x156>
 8004a70:	eba0 0308 	sub.w	r3, r0, r8
 8004a74:	fa09 f303 	lsl.w	r3, r9, r3
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	9304      	str	r3, [sp, #16]
 8004a7c:	46a2      	mov	sl, r4
 8004a7e:	e7d2      	b.n	8004a26 <_vfiprintf_r+0xe2>
 8004a80:	9b03      	ldr	r3, [sp, #12]
 8004a82:	1d19      	adds	r1, r3, #4
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	9103      	str	r1, [sp, #12]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	bfbb      	ittet	lt
 8004a8c:	425b      	neglt	r3, r3
 8004a8e:	f042 0202 	orrlt.w	r2, r2, #2
 8004a92:	9307      	strge	r3, [sp, #28]
 8004a94:	9307      	strlt	r3, [sp, #28]
 8004a96:	bfb8      	it	lt
 8004a98:	9204      	strlt	r2, [sp, #16]
 8004a9a:	7823      	ldrb	r3, [r4, #0]
 8004a9c:	2b2e      	cmp	r3, #46	; 0x2e
 8004a9e:	d10c      	bne.n	8004aba <_vfiprintf_r+0x176>
 8004aa0:	7863      	ldrb	r3, [r4, #1]
 8004aa2:	2b2a      	cmp	r3, #42	; 0x2a
 8004aa4:	d135      	bne.n	8004b12 <_vfiprintf_r+0x1ce>
 8004aa6:	9b03      	ldr	r3, [sp, #12]
 8004aa8:	1d1a      	adds	r2, r3, #4
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	9203      	str	r2, [sp, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	bfb8      	it	lt
 8004ab2:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ab6:	3402      	adds	r4, #2
 8004ab8:	9305      	str	r3, [sp, #20]
 8004aba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004ba0 <_vfiprintf_r+0x25c>
 8004abe:	7821      	ldrb	r1, [r4, #0]
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	4650      	mov	r0, sl
 8004ac4:	f7fb fb94 	bl	80001f0 <memchr>
 8004ac8:	b140      	cbz	r0, 8004adc <_vfiprintf_r+0x198>
 8004aca:	2340      	movs	r3, #64	; 0x40
 8004acc:	eba0 000a 	sub.w	r0, r0, sl
 8004ad0:	fa03 f000 	lsl.w	r0, r3, r0
 8004ad4:	9b04      	ldr	r3, [sp, #16]
 8004ad6:	4303      	orrs	r3, r0
 8004ad8:	3401      	adds	r4, #1
 8004ada:	9304      	str	r3, [sp, #16]
 8004adc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ae0:	482c      	ldr	r0, [pc, #176]	; (8004b94 <_vfiprintf_r+0x250>)
 8004ae2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ae6:	2206      	movs	r2, #6
 8004ae8:	f7fb fb82 	bl	80001f0 <memchr>
 8004aec:	2800      	cmp	r0, #0
 8004aee:	d03f      	beq.n	8004b70 <_vfiprintf_r+0x22c>
 8004af0:	4b29      	ldr	r3, [pc, #164]	; (8004b98 <_vfiprintf_r+0x254>)
 8004af2:	bb1b      	cbnz	r3, 8004b3c <_vfiprintf_r+0x1f8>
 8004af4:	9b03      	ldr	r3, [sp, #12]
 8004af6:	3307      	adds	r3, #7
 8004af8:	f023 0307 	bic.w	r3, r3, #7
 8004afc:	3308      	adds	r3, #8
 8004afe:	9303      	str	r3, [sp, #12]
 8004b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b02:	443b      	add	r3, r7
 8004b04:	9309      	str	r3, [sp, #36]	; 0x24
 8004b06:	e767      	b.n	80049d8 <_vfiprintf_r+0x94>
 8004b08:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b0c:	460c      	mov	r4, r1
 8004b0e:	2001      	movs	r0, #1
 8004b10:	e7a5      	b.n	8004a5e <_vfiprintf_r+0x11a>
 8004b12:	2300      	movs	r3, #0
 8004b14:	3401      	adds	r4, #1
 8004b16:	9305      	str	r3, [sp, #20]
 8004b18:	4619      	mov	r1, r3
 8004b1a:	f04f 0c0a 	mov.w	ip, #10
 8004b1e:	4620      	mov	r0, r4
 8004b20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b24:	3a30      	subs	r2, #48	; 0x30
 8004b26:	2a09      	cmp	r2, #9
 8004b28:	d903      	bls.n	8004b32 <_vfiprintf_r+0x1ee>
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d0c5      	beq.n	8004aba <_vfiprintf_r+0x176>
 8004b2e:	9105      	str	r1, [sp, #20]
 8004b30:	e7c3      	b.n	8004aba <_vfiprintf_r+0x176>
 8004b32:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b36:	4604      	mov	r4, r0
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e7f0      	b.n	8004b1e <_vfiprintf_r+0x1da>
 8004b3c:	ab03      	add	r3, sp, #12
 8004b3e:	9300      	str	r3, [sp, #0]
 8004b40:	462a      	mov	r2, r5
 8004b42:	4b16      	ldr	r3, [pc, #88]	; (8004b9c <_vfiprintf_r+0x258>)
 8004b44:	a904      	add	r1, sp, #16
 8004b46:	4630      	mov	r0, r6
 8004b48:	f3af 8000 	nop.w
 8004b4c:	4607      	mov	r7, r0
 8004b4e:	1c78      	adds	r0, r7, #1
 8004b50:	d1d6      	bne.n	8004b00 <_vfiprintf_r+0x1bc>
 8004b52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b54:	07d9      	lsls	r1, r3, #31
 8004b56:	d405      	bmi.n	8004b64 <_vfiprintf_r+0x220>
 8004b58:	89ab      	ldrh	r3, [r5, #12]
 8004b5a:	059a      	lsls	r2, r3, #22
 8004b5c:	d402      	bmi.n	8004b64 <_vfiprintf_r+0x220>
 8004b5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b60:	f7ff fd7f 	bl	8004662 <__retarget_lock_release_recursive>
 8004b64:	89ab      	ldrh	r3, [r5, #12]
 8004b66:	065b      	lsls	r3, r3, #25
 8004b68:	f53f af12 	bmi.w	8004990 <_vfiprintf_r+0x4c>
 8004b6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b6e:	e711      	b.n	8004994 <_vfiprintf_r+0x50>
 8004b70:	ab03      	add	r3, sp, #12
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	462a      	mov	r2, r5
 8004b76:	4b09      	ldr	r3, [pc, #36]	; (8004b9c <_vfiprintf_r+0x258>)
 8004b78:	a904      	add	r1, sp, #16
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	f000 f880 	bl	8004c80 <_printf_i>
 8004b80:	e7e4      	b.n	8004b4c <_vfiprintf_r+0x208>
 8004b82:	bf00      	nop
 8004b84:	080054b4 	.word	0x080054b4
 8004b88:	080054d4 	.word	0x080054d4
 8004b8c:	08005494 	.word	0x08005494
 8004b90:	080054f4 	.word	0x080054f4
 8004b94:	080054fe 	.word	0x080054fe
 8004b98:	00000000 	.word	0x00000000
 8004b9c:	0800491f 	.word	0x0800491f
 8004ba0:	080054fa 	.word	0x080054fa

08004ba4 <_printf_common>:
 8004ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ba8:	4616      	mov	r6, r2
 8004baa:	4699      	mov	r9, r3
 8004bac:	688a      	ldr	r2, [r1, #8]
 8004bae:	690b      	ldr	r3, [r1, #16]
 8004bb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	bfb8      	it	lt
 8004bb8:	4613      	movlt	r3, r2
 8004bba:	6033      	str	r3, [r6, #0]
 8004bbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bc0:	4607      	mov	r7, r0
 8004bc2:	460c      	mov	r4, r1
 8004bc4:	b10a      	cbz	r2, 8004bca <_printf_common+0x26>
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	6033      	str	r3, [r6, #0]
 8004bca:	6823      	ldr	r3, [r4, #0]
 8004bcc:	0699      	lsls	r1, r3, #26
 8004bce:	bf42      	ittt	mi
 8004bd0:	6833      	ldrmi	r3, [r6, #0]
 8004bd2:	3302      	addmi	r3, #2
 8004bd4:	6033      	strmi	r3, [r6, #0]
 8004bd6:	6825      	ldr	r5, [r4, #0]
 8004bd8:	f015 0506 	ands.w	r5, r5, #6
 8004bdc:	d106      	bne.n	8004bec <_printf_common+0x48>
 8004bde:	f104 0a19 	add.w	sl, r4, #25
 8004be2:	68e3      	ldr	r3, [r4, #12]
 8004be4:	6832      	ldr	r2, [r6, #0]
 8004be6:	1a9b      	subs	r3, r3, r2
 8004be8:	42ab      	cmp	r3, r5
 8004bea:	dc26      	bgt.n	8004c3a <_printf_common+0x96>
 8004bec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004bf0:	1e13      	subs	r3, r2, #0
 8004bf2:	6822      	ldr	r2, [r4, #0]
 8004bf4:	bf18      	it	ne
 8004bf6:	2301      	movne	r3, #1
 8004bf8:	0692      	lsls	r2, r2, #26
 8004bfa:	d42b      	bmi.n	8004c54 <_printf_common+0xb0>
 8004bfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c00:	4649      	mov	r1, r9
 8004c02:	4638      	mov	r0, r7
 8004c04:	47c0      	blx	r8
 8004c06:	3001      	adds	r0, #1
 8004c08:	d01e      	beq.n	8004c48 <_printf_common+0xa4>
 8004c0a:	6823      	ldr	r3, [r4, #0]
 8004c0c:	68e5      	ldr	r5, [r4, #12]
 8004c0e:	6832      	ldr	r2, [r6, #0]
 8004c10:	f003 0306 	and.w	r3, r3, #6
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	bf08      	it	eq
 8004c18:	1aad      	subeq	r5, r5, r2
 8004c1a:	68a3      	ldr	r3, [r4, #8]
 8004c1c:	6922      	ldr	r2, [r4, #16]
 8004c1e:	bf0c      	ite	eq
 8004c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c24:	2500      	movne	r5, #0
 8004c26:	4293      	cmp	r3, r2
 8004c28:	bfc4      	itt	gt
 8004c2a:	1a9b      	subgt	r3, r3, r2
 8004c2c:	18ed      	addgt	r5, r5, r3
 8004c2e:	2600      	movs	r6, #0
 8004c30:	341a      	adds	r4, #26
 8004c32:	42b5      	cmp	r5, r6
 8004c34:	d11a      	bne.n	8004c6c <_printf_common+0xc8>
 8004c36:	2000      	movs	r0, #0
 8004c38:	e008      	b.n	8004c4c <_printf_common+0xa8>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	4652      	mov	r2, sl
 8004c3e:	4649      	mov	r1, r9
 8004c40:	4638      	mov	r0, r7
 8004c42:	47c0      	blx	r8
 8004c44:	3001      	adds	r0, #1
 8004c46:	d103      	bne.n	8004c50 <_printf_common+0xac>
 8004c48:	f04f 30ff 	mov.w	r0, #4294967295
 8004c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c50:	3501      	adds	r5, #1
 8004c52:	e7c6      	b.n	8004be2 <_printf_common+0x3e>
 8004c54:	18e1      	adds	r1, r4, r3
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	2030      	movs	r0, #48	; 0x30
 8004c5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c5e:	4422      	add	r2, r4
 8004c60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c68:	3302      	adds	r3, #2
 8004c6a:	e7c7      	b.n	8004bfc <_printf_common+0x58>
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	4622      	mov	r2, r4
 8004c70:	4649      	mov	r1, r9
 8004c72:	4638      	mov	r0, r7
 8004c74:	47c0      	blx	r8
 8004c76:	3001      	adds	r0, #1
 8004c78:	d0e6      	beq.n	8004c48 <_printf_common+0xa4>
 8004c7a:	3601      	adds	r6, #1
 8004c7c:	e7d9      	b.n	8004c32 <_printf_common+0x8e>
	...

08004c80 <_printf_i>:
 8004c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c84:	7e0f      	ldrb	r7, [r1, #24]
 8004c86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c88:	2f78      	cmp	r7, #120	; 0x78
 8004c8a:	4691      	mov	r9, r2
 8004c8c:	4680      	mov	r8, r0
 8004c8e:	460c      	mov	r4, r1
 8004c90:	469a      	mov	sl, r3
 8004c92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c96:	d807      	bhi.n	8004ca8 <_printf_i+0x28>
 8004c98:	2f62      	cmp	r7, #98	; 0x62
 8004c9a:	d80a      	bhi.n	8004cb2 <_printf_i+0x32>
 8004c9c:	2f00      	cmp	r7, #0
 8004c9e:	f000 80d8 	beq.w	8004e52 <_printf_i+0x1d2>
 8004ca2:	2f58      	cmp	r7, #88	; 0x58
 8004ca4:	f000 80a3 	beq.w	8004dee <_printf_i+0x16e>
 8004ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004cb0:	e03a      	b.n	8004d28 <_printf_i+0xa8>
 8004cb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004cb6:	2b15      	cmp	r3, #21
 8004cb8:	d8f6      	bhi.n	8004ca8 <_printf_i+0x28>
 8004cba:	a101      	add	r1, pc, #4	; (adr r1, 8004cc0 <_printf_i+0x40>)
 8004cbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004cc0:	08004d19 	.word	0x08004d19
 8004cc4:	08004d2d 	.word	0x08004d2d
 8004cc8:	08004ca9 	.word	0x08004ca9
 8004ccc:	08004ca9 	.word	0x08004ca9
 8004cd0:	08004ca9 	.word	0x08004ca9
 8004cd4:	08004ca9 	.word	0x08004ca9
 8004cd8:	08004d2d 	.word	0x08004d2d
 8004cdc:	08004ca9 	.word	0x08004ca9
 8004ce0:	08004ca9 	.word	0x08004ca9
 8004ce4:	08004ca9 	.word	0x08004ca9
 8004ce8:	08004ca9 	.word	0x08004ca9
 8004cec:	08004e39 	.word	0x08004e39
 8004cf0:	08004d5d 	.word	0x08004d5d
 8004cf4:	08004e1b 	.word	0x08004e1b
 8004cf8:	08004ca9 	.word	0x08004ca9
 8004cfc:	08004ca9 	.word	0x08004ca9
 8004d00:	08004e5b 	.word	0x08004e5b
 8004d04:	08004ca9 	.word	0x08004ca9
 8004d08:	08004d5d 	.word	0x08004d5d
 8004d0c:	08004ca9 	.word	0x08004ca9
 8004d10:	08004ca9 	.word	0x08004ca9
 8004d14:	08004e23 	.word	0x08004e23
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	1d1a      	adds	r2, r3, #4
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	602a      	str	r2, [r5, #0]
 8004d20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e0a3      	b.n	8004e74 <_printf_i+0x1f4>
 8004d2c:	6820      	ldr	r0, [r4, #0]
 8004d2e:	6829      	ldr	r1, [r5, #0]
 8004d30:	0606      	lsls	r6, r0, #24
 8004d32:	f101 0304 	add.w	r3, r1, #4
 8004d36:	d50a      	bpl.n	8004d4e <_printf_i+0xce>
 8004d38:	680e      	ldr	r6, [r1, #0]
 8004d3a:	602b      	str	r3, [r5, #0]
 8004d3c:	2e00      	cmp	r6, #0
 8004d3e:	da03      	bge.n	8004d48 <_printf_i+0xc8>
 8004d40:	232d      	movs	r3, #45	; 0x2d
 8004d42:	4276      	negs	r6, r6
 8004d44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d48:	485e      	ldr	r0, [pc, #376]	; (8004ec4 <_printf_i+0x244>)
 8004d4a:	230a      	movs	r3, #10
 8004d4c:	e019      	b.n	8004d82 <_printf_i+0x102>
 8004d4e:	680e      	ldr	r6, [r1, #0]
 8004d50:	602b      	str	r3, [r5, #0]
 8004d52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d56:	bf18      	it	ne
 8004d58:	b236      	sxthne	r6, r6
 8004d5a:	e7ef      	b.n	8004d3c <_printf_i+0xbc>
 8004d5c:	682b      	ldr	r3, [r5, #0]
 8004d5e:	6820      	ldr	r0, [r4, #0]
 8004d60:	1d19      	adds	r1, r3, #4
 8004d62:	6029      	str	r1, [r5, #0]
 8004d64:	0601      	lsls	r1, r0, #24
 8004d66:	d501      	bpl.n	8004d6c <_printf_i+0xec>
 8004d68:	681e      	ldr	r6, [r3, #0]
 8004d6a:	e002      	b.n	8004d72 <_printf_i+0xf2>
 8004d6c:	0646      	lsls	r6, r0, #25
 8004d6e:	d5fb      	bpl.n	8004d68 <_printf_i+0xe8>
 8004d70:	881e      	ldrh	r6, [r3, #0]
 8004d72:	4854      	ldr	r0, [pc, #336]	; (8004ec4 <_printf_i+0x244>)
 8004d74:	2f6f      	cmp	r7, #111	; 0x6f
 8004d76:	bf0c      	ite	eq
 8004d78:	2308      	moveq	r3, #8
 8004d7a:	230a      	movne	r3, #10
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d82:	6865      	ldr	r5, [r4, #4]
 8004d84:	60a5      	str	r5, [r4, #8]
 8004d86:	2d00      	cmp	r5, #0
 8004d88:	bfa2      	ittt	ge
 8004d8a:	6821      	ldrge	r1, [r4, #0]
 8004d8c:	f021 0104 	bicge.w	r1, r1, #4
 8004d90:	6021      	strge	r1, [r4, #0]
 8004d92:	b90e      	cbnz	r6, 8004d98 <_printf_i+0x118>
 8004d94:	2d00      	cmp	r5, #0
 8004d96:	d04d      	beq.n	8004e34 <_printf_i+0x1b4>
 8004d98:	4615      	mov	r5, r2
 8004d9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d9e:	fb03 6711 	mls	r7, r3, r1, r6
 8004da2:	5dc7      	ldrb	r7, [r0, r7]
 8004da4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004da8:	4637      	mov	r7, r6
 8004daa:	42bb      	cmp	r3, r7
 8004dac:	460e      	mov	r6, r1
 8004dae:	d9f4      	bls.n	8004d9a <_printf_i+0x11a>
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	d10b      	bne.n	8004dcc <_printf_i+0x14c>
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	07de      	lsls	r6, r3, #31
 8004db8:	d508      	bpl.n	8004dcc <_printf_i+0x14c>
 8004dba:	6923      	ldr	r3, [r4, #16]
 8004dbc:	6861      	ldr	r1, [r4, #4]
 8004dbe:	4299      	cmp	r1, r3
 8004dc0:	bfde      	ittt	le
 8004dc2:	2330      	movle	r3, #48	; 0x30
 8004dc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004dc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004dcc:	1b52      	subs	r2, r2, r5
 8004dce:	6122      	str	r2, [r4, #16]
 8004dd0:	f8cd a000 	str.w	sl, [sp]
 8004dd4:	464b      	mov	r3, r9
 8004dd6:	aa03      	add	r2, sp, #12
 8004dd8:	4621      	mov	r1, r4
 8004dda:	4640      	mov	r0, r8
 8004ddc:	f7ff fee2 	bl	8004ba4 <_printf_common>
 8004de0:	3001      	adds	r0, #1
 8004de2:	d14c      	bne.n	8004e7e <_printf_i+0x1fe>
 8004de4:	f04f 30ff 	mov.w	r0, #4294967295
 8004de8:	b004      	add	sp, #16
 8004dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dee:	4835      	ldr	r0, [pc, #212]	; (8004ec4 <_printf_i+0x244>)
 8004df0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004df4:	6829      	ldr	r1, [r5, #0]
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004dfc:	6029      	str	r1, [r5, #0]
 8004dfe:	061d      	lsls	r5, r3, #24
 8004e00:	d514      	bpl.n	8004e2c <_printf_i+0x1ac>
 8004e02:	07df      	lsls	r7, r3, #31
 8004e04:	bf44      	itt	mi
 8004e06:	f043 0320 	orrmi.w	r3, r3, #32
 8004e0a:	6023      	strmi	r3, [r4, #0]
 8004e0c:	b91e      	cbnz	r6, 8004e16 <_printf_i+0x196>
 8004e0e:	6823      	ldr	r3, [r4, #0]
 8004e10:	f023 0320 	bic.w	r3, r3, #32
 8004e14:	6023      	str	r3, [r4, #0]
 8004e16:	2310      	movs	r3, #16
 8004e18:	e7b0      	b.n	8004d7c <_printf_i+0xfc>
 8004e1a:	6823      	ldr	r3, [r4, #0]
 8004e1c:	f043 0320 	orr.w	r3, r3, #32
 8004e20:	6023      	str	r3, [r4, #0]
 8004e22:	2378      	movs	r3, #120	; 0x78
 8004e24:	4828      	ldr	r0, [pc, #160]	; (8004ec8 <_printf_i+0x248>)
 8004e26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e2a:	e7e3      	b.n	8004df4 <_printf_i+0x174>
 8004e2c:	0659      	lsls	r1, r3, #25
 8004e2e:	bf48      	it	mi
 8004e30:	b2b6      	uxthmi	r6, r6
 8004e32:	e7e6      	b.n	8004e02 <_printf_i+0x182>
 8004e34:	4615      	mov	r5, r2
 8004e36:	e7bb      	b.n	8004db0 <_printf_i+0x130>
 8004e38:	682b      	ldr	r3, [r5, #0]
 8004e3a:	6826      	ldr	r6, [r4, #0]
 8004e3c:	6961      	ldr	r1, [r4, #20]
 8004e3e:	1d18      	adds	r0, r3, #4
 8004e40:	6028      	str	r0, [r5, #0]
 8004e42:	0635      	lsls	r5, r6, #24
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	d501      	bpl.n	8004e4c <_printf_i+0x1cc>
 8004e48:	6019      	str	r1, [r3, #0]
 8004e4a:	e002      	b.n	8004e52 <_printf_i+0x1d2>
 8004e4c:	0670      	lsls	r0, r6, #25
 8004e4e:	d5fb      	bpl.n	8004e48 <_printf_i+0x1c8>
 8004e50:	8019      	strh	r1, [r3, #0]
 8004e52:	2300      	movs	r3, #0
 8004e54:	6123      	str	r3, [r4, #16]
 8004e56:	4615      	mov	r5, r2
 8004e58:	e7ba      	b.n	8004dd0 <_printf_i+0x150>
 8004e5a:	682b      	ldr	r3, [r5, #0]
 8004e5c:	1d1a      	adds	r2, r3, #4
 8004e5e:	602a      	str	r2, [r5, #0]
 8004e60:	681d      	ldr	r5, [r3, #0]
 8004e62:	6862      	ldr	r2, [r4, #4]
 8004e64:	2100      	movs	r1, #0
 8004e66:	4628      	mov	r0, r5
 8004e68:	f7fb f9c2 	bl	80001f0 <memchr>
 8004e6c:	b108      	cbz	r0, 8004e72 <_printf_i+0x1f2>
 8004e6e:	1b40      	subs	r0, r0, r5
 8004e70:	6060      	str	r0, [r4, #4]
 8004e72:	6863      	ldr	r3, [r4, #4]
 8004e74:	6123      	str	r3, [r4, #16]
 8004e76:	2300      	movs	r3, #0
 8004e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e7c:	e7a8      	b.n	8004dd0 <_printf_i+0x150>
 8004e7e:	6923      	ldr	r3, [r4, #16]
 8004e80:	462a      	mov	r2, r5
 8004e82:	4649      	mov	r1, r9
 8004e84:	4640      	mov	r0, r8
 8004e86:	47d0      	blx	sl
 8004e88:	3001      	adds	r0, #1
 8004e8a:	d0ab      	beq.n	8004de4 <_printf_i+0x164>
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	079b      	lsls	r3, r3, #30
 8004e90:	d413      	bmi.n	8004eba <_printf_i+0x23a>
 8004e92:	68e0      	ldr	r0, [r4, #12]
 8004e94:	9b03      	ldr	r3, [sp, #12]
 8004e96:	4298      	cmp	r0, r3
 8004e98:	bfb8      	it	lt
 8004e9a:	4618      	movlt	r0, r3
 8004e9c:	e7a4      	b.n	8004de8 <_printf_i+0x168>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	4632      	mov	r2, r6
 8004ea2:	4649      	mov	r1, r9
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	47d0      	blx	sl
 8004ea8:	3001      	adds	r0, #1
 8004eaa:	d09b      	beq.n	8004de4 <_printf_i+0x164>
 8004eac:	3501      	adds	r5, #1
 8004eae:	68e3      	ldr	r3, [r4, #12]
 8004eb0:	9903      	ldr	r1, [sp, #12]
 8004eb2:	1a5b      	subs	r3, r3, r1
 8004eb4:	42ab      	cmp	r3, r5
 8004eb6:	dcf2      	bgt.n	8004e9e <_printf_i+0x21e>
 8004eb8:	e7eb      	b.n	8004e92 <_printf_i+0x212>
 8004eba:	2500      	movs	r5, #0
 8004ebc:	f104 0619 	add.w	r6, r4, #25
 8004ec0:	e7f5      	b.n	8004eae <_printf_i+0x22e>
 8004ec2:	bf00      	nop
 8004ec4:	08005505 	.word	0x08005505
 8004ec8:	08005516 	.word	0x08005516

08004ecc <_putc_r>:
 8004ecc:	b570      	push	{r4, r5, r6, lr}
 8004ece:	460d      	mov	r5, r1
 8004ed0:	4614      	mov	r4, r2
 8004ed2:	4606      	mov	r6, r0
 8004ed4:	b118      	cbz	r0, 8004ede <_putc_r+0x12>
 8004ed6:	6983      	ldr	r3, [r0, #24]
 8004ed8:	b90b      	cbnz	r3, 8004ede <_putc_r+0x12>
 8004eda:	f7ff fb23 	bl	8004524 <__sinit>
 8004ede:	4b1c      	ldr	r3, [pc, #112]	; (8004f50 <_putc_r+0x84>)
 8004ee0:	429c      	cmp	r4, r3
 8004ee2:	d124      	bne.n	8004f2e <_putc_r+0x62>
 8004ee4:	6874      	ldr	r4, [r6, #4]
 8004ee6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ee8:	07d8      	lsls	r0, r3, #31
 8004eea:	d405      	bmi.n	8004ef8 <_putc_r+0x2c>
 8004eec:	89a3      	ldrh	r3, [r4, #12]
 8004eee:	0599      	lsls	r1, r3, #22
 8004ef0:	d402      	bmi.n	8004ef8 <_putc_r+0x2c>
 8004ef2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ef4:	f7ff fbb4 	bl	8004660 <__retarget_lock_acquire_recursive>
 8004ef8:	68a3      	ldr	r3, [r4, #8]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	60a3      	str	r3, [r4, #8]
 8004f00:	da05      	bge.n	8004f0e <_putc_r+0x42>
 8004f02:	69a2      	ldr	r2, [r4, #24]
 8004f04:	4293      	cmp	r3, r2
 8004f06:	db1c      	blt.n	8004f42 <_putc_r+0x76>
 8004f08:	b2eb      	uxtb	r3, r5
 8004f0a:	2b0a      	cmp	r3, #10
 8004f0c:	d019      	beq.n	8004f42 <_putc_r+0x76>
 8004f0e:	6823      	ldr	r3, [r4, #0]
 8004f10:	1c5a      	adds	r2, r3, #1
 8004f12:	6022      	str	r2, [r4, #0]
 8004f14:	701d      	strb	r5, [r3, #0]
 8004f16:	b2ed      	uxtb	r5, r5
 8004f18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f1a:	07da      	lsls	r2, r3, #31
 8004f1c:	d405      	bmi.n	8004f2a <_putc_r+0x5e>
 8004f1e:	89a3      	ldrh	r3, [r4, #12]
 8004f20:	059b      	lsls	r3, r3, #22
 8004f22:	d402      	bmi.n	8004f2a <_putc_r+0x5e>
 8004f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f26:	f7ff fb9c 	bl	8004662 <__retarget_lock_release_recursive>
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	bd70      	pop	{r4, r5, r6, pc}
 8004f2e:	4b09      	ldr	r3, [pc, #36]	; (8004f54 <_putc_r+0x88>)
 8004f30:	429c      	cmp	r4, r3
 8004f32:	d101      	bne.n	8004f38 <_putc_r+0x6c>
 8004f34:	68b4      	ldr	r4, [r6, #8]
 8004f36:	e7d6      	b.n	8004ee6 <_putc_r+0x1a>
 8004f38:	4b07      	ldr	r3, [pc, #28]	; (8004f58 <_putc_r+0x8c>)
 8004f3a:	429c      	cmp	r4, r3
 8004f3c:	bf08      	it	eq
 8004f3e:	68f4      	ldreq	r4, [r6, #12]
 8004f40:	e7d1      	b.n	8004ee6 <_putc_r+0x1a>
 8004f42:	4629      	mov	r1, r5
 8004f44:	4622      	mov	r2, r4
 8004f46:	4630      	mov	r0, r6
 8004f48:	f7ff f912 	bl	8004170 <__swbuf_r>
 8004f4c:	4605      	mov	r5, r0
 8004f4e:	e7e3      	b.n	8004f18 <_putc_r+0x4c>
 8004f50:	080054b4 	.word	0x080054b4
 8004f54:	080054d4 	.word	0x080054d4
 8004f58:	08005494 	.word	0x08005494

08004f5c <_sbrk_r>:
 8004f5c:	b538      	push	{r3, r4, r5, lr}
 8004f5e:	4d06      	ldr	r5, [pc, #24]	; (8004f78 <_sbrk_r+0x1c>)
 8004f60:	2300      	movs	r3, #0
 8004f62:	4604      	mov	r4, r0
 8004f64:	4608      	mov	r0, r1
 8004f66:	602b      	str	r3, [r5, #0]
 8004f68:	f7fc f9b6 	bl	80012d8 <_sbrk>
 8004f6c:	1c43      	adds	r3, r0, #1
 8004f6e:	d102      	bne.n	8004f76 <_sbrk_r+0x1a>
 8004f70:	682b      	ldr	r3, [r5, #0]
 8004f72:	b103      	cbz	r3, 8004f76 <_sbrk_r+0x1a>
 8004f74:	6023      	str	r3, [r4, #0]
 8004f76:	bd38      	pop	{r3, r4, r5, pc}
 8004f78:	200006cc 	.word	0x200006cc

08004f7c <__sread>:
 8004f7c:	b510      	push	{r4, lr}
 8004f7e:	460c      	mov	r4, r1
 8004f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f84:	f000 f8a0 	bl	80050c8 <_read_r>
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	bfab      	itete	ge
 8004f8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004f8e:	89a3      	ldrhlt	r3, [r4, #12]
 8004f90:	181b      	addge	r3, r3, r0
 8004f92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004f96:	bfac      	ite	ge
 8004f98:	6563      	strge	r3, [r4, #84]	; 0x54
 8004f9a:	81a3      	strhlt	r3, [r4, #12]
 8004f9c:	bd10      	pop	{r4, pc}

08004f9e <__swrite>:
 8004f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fa2:	461f      	mov	r7, r3
 8004fa4:	898b      	ldrh	r3, [r1, #12]
 8004fa6:	05db      	lsls	r3, r3, #23
 8004fa8:	4605      	mov	r5, r0
 8004faa:	460c      	mov	r4, r1
 8004fac:	4616      	mov	r6, r2
 8004fae:	d505      	bpl.n	8004fbc <__swrite+0x1e>
 8004fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f000 f868 	bl	800508c <_lseek_r>
 8004fbc:	89a3      	ldrh	r3, [r4, #12]
 8004fbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fc6:	81a3      	strh	r3, [r4, #12]
 8004fc8:	4632      	mov	r2, r6
 8004fca:	463b      	mov	r3, r7
 8004fcc:	4628      	mov	r0, r5
 8004fce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd2:	f000 b817 	b.w	8005004 <_write_r>

08004fd6 <__sseek>:
 8004fd6:	b510      	push	{r4, lr}
 8004fd8:	460c      	mov	r4, r1
 8004fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fde:	f000 f855 	bl	800508c <_lseek_r>
 8004fe2:	1c43      	adds	r3, r0, #1
 8004fe4:	89a3      	ldrh	r3, [r4, #12]
 8004fe6:	bf15      	itete	ne
 8004fe8:	6560      	strne	r0, [r4, #84]	; 0x54
 8004fea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004fee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004ff2:	81a3      	strheq	r3, [r4, #12]
 8004ff4:	bf18      	it	ne
 8004ff6:	81a3      	strhne	r3, [r4, #12]
 8004ff8:	bd10      	pop	{r4, pc}

08004ffa <__sclose>:
 8004ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ffe:	f000 b813 	b.w	8005028 <_close_r>
	...

08005004 <_write_r>:
 8005004:	b538      	push	{r3, r4, r5, lr}
 8005006:	4d07      	ldr	r5, [pc, #28]	; (8005024 <_write_r+0x20>)
 8005008:	4604      	mov	r4, r0
 800500a:	4608      	mov	r0, r1
 800500c:	4611      	mov	r1, r2
 800500e:	2200      	movs	r2, #0
 8005010:	602a      	str	r2, [r5, #0]
 8005012:	461a      	mov	r2, r3
 8005014:	f7fc f90f 	bl	8001236 <_write>
 8005018:	1c43      	adds	r3, r0, #1
 800501a:	d102      	bne.n	8005022 <_write_r+0x1e>
 800501c:	682b      	ldr	r3, [r5, #0]
 800501e:	b103      	cbz	r3, 8005022 <_write_r+0x1e>
 8005020:	6023      	str	r3, [r4, #0]
 8005022:	bd38      	pop	{r3, r4, r5, pc}
 8005024:	200006cc 	.word	0x200006cc

08005028 <_close_r>:
 8005028:	b538      	push	{r3, r4, r5, lr}
 800502a:	4d06      	ldr	r5, [pc, #24]	; (8005044 <_close_r+0x1c>)
 800502c:	2300      	movs	r3, #0
 800502e:	4604      	mov	r4, r0
 8005030:	4608      	mov	r0, r1
 8005032:	602b      	str	r3, [r5, #0]
 8005034:	f7fc f91b 	bl	800126e <_close>
 8005038:	1c43      	adds	r3, r0, #1
 800503a:	d102      	bne.n	8005042 <_close_r+0x1a>
 800503c:	682b      	ldr	r3, [r5, #0]
 800503e:	b103      	cbz	r3, 8005042 <_close_r+0x1a>
 8005040:	6023      	str	r3, [r4, #0]
 8005042:	bd38      	pop	{r3, r4, r5, pc}
 8005044:	200006cc 	.word	0x200006cc

08005048 <_fstat_r>:
 8005048:	b538      	push	{r3, r4, r5, lr}
 800504a:	4d07      	ldr	r5, [pc, #28]	; (8005068 <_fstat_r+0x20>)
 800504c:	2300      	movs	r3, #0
 800504e:	4604      	mov	r4, r0
 8005050:	4608      	mov	r0, r1
 8005052:	4611      	mov	r1, r2
 8005054:	602b      	str	r3, [r5, #0]
 8005056:	f7fc f916 	bl	8001286 <_fstat>
 800505a:	1c43      	adds	r3, r0, #1
 800505c:	d102      	bne.n	8005064 <_fstat_r+0x1c>
 800505e:	682b      	ldr	r3, [r5, #0]
 8005060:	b103      	cbz	r3, 8005064 <_fstat_r+0x1c>
 8005062:	6023      	str	r3, [r4, #0]
 8005064:	bd38      	pop	{r3, r4, r5, pc}
 8005066:	bf00      	nop
 8005068:	200006cc 	.word	0x200006cc

0800506c <_isatty_r>:
 800506c:	b538      	push	{r3, r4, r5, lr}
 800506e:	4d06      	ldr	r5, [pc, #24]	; (8005088 <_isatty_r+0x1c>)
 8005070:	2300      	movs	r3, #0
 8005072:	4604      	mov	r4, r0
 8005074:	4608      	mov	r0, r1
 8005076:	602b      	str	r3, [r5, #0]
 8005078:	f7fc f915 	bl	80012a6 <_isatty>
 800507c:	1c43      	adds	r3, r0, #1
 800507e:	d102      	bne.n	8005086 <_isatty_r+0x1a>
 8005080:	682b      	ldr	r3, [r5, #0]
 8005082:	b103      	cbz	r3, 8005086 <_isatty_r+0x1a>
 8005084:	6023      	str	r3, [r4, #0]
 8005086:	bd38      	pop	{r3, r4, r5, pc}
 8005088:	200006cc 	.word	0x200006cc

0800508c <_lseek_r>:
 800508c:	b538      	push	{r3, r4, r5, lr}
 800508e:	4d07      	ldr	r5, [pc, #28]	; (80050ac <_lseek_r+0x20>)
 8005090:	4604      	mov	r4, r0
 8005092:	4608      	mov	r0, r1
 8005094:	4611      	mov	r1, r2
 8005096:	2200      	movs	r2, #0
 8005098:	602a      	str	r2, [r5, #0]
 800509a:	461a      	mov	r2, r3
 800509c:	f7fc f90e 	bl	80012bc <_lseek>
 80050a0:	1c43      	adds	r3, r0, #1
 80050a2:	d102      	bne.n	80050aa <_lseek_r+0x1e>
 80050a4:	682b      	ldr	r3, [r5, #0]
 80050a6:	b103      	cbz	r3, 80050aa <_lseek_r+0x1e>
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	bd38      	pop	{r3, r4, r5, pc}
 80050ac:	200006cc 	.word	0x200006cc

080050b0 <__malloc_lock>:
 80050b0:	4801      	ldr	r0, [pc, #4]	; (80050b8 <__malloc_lock+0x8>)
 80050b2:	f7ff bad5 	b.w	8004660 <__retarget_lock_acquire_recursive>
 80050b6:	bf00      	nop
 80050b8:	200006c0 	.word	0x200006c0

080050bc <__malloc_unlock>:
 80050bc:	4801      	ldr	r0, [pc, #4]	; (80050c4 <__malloc_unlock+0x8>)
 80050be:	f7ff bad0 	b.w	8004662 <__retarget_lock_release_recursive>
 80050c2:	bf00      	nop
 80050c4:	200006c0 	.word	0x200006c0

080050c8 <_read_r>:
 80050c8:	b538      	push	{r3, r4, r5, lr}
 80050ca:	4d07      	ldr	r5, [pc, #28]	; (80050e8 <_read_r+0x20>)
 80050cc:	4604      	mov	r4, r0
 80050ce:	4608      	mov	r0, r1
 80050d0:	4611      	mov	r1, r2
 80050d2:	2200      	movs	r2, #0
 80050d4:	602a      	str	r2, [r5, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	f7fc f890 	bl	80011fc <_read>
 80050dc:	1c43      	adds	r3, r0, #1
 80050de:	d102      	bne.n	80050e6 <_read_r+0x1e>
 80050e0:	682b      	ldr	r3, [r5, #0]
 80050e2:	b103      	cbz	r3, 80050e6 <_read_r+0x1e>
 80050e4:	6023      	str	r3, [r4, #0]
 80050e6:	bd38      	pop	{r3, r4, r5, pc}
 80050e8:	200006cc 	.word	0x200006cc

080050ec <_init>:
 80050ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ee:	bf00      	nop
 80050f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050f2:	bc08      	pop	{r3}
 80050f4:	469e      	mov	lr, r3
 80050f6:	4770      	bx	lr

080050f8 <_fini>:
 80050f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050fa:	bf00      	nop
 80050fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050fe:	bc08      	pop	{r3}
 8005100:	469e      	mov	lr, r3
 8005102:	4770      	bx	lr
