INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/g0mJellie/Desktop/vivado2/project_4/project_4.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/g0mJellie/Desktop/vivado2/project_4/project_4.srcs/sim_1/new/mux16x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/g0mJellie/Desktop/vivado2/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
