Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FA_tb_behav xil_defaultlib.FA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'x' [C:/Users/82109/JJS2/ECE_exp2/Adder/Adder.srcs/sim_1/new/FA_tb.v:29]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'y' [C:/Users/82109/JJS2/ECE_exp2/Adder/Adder.srcs/sim_1/new/FA_tb.v:30]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'z' [C:/Users/82109/JJS2/ECE_exp2/Adder/Adder.srcs/sim_1/new/FA_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.FA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FA_tb_behav
