Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 20:48:24 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   349 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |    34 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             195 |          112 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           27 |
| Yes          | No                    | No                     |            1133 |          590 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             703 |          358 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_7730                                        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773[15]_i_1_n_0                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1_fu_203/flow_control_loop_pipe_sequential_init_U/E[0]                                  |                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_7730                                        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773[11]_i_1_n_0                    |                9 |             11 |         1.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                                 |                                                                                                                                                       |               13 |             14 |         1.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_22        |                                                                                                                                                       |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_8         |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_2         |                                                                                                                                                       |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_18        |                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_15        |                                                                                                                                                       |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_14        |                                                                                                                                                       |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_20        |                                                                                                                                                       |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_0         |                                                                                                                                                       |               12 |             15 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_10        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_26        |                                                                                                                                                       |               13 |             15 |         1.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_1         |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_19        |                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_11        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]           |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_4         |                                                                                                                                                       |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_3         |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_17        |                                                                                                                                                       |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_25        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_16        |                                                                                                                                                       |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_9         |                                                                                                                                                       |               12 |             15 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_24        |                                                                                                                                                       |               13 |             15 |         1.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_7         |                                                                                                                                                       |               12 |             15 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_13        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_6         |                                                                                                                                                       |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_5         |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_28        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_29        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_27        |                                                                                                                                                       |               13 |             15 |         1.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_23        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_12        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_21        |                                                                                                                                                       |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_7730                                        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773[31]_i_1_n_0                    |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239_code_ram_ce0                  |                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                |                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/E[0]                                  |                                                                                                                                                       |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_25        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_11        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_26        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               12 |             17 |         1.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_20        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_16        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_18        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_21        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_12        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_9         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_8         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_7         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_6         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_24        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_5         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_28        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               12 |             17 |         1.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_29        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_27        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               11 |             17 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_13        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_23        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               11 |             17 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_22        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_2         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_4         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_15        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_17        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_14        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_0         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_10        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               11 |             17 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_1         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_19        | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]_3         | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               12 |             17 |         1.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/instruction_reg_2692_reg[7]           | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |               11 |             17 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_CS_fsm_state3                                                               |                                                                                                                                                       |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/aw_hs                                                                                                           |                                                                                                                                                       |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/E[0]                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[1][0]                                                                       |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/sel                                   | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                        | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state5                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_33_reg_8300                                      |                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_CS_fsm_state4                                                               |                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                               |                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                  |               15 |             38 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               13 |             40 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |               10 |             40 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               13 |             45 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/Q[0]                                                                           |                                                                                                                                                       |               47 |             95 |         2.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |              113 |            196 |         1.73 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


