create_project prj -part xcvu19p-fsvb3824-2-e -force
set_property target_language verilog [current_project]
set vivado_ver [version -short]
set COE_DIR "../../syn/verilog"
source "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_ap_fcmp_0_no_dsp_32_ip.tcl"
source "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC2/syn/verilog/MPSQ_ap_sitofp_4_no_dsp_32_ip.tcl"
