

================================================================
== Vitis HLS Report for 'mp_mul_67_68_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:35:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1343|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1182|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1182|   1507|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_507_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_437_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_84_fu_483_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_85_fu_493_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_479_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_557_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_306_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln158_5_fu_284_p2   |         +|   0|  0|  11|           3|           3|
    |add_ln158_6_fu_295_p2   |         +|   0|  0|  11|           3|           3|
    |add_ln158_fu_253_p2     |         +|   0|  0|  13|           4|           4|
    |t_fu_723_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_628_p2       |         +|   0|  0|  71|          64|          64|
    |temp_39_fu_513_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_447_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_643_p2             |         +|   0|  0|  71|          64|          64|
    |v_130_fu_569_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_264_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln160_fu_695_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_247_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_5_fu_587_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_7_fu_705_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_665_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln158_fu_321_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_23_fu_575_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_24_fu_581_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_25_fu_593_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_13_fu_661_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_15_fu_700_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_17_fu_678_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_657_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1343|        1155|        1218|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_11_fu_100              |   9|          2|    4|          8|
    |t_33_fu_92               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_96               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_886                      |  32|   0|   32|          0|
    |add_ln133_reg_896                      |  32|   0|   64|         32|
    |add_ln133_reg_896_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_799                             |  32|   0|   32|          0|
    |al_reg_789                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_804                             |  32|   0|   32|          0|
    |bl_reg_794                             |  32|   0|   32|          0|
    |icmp_ln157_reg_765                     |   1|   0|    1|          0|
    |j_11_fu_100                            |   4|   0|    4|          0|
    |t_33_fu_92                             |   3|   0|    3|          0|
    |tempReg_reg_901                        |  64|   0|   64|          0|
    |tempReg_reg_901_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_199_reg_875                        |   2|   0|    2|          0|
    |tmp_200_reg_859                        |  32|   0|   32|          0|
    |tmp_200_reg_859_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_201_reg_865                        |  32|   0|   32|          0|
    |tmp_201_reg_865_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_202_reg_870                        |  32|   0|   32|          0|
    |tmp_203_reg_891                        |   2|   0|    2|          0|
    |tmp_s_reg_854                          |  32|   0|   32|          0|
    |trunc_ln106_120_reg_838                |  32|   0|   32|          0|
    |trunc_ln106_121_reg_843                |  32|   0|   32|          0|
    |trunc_ln106_122_reg_848                |  32|   0|   32|          0|
    |trunc_ln106_122_reg_848_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_833                    |  32|   0|   32|          0|
    |trunc_ln125_reg_880                    |  32|   0|   32|          0|
    |trunc_ln125_reg_880_pp0_iter5_reg      |  32|   0|   32|          0|
    |trunc_ln158_4_reg_774                  |   1|   0|    1|          0|
    |u_34_out_load_reg_910                  |  64|   0|   64|          0|
    |u_reg_915                              |  64|   0|   64|          0|
    |v_35_fu_96                             |  64|   0|   64|          0|
    |icmp_ln157_reg_765                     |  64|  32|    1|          0|
    |tmp_202_reg_870                        |  64|  32|   32|          0|
    |trunc_ln106_reg_833                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1182|  96| 1119|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_514_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_518_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_522_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_526_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                              indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                       v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                              zext_ln156|        scalar|
|zext_ln145_12       |   in|    4|     ap_none|                           zext_ln145_12|        scalar|
|a_address0          |  out|    4|   ap_memory|                                       a|         array|
|a_ce0               |  out|    1|   ap_memory|                                       a|         array|
|a_q0                |   in|   64|   ap_memory|                                       a|         array|
|i_17                |   in|    4|     ap_none|                                    i_17|        scalar|
|zext_ln145_11       |   in|    3|     ap_none|                           zext_ln145_11|        scalar|
|b_0_address0        |  out|    3|   ap_memory|                                     b_0|         array|
|b_0_ce0             |  out|    1|   ap_memory|                                     b_0|         array|
|b_0_q0              |   in|   64|   ap_memory|                                     b_0|         array|
|zext_ln145          |   in|    3|     ap_none|                              zext_ln145|        scalar|
|b_1_address0        |  out|    3|   ap_memory|                                     b_1|         array|
|b_1_ce0             |  out|    1|   ap_memory|                                     b_1|         array|
|b_1_q0              |   in|   64|   ap_memory|                                     b_1|         array|
|v_35_out            |  out|   64|      ap_vld|                                v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                                v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                                u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                                u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                                t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                                t_33_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

