
//input ports
add mapped point a[3] a[3]
add mapped point a[2] a[2]
add mapped point a[1] a[1]
add mapped point a[0] a[0]
add mapped point b[3] b[3]
add mapped point b[2] b[2]
add mapped point b[1] b[1]
add mapped point b[0] b[0]
add mapped point clk clk
add mapped point reset reset
add mapped point en en

//output ports
add mapped point sum_q[7] sum_q[7]
add mapped point sum_q[6] sum_q[6]
add mapped point sum_q[5] sum_q[5]
add mapped point sum_q[4] sum_q[4]
add mapped point sum_q[3] sum_q[3]
add mapped point sum_q[2] sum_q[2]
add mapped point sum_q[1] sum_q[1]
add mapped point sum_q[0] sum_q[0]

//inout ports




//Sequential Pins
add mapped point reg1/q[3]/q reg1/q_reg[3]/Q 
add mapped point reg1/q[3]/q reg1/q_reg[3]/QN 
add mapped point reg1/q[2]/q reg1/q_reg[2]/Q 
add mapped point reg1/q[2]/q reg1/q_reg[2]/QN 
add mapped point reg1/q[0]/q reg1/q_reg[0]/Q 
add mapped point reg1/q[0]/q reg1/q_reg[0]/QN 
add mapped point reg1/q[4]/q reg1/q_reg[4]/Q 
add mapped point reg1/q[4]/q reg1/q_reg[4]/QN 
add mapped point reg1/q[6]/q reg1/q_reg[6]/Q 
add mapped point reg1/q[6]/q reg1/q_reg[6]/QN 
add mapped point reg1/q[5]/q reg1/q_reg[5]/Q 
add mapped point reg1/q[5]/q reg1/q_reg[5]/QN 
add mapped point reg1/q[1]/q reg1/q_reg[1]/Q 
add mapped point reg1/q[1]/q reg1/q_reg[1]/QN 
add mapped point reg1/q[7]/q reg1/q_reg[7]/Q 
add mapped point reg1/q[7]/q reg1/q_reg[7]/QN 



//Black Boxes



//Empty Modules as Blackboxes
