module main_control_unit (OP,RegDst,ALUSrc,MemtoReg,RegWrite,RegWrite2,MemRead,MemWrite,Branch,BranchN,Lui,Jum,JAL,ALUop);



input [5:0] OP;
output RegDst,ALUSrc,MemtoReg,RegWrite,RegWrite2,MemRead,MemWrite,Branch,BranchN,Lui,Jum,JAL,ALUop;

wire nw0,nw1,nw2,nw3,nw4,nw5;

not not_0 (nw0,OP[0]),
	 not_1 (nw1,OP[1]),
	 not_2 (nw2,OP[2]),
	 not_3 (nw3,OP[3]),
	 not_4 (nw4,OP[4]),
	 not_5 (nw5,OP[5]);

	 
	







endmodule