5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always3.vcd -o always3.cdd -v always3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always3.v 1 22 1
2 1 5 110011 19 1 c 0 0 c
2 2 5 9000f 0 2a 1000 0 0 1 34 2
2 3 5 90011 27 28 100a 1 2 1 34 2
2 4 5 1a001a d 1 c 0 0 d
2 5 5 190019 d 1b 100c 4 0 1 34 1102
2 6 5 140014 0 1 400 0 0 d
2 7 5 14001a d 38 e 5 6
2 8 17 8000c 1 3d 5002 0 0 1 34 2 $u1
1 c 3 30004 1 0 0 0 1 33 1102
1 d 3 30007 1 0 0 0 1 33 1102
4 7 6 3 3
4 3 1 7 0
4 8 1 0 0
3 1 main.$u0 "main.$u0" always3.v 0 15 1
3 1 main.$u1 "main.$u1" always3.v 0 20 1
2 9 18 20004 1 0 1008 0 0 32 96 10 14 0 0 0 0 0 0
2 10 18 10004 2 2c 900a 9 0 32 34 aa aa aa aa aa aa aa aa
2 11 0 0 1 5a 1002 0 0 1 34 2
4 11 0 0 0
4 10 11 11 0
