{
	"clock": {
		"values": [
			"@0.25 CLK0:1 = 1",
			"@0.25 CLK1:1 = 0",
			"@0.25 CLK2:1 = 0",
			"@0.25 CLK3:1 = 0",
			"@0.50 CLK0:1 = 1",
			"@0.50 CLK1:1 = 0",
			"@0.50 CLK2:1 = 1",
			"@0.50 CLK3:1 = 0",
			"@0.75 CLK0:1 = 0",
			"@0.75 CLK1:1 = 1",
			"@0.75 CLK2:1 = 0",
			"@0.75 CLK3:1 = 0",
			"@1.00 CLK0:1 = 0",
			"@1.00 CLK1:1 = 1",
			"@1.00 CLK2:1 = 0",
			"@1.00 CLK3:1 = 1"
		]
	},
	"decode_control": {
		"inputs": {
			"H_H":  {"width": 1},
			"I_I":  {"width": 1},
			"EM_J": {"width": 1},
			"D_Rd": {"width": 4},
			"D_T":  {"width": 1},
			"D_J":  {"width": 1},
			"D_Mr": {"width": 1},
			"D_Mw": {"width": 1},
			"D_S":  {"width": 1}
		},
		"values": [
			"nop = I_I | H_H | EM_J",
			"DC_Rd:4 = 0 if nop else D_Rd",
			"DC_T:1 = 0 if nop else D_T",
			"DC_J:1 = 0 if nop else D_J",
			"DC_Mr:1 = 0 if nop else D_Mr",
			"DC_Mw:1 = 0 if nop else D_Mw",
			"DC_S:1 = 0 if nop else D_S"
		]
	},
	"decode_decode": {
		"inputs": {
			"FD_I": {"width": 16},
			"R_A":  {"width": 16},
			"R_B":  {"width": 16}
		},
		"values": ["PLACEHOLDER: filled in from decode-test-cases.json"]
	},
	"decode_hazard": {
		"inputs": {
			"EM_J":  {"width": 1},
			"DE_Mr": {"width": 1},
			"DE_Rd": {"width": 4},
			"D_RFa": {"width": 4},
			"D_RFb": {"width": 4}
		},
		"values": [
			"ma = 1 if DE_Rd == D_RFa else 0",
			"mb = 1 if DE_Rd == D_RFb else 0",
			"zero = 1 if DE_Rd == 0 else 0",
			"match = ~zero & (ma | mb)",
			"H_H:1 = DE_Mr & match & ~EM_J"
		]
	},
	"decode_rf": {
		"inputs": {
			"I_D":   {"width": 16},
			"I_Rd":  {"width": 4},
			"I_I":   {"width": 1, "weights": {"0": 0.1, "1": 0.9}},
			"FD_PC": {"width": 16},
			"D_RFa": {"width": 4},
			"D_RFb": {"width": 4},
			"_RST":  {"width": 1, "weights": {"0": 0.05, "1": 0.95}}
		},
		"initial": {
			"rf": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
			"PC": 8,
			"FLAGS": 9,
			"EPC": 10,
			"EFLAGS": 11
		},
		"values": [
			"sup_mode = rf[FLAGS] & 2 == 0",
			"gp_reg = I_Rd < 8",
			"ignore = I_Rd in (FLAGS, EFLAGS) and I_I",
			"initial_flags = rf[FLAGS]",
			"rf[FLAGS] = 0 if I_I else rf[FLAGS]",
			"rf[EPC] = I_D if I_I else rf[EPC]",
			"rf[I_Rd] = I_D if not ignore and (sup_mode or gp_reg or I_I) else rf[I_Rd]",
			"rf = ([0]*16) if _RST==0 else rf",
			"rf[EFLAGS] = initial_flags if I_I else rf[EFLAGS]",
			"R_IE:1 = rf[FLAGS] >> 0",
			"R_M:1  = rf[FLAGS] >> 1",
			"R_CS:6 = rf[FLAGS] >> 4",
			"R_DS:6 = rf[FLAGS] >> 10",
			"R_A:16 = DONTCARE if D_RFa in (12, 13, 14, 15) else (0 if D_RFa==0 else (FD_PC if D_RFa==PC else rf[D_RFa]))",
			"R_B:16 = DONTCARE if D_RFb in (12, 13, 14, 15) else (0 if D_RFb==0 else (FD_PC if D_RFb==PC else rf[D_RFb]))"
		]
	},
	"execute_alu": {
		"inputs": {
			"F_A":      {"width": 16, "alias": "a"},
			"F_B":      {"width": 16, "alias": "b"},
			"DE_Ca":    {"width": 1, "alias": "ca"},
			"DE_Op":    {"width": 3, "alias": "op"}
		},
		"assert": "op != 7",
		"values": [
			"b = (~b & 2**16-1) if op==0 and ca==1 else b",
			"A_D:16 = a+b+ca if op==0 else (a&b if op==1 else (a|b if op==2 else (a^b if op==3 else _E_S)))",
			"sa = (a >> 15) & 1",
			"sb = (b >> 15) & 1",
			"sr = (A_D >> 15) & 1",
			"cf = ((a+b+ca) >> 16) & 1",
			"of = (~sa & ~sb & sr) | (sa & sb & ~sr)",
			"zf = 1 if A_D==0 else 0",
			"A_F:4 = (sr << 3) | (cf << 2) | (of << 1) | zf"
		]
	},
	"execute_alu_bs": {
		"inputs": {
			"F_A":      {"width": 16, "alias": "a"},
			"F_B":      {"width": 16, "alias": "b"},
			"DE_Op":    {"width": 3, "alias": "op"}
		},
		"assert": "(op & 3) != 3",
		"values": [
			"s = b & 0xF",
			"r = (~op & 2) >> 1",
			"ar = op & 1",
			"_E_S:16 = ((a>>s)|((2**16 - 2**(16-s)) * (a>>15))) if r and ar else ((a>>s) if r else (a<<s))"
		]
	},
	"execute_forward": {
		"inputs": {
			"DE_A":  {"width": 16},
			"DE_Ra": {"width": 4},
			"DE_B":  {"width": 16},
			"DE_Rb": {"width": 4},
			"DE_C":  {"width": 16},
			"DE_Rc": {"width": 4},
			"EM_D":  {"width": 16},
			"EM_Rd": {"width": 4},
			"MW_D":  {"width": 16},
			"MW_Rd": {"width": 4}
		},
		"values": [
			"ea = EM_Rd ^ DE_Ra == 0 and DE_Ra != 0",
			"ma = MW_Rd ^ DE_Ra == 0 and DE_Ra != 0",
			"eb = EM_Rd ^ DE_Rb == 0 and DE_Rb != 0",
			"mb = MW_Rd ^ DE_Rb == 0 and DE_Rb != 0",
			"ec = EM_Rd ^ DE_Rc == 0 and DE_Rc != 0",
			"mc = MW_Rd ^ DE_Rc == 0 and DE_Rc != 0",
			"F_A:16 = EM_D if ea else (MW_D if ma else DE_A)",
			"F_B:16 = EM_D if eb else (MW_D if mb else DE_B)",
			"F_C:16 = EM_D if ec else (MW_D if mc else DE_C)"
		]
	},
	"execute_control": {
		"inputs": {
			"R_IE":  {"width": 1},
			"EM_J":  {"width": 1},
			"I_I":   {"width": 1},
			"I_T":   {"width": 1},
			"PIC_I": {"width": 1},
			"S_S":   {"width": 1},
			"DE_Rd": {"width": 4},
			"DE_T":  {"width": 1},
			"DE_J":  {"width": 1},
			"DE_Mr": {"width": 1},
			"DE_Mw": {"width": 1},
			"DE_Mt": {"width": 1},
			"DE_S":  {"width": 1},
			"A_D":   {"width": 16}
		},
		"assert": "not (I_T & ~I_I)",
		"values": [
			"valid_op = DE_J | DE_S | DE_Mr | DE_Mw | (1 if DE_Rd else 0)",
			"brk = I_I",
			"trap = I_T",
			"sint = R_IE & PIC_I & valid_op & ~S_S & ~EM_J",
			"skip = sint | S_S | EM_J",
			"EC_Rd:4 = 8 if brk else (0 if skip else DE_Rd)",
			"EC_T:1 = 0 if brk else (0 if skip else DE_T)",
			"EC_I:1 = 0 if brk else (sint if skip else 0)",
			"EC_J:1 = 0 if brk else (0 if skip else DE_J)",
			"EC_Mr:1 = 1 if brk else (0 if skip else DE_Mr)",
			"EC_Mw:1 = 0 if brk else (0 if skip else DE_Mw)",
			"EC_Mt:1 = 1 if brk else (DONTCARE if skip else DE_Mt)",
			"EC_S:1 = 0 if brk else (0 if skip else DE_S)",
			"EC_D:16 = (0xC000 if trap else 0xFF80) if brk else (DONTCARE if skip else A_D)"
		]
	},
	"fetch_control": {
		"inputs": {
			"F_I":  {"width": 16},
			"EM_J": {"width": 1},
			"I_I":  {"width": 1}
		},
		"values": [
			"FC_I:16 = 0 if EM_J|I_I else F_I"
		]
	},
	"fetch_fetch": {
		"inputs": {
			"R_CS":  {"width": 6},
			"R_M":   {"width": 1},
			"F_PC":  {"width": 16},
			"BUS_D": {"width": 16, "clock": "CLK1", "delay": 10},
			"_RST":  {"width": 1}
		},
		"values": [
			"_BUS_D = BUS_D",
			"BUS_REG = 0 if _RST==0 else BUS_D",
			"seg = R_CS if R_M else 0",
			"@0.50 BUS_A:23 = Z",
			"@0.50 BUS_D:16 = Z",
			"@0.50 BUS_R:1 = Z",
			"@0.50 BUS_W:1 = Z",
			"@1.00 BUS_A:23 = (1 << 22) | (seg << 16) | F_PC",
			"@1.00 BUS_D:16 = _BUS_D",
			"@1.00 BUS_R:1 = 1",
			"@1.00 BUS_W:1 = 0",
			"@1.00 F_I:16 = BUS_REG"
		]
	},
	"fetch_pc": {
		"inputs": {
			"EM_J": {"width": 1},
			"H_H":  {"width": 1},
			"EM_D": {"width": 16},
			"_RST": {"width": 1}
		},
		"initial": {
			"F_PC": 0
		},
		"values": [
			"F_PC:16 = 0xE000 if _RST==0 else EM_D if EM_J else (F_PC if H_H else F_PC+1)"
		]
	},
	"memory_control": {
		"inputs": {
			"EM_Mr": {"width": 1},
			"EM_Mw": {"width": 1},
			"EM_Rd": {"width": 4},
			"I_I":   {"width": 1}
		},
		"values": [
			"reti = EM_Mr & EM_Mw",
			"nop = I_I | reti",
			"MC_Ir:1 = reti",
			"MC_Rd:4 = 0 if I_I else EM_Rd",
			"MC_Mr:1 = 0 if nop else EM_Mr",
			"MC_Mw:1 = 0 if nop else EM_Mw"
		]
	},
	"memory_memory": {
		"inputs": {
			"EM_D":  {"width": 16},
			"EM_C":  {"width": 16},
			"EM_Mt": {"width": 1},
			"MC_Mr": {"width": 1},
			"MC_Mw": {"width": 1},
			"MC_Ir": {"width": 1},
			"R_DS":  {"width": 6},
			"R_CS":  {"width": 6},
			"BUS_D": {"width": 16, "clock": "CLK0 & MC_Mr", "delay": 10},
			"_RST":  {"width": 1}
		},
		"assert": "not (MC_Mr and MC_Mw)",
		"values": [
			"_BUS_D = BUS_D",
			"_BUS_REG = 0 if _RST==0 else BUS_D",
			"seg = R_CS if EM_Mt else R_DS",
			"nop = not (MC_Mr or MC_Mw)",
			"@0.25 BUS_A:23 = (EM_Mt << 22) | (seg << 16) | EM_D",
			"@0.25 BUS_R:1 = MC_Mr",
			"@0.25 BUS_W:1 = MC_Mw",
			"@0.25 BUS_D:16 = DONTCARE if nop else (EM_C if MC_Mw else _BUS_D)",
			"@0.50 BUS_A:23 = (EM_Mt << 22) | (seg << 16) | EM_D",
			"@0.50 BUS_R:1 = MC_Mr",
			"@0.50 BUS_W:1 = MC_Mw",
			"@0.50 BUS_D:16 = DONTCARE if nop else (EM_C if MC_Mw else _BUS_D)",
			"@0.50 M_D:16 = EM_C if MC_Ir else _BUS_REG if MC_Mr else EM_D",
			"@0.75 BUS_A:23 = Z",
			"@0.75 BUS_R:1 = Z",
			"@0.75 BUS_W:1 = Z",
			"@0.75 BUS_D:16 = Z",
			"@1.00 BUS_A:23 = Z",
			"@1.00 BUS_R:1 = Z",
			"@1.00 BUS_W:1 = Z",
			"@1.00 BUS_D:16 = Z",
			"M_D:16 = EM_C if MC_Ir else _BUS_REG if MC_Mr else EM_D"
		]
	},
	"memory_skip": {
		"inputs": {
			"EM_S":   {"width": 1},
			"EM_SF":  {"width": 3},
			"EM_AF":  {"width": 4}
		},
		"values": [
			"ZF = (EM_AF >> 0) & 1",
			"OF = (EM_AF >> 1) & 1",
			"CF = (EM_AF >> 2) & 1",
			"SF = (EM_AF >> 3) & 1",
			"conds = [None]*8",
			"conds[0] = ZF==1",
			"conds[1] = ZF==0",
			"conds[2] = ZF==0 and SF==OF",
			"conds[3] = SF==OF",
			"conds[4] = SF!=OF",
			"conds[5] = ZF==1 or SF!=OF",
			"conds[6] = CF==0",
			"conds[7] = CF==ZF",
			"S_S:1 = EM_S & conds[EM_SF]"
		]
	},
	"register_de": {
		"inputs": {
			"DC_J":  {"width": 1},
			"DC_Mr": {"width": 1},
			"DC_Mw": {"width": 1},
			"DC_Rd": {"width": 4},
			"DC_S":  {"width": 1},
			"DC_T":  {"width": 1},
			"D_A":   {"width": 16},
			"D_B":   {"width": 16},
			"D_C":   {"width": 16},
			"D_Ca":  {"width": 1},
			"D_Mt":  {"width": 1},
			"D_Op":  {"width": 3},
			"D_Ra":  {"width": 4},
			"D_Rb":  {"width": 4},
			"D_Rc":  {"width": 4},
			"D_SF":  {"width": 3},
			"FD_PC": {"width": 16},
			"_RST":  {"width": 1}
		},
		"values": [
			"DE_A:16 = 0 if _RST==0 else D_A",
			"DE_B:16 = 0 if _RST==0 else D_B",
			"DE_C:16 = 0 if _RST==0 else D_C",
			"DE_Ca:1 = 0 if _RST==0 else D_Ca",
			"DE_J:1 = 0 if _RST==0 else DC_J",
			"DE_Mr:1 = 0 if _RST==0 else DC_Mr",
			"DE_Mt:1 = 0 if _RST==0 else D_Mt",
			"DE_Mw:1 = 0 if _RST==0 else DC_Mw",
			"DE_Op:3 = 0 if _RST==0 else D_Op",
			"DE_PC:16 = 0 if _RST==0 else FD_PC",
			"DE_Ra:4 = 0 if _RST==0 else D_Ra",
			"DE_Rb:4 = 0 if _RST==0 else D_Rb",
			"DE_Rc:4 = 0 if _RST==0 else D_Rc",
			"DE_Rd:4 = 0 if _RST==0 else DC_Rd",
			"DE_S:1 = 0 if _RST==0 else DC_S",
			"DE_SF:3 = 0 if _RST==0 else D_SF",
			"DE_T:1 = 0 if _RST==0 else DC_T"
		]
	},
	"register_em": {
		"inputs": {
			"A_F":   {"width": 4},
			"DE_PC": {"width": 16},
			"DE_SF": {"width": 3},
			"EC_D":  {"width": 16},
			"EC_I":  {"width": 1},
			"EC_J":  {"width": 1},
			"EC_Mr": {"width": 1},
			"EC_Mt": {"width": 1},
			"EC_Mw": {"width": 1},
			"EC_Rd": {"width": 4},
			"EC_S":  {"width": 1},
			"EC_T":  {"width": 1},
			"F_C":   {"width": 16},
			"_RST":  {"width": 1}
		},
		"values": [
			"EM_AF:4 = 0 if _RST==0 else A_F",
			"EM_C:16 = 0 if _RST==0 else F_C",
			"EM_D:16 = 0 if _RST==0 else EC_D",
			"EM_I:1 = 0 if _RST==0 else EC_I",
			"EM_J:1 = 0 if _RST==0 else EC_J",
			"EM_Mr:1 = 0 if _RST==0 else EC_Mr",
			"EM_Mt:1 = 0 if _RST==0 else EC_Mt",
			"EM_Mw:1 = 0 if _RST==0 else EC_Mw",
			"EM_PC:16 = 0 if _RST==0 else DE_PC",
			"EM_Rd:4 = 0 if _RST==0 else EC_Rd",
			"EM_S:1 = 0 if _RST==0 else EC_S",
			"EM_SF:3 = 0 if _RST==0 else DE_SF",
			"EM_T:1 = 0 if _RST==0 else EC_T"
		]
	},
	"register_fd": {
		"inputs": {
			"F_I":  {"width": 16},
			"F_PC": {"width": 16},
			"H_H":  {"width": 1},
			"_RST": {"width": 1}
		},
		"initial": {
			"FD_I": 0,
			"FD_PC": 0
		},
		"values": [
			"FD_I:16 = 0 if _RST==0 else FD_I if H_H else F_I",
			"FD_PC:16 = 0 if _RST==0 else FD_PC if H_H else F_PC"
		]
	},
	"register_mw": {
		"inputs": {
			"EM_I":  {"width": 1},
			"EM_PC": {"width": 16},
			"EM_T":  {"width": 1},
			"MC_Rd": {"width": 4},
			"M_D":   {"width": 16},
			"R_IE":  {"width": 1},
			"_RST":  {"width": 1}
		},
		"values": [
			"MW_D:16 = 0 if _RST==0 else M_D",
			"MW_I:1 = 0 if _RST==0 else EM_I",
			"MW_IE:1 = 0 if _RST==0 else R_IE",
			"MW_PC:16 = 0 if _RST==0 else EM_PC",
			"MW_Rd:4 = 0 if _RST==0 else MC_Rd",
			"MW_T:1 = 0 if _RST==0 else EM_T"
		]
	},
	"writeback_interrupts": {
		"inputs": {
			"MW_PC": {"width": 16},
			"MW_Rd": {"width": 4},
			"MW_T":  {"width": 1},
			"MW_I":  {"width": 1},
			"MW_D":  {"width": 16},
			"MW_IE": {"width": 1}
		},
		"values": [
			"int = MW_I & MW_IE",
			"trap = MW_T & MW_IE",
			"I_I:1 = int | trap",
			"I_T:1 = trap",
			"I_D:16 = MW_PC if int | trap else MW_D",
			"I_Rd:4 = 10 if int | trap else MW_Rd"
		]
	},
	"proto": {
		"inputs": {
			"A":   {"width": 4, "alias": "a"},
			"B":   {"width": 4, "alias": "b"},
			"Op":  {"width": 2, "alias": "op"},
			"Cin": {"width": 1}
		},
		"values": [
			"D:4 = a+b+Cin if op==0 else (a&b if op==1 else (a|b if op==2 else a^b))",
			"Cout:1 = (a+b+Cin)>>4 if op==0 else DONTCARE"
		]
	}
}
