{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553858915032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553858915033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 14:28:34 2019 " "Processing started: Fri Mar 29 14:28:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553858915033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553858915033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553858915034 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_div.sip " "Tcl Script File f_p_div.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_div.sip " "set_global_assignment -name SIP_FILE f_p_div.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858915100 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1553858915100 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_sub.sip " "Tcl Script File f_p_sub.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_sub.sip " "set_global_assignment -name SIP_FILE f_p_sub.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858915100 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1553858915100 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_add.sip " "Tcl Script File f_p_add.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_add.sip " "set_global_assignment -name SIP_FILE f_p_add.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858915100 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1553858915100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1553858915480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_85c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_85c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858917241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_0c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_0c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858918391 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_min_1200mv_0c_fast.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_min_1200mv_0c_fast.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858919538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858920683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_85c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_85c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858921420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_0c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_0c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858922153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_min_1200mv_0c_vhd_fast.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_min_1200mv_0c_vhd_fast.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858922879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_vhd.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_vhd.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858923673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1145 " "Peak virtual memory: 1145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553858923834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 14:28:43 2019 " "Processing ended: Fri Mar 29 14:28:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553858923834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553858923834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553858923834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553858923834 ""}
