

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2'
================================================================
* Date:           Fri Oct 17 00:26:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  8.546 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     |                    Pipeline                    |
    |   min   |     max    |    min    |     max    | min |     max    |                      Type                      |
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+
    |        3|  4294967235|  25.637 ns|  36.703 sec|    2|  4294967234|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                                   |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |             Loop Name             |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_51_1_VITIS_LOOP_52_2  |        1|  4294967233|         3|          2|          1|  0 ~ 2147483616|       yes|
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     730|    178|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     95|    -|
|Register         |        -|    -|     229|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     959|    375|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |add_31ns_31ns_31_2_1_U2  |add_31ns_31ns_31_2_1  |        0|   0|  143|  35|    0|
    |add_32ns_32ns_32_1_1_U6  |add_32ns_32ns_32_1_1  |        0|   1|    0|   0|    0|
    |add_32ns_32ns_32_2_1_U3  |add_32ns_32ns_32_2_1  |        0|   0|  148|  36|    0|
    |add_32ns_32ns_32_2_1_U5  |add_32ns_32ns_32_2_1  |        0|   0|  148|  36|    0|
    |icmp_31ns_31ns_1_2_1_U1  |icmp_31ns_31ns_1_2_1  |        0|   0|  143|  35|    0|
    |icmp_32ns_32ns_1_2_1_U4  |icmp_32ns_32ns_1_2_1  |        0|   0|  148|  36|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   1|  730| 178|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_275           |       and|   0|  0|   2|           1|           1|
    |select_ln50_fu_172_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln51_1_fu_186_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln51_fu_179_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 102|           6|         100|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   31|         62|
    |cnt_1_fu_58                           |   9|          2|   32|         64|
    |cnt_fu_66                             |   9|          2|   32|         64|
    |in_s_TDATA_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_fu_70                  |   9|          2|   31|         62|
    |indvars_iv16_i_fu_62                  |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|  163|        327|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |cnt_1_fu_58                                |  32|   0|   32|          0|
    |cnt_1_load_reg_266                         |  32|   0|   32|          0|
    |cnt_fu_66                                  |  32|   0|   32|          0|
    |cnt_load_reg_279                           |  32|   0|   32|          0|
    |indvar_flatten_fu_70                       |  31|   0|   31|          0|
    |indvars_iv16_i_fu_62                       |  32|   0|   32|          0|
    |indvars_iv16_i_load_reg_272                |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 229|   0|  229|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2|  return value|
|zext_ln28    |   in|   31|     ap_none|                                     zext_ln28|        scalar|
|in_s_TDATA   |   in|   32|        axis|                                 in_s_V_data_V|       pointer|
|in_s_TVALID  |   in|    1|        axis|                                 in_s_V_data_V|       pointer|
|in_s_TREADY  |  out|    1|        axis|                                 in_s_V_last_V|       pointer|
|in_s_TLAST   |   in|    1|        axis|                                 in_s_V_last_V|       pointer|
|in_s_TKEEP   |   in|    4|        axis|                                 in_s_V_keep_V|       pointer|
|in_s_TSTRB   |   in|    4|        axis|                                 in_s_V_strb_V|       pointer|
|mm_address0  |  out|    9|   ap_memory|                                            mm|         array|
|mm_ce0       |  out|    1|   ap_memory|                                            mm|         array|
|mm_we0       |  out|    1|   ap_memory|                                            mm|         array|
|mm_d0        |  out|   32|   ap_memory|                                            mm|         array|
+-------------+-----+-----+------------+----------------------------------------------+--------------+

