// Seed: 545345793
module module_0 (
    input  tri   id_0,
    output uwire id_1
);
  assign id_1 = ~id_0;
  tri1 id_3 = 1;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input tri id_2,
    input wor id_3,
    input wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri id_12,
    input tri0 id_13,
    input tri id_14,
    input wire id_15,
    input tri id_16,
    output wire id_17,
    output tri0 id_18,
    input wor id_19,
    input supply1 id_20,
    input wand id_21,
    input wire id_22,
    inout uwire id_23,
    output tri0 id_24,
    input tri0 id_25,
    output supply1 id_26,
    output wor id_27,
    input wire id_28,
    output wand id_29,
    input wand id_30,
    input tri id_31,
    output wand id_32
    , id_48,
    output wand id_33,
    output tri0 id_34,
    input wire id_35,
    output wor id_36,
    output wand id_37,
    input tri id_38,
    input uwire id_39,
    output wor id_40#(.id_49(id_49)),
    output tri0 id_41,
    output supply0 id_42,
    output wire id_43,
    input wor id_44,
    output wor id_45,
    input supply0 id_46
);
  wire id_50;
  module_0(
      id_4, id_36
  );
endmodule
