// Seed: 2536580956
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  always_comb id_1 = 1'd0;
  wire id_3;
  wire id_4;
  assign id_5 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  always begin
    if (1) id_4 = 1;
    else id_4 <= 1;
    id_4 <= (id_1);
    if (1);
    else if (id_2)
      if (1) id_4 = {1, 1'd0, id_0, id_0, 1};
      else #1 id_4 <= id_2;
  end
  wor id_5;
  assign id_5 = 1'h0;
  wire id_6;
  module_0(
      id_5, id_5
  );
endmodule
