{
    "code": "module TopModule (\n    input  wire        clk,     // Clock signal, positive edge-triggered\n    input  wire        areset,  // Asynchronous reset, active high\n    input  wire [7:0]  d,       // 8-bit data input, unsigned\n    output reg  [7:0]  q        // 8-bit data output, unsigned\n);\n\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 8'b00000000;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}