
Input_Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000210  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  4 .ARM          00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003d8  080003d8  000103d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003dc  080003dc  000103dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  080003e0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080003e0  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000014e7  00000000  00000000  00010410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000389  00000000  00000000  000118f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000088  00000000  00000000  00011c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00011d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ce1d  00000000  00000000  00011d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000010c9  00000000  00000000  0001eb75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00045824  00000000  00000000  0001fc3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00065462  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000b8  00000000  00000000  000654b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080003c0 	.word	0x080003c0

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	080003c0 	.word	0x080003c0

08000208 <TIM1_PA8_input_capture>:
#include "Input_Capture.h"



void TIM1_PA8_input_capture(void)
    {
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
	/*Enable cloch access to GPIOA*/
	RCC->AHB1ENR|=GPIOAEN;
 800020c:	4b19      	ldr	r3, [pc, #100]	; (8000274 <TIM1_PA8_input_capture+0x6c>)
 800020e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000210:	4a18      	ldr	r2, [pc, #96]	; (8000274 <TIM1_PA8_input_capture+0x6c>)
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set PA8 to alternate func*/
	  GPIOA->MODER|=(1U<<17);
 8000218:	4b17      	ldr	r3, [pc, #92]	; (8000278 <TIM1_PA8_input_capture+0x70>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a16      	ldr	r2, [pc, #88]	; (8000278 <TIM1_PA8_input_capture+0x70>)
 800021e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000222:	6013      	str	r3, [r2, #0]
	/*Set PA8 to AF1*/
	  GPIOA->AFR[1]|=(1U<<0);
 8000224:	4b14      	ldr	r3, [pc, #80]	; (8000278 <TIM1_PA8_input_capture+0x70>)
 8000226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000228:	4a13      	ldr	r2, [pc, #76]	; (8000278 <TIM1_PA8_input_capture+0x70>)
 800022a:	f043 0301 	orr.w	r3, r3, #1
 800022e:	6253      	str	r3, [r2, #36]	; 0x24
	/*Enable clock access to TIM1*/
	  RCC->APB2ENR|=(1U<<0);
 8000230:	4b10      	ldr	r3, [pc, #64]	; (8000274 <TIM1_PA8_input_capture+0x6c>)
 8000232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000234:	4a0f      	ldr	r2, [pc, #60]	; (8000274 <TIM1_PA8_input_capture+0x6c>)
 8000236:	f043 0301 	orr.w	r3, r3, #1
 800023a:	6453      	str	r3, [r2, #68]	; 0x44
	/*Set prescaler*/
	  TIM1->PSC=16000-1;
 800023c:	4b0f      	ldr	r3, [pc, #60]	; (800027c <TIM1_PA8_input_capture+0x74>)
 800023e:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000242:	629a      	str	r2, [r3, #40]	; 0x28
	/*Set timer to input capture*/
	 TIM1->CCMR1|=(1U<<0);
 8000244:	4b0d      	ldr	r3, [pc, #52]	; (800027c <TIM1_PA8_input_capture+0x74>)
 8000246:	699b      	ldr	r3, [r3, #24]
 8000248:	4a0c      	ldr	r2, [pc, #48]	; (800027c <TIM1_PA8_input_capture+0x74>)
 800024a:	f043 0301 	orr.w	r3, r3, #1
 800024e:	6193      	str	r3, [r2, #24]
	/*Choose rising edge*/
	  /*Enable capture*/
	 TIM1->CCER|=(1U<<0);
 8000250:	4b0a      	ldr	r3, [pc, #40]	; (800027c <TIM1_PA8_input_capture+0x74>)
 8000252:	6a1b      	ldr	r3, [r3, #32]
 8000254:	4a09      	ldr	r2, [pc, #36]	; (800027c <TIM1_PA8_input_capture+0x74>)
 8000256:	f043 0301 	orr.w	r3, r3, #1
 800025a:	6213      	str	r3, [r2, #32]
	/*Enable the timer*/
	TIM1->CR1|=(1U<<0);
 800025c:	4b07      	ldr	r3, [pc, #28]	; (800027c <TIM1_PA8_input_capture+0x74>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a06      	ldr	r2, [pc, #24]	; (800027c <TIM1_PA8_input_capture+0x74>)
 8000262:	f043 0301 	orr.w	r3, r3, #1
 8000266:	6013      	str	r3, [r2, #0]



    }
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	40023800 	.word	0x40023800
 8000278:	40020000 	.word	0x40020000
 800027c:	40010000 	.word	0x40010000

08000280 <main>:

unsigned int a;


                 int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
                	 Timer_PA0_init__1HZ();
 8000284:	f000 f80e 	bl	80002a4 <Timer_PA0_init__1HZ>
                	 TIM1_PA8_input_capture();
 8000288:	f7ff ffbe 	bl	8000208 <TIM1_PA8_input_capture>
while(1){
	while(!(TIM1->SR)&(1U<<1)){};
 800028c:	bf00      	nop
 800028e:	4b03      	ldr	r3, [pc, #12]	; (800029c <main+0x1c>)
 8000290:	691b      	ldr	r3, [r3, #16]
	a=TIM1->CCR1;
 8000292:	4b02      	ldr	r3, [pc, #8]	; (800029c <main+0x1c>)
 8000294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000296:	4a02      	ldr	r2, [pc, #8]	; (80002a0 <main+0x20>)
 8000298:	6013      	str	r3, [r2, #0]
	while(!(TIM1->SR)&(1U<<1)){};
 800029a:	e7f7      	b.n	800028c <main+0xc>
 800029c:	40010000 	.word	0x40010000
 80002a0:	2000001c 	.word	0x2000001c

080002a4 <Timer_PA0_init__1HZ>:





void Timer_PA0_init__1HZ(void){
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
	/*enable clock access to GPIOA*/
     RCC->AHB1ENR|=GPIOAEN;
 80002a8:	4b1b      	ldr	r3, [pc, #108]	; (8000318 <Timer_PA0_init__1HZ+0x74>)
 80002aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ac:	4a1a      	ldr	r2, [pc, #104]	; (8000318 <Timer_PA0_init__1HZ+0x74>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA0 to alternate function*/
    GPIOA->MODER|=PA5ALTEREN;
 80002b4:	4b19      	ldr	r3, [pc, #100]	; (800031c <Timer_PA0_init__1HZ+0x78>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a18      	ldr	r2, [pc, #96]	; (800031c <Timer_PA0_init__1HZ+0x78>)
 80002ba:	f043 0302 	orr.w	r3, r3, #2
 80002be:	6013      	str	r3, [r2, #0]

    /*set PA0 to alternate func tim5 channel*/
    GPIOA->AFR[0]|=(1U<<1);
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <Timer_PA0_init__1HZ+0x78>)
 80002c2:	6a1b      	ldr	r3, [r3, #32]
 80002c4:	4a15      	ldr	r2, [pc, #84]	; (800031c <Timer_PA0_init__1HZ+0x78>)
 80002c6:	f043 0302 	orr.w	r3, r3, #2
 80002ca:	6213      	str	r3, [r2, #32]

    /***********************enable clock access to TIMER5	**************/
	RCC->APB1ENR|=Timer5EN;
 80002cc:	4b12      	ldr	r3, [pc, #72]	; (8000318 <Timer_PA0_init__1HZ+0x74>)
 80002ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002d0:	4a11      	ldr	r2, [pc, #68]	; (8000318 <Timer_PA0_init__1HZ+0x74>)
 80002d2:	f043 0308 	orr.w	r3, r3, #8
 80002d6:	6413      	str	r3, [r2, #64]	; 0x40

    /***********************Set prescaler*****************************/
	TIM5->PSC=1599; // 1600 -1
 80002d8:	4b11      	ldr	r3, [pc, #68]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 80002da:	f240 623f 	movw	r2, #1599	; 0x63f
 80002de:	629a      	str	r2, [r3, #40]	; 0x28

    /***********************SET ARR***********************************/
	TIM5->ARR=9999; //10000-1  BECAUSE 16,000,000=1600*10000
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 80002e2:	f242 720f 	movw	r2, #9999	; 0x270f
 80002e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /*********Set timer5 to output compare toggle mode*********/
	TIM5->CCMR1=COMPAREEN;
 80002e8:	4b0d      	ldr	r3, [pc, #52]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 80002ea:	2230      	movs	r2, #48	; 0x30
 80002ec:	619a      	str	r2, [r3, #24]

	/*enable tim5 channel 1 to compare mode*/
	TIM5->CCER|=ComparemodeEN;
 80002ee:	4b0c      	ldr	r3, [pc, #48]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 80002f0:	6a1b      	ldr	r3, [r3, #32]
 80002f2:	4a0b      	ldr	r2, [pc, #44]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 80002f4:	f043 0301 	orr.w	r3, r3, #1
 80002f8:	6213      	str	r3, [r2, #32]


	/***********************Clear counter*****************************/
	TIM5->CNT=0;
 80002fa:	4b09      	ldr	r3, [pc, #36]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	625a      	str	r2, [r3, #36]	; 0x24
	/***********************ENABLE TIMER *****************************/
	TIM5->CR1|=CNTEN;
 8000300:	4b07      	ldr	r3, [pc, #28]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a06      	ldr	r2, [pc, #24]	; (8000320 <Timer_PA0_init__1HZ+0x7c>)
 8000306:	f043 0301 	orr.w	r3, r3, #1
 800030a:	6013      	str	r3, [r2, #0]

                         }
 800030c:	bf00      	nop
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40023800 	.word	0x40023800
 800031c:	40020000 	.word	0x40020000
 8000320:	40000c00 	.word	0x40000c00

08000324 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000324:	480d      	ldr	r0, [pc, #52]	; (800035c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000326:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000328:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800032c:	480c      	ldr	r0, [pc, #48]	; (8000360 <LoopForever+0x6>)
  ldr r1, =_edata
 800032e:	490d      	ldr	r1, [pc, #52]	; (8000364 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000330:	4a0d      	ldr	r2, [pc, #52]	; (8000368 <LoopForever+0xe>)
  movs r3, #0
 8000332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000334:	e002      	b.n	800033c <LoopCopyDataInit>

08000336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800033a:	3304      	adds	r3, #4

0800033c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800033c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800033e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000340:	d3f9      	bcc.n	8000336 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000342:	4a0a      	ldr	r2, [pc, #40]	; (800036c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000344:	4c0a      	ldr	r4, [pc, #40]	; (8000370 <LoopForever+0x16>)
  movs r3, #0
 8000346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000348:	e001      	b.n	800034e <LoopFillZerobss>

0800034a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800034a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800034c:	3204      	adds	r2, #4

0800034e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800034e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000350:	d3fb      	bcc.n	800034a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000352:	f000 f811 	bl	8000378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000356:	f7ff ff93 	bl	8000280 <main>

0800035a <LoopForever>:

LoopForever:
    b LoopForever
 800035a:	e7fe      	b.n	800035a <LoopForever>
  ldr   r0, =_estack
 800035c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000360:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000364:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000368:	080003e0 	.word	0x080003e0
  ldr r2, =_sbss
 800036c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000370:	20000020 	.word	0x20000020

08000374 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000374:	e7fe      	b.n	8000374 <ADC_IRQHandler>
	...

08000378 <__libc_init_array>:
 8000378:	b570      	push	{r4, r5, r6, lr}
 800037a:	4d0d      	ldr	r5, [pc, #52]	; (80003b0 <__libc_init_array+0x38>)
 800037c:	4c0d      	ldr	r4, [pc, #52]	; (80003b4 <__libc_init_array+0x3c>)
 800037e:	1b64      	subs	r4, r4, r5
 8000380:	10a4      	asrs	r4, r4, #2
 8000382:	2600      	movs	r6, #0
 8000384:	42a6      	cmp	r6, r4
 8000386:	d109      	bne.n	800039c <__libc_init_array+0x24>
 8000388:	4d0b      	ldr	r5, [pc, #44]	; (80003b8 <__libc_init_array+0x40>)
 800038a:	4c0c      	ldr	r4, [pc, #48]	; (80003bc <__libc_init_array+0x44>)
 800038c:	f000 f818 	bl	80003c0 <_init>
 8000390:	1b64      	subs	r4, r4, r5
 8000392:	10a4      	asrs	r4, r4, #2
 8000394:	2600      	movs	r6, #0
 8000396:	42a6      	cmp	r6, r4
 8000398:	d105      	bne.n	80003a6 <__libc_init_array+0x2e>
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a0:	4798      	blx	r3
 80003a2:	3601      	adds	r6, #1
 80003a4:	e7ee      	b.n	8000384 <__libc_init_array+0xc>
 80003a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003aa:	4798      	blx	r3
 80003ac:	3601      	adds	r6, #1
 80003ae:	e7f2      	b.n	8000396 <__libc_init_array+0x1e>
 80003b0:	080003d8 	.word	0x080003d8
 80003b4:	080003d8 	.word	0x080003d8
 80003b8:	080003d8 	.word	0x080003d8
 80003bc:	080003dc 	.word	0x080003dc

080003c0 <_init>:
 80003c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003c2:	bf00      	nop
 80003c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c6:	bc08      	pop	{r3}
 80003c8:	469e      	mov	lr, r3
 80003ca:	4770      	bx	lr

080003cc <_fini>:
 80003cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ce:	bf00      	nop
 80003d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003d2:	bc08      	pop	{r3}
 80003d4:	469e      	mov	lr, r3
 80003d6:	4770      	bx	lr
