
vigilus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011354  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  080114e8  080114e8  000124e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011a10  08011a10  000131f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011a10  08011a10  00012a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011a18  08011a18  000131f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011a18  08011a18  00012a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011a1c  08011a1c  00012a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  08011a20  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000131f4  2**0
                  CONTENTS
 10 .bss          00000d04  200001f4  200001f4  000131f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ef8  20000ef8  000131f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000131f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ba79  00000000  00000000  00013224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004752  00000000  00000000  0002ec9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001588  00000000  00000000  000333f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000107f  00000000  00000000  00034978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002613c  00000000  00000000  000359f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ee23  00000000  00000000  0005bb33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0a92  00000000  00000000  0007a956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b3e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007120  00000000  00000000  0014b42c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  0015254c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080114cc 	.word	0x080114cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	080114cc 	.word	0x080114cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_frsub>:
 8000c88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c8c:	e002      	b.n	8000c94 <__addsf3>
 8000c8e:	bf00      	nop

08000c90 <__aeabi_fsub>:
 8000c90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c94 <__addsf3>:
 8000c94:	0042      	lsls	r2, r0, #1
 8000c96:	bf1f      	itttt	ne
 8000c98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c9c:	ea92 0f03 	teqne	r2, r3
 8000ca0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ca4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca8:	d06a      	beq.n	8000d80 <__addsf3+0xec>
 8000caa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cb2:	bfc1      	itttt	gt
 8000cb4:	18d2      	addgt	r2, r2, r3
 8000cb6:	4041      	eorgt	r1, r0
 8000cb8:	4048      	eorgt	r0, r1
 8000cba:	4041      	eorgt	r1, r0
 8000cbc:	bfb8      	it	lt
 8000cbe:	425b      	neglt	r3, r3
 8000cc0:	2b19      	cmp	r3, #25
 8000cc2:	bf88      	it	hi
 8000cc4:	4770      	bxhi	lr
 8000cc6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cce:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cd2:	bf18      	it	ne
 8000cd4:	4240      	negne	r0, r0
 8000cd6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cda:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cde:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4249      	negne	r1, r1
 8000ce6:	ea92 0f03 	teq	r2, r3
 8000cea:	d03f      	beq.n	8000d6c <__addsf3+0xd8>
 8000cec:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cf4:	eb10 000c 	adds.w	r0, r0, ip
 8000cf8:	f1c3 0320 	rsb	r3, r3, #32
 8000cfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000d00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__addsf3+0x78>
 8000d06:	4249      	negs	r1, r1
 8000d08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d10:	d313      	bcc.n	8000d3a <__addsf3+0xa6>
 8000d12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d16:	d306      	bcc.n	8000d26 <__addsf3+0x92>
 8000d18:	0840      	lsrs	r0, r0, #1
 8000d1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d1e:	f102 0201 	add.w	r2, r2, #1
 8000d22:	2afe      	cmp	r2, #254	@ 0xfe
 8000d24:	d251      	bcs.n	8000dca <__addsf3+0x136>
 8000d26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	ea40 0003 	orr.w	r0, r0, r3
 8000d38:	4770      	bx	lr
 8000d3a:	0049      	lsls	r1, r1, #1
 8000d3c:	eb40 0000 	adc.w	r0, r0, r0
 8000d40:	3a01      	subs	r2, #1
 8000d42:	bf28      	it	cs
 8000d44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d48:	d2ed      	bcs.n	8000d26 <__addsf3+0x92>
 8000d4a:	fab0 fc80 	clz	ip, r0
 8000d4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d52:	ebb2 020c 	subs.w	r2, r2, ip
 8000d56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d5a:	bfaa      	itet	ge
 8000d5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d60:	4252      	neglt	r2, r2
 8000d62:	4318      	orrge	r0, r3
 8000d64:	bfbc      	itt	lt
 8000d66:	40d0      	lsrlt	r0, r2
 8000d68:	4318      	orrlt	r0, r3
 8000d6a:	4770      	bx	lr
 8000d6c:	f092 0f00 	teq	r2, #0
 8000d70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d74:	bf06      	itte	eq
 8000d76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d7a:	3201      	addeq	r2, #1
 8000d7c:	3b01      	subne	r3, #1
 8000d7e:	e7b5      	b.n	8000cec <__addsf3+0x58>
 8000d80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d88:	bf18      	it	ne
 8000d8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d8e:	d021      	beq.n	8000dd4 <__addsf3+0x140>
 8000d90:	ea92 0f03 	teq	r2, r3
 8000d94:	d004      	beq.n	8000da0 <__addsf3+0x10c>
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	bf08      	it	eq
 8000d9c:	4608      	moveq	r0, r1
 8000d9e:	4770      	bx	lr
 8000da0:	ea90 0f01 	teq	r0, r1
 8000da4:	bf1c      	itt	ne
 8000da6:	2000      	movne	r0, #0
 8000da8:	4770      	bxne	lr
 8000daa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dae:	d104      	bne.n	8000dba <__addsf3+0x126>
 8000db0:	0040      	lsls	r0, r0, #1
 8000db2:	bf28      	it	cs
 8000db4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000db8:	4770      	bx	lr
 8000dba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dbe:	bf3c      	itt	cc
 8000dc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000dc4:	4770      	bxcc	lr
 8000dc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dd8:	bf16      	itet	ne
 8000dda:	4608      	movne	r0, r1
 8000ddc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000de0:	4601      	movne	r1, r0
 8000de2:	0242      	lsls	r2, r0, #9
 8000de4:	bf06      	itte	eq
 8000de6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dea:	ea90 0f01 	teqeq	r0, r1
 8000dee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_ui2f>:
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e004      	b.n	8000e04 <__aeabi_i2f+0x8>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_i2f>:
 8000dfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e00:	bf48      	it	mi
 8000e02:	4240      	negmi	r0, r0
 8000e04:	ea5f 0c00 	movs.w	ip, r0
 8000e08:	bf08      	it	eq
 8000e0a:	4770      	bxeq	lr
 8000e0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e10:	4601      	mov	r1, r0
 8000e12:	f04f 0000 	mov.w	r0, #0
 8000e16:	e01c      	b.n	8000e52 <__aeabi_l2f+0x2a>

08000e18 <__aeabi_ul2f>:
 8000e18:	ea50 0201 	orrs.w	r2, r0, r1
 8000e1c:	bf08      	it	eq
 8000e1e:	4770      	bxeq	lr
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	e00a      	b.n	8000e3c <__aeabi_l2f+0x14>
 8000e26:	bf00      	nop

08000e28 <__aeabi_l2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e34:	d502      	bpl.n	8000e3c <__aeabi_l2f+0x14>
 8000e36:	4240      	negs	r0, r0
 8000e38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e3c:	ea5f 0c01 	movs.w	ip, r1
 8000e40:	bf02      	ittt	eq
 8000e42:	4684      	moveq	ip, r0
 8000e44:	4601      	moveq	r1, r0
 8000e46:	2000      	moveq	r0, #0
 8000e48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e4c:	bf08      	it	eq
 8000e4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e56:	fabc f28c 	clz	r2, ip
 8000e5a:	3a08      	subs	r2, #8
 8000e5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e60:	db10      	blt.n	8000e84 <__aeabi_l2f+0x5c>
 8000e62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e66:	4463      	add	r3, ip
 8000e68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6c:	f1c2 0220 	rsb	r2, r2, #32
 8000e70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e74:	fa20 f202 	lsr.w	r2, r0, r2
 8000e78:	eb43 0002 	adc.w	r0, r3, r2
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f102 0220 	add.w	r2, r2, #32
 8000e88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e94:	fa21 f202 	lsr.w	r2, r1, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_ldivmod>:
 8000ea4:	b97b      	cbnz	r3, 8000ec6 <__aeabi_ldivmod+0x22>
 8000ea6:	b972      	cbnz	r2, 8000ec6 <__aeabi_ldivmod+0x22>
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	bfbe      	ittt	lt
 8000eac:	2000      	movlt	r0, #0
 8000eae:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000eb2:	e006      	blt.n	8000ec2 <__aeabi_ldivmod+0x1e>
 8000eb4:	bf08      	it	eq
 8000eb6:	2800      	cmpeq	r0, #0
 8000eb8:	bf1c      	itt	ne
 8000eba:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ebe:	f04f 30ff 	movne.w	r0, #4294967295
 8000ec2:	f000 ba09 	b.w	80012d8 <__aeabi_idiv0>
 8000ec6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000eca:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ece:	2900      	cmp	r1, #0
 8000ed0:	db09      	blt.n	8000ee6 <__aeabi_ldivmod+0x42>
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	db1a      	blt.n	8000f0c <__aeabi_ldivmod+0x68>
 8000ed6:	f000 f883 	bl	8000fe0 <__udivmoddi4>
 8000eda:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ede:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee2:	b004      	add	sp, #16
 8000ee4:	4770      	bx	lr
 8000ee6:	4240      	negs	r0, r0
 8000ee8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	db1b      	blt.n	8000f28 <__aeabi_ldivmod+0x84>
 8000ef0:	f000 f876 	bl	8000fe0 <__udivmoddi4>
 8000ef4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000efc:	b004      	add	sp, #16
 8000efe:	4240      	negs	r0, r0
 8000f00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f04:	4252      	negs	r2, r2
 8000f06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f0a:	4770      	bx	lr
 8000f0c:	4252      	negs	r2, r2
 8000f0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f12:	f000 f865 	bl	8000fe0 <__udivmoddi4>
 8000f16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f1e:	b004      	add	sp, #16
 8000f20:	4240      	negs	r0, r0
 8000f22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f26:	4770      	bx	lr
 8000f28:	4252      	negs	r2, r2
 8000f2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f2e:	f000 f857 	bl	8000fe0 <__udivmoddi4>
 8000f32:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3a:	b004      	add	sp, #16
 8000f3c:	4252      	negs	r2, r2
 8000f3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f42:	4770      	bx	lr

08000f44 <__aeabi_uldivmod>:
 8000f44:	b953      	cbnz	r3, 8000f5c <__aeabi_uldivmod+0x18>
 8000f46:	b94a      	cbnz	r2, 8000f5c <__aeabi_uldivmod+0x18>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bf08      	it	eq
 8000f4c:	2800      	cmpeq	r0, #0
 8000f4e:	bf1c      	itt	ne
 8000f50:	f04f 31ff 	movne.w	r1, #4294967295
 8000f54:	f04f 30ff 	movne.w	r0, #4294967295
 8000f58:	f000 b9be 	b.w	80012d8 <__aeabi_idiv0>
 8000f5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f64:	f000 f83c 	bl	8000fe0 <__udivmoddi4>
 8000f68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f70:	b004      	add	sp, #16
 8000f72:	4770      	bx	lr

08000f74 <__aeabi_d2lz>:
 8000f74:	b538      	push	{r3, r4, r5, lr}
 8000f76:	2200      	movs	r2, #0
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	460d      	mov	r5, r1
 8000f7e:	f7ff fdad 	bl	8000adc <__aeabi_dcmplt>
 8000f82:	b928      	cbnz	r0, 8000f90 <__aeabi_d2lz+0x1c>
 8000f84:	4620      	mov	r0, r4
 8000f86:	4629      	mov	r1, r5
 8000f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f8c:	f000 b80a 	b.w	8000fa4 <__aeabi_d2ulz>
 8000f90:	4620      	mov	r0, r4
 8000f92:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f96:	f000 f805 	bl	8000fa4 <__aeabi_d2ulz>
 8000f9a:	4240      	negs	r0, r0
 8000f9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa0:	bd38      	pop	{r3, r4, r5, pc}
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_d2ulz>:
 8000fa4:	b5d0      	push	{r4, r6, r7, lr}
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <__aeabi_d2ulz+0x34>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	4606      	mov	r6, r0
 8000fac:	460f      	mov	r7, r1
 8000fae:	f7ff fb23 	bl	80005f8 <__aeabi_dmul>
 8000fb2:	f7ff fdf9 	bl	8000ba8 <__aeabi_d2uiz>
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	f7ff faa4 	bl	8000504 <__aeabi_ui2d>
 8000fbc:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <__aeabi_d2ulz+0x38>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f7ff fb1a 	bl	80005f8 <__aeabi_dmul>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4630      	mov	r0, r6
 8000fca:	4639      	mov	r1, r7
 8000fcc:	f7ff f95c 	bl	8000288 <__aeabi_dsub>
 8000fd0:	f7ff fdea 	bl	8000ba8 <__aeabi_d2uiz>
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	bdd0      	pop	{r4, r6, r7, pc}
 8000fd8:	3df00000 	.word	0x3df00000
 8000fdc:	41f00000 	.word	0x41f00000

08000fe0 <__udivmoddi4>:
 8000fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe4:	9d08      	ldr	r5, [sp, #32]
 8000fe6:	468e      	mov	lr, r1
 8000fe8:	4604      	mov	r4, r0
 8000fea:	4688      	mov	r8, r1
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d14a      	bne.n	8001086 <__udivmoddi4+0xa6>
 8000ff0:	428a      	cmp	r2, r1
 8000ff2:	4617      	mov	r7, r2
 8000ff4:	d962      	bls.n	80010bc <__udivmoddi4+0xdc>
 8000ff6:	fab2 f682 	clz	r6, r2
 8000ffa:	b14e      	cbz	r6, 8001010 <__udivmoddi4+0x30>
 8000ffc:	f1c6 0320 	rsb	r3, r6, #32
 8001000:	fa01 f806 	lsl.w	r8, r1, r6
 8001004:	fa20 f303 	lsr.w	r3, r0, r3
 8001008:	40b7      	lsls	r7, r6
 800100a:	ea43 0808 	orr.w	r8, r3, r8
 800100e:	40b4      	lsls	r4, r6
 8001010:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001014:	fa1f fc87 	uxth.w	ip, r7
 8001018:	fbb8 f1fe 	udiv	r1, r8, lr
 800101c:	0c23      	lsrs	r3, r4, #16
 800101e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001022:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001026:	fb01 f20c 	mul.w	r2, r1, ip
 800102a:	429a      	cmp	r2, r3
 800102c:	d909      	bls.n	8001042 <__udivmoddi4+0x62>
 800102e:	18fb      	adds	r3, r7, r3
 8001030:	f101 30ff 	add.w	r0, r1, #4294967295
 8001034:	f080 80ea 	bcs.w	800120c <__udivmoddi4+0x22c>
 8001038:	429a      	cmp	r2, r3
 800103a:	f240 80e7 	bls.w	800120c <__udivmoddi4+0x22c>
 800103e:	3902      	subs	r1, #2
 8001040:	443b      	add	r3, r7
 8001042:	1a9a      	subs	r2, r3, r2
 8001044:	b2a3      	uxth	r3, r4
 8001046:	fbb2 f0fe 	udiv	r0, r2, lr
 800104a:	fb0e 2210 	mls	r2, lr, r0, r2
 800104e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001052:	fb00 fc0c 	mul.w	ip, r0, ip
 8001056:	459c      	cmp	ip, r3
 8001058:	d909      	bls.n	800106e <__udivmoddi4+0x8e>
 800105a:	18fb      	adds	r3, r7, r3
 800105c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001060:	f080 80d6 	bcs.w	8001210 <__udivmoddi4+0x230>
 8001064:	459c      	cmp	ip, r3
 8001066:	f240 80d3 	bls.w	8001210 <__udivmoddi4+0x230>
 800106a:	443b      	add	r3, r7
 800106c:	3802      	subs	r0, #2
 800106e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001072:	eba3 030c 	sub.w	r3, r3, ip
 8001076:	2100      	movs	r1, #0
 8001078:	b11d      	cbz	r5, 8001082 <__udivmoddi4+0xa2>
 800107a:	40f3      	lsrs	r3, r6
 800107c:	2200      	movs	r2, #0
 800107e:	e9c5 3200 	strd	r3, r2, [r5]
 8001082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001086:	428b      	cmp	r3, r1
 8001088:	d905      	bls.n	8001096 <__udivmoddi4+0xb6>
 800108a:	b10d      	cbz	r5, 8001090 <__udivmoddi4+0xb0>
 800108c:	e9c5 0100 	strd	r0, r1, [r5]
 8001090:	2100      	movs	r1, #0
 8001092:	4608      	mov	r0, r1
 8001094:	e7f5      	b.n	8001082 <__udivmoddi4+0xa2>
 8001096:	fab3 f183 	clz	r1, r3
 800109a:	2900      	cmp	r1, #0
 800109c:	d146      	bne.n	800112c <__udivmoddi4+0x14c>
 800109e:	4573      	cmp	r3, lr
 80010a0:	d302      	bcc.n	80010a8 <__udivmoddi4+0xc8>
 80010a2:	4282      	cmp	r2, r0
 80010a4:	f200 8105 	bhi.w	80012b2 <__udivmoddi4+0x2d2>
 80010a8:	1a84      	subs	r4, r0, r2
 80010aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80010ae:	2001      	movs	r0, #1
 80010b0:	4690      	mov	r8, r2
 80010b2:	2d00      	cmp	r5, #0
 80010b4:	d0e5      	beq.n	8001082 <__udivmoddi4+0xa2>
 80010b6:	e9c5 4800 	strd	r4, r8, [r5]
 80010ba:	e7e2      	b.n	8001082 <__udivmoddi4+0xa2>
 80010bc:	2a00      	cmp	r2, #0
 80010be:	f000 8090 	beq.w	80011e2 <__udivmoddi4+0x202>
 80010c2:	fab2 f682 	clz	r6, r2
 80010c6:	2e00      	cmp	r6, #0
 80010c8:	f040 80a4 	bne.w	8001214 <__udivmoddi4+0x234>
 80010cc:	1a8a      	subs	r2, r1, r2
 80010ce:	0c03      	lsrs	r3, r0, #16
 80010d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010d4:	b280      	uxth	r0, r0
 80010d6:	b2bc      	uxth	r4, r7
 80010d8:	2101      	movs	r1, #1
 80010da:	fbb2 fcfe 	udiv	ip, r2, lr
 80010de:	fb0e 221c 	mls	r2, lr, ip, r2
 80010e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010e6:	fb04 f20c 	mul.w	r2, r4, ip
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d907      	bls.n	80010fe <__udivmoddi4+0x11e>
 80010ee:	18fb      	adds	r3, r7, r3
 80010f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80010f4:	d202      	bcs.n	80010fc <__udivmoddi4+0x11c>
 80010f6:	429a      	cmp	r2, r3
 80010f8:	f200 80e0 	bhi.w	80012bc <__udivmoddi4+0x2dc>
 80010fc:	46c4      	mov	ip, r8
 80010fe:	1a9b      	subs	r3, r3, r2
 8001100:	fbb3 f2fe 	udiv	r2, r3, lr
 8001104:	fb0e 3312 	mls	r3, lr, r2, r3
 8001108:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800110c:	fb02 f404 	mul.w	r4, r2, r4
 8001110:	429c      	cmp	r4, r3
 8001112:	d907      	bls.n	8001124 <__udivmoddi4+0x144>
 8001114:	18fb      	adds	r3, r7, r3
 8001116:	f102 30ff 	add.w	r0, r2, #4294967295
 800111a:	d202      	bcs.n	8001122 <__udivmoddi4+0x142>
 800111c:	429c      	cmp	r4, r3
 800111e:	f200 80ca 	bhi.w	80012b6 <__udivmoddi4+0x2d6>
 8001122:	4602      	mov	r2, r0
 8001124:	1b1b      	subs	r3, r3, r4
 8001126:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800112a:	e7a5      	b.n	8001078 <__udivmoddi4+0x98>
 800112c:	f1c1 0620 	rsb	r6, r1, #32
 8001130:	408b      	lsls	r3, r1
 8001132:	fa22 f706 	lsr.w	r7, r2, r6
 8001136:	431f      	orrs	r7, r3
 8001138:	fa0e f401 	lsl.w	r4, lr, r1
 800113c:	fa20 f306 	lsr.w	r3, r0, r6
 8001140:	fa2e fe06 	lsr.w	lr, lr, r6
 8001144:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001148:	4323      	orrs	r3, r4
 800114a:	fa00 f801 	lsl.w	r8, r0, r1
 800114e:	fa1f fc87 	uxth.w	ip, r7
 8001152:	fbbe f0f9 	udiv	r0, lr, r9
 8001156:	0c1c      	lsrs	r4, r3, #16
 8001158:	fb09 ee10 	mls	lr, r9, r0, lr
 800115c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001160:	fb00 fe0c 	mul.w	lr, r0, ip
 8001164:	45a6      	cmp	lr, r4
 8001166:	fa02 f201 	lsl.w	r2, r2, r1
 800116a:	d909      	bls.n	8001180 <__udivmoddi4+0x1a0>
 800116c:	193c      	adds	r4, r7, r4
 800116e:	f100 3aff 	add.w	sl, r0, #4294967295
 8001172:	f080 809c 	bcs.w	80012ae <__udivmoddi4+0x2ce>
 8001176:	45a6      	cmp	lr, r4
 8001178:	f240 8099 	bls.w	80012ae <__udivmoddi4+0x2ce>
 800117c:	3802      	subs	r0, #2
 800117e:	443c      	add	r4, r7
 8001180:	eba4 040e 	sub.w	r4, r4, lr
 8001184:	fa1f fe83 	uxth.w	lr, r3
 8001188:	fbb4 f3f9 	udiv	r3, r4, r9
 800118c:	fb09 4413 	mls	r4, r9, r3, r4
 8001190:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001194:	fb03 fc0c 	mul.w	ip, r3, ip
 8001198:	45a4      	cmp	ip, r4
 800119a:	d908      	bls.n	80011ae <__udivmoddi4+0x1ce>
 800119c:	193c      	adds	r4, r7, r4
 800119e:	f103 3eff 	add.w	lr, r3, #4294967295
 80011a2:	f080 8082 	bcs.w	80012aa <__udivmoddi4+0x2ca>
 80011a6:	45a4      	cmp	ip, r4
 80011a8:	d97f      	bls.n	80012aa <__udivmoddi4+0x2ca>
 80011aa:	3b02      	subs	r3, #2
 80011ac:	443c      	add	r4, r7
 80011ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80011b2:	eba4 040c 	sub.w	r4, r4, ip
 80011b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80011ba:	4564      	cmp	r4, ip
 80011bc:	4673      	mov	r3, lr
 80011be:	46e1      	mov	r9, ip
 80011c0:	d362      	bcc.n	8001288 <__udivmoddi4+0x2a8>
 80011c2:	d05f      	beq.n	8001284 <__udivmoddi4+0x2a4>
 80011c4:	b15d      	cbz	r5, 80011de <__udivmoddi4+0x1fe>
 80011c6:	ebb8 0203 	subs.w	r2, r8, r3
 80011ca:	eb64 0409 	sbc.w	r4, r4, r9
 80011ce:	fa04 f606 	lsl.w	r6, r4, r6
 80011d2:	fa22 f301 	lsr.w	r3, r2, r1
 80011d6:	431e      	orrs	r6, r3
 80011d8:	40cc      	lsrs	r4, r1
 80011da:	e9c5 6400 	strd	r6, r4, [r5]
 80011de:	2100      	movs	r1, #0
 80011e0:	e74f      	b.n	8001082 <__udivmoddi4+0xa2>
 80011e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80011e6:	0c01      	lsrs	r1, r0, #16
 80011e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80011ec:	b280      	uxth	r0, r0
 80011ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80011f2:	463b      	mov	r3, r7
 80011f4:	4638      	mov	r0, r7
 80011f6:	463c      	mov	r4, r7
 80011f8:	46b8      	mov	r8, r7
 80011fa:	46be      	mov	lr, r7
 80011fc:	2620      	movs	r6, #32
 80011fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8001202:	eba2 0208 	sub.w	r2, r2, r8
 8001206:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800120a:	e766      	b.n	80010da <__udivmoddi4+0xfa>
 800120c:	4601      	mov	r1, r0
 800120e:	e718      	b.n	8001042 <__udivmoddi4+0x62>
 8001210:	4610      	mov	r0, r2
 8001212:	e72c      	b.n	800106e <__udivmoddi4+0x8e>
 8001214:	f1c6 0220 	rsb	r2, r6, #32
 8001218:	fa2e f302 	lsr.w	r3, lr, r2
 800121c:	40b7      	lsls	r7, r6
 800121e:	40b1      	lsls	r1, r6
 8001220:	fa20 f202 	lsr.w	r2, r0, r2
 8001224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001228:	430a      	orrs	r2, r1
 800122a:	fbb3 f8fe 	udiv	r8, r3, lr
 800122e:	b2bc      	uxth	r4, r7
 8001230:	fb0e 3318 	mls	r3, lr, r8, r3
 8001234:	0c11      	lsrs	r1, r2, #16
 8001236:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800123a:	fb08 f904 	mul.w	r9, r8, r4
 800123e:	40b0      	lsls	r0, r6
 8001240:	4589      	cmp	r9, r1
 8001242:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001246:	b280      	uxth	r0, r0
 8001248:	d93e      	bls.n	80012c8 <__udivmoddi4+0x2e8>
 800124a:	1879      	adds	r1, r7, r1
 800124c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001250:	d201      	bcs.n	8001256 <__udivmoddi4+0x276>
 8001252:	4589      	cmp	r9, r1
 8001254:	d81f      	bhi.n	8001296 <__udivmoddi4+0x2b6>
 8001256:	eba1 0109 	sub.w	r1, r1, r9
 800125a:	fbb1 f9fe 	udiv	r9, r1, lr
 800125e:	fb09 f804 	mul.w	r8, r9, r4
 8001262:	fb0e 1119 	mls	r1, lr, r9, r1
 8001266:	b292      	uxth	r2, r2
 8001268:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800126c:	4542      	cmp	r2, r8
 800126e:	d229      	bcs.n	80012c4 <__udivmoddi4+0x2e4>
 8001270:	18ba      	adds	r2, r7, r2
 8001272:	f109 31ff 	add.w	r1, r9, #4294967295
 8001276:	d2c4      	bcs.n	8001202 <__udivmoddi4+0x222>
 8001278:	4542      	cmp	r2, r8
 800127a:	d2c2      	bcs.n	8001202 <__udivmoddi4+0x222>
 800127c:	f1a9 0102 	sub.w	r1, r9, #2
 8001280:	443a      	add	r2, r7
 8001282:	e7be      	b.n	8001202 <__udivmoddi4+0x222>
 8001284:	45f0      	cmp	r8, lr
 8001286:	d29d      	bcs.n	80011c4 <__udivmoddi4+0x1e4>
 8001288:	ebbe 0302 	subs.w	r3, lr, r2
 800128c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001290:	3801      	subs	r0, #1
 8001292:	46e1      	mov	r9, ip
 8001294:	e796      	b.n	80011c4 <__udivmoddi4+0x1e4>
 8001296:	eba7 0909 	sub.w	r9, r7, r9
 800129a:	4449      	add	r1, r9
 800129c:	f1a8 0c02 	sub.w	ip, r8, #2
 80012a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80012a4:	fb09 f804 	mul.w	r8, r9, r4
 80012a8:	e7db      	b.n	8001262 <__udivmoddi4+0x282>
 80012aa:	4673      	mov	r3, lr
 80012ac:	e77f      	b.n	80011ae <__udivmoddi4+0x1ce>
 80012ae:	4650      	mov	r0, sl
 80012b0:	e766      	b.n	8001180 <__udivmoddi4+0x1a0>
 80012b2:	4608      	mov	r0, r1
 80012b4:	e6fd      	b.n	80010b2 <__udivmoddi4+0xd2>
 80012b6:	443b      	add	r3, r7
 80012b8:	3a02      	subs	r2, #2
 80012ba:	e733      	b.n	8001124 <__udivmoddi4+0x144>
 80012bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80012c0:	443b      	add	r3, r7
 80012c2:	e71c      	b.n	80010fe <__udivmoddi4+0x11e>
 80012c4:	4649      	mov	r1, r9
 80012c6:	e79c      	b.n	8001202 <__udivmoddi4+0x222>
 80012c8:	eba1 0109 	sub.w	r1, r1, r9
 80012cc:	46c4      	mov	ip, r8
 80012ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80012d2:	fb09 f804 	mul.w	r8, r9, r4
 80012d6:	e7c4      	b.n	8001262 <__udivmoddi4+0x282>

080012d8 <__aeabi_idiv0>:
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop

080012dc <ReadRegs>:
#include "bmp280.h"
#include <math.h>

static BMP280_Calib calib;

static HAL_StatusTypeDef ReadRegs(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buf, uint16_t len) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af02      	add	r7, sp, #8
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	461a      	mov	r2, r3
 80012e8:	460b      	mov	r3, r1
 80012ea:	72fb      	strb	r3, [r7, #11]
 80012ec:	4613      	mov	r3, r2
 80012ee:	813b      	strh	r3, [r7, #8]
    if (HAL_I2C_Master_Transmit(hi2c, BMP280_ADDR, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 80012f0:	f107 020b 	add.w	r2, r7, #11
 80012f4:	f04f 33ff 	mov.w	r3, #4294967295
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	2301      	movs	r3, #1
 80012fc:	21ec      	movs	r1, #236	@ 0xec
 80012fe:	68f8      	ldr	r0, [r7, #12]
 8001300:	f004 fc00 	bl	8005b04 <HAL_I2C_Master_Transmit>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <ReadRegs+0x32>
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e009      	b.n	8001322 <ReadRegs+0x46>
    return HAL_I2C_Master_Receive(hi2c, BMP280_ADDR, buf, len, HAL_MAX_DELAY);
 800130e:	893b      	ldrh	r3, [r7, #8]
 8001310:	f04f 32ff 	mov.w	r2, #4294967295
 8001314:	9200      	str	r2, [sp, #0]
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	21ec      	movs	r1, #236	@ 0xec
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f004 fcf0 	bl	8005d00 <HAL_I2C_Master_Receive>
 8001320:	4603      	mov	r3, r0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <WriteReg>:

static HAL_StatusTypeDef WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t val) {
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af02      	add	r7, sp, #8
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	460b      	mov	r3, r1
 8001334:	70fb      	strb	r3, [r7, #3]
 8001336:	4613      	mov	r3, r2
 8001338:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[2] = {reg, val};
 800133a:	78fb      	ldrb	r3, [r7, #3]
 800133c:	733b      	strb	r3, [r7, #12]
 800133e:	78bb      	ldrb	r3, [r7, #2]
 8001340:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, BMP280_ADDR, buf, 2, HAL_MAX_DELAY);
 8001342:	f107 020c 	add.w	r2, r7, #12
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	2302      	movs	r3, #2
 800134e:	21ec      	movs	r1, #236	@ 0xec
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f004 fbd7 	bl	8005b04 <HAL_I2C_Master_Transmit>
 8001356:	4603      	mov	r3, r0
}
 8001358:	4618      	mov	r0, r3
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <LoadCalib>:

static void LoadCalib(I2C_HandleTypeDef *hi2c) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
    uint8_t buf[24];
    if (ReadRegs(hi2c, 0x88, buf, 24) != HAL_OK) return;
 8001368:	f107 0208 	add.w	r2, r7, #8
 800136c:	2318      	movs	r3, #24
 800136e:	2188      	movs	r1, #136	@ 0x88
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ffb3 	bl	80012dc <ReadRegs>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	f040 8082 	bne.w	8001482 <LoadCalib+0x122>
    ReadRegs(hi2c, 0x88, buf, 24);
 800137e:	f107 0208 	add.w	r2, r7, #8
 8001382:	2318      	movs	r3, #24
 8001384:	2188      	movs	r1, #136	@ 0x88
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff ffa8 	bl	80012dc <ReadRegs>

    calib.dig_T1 = (uint16_t)(buf[1]  << 8 | buf[0]);
 800138c:	7a7b      	ldrb	r3, [r7, #9]
 800138e:	b21b      	sxth	r3, r3
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	b21a      	sxth	r2, r3
 8001394:	7a3b      	ldrb	r3, [r7, #8]
 8001396:	b21b      	sxth	r3, r3
 8001398:	4313      	orrs	r3, r2
 800139a:	b21b      	sxth	r3, r3
 800139c:	b29a      	uxth	r2, r3
 800139e:	4b3b      	ldr	r3, [pc, #236]	@ (800148c <LoadCalib+0x12c>)
 80013a0:	801a      	strh	r2, [r3, #0]
    calib.dig_T2 = (int16_t) (buf[3]  << 8 | buf[2]);
 80013a2:	7afb      	ldrb	r3, [r7, #11]
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	7abb      	ldrb	r3, [r7, #10]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	4313      	orrs	r3, r2
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	4b36      	ldr	r3, [pc, #216]	@ (800148c <LoadCalib+0x12c>)
 80013b4:	805a      	strh	r2, [r3, #2]
    calib.dig_T3 = (int16_t) (buf[5]  << 8 | buf[4]);
 80013b6:	7b7b      	ldrb	r3, [r7, #13]
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	b21a      	sxth	r2, r3
 80013be:	7b3b      	ldrb	r3, [r7, #12]
 80013c0:	b21b      	sxth	r3, r3
 80013c2:	4313      	orrs	r3, r2
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	4b31      	ldr	r3, [pc, #196]	@ (800148c <LoadCalib+0x12c>)
 80013c8:	809a      	strh	r2, [r3, #4]
    calib.dig_P1 = (uint16_t)(buf[7]  << 8 | buf[6]);
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	7bbb      	ldrb	r3, [r7, #14]
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	4313      	orrs	r3, r2
 80013d8:	b21b      	sxth	r3, r3
 80013da:	b29a      	uxth	r2, r3
 80013dc:	4b2b      	ldr	r3, [pc, #172]	@ (800148c <LoadCalib+0x12c>)
 80013de:	80da      	strh	r2, [r3, #6]
    calib.dig_P2 = (int16_t) (buf[9]  << 8 | buf[8]);
 80013e0:	7c7b      	ldrb	r3, [r7, #17]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	021b      	lsls	r3, r3, #8
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	7c3b      	ldrb	r3, [r7, #16]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21a      	sxth	r2, r3
 80013f0:	4b26      	ldr	r3, [pc, #152]	@ (800148c <LoadCalib+0x12c>)
 80013f2:	811a      	strh	r2, [r3, #8]
    calib.dig_P3 = (int16_t) (buf[11] << 8 | buf[10]);
 80013f4:	7cfb      	ldrb	r3, [r7, #19]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	b21a      	sxth	r2, r3
 80013fc:	7cbb      	ldrb	r3, [r7, #18]
 80013fe:	b21b      	sxth	r3, r3
 8001400:	4313      	orrs	r3, r2
 8001402:	b21a      	sxth	r2, r3
 8001404:	4b21      	ldr	r3, [pc, #132]	@ (800148c <LoadCalib+0x12c>)
 8001406:	815a      	strh	r2, [r3, #10]
    calib.dig_P4 = (int16_t) (buf[13] << 8 | buf[12]);
 8001408:	7d7b      	ldrb	r3, [r7, #21]
 800140a:	b21b      	sxth	r3, r3
 800140c:	021b      	lsls	r3, r3, #8
 800140e:	b21a      	sxth	r2, r3
 8001410:	7d3b      	ldrb	r3, [r7, #20]
 8001412:	b21b      	sxth	r3, r3
 8001414:	4313      	orrs	r3, r2
 8001416:	b21a      	sxth	r2, r3
 8001418:	4b1c      	ldr	r3, [pc, #112]	@ (800148c <LoadCalib+0x12c>)
 800141a:	819a      	strh	r2, [r3, #12]
    calib.dig_P5 = (int16_t) (buf[15] << 8 | buf[14]);
 800141c:	7dfb      	ldrb	r3, [r7, #23]
 800141e:	b21b      	sxth	r3, r3
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	b21a      	sxth	r2, r3
 8001424:	7dbb      	ldrb	r3, [r7, #22]
 8001426:	b21b      	sxth	r3, r3
 8001428:	4313      	orrs	r3, r2
 800142a:	b21a      	sxth	r2, r3
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <LoadCalib+0x12c>)
 800142e:	81da      	strh	r2, [r3, #14]
    calib.dig_P6 = (int16_t) (buf[17] << 8 | buf[16]);
 8001430:	7e7b      	ldrb	r3, [r7, #25]
 8001432:	b21b      	sxth	r3, r3
 8001434:	021b      	lsls	r3, r3, #8
 8001436:	b21a      	sxth	r2, r3
 8001438:	7e3b      	ldrb	r3, [r7, #24]
 800143a:	b21b      	sxth	r3, r3
 800143c:	4313      	orrs	r3, r2
 800143e:	b21a      	sxth	r2, r3
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <LoadCalib+0x12c>)
 8001442:	821a      	strh	r2, [r3, #16]
    calib.dig_P7 = (int16_t) (buf[19] << 8 | buf[18]);
 8001444:	7efb      	ldrb	r3, [r7, #27]
 8001446:	b21b      	sxth	r3, r3
 8001448:	021b      	lsls	r3, r3, #8
 800144a:	b21a      	sxth	r2, r3
 800144c:	7ebb      	ldrb	r3, [r7, #26]
 800144e:	b21b      	sxth	r3, r3
 8001450:	4313      	orrs	r3, r2
 8001452:	b21a      	sxth	r2, r3
 8001454:	4b0d      	ldr	r3, [pc, #52]	@ (800148c <LoadCalib+0x12c>)
 8001456:	825a      	strh	r2, [r3, #18]
    calib.dig_P8 = (int16_t) (buf[21] << 8 | buf[20]);
 8001458:	7f7b      	ldrb	r3, [r7, #29]
 800145a:	b21b      	sxth	r3, r3
 800145c:	021b      	lsls	r3, r3, #8
 800145e:	b21a      	sxth	r2, r3
 8001460:	7f3b      	ldrb	r3, [r7, #28]
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21a      	sxth	r2, r3
 8001468:	4b08      	ldr	r3, [pc, #32]	@ (800148c <LoadCalib+0x12c>)
 800146a:	829a      	strh	r2, [r3, #20]
    calib.dig_P9 = (int16_t) (buf[23] << 8 | buf[22]);
 800146c:	7ffb      	ldrb	r3, [r7, #31]
 800146e:	b21b      	sxth	r3, r3
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	b21a      	sxth	r2, r3
 8001474:	7fbb      	ldrb	r3, [r7, #30]
 8001476:	b21b      	sxth	r3, r3
 8001478:	4313      	orrs	r3, r2
 800147a:	b21a      	sxth	r2, r3
 800147c:	4b03      	ldr	r3, [pc, #12]	@ (800148c <LoadCalib+0x12c>)
 800147e:	82da      	strh	r2, [r3, #22]
 8001480:	e000      	b.n	8001484 <LoadCalib+0x124>
    if (ReadRegs(hi2c, 0x88, buf, 24) != HAL_OK) return;
 8001482:	bf00      	nop
}
 8001484:	3720      	adds	r7, #32
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000210 	.word	0x20000210

08001490 <BMP280_Init>:

HAL_StatusTypeDef BMP280_Init(I2C_HandleTypeDef *hi2c) {
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    // WHO_AM_I kontrol kaldrld
    LoadCalib(hi2c);
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f7ff ff61 	bl	8001360 <LoadCalib>
    WriteReg(hi2c, 0xF4, 0x27);
 800149e:	2227      	movs	r2, #39	@ 0x27
 80014a0:	21f4      	movs	r1, #244	@ 0xf4
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff ff41 	bl	800132a <WriteReg>
    WriteReg(hi2c, 0xF5, 0x00);
 80014a8:	2200      	movs	r2, #0
 80014aa:	21f5      	movs	r1, #245	@ 0xf5
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff3c 	bl	800132a <WriteReg>
    return HAL_OK;
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <BMP280_Read>:

HAL_StatusTypeDef BMP280_Read(I2C_HandleTypeDef *hi2c, BMP280_Data *data) {
 80014bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014c0:	b0d0      	sub	sp, #320	@ 0x140
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 80014c8:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t buf[6];
    if (ReadRegs(hi2c, 0xF7, buf, 6) != HAL_OK) return HAL_ERROR;
 80014cc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80014d0:	2306      	movs	r3, #6
 80014d2:	21f7      	movs	r1, #247	@ 0xf7
 80014d4:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80014d8:	f7ff ff00 	bl	80012dc <ReadRegs>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <BMP280_Read+0x2a>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e323      	b.n	8001b2e <BMP280_Read+0x672>

    int32_t adc_P = (int32_t)((buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4));
 80014e6:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 80014ea:	031a      	lsls	r2, r3, #12
 80014ec:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	431a      	orrs	r2, r3
 80014f4:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 80014f8:	091b      	lsrs	r3, r3, #4
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	4313      	orrs	r3, r2
 80014fe:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    int32_t adc_T = (int32_t)((buf[3] << 12) | (buf[4] << 4) | (buf[5] >> 4));
 8001502:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001506:	031a      	lsls	r2, r3, #12
 8001508:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	431a      	orrs	r2, r3
 8001510:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001514:	091b      	lsrs	r3, r3, #4
 8001516:	b2db      	uxtb	r3, r3
 8001518:	4313      	orrs	r3, r2
 800151a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    // Scaklk hesab (Bosch datasheet compensation formulas)
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1)))
 800151e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001522:	10da      	asrs	r2, r3, #3
 8001524:	4bc7      	ldr	r3, [pc, #796]	@ (8001844 <BMP280_Read+0x388>)
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	1ad2      	subs	r2, r2, r3
                    * ((int32_t)calib.dig_T2)) >> 11;
 800152c:	4bc5      	ldr	r3, [pc, #788]	@ (8001844 <BMP280_Read+0x388>)
 800152e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001532:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1)))
 8001536:	12db      	asrs	r3, r3, #11
 8001538:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1))
 800153c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001540:	111a      	asrs	r2, r3, #4
 8001542:	4bc0      	ldr	r3, [pc, #768]	@ (8001844 <BMP280_Read+0x388>)
 8001544:	881b      	ldrh	r3, [r3, #0]
 8001546:	1ad1      	subs	r1, r2, r3
                    * ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12)
 8001548:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800154c:	111a      	asrs	r2, r3, #4
 800154e:	4bbd      	ldr	r3, [pc, #756]	@ (8001844 <BMP280_Read+0x388>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	fb01 f303 	mul.w	r3, r1, r3
 8001558:	131a      	asrs	r2, r3, #12
                    * ((int32_t)calib.dig_T3)) >> 14;
 800155a:	4bba      	ldr	r3, [pc, #744]	@ (8001844 <BMP280_Read+0x388>)
 800155c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001560:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1))
 8001564:	139b      	asrs	r3, r3, #14
 8001566:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    calib.t_fine = var1 + var2;
 800156a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800156e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001572:	441a      	add	r2, r3
 8001574:	4bb3      	ldr	r3, [pc, #716]	@ (8001844 <BMP280_Read+0x388>)
 8001576:	619a      	str	r2, [r3, #24]
    data->temperature = (float)((calib.t_fine * 5 + 128) >> 8) / 100.0f;
 8001578:	4bb2      	ldr	r3, [pc, #712]	@ (8001844 <BMP280_Read+0x388>)
 800157a:	699a      	ldr	r2, [r3, #24]
 800157c:	4613      	mov	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	3380      	adds	r3, #128	@ 0x80
 8001584:	121b      	asrs	r3, r3, #8
 8001586:	ee07 3a90 	vmov	s15, r3
 800158a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800158e:	eddf 6aae 	vldr	s13, [pc, #696]	@ 8001848 <BMP280_Read+0x38c>
 8001592:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001596:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800159a:	edc3 7a00 	vstr	s15, [r3]

    // Basn hesab
    int64_t p1 = ((int64_t)calib.t_fine) - 128000;
 800159e:	4ba9      	ldr	r3, [pc, #676]	@ (8001844 <BMP280_Read+0x388>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	17da      	asrs	r2, r3, #31
 80015a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80015a8:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80015ac:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80015b0:	460b      	mov	r3, r1
 80015b2:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 80015b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80015b8:	4613      	mov	r3, r2
 80015ba:	f143 33ff 	adc.w	r3, r3, #4294967295
 80015be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80015c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80015c4:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    int64_t p2 = p1 * p1 * (int64_t)calib.dig_P6;
 80015c8:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80015cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015d0:	fb03 f102 	mul.w	r1, r3, r2
 80015d4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80015d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015dc:	fb02 f303 	mul.w	r3, r2, r3
 80015e0:	18ca      	adds	r2, r1, r3
 80015e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015e6:	fba3 4503 	umull	r4, r5, r3, r3
 80015ea:	1953      	adds	r3, r2, r5
 80015ec:	461d      	mov	r5, r3
 80015ee:	4b95      	ldr	r3, [pc, #596]	@ (8001844 <BMP280_Read+0x388>)
 80015f0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80015f4:	b21b      	sxth	r3, r3
 80015f6:	17da      	asrs	r2, r3, #31
 80015f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80015fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001600:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001604:	4603      	mov	r3, r0
 8001606:	fb03 f205 	mul.w	r2, r3, r5
 800160a:	460b      	mov	r3, r1
 800160c:	fb04 f303 	mul.w	r3, r4, r3
 8001610:	4413      	add	r3, r2
 8001612:	4602      	mov	r2, r0
 8001614:	fba4 1202 	umull	r1, r2, r4, r2
 8001618:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800161c:	460a      	mov	r2, r1
 800161e:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001622:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001626:	4413      	add	r3, r2
 8001628:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800162c:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8001630:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8001634:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p2 = p2 + ((p1 * (int64_t)calib.dig_P5) << 17);
 8001638:	4b82      	ldr	r3, [pc, #520]	@ (8001844 <BMP280_Read+0x388>)
 800163a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800163e:	b21b      	sxth	r3, r3
 8001640:	17da      	asrs	r2, r3, #31
 8001642:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001646:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800164a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800164e:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001652:	462a      	mov	r2, r5
 8001654:	fb02 f203 	mul.w	r2, r2, r3
 8001658:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800165c:	4621      	mov	r1, r4
 800165e:	fb01 f303 	mul.w	r3, r1, r3
 8001662:	441a      	add	r2, r3
 8001664:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001668:	4621      	mov	r1, r4
 800166a:	fba3 ab01 	umull	sl, fp, r3, r1
 800166e:	eb02 030b 	add.w	r3, r2, fp
 8001672:	469b      	mov	fp, r3
 8001674:	f04f 0000 	mov.w	r0, #0
 8001678:	f04f 0100 	mov.w	r1, #0
 800167c:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001680:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001684:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001688:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800168c:	1814      	adds	r4, r2, r0
 800168e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001690:	414b      	adcs	r3, r1
 8001692:	647b      	str	r3, [r7, #68]	@ 0x44
 8001694:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001698:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p2 = p2 + (((int64_t)calib.dig_P4) << 35);
 800169c:	4b69      	ldr	r3, [pc, #420]	@ (8001844 <BMP280_Read+0x388>)
 800169e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	17da      	asrs	r2, r3, #31
 80016a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80016aa:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80016ae:	f04f 0000 	mov.w	r0, #0
 80016b2:	f04f 0100 	mov.w	r1, #0
 80016b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80016ba:	00d9      	lsls	r1, r3, #3
 80016bc:	2000      	movs	r0, #0
 80016be:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80016c2:	1814      	adds	r4, r2, r0
 80016c4:	63bc      	str	r4, [r7, #56]	@ 0x38
 80016c6:	414b      	adcs	r3, r1
 80016c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016ca:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80016ce:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p1 = ((p1 * p1 * (int64_t)calib.dig_P3) >> 8) + ((p1 * (int64_t)calib.dig_P2) << 12);
 80016d2:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80016d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016da:	fb03 f102 	mul.w	r1, r3, r2
 80016de:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80016e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016e6:	fb02 f303 	mul.w	r3, r2, r3
 80016ea:	18ca      	adds	r2, r1, r3
 80016ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016f0:	fba3 8903 	umull	r8, r9, r3, r3
 80016f4:	eb02 0309 	add.w	r3, r2, r9
 80016f8:	4699      	mov	r9, r3
 80016fa:	4b52      	ldr	r3, [pc, #328]	@ (8001844 <BMP280_Read+0x388>)
 80016fc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001700:	b21b      	sxth	r3, r3
 8001702:	17da      	asrs	r2, r3, #31
 8001704:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001708:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800170c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001710:	4603      	mov	r3, r0
 8001712:	fb03 f209 	mul.w	r2, r3, r9
 8001716:	460b      	mov	r3, r1
 8001718:	fb08 f303 	mul.w	r3, r8, r3
 800171c:	4413      	add	r3, r2
 800171e:	4602      	mov	r2, r0
 8001720:	fba8 1202 	umull	r1, r2, r8, r2
 8001724:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001728:	460a      	mov	r2, r1
 800172a:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 800172e:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001732:	4413      	add	r3, r2
 8001734:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001738:	f04f 0000 	mov.w	r0, #0
 800173c:	f04f 0100 	mov.w	r1, #0
 8001740:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001744:	4623      	mov	r3, r4
 8001746:	0a18      	lsrs	r0, r3, #8
 8001748:	462b      	mov	r3, r5
 800174a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800174e:	462b      	mov	r3, r5
 8001750:	1219      	asrs	r1, r3, #8
 8001752:	4b3c      	ldr	r3, [pc, #240]	@ (8001844 <BMP280_Read+0x388>)
 8001754:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001758:	b21b      	sxth	r3, r3
 800175a:	17da      	asrs	r2, r3, #31
 800175c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001760:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001764:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001768:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800176c:	464a      	mov	r2, r9
 800176e:	fb02 f203 	mul.w	r2, r2, r3
 8001772:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001776:	4644      	mov	r4, r8
 8001778:	fb04 f303 	mul.w	r3, r4, r3
 800177c:	441a      	add	r2, r3
 800177e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001782:	4644      	mov	r4, r8
 8001784:	fba3 4304 	umull	r4, r3, r3, r4
 8001788:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800178c:	4623      	mov	r3, r4
 800178e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001796:	18d3      	adds	r3, r2, r3
 8001798:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 80017a8:	464c      	mov	r4, r9
 80017aa:	0323      	lsls	r3, r4, #12
 80017ac:	4644      	mov	r4, r8
 80017ae:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80017b2:	4644      	mov	r4, r8
 80017b4:	0322      	lsls	r2, r4, #12
 80017b6:	1884      	adds	r4, r0, r2
 80017b8:	633c      	str	r4, [r7, #48]	@ 0x30
 80017ba:	eb41 0303 	adc.w	r3, r1, r3
 80017be:	637b      	str	r3, [r7, #52]	@ 0x34
 80017c0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80017c4:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    p1 = (((((int64_t)1) << 47) + p1)) * ((int64_t)calib.dig_P1) >> 33;
 80017c8:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80017cc:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80017d0:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 80017d4:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80017d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001844 <BMP280_Read+0x388>)
 80017da:	88db      	ldrh	r3, [r3, #6]
 80017dc:	b29b      	uxth	r3, r3
 80017de:	2200      	movs	r2, #0
 80017e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80017e4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80017e8:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80017ec:	462b      	mov	r3, r5
 80017ee:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80017f2:	4642      	mov	r2, r8
 80017f4:	fb02 f203 	mul.w	r2, r2, r3
 80017f8:	464b      	mov	r3, r9
 80017fa:	4621      	mov	r1, r4
 80017fc:	fb01 f303 	mul.w	r3, r1, r3
 8001800:	4413      	add	r3, r2
 8001802:	4622      	mov	r2, r4
 8001804:	4641      	mov	r1, r8
 8001806:	fba2 1201 	umull	r1, r2, r2, r1
 800180a:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800180e:	460a      	mov	r2, r1
 8001810:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001814:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001818:	4413      	add	r3, r2
 800181a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	f04f 0300 	mov.w	r3, #0
 8001826:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800182a:	4629      	mov	r1, r5
 800182c:	104a      	asrs	r2, r1, #1
 800182e:	4629      	mov	r1, r5
 8001830:	17cb      	asrs	r3, r1, #31
 8001832:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    if (p1 == 0) return HAL_ERROR;
 8001836:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800183a:	4313      	orrs	r3, r2
 800183c:	d106      	bne.n	800184c <BMP280_Read+0x390>
 800183e:	2301      	movs	r3, #1
 8001840:	e175      	b.n	8001b2e <BMP280_Read+0x672>
 8001842:	bf00      	nop
 8001844:	20000210 	.word	0x20000210
 8001848:	42c80000 	.word	0x42c80000
    int64_t p = 1048576 - adc_P;
 800184c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001850:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001854:	17da      	asrs	r2, r3, #31
 8001856:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001858:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800185a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800185e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - p2) * 3125) / p1;
 8001862:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001866:	105b      	asrs	r3, r3, #1
 8001868:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800186c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001870:	07db      	lsls	r3, r3, #31
 8001872:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001876:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800187a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800187e:	4621      	mov	r1, r4
 8001880:	1a89      	subs	r1, r1, r2
 8001882:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001886:	4629      	mov	r1, r5
 8001888:	eb61 0303 	sbc.w	r3, r1, r3
 800188c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001890:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001894:	4622      	mov	r2, r4
 8001896:	462b      	mov	r3, r5
 8001898:	1891      	adds	r1, r2, r2
 800189a:	6239      	str	r1, [r7, #32]
 800189c:	415b      	adcs	r3, r3
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24
 80018a0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018a4:	4621      	mov	r1, r4
 80018a6:	1851      	adds	r1, r2, r1
 80018a8:	61b9      	str	r1, [r7, #24]
 80018aa:	4629      	mov	r1, r5
 80018ac:	414b      	adcs	r3, r1
 80018ae:	61fb      	str	r3, [r7, #28]
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80018bc:	4649      	mov	r1, r9
 80018be:	018b      	lsls	r3, r1, #6
 80018c0:	4641      	mov	r1, r8
 80018c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018c6:	4641      	mov	r1, r8
 80018c8:	018a      	lsls	r2, r1, #6
 80018ca:	4641      	mov	r1, r8
 80018cc:	1889      	adds	r1, r1, r2
 80018ce:	6139      	str	r1, [r7, #16]
 80018d0:	4649      	mov	r1, r9
 80018d2:	eb43 0101 	adc.w	r1, r3, r1
 80018d6:	6179      	str	r1, [r7, #20]
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	f04f 0300 	mov.w	r3, #0
 80018e0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80018e4:	4649      	mov	r1, r9
 80018e6:	008b      	lsls	r3, r1, #2
 80018e8:	4641      	mov	r1, r8
 80018ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018ee:	4641      	mov	r1, r8
 80018f0:	008a      	lsls	r2, r1, #2
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	4603      	mov	r3, r0
 80018f8:	4622      	mov	r2, r4
 80018fa:	189b      	adds	r3, r3, r2
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	460b      	mov	r3, r1
 8001900:	462a      	mov	r2, r5
 8001902:	eb42 0303 	adc.w	r3, r2, r3
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	f04f 0200 	mov.w	r2, #0
 800190c:	f04f 0300 	mov.w	r3, #0
 8001910:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001914:	4649      	mov	r1, r9
 8001916:	008b      	lsls	r3, r1, #2
 8001918:	4641      	mov	r1, r8
 800191a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800191e:	4641      	mov	r1, r8
 8001920:	008a      	lsls	r2, r1, #2
 8001922:	4610      	mov	r0, r2
 8001924:	4619      	mov	r1, r3
 8001926:	4603      	mov	r3, r0
 8001928:	4622      	mov	r2, r4
 800192a:	189b      	adds	r3, r3, r2
 800192c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800192e:	462b      	mov	r3, r5
 8001930:	460a      	mov	r2, r1
 8001932:	eb42 0303 	adc.w	r3, r2, r3
 8001936:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001938:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800193c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001940:	f7ff fab0 	bl	8000ea4 <__aeabi_ldivmod>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p1 = (((int64_t)calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800194c:	4b7b      	ldr	r3, [pc, #492]	@ (8001b3c <BMP280_Read+0x680>)
 800194e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001952:	b21b      	sxth	r3, r3
 8001954:	17da      	asrs	r2, r3, #31
 8001956:	673b      	str	r3, [r7, #112]	@ 0x70
 8001958:	677a      	str	r2, [r7, #116]	@ 0x74
 800195a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800195e:	f04f 0000 	mov.w	r0, #0
 8001962:	f04f 0100 	mov.w	r1, #0
 8001966:	0b50      	lsrs	r0, r2, #13
 8001968:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800196c:	1359      	asrs	r1, r3, #13
 800196e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001972:	462b      	mov	r3, r5
 8001974:	fb00 f203 	mul.w	r2, r0, r3
 8001978:	4623      	mov	r3, r4
 800197a:	fb03 f301 	mul.w	r3, r3, r1
 800197e:	4413      	add	r3, r2
 8001980:	4622      	mov	r2, r4
 8001982:	fba2 1200 	umull	r1, r2, r2, r0
 8001986:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800198a:	460a      	mov	r2, r1
 800198c:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001990:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001994:	4413      	add	r3, r2
 8001996:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800199a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800199e:	f04f 0000 	mov.w	r0, #0
 80019a2:	f04f 0100 	mov.w	r1, #0
 80019a6:	0b50      	lsrs	r0, r2, #13
 80019a8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019ac:	1359      	asrs	r1, r3, #13
 80019ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80019b2:	462b      	mov	r3, r5
 80019b4:	fb00 f203 	mul.w	r2, r0, r3
 80019b8:	4623      	mov	r3, r4
 80019ba:	fb03 f301 	mul.w	r3, r3, r1
 80019be:	4413      	add	r3, r2
 80019c0:	4622      	mov	r2, r4
 80019c2:	fba2 1200 	umull	r1, r2, r2, r0
 80019c6:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80019ca:	460a      	mov	r2, r1
 80019cc:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80019d0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80019d4:	4413      	add	r3, r2
 80019d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80019da:	f04f 0200 	mov.w	r2, #0
 80019de:	f04f 0300 	mov.w	r3, #0
 80019e2:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80019e6:	4621      	mov	r1, r4
 80019e8:	0e4a      	lsrs	r2, r1, #25
 80019ea:	4629      	mov	r1, r5
 80019ec:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80019f0:	4629      	mov	r1, r5
 80019f2:	164b      	asrs	r3, r1, #25
 80019f4:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p2 = (((int64_t)calib.dig_P8) * p) >> 19;
 80019f8:	4b50      	ldr	r3, [pc, #320]	@ (8001b3c <BMP280_Read+0x680>)
 80019fa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80019fe:	b21b      	sxth	r3, r3
 8001a00:	17da      	asrs	r2, r3, #31
 8001a02:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a04:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a06:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001a0a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001a0e:	462a      	mov	r2, r5
 8001a10:	fb02 f203 	mul.w	r2, r2, r3
 8001a14:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001a18:	4621      	mov	r1, r4
 8001a1a:	fb01 f303 	mul.w	r3, r1, r3
 8001a1e:	4413      	add	r3, r2
 8001a20:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001a24:	4621      	mov	r1, r4
 8001a26:	fba2 1201 	umull	r1, r2, r2, r1
 8001a2a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001a2e:	460a      	mov	r2, r1
 8001a30:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001a34:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a38:	4413      	add	r3, r2
 8001a3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	0cca      	lsrs	r2, r1, #19
 8001a4e:	4629      	mov	r1, r5
 8001a50:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a54:	4629      	mov	r1, r5
 8001a56:	14cb      	asrs	r3, r1, #19
 8001a58:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + p1 + p2) >> 8) + (((int64_t)calib.dig_P7) << 4);
 8001a5c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001a60:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001a64:	1884      	adds	r4, r0, r2
 8001a66:	663c      	str	r4, [r7, #96]	@ 0x60
 8001a68:	eb41 0303 	adc.w	r3, r1, r3
 8001a6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8001a6e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a72:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001a76:	4621      	mov	r1, r4
 8001a78:	1889      	adds	r1, r1, r2
 8001a7a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001a7c:	4629      	mov	r1, r5
 8001a7e:	eb43 0101 	adc.w	r1, r3, r1
 8001a82:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001a84:	f04f 0000 	mov.w	r0, #0
 8001a88:	f04f 0100 	mov.w	r1, #0
 8001a8c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001a90:	4623      	mov	r3, r4
 8001a92:	0a18      	lsrs	r0, r3, #8
 8001a94:	462b      	mov	r3, r5
 8001a96:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a9a:	462b      	mov	r3, r5
 8001a9c:	1219      	asrs	r1, r3, #8
 8001a9e:	4b27      	ldr	r3, [pc, #156]	@ (8001b3c <BMP280_Read+0x680>)
 8001aa0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001aa4:	b21b      	sxth	r3, r3
 8001aa6:	17da      	asrs	r2, r3, #31
 8001aa8:	653b      	str	r3, [r7, #80]	@ 0x50
 8001aaa:	657a      	str	r2, [r7, #84]	@ 0x54
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001ab8:	464c      	mov	r4, r9
 8001aba:	0123      	lsls	r3, r4, #4
 8001abc:	4644      	mov	r4, r8
 8001abe:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ac2:	4644      	mov	r4, r8
 8001ac4:	0122      	lsls	r2, r4, #4
 8001ac6:	1884      	adds	r4, r0, r2
 8001ac8:	603c      	str	r4, [r7, #0]
 8001aca:	eb41 0303 	adc.w	r3, r1, r3
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ad4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    data->pressure = (float)p / 25600.0f;
 8001ad8:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001adc:	f7ff f9a4 	bl	8000e28 <__aeabi_l2f>
 8001ae0:	ee06 0a90 	vmov	s13, r0
 8001ae4:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001b40 <BMP280_Read+0x684>
 8001ae8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aec:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001af0:	edc3 7a01 	vstr	s15, [r3, #4]

    // rtifa (deniz seviyesi 1013.25 hPa referans)
    data->altitude = 44330.0f * (1.0f - powf(data->pressure / 1013.25f, 0.1903f));
 8001af4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001af8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001afc:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001b44 <BMP280_Read+0x688>
 8001b00:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b04:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8001b48 <BMP280_Read+0x68c>
 8001b08:	eeb0 0a47 	vmov.f32	s0, s14
 8001b0c:	f00a ff24 	bl	800c958 <powf>
 8001b10:	eef0 7a40 	vmov.f32	s15, s0
 8001b14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b1c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001b4c <BMP280_Read+0x690>
 8001b20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b24:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001b28:	edc3 7a02 	vstr	s15, [r3, #8]

    return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001b34:	46bd      	mov	sp, r7
 8001b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000210 	.word	0x20000210
 8001b40:	46c80000 	.word	0x46c80000
 8001b44:	447d5000 	.word	0x447d5000
 8001b48:	3e42de01 	.word	0x3e42de01
 8001b4c:	472d2a00 	.word	0x472d2a00

08001b50 <main>:

/* USER CODE BEGIN 0 */
/* USER CODE END 0 */

int main(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  HAL_Init();
 8001b54:	f001 f96e 	bl	8002e34 <HAL_Init>
  SystemClock_Config();
 8001b58:	f000 f866 	bl	8001c28 <SystemClock_Config>

  MX_GPIO_Init();
 8001b5c:	f000 f9b6 	bl	8001ecc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b60:	f000 f8cc 	bl	8001cfc <MX_I2C1_Init>
  MX_I2S3_Init();
 8001b64:	f000 f8f8 	bl	8001d58 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001b68:	f000 f926 	bl	8001db8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001b6c:	f00a fbea 	bl	800c344 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8001b70:	f000 f958 	bl	8001e24 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001b74:	f000 f980 	bl	8001e78 <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */
  if (MPU9250_Init(&hi2c1) != HAL_OK) {
 8001b78:	4823      	ldr	r0, [pc, #140]	@ (8001c08 <main+0xb8>)
 8001b7a:	f000 faff 	bl	800217c <MPU9250_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d007      	beq.n	8001b94 <main+0x44>
      HAL_GPIO_WritePin(GPIOD, LD5_Pin, GPIO_PIN_SET); // Krmz  MPU hata
 8001b84:	2201      	movs	r2, #1
 8001b86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b8a:	4820      	ldr	r0, [pc, #128]	@ (8001c0c <main+0xbc>)
 8001b8c:	f001 fd28 	bl	80035e0 <HAL_GPIO_WritePin>
      while(1);
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <main+0x40>
  }
  if (BMP280_Init(&hi2c1) != HAL_OK) {
 8001b94:	481c      	ldr	r0, [pc, #112]	@ (8001c08 <main+0xb8>)
 8001b96:	f7ff fc7b 	bl	8001490 <BMP280_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d007      	beq.n	8001bb0 <main+0x60>
      HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_SET); // Turuncu  BMP hata
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ba6:	4819      	ldr	r0, [pc, #100]	@ (8001c0c <main+0xbc>)
 8001ba8:	f001 fd1a 	bl	80035e0 <HAL_GPIO_WritePin>
      while(1);
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <main+0x5c>
  }
  HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_SET);     // Yeil  init OK
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bb6:	4815      	ldr	r0, [pc, #84]	@ (8001c0c <main+0xbc>)
 8001bb8:	f001 fd12 	bl	80035e0 <HAL_GPIO_WritePin>
  GPS_Init(&huart2);
 8001bbc:	4814      	ldr	r0, [pc, #80]	@ (8001c10 <main+0xc0>)
 8001bbe:	f000 fced 	bl	800259c <GPS_Init>
  /* USER CODE END 2 */

  while (1)
  {
    /* USER CODE BEGIN WHILE */
    MX_USB_HOST_Process();
 8001bc2:	f00a fbe5 	bl	800c390 <MX_USB_HOST_Process>

    if (HAL_GetTick() - last_tick >= 1000)
 8001bc6:	f001 f99b 	bl	8002f00 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <main+0xc4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bd6:	d3f4      	bcc.n	8001bc2 <main+0x72>
    {
      last_tick = HAL_GetTick();
 8001bd8:	f001 f992 	bl	8002f00 <HAL_GetTick>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <main+0xc4>)
 8001be0:	6013      	str	r3, [r2, #0]

      MPU9250_ReadAll(&hi2c1, &imu);
 8001be2:	490d      	ldr	r1, [pc, #52]	@ (8001c18 <main+0xc8>)
 8001be4:	4808      	ldr	r0, [pc, #32]	@ (8001c08 <main+0xb8>)
 8001be6:	f000 fae5 	bl	80021b4 <MPU9250_ReadAll>
      BMP280_Read(&hi2c1, &bmp);
 8001bea:	490c      	ldr	r1, [pc, #48]	@ (8001c1c <main+0xcc>)
 8001bec:	4806      	ldr	r0, [pc, #24]	@ (8001c08 <main+0xb8>)
 8001bee:	f7ff fc65 	bl	80014bc <BMP280_Read>
      GPS_GetLatest(&gps);
 8001bf2:	480b      	ldr	r0, [pc, #44]	@ (8001c20 <main+0xd0>)
 8001bf4:	f000 fd3a 	bl	800266c <GPS_GetLatest>
      XBee_SendPacket(&huart3, &imu, &bmp, &gps);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <main+0xd0>)
 8001bfa:	4a08      	ldr	r2, [pc, #32]	@ (8001c1c <main+0xcc>)
 8001bfc:	4906      	ldr	r1, [pc, #24]	@ (8001c18 <main+0xc8>)
 8001bfe:	4809      	ldr	r0, [pc, #36]	@ (8001c24 <main+0xd4>)
 8001c00:	f001 f85c 	bl	8002cbc <XBee_SendPacket>
    MX_USB_HOST_Process();
 8001c04:	e7dd      	b.n	8001bc2 <main+0x72>
 8001c06:	bf00      	nop
 8001c08:	2000022c 	.word	0x2000022c
 8001c0c:	40020c00 	.word	0x40020c00
 8001c10:	20000320 	.word	0x20000320
 8001c14:	200003f4 	.word	0x200003f4
 8001c18:	200003b0 	.word	0x200003b0
 8001c1c:	200003cc 	.word	0x200003cc
 8001c20:	200003d8 	.word	0x200003d8
 8001c24:	20000368 	.word	0x20000368

08001c28 <SystemClock_Config>:
    /* USER CODE END WHILE */
  }
}

void SystemClock_Config(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b094      	sub	sp, #80	@ 0x50
 8001c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c2e:	f107 0320 	add.w	r3, r7, #32
 8001c32:	2230      	movs	r2, #48	@ 0x30
 8001c34:	2100      	movs	r1, #0
 8001c36:	4618      	mov	r0, r3
 8001c38:	f00c ff3f 	bl	800eaba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	4b28      	ldr	r3, [pc, #160]	@ (8001cf4 <SystemClock_Config+0xcc>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c54:	4a27      	ldr	r2, [pc, #156]	@ (8001cf4 <SystemClock_Config+0xcc>)
 8001c56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c5c:	4b25      	ldr	r3, [pc, #148]	@ (8001cf4 <SystemClock_Config+0xcc>)
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c68:	2300      	movs	r3, #0
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	4b22      	ldr	r3, [pc, #136]	@ (8001cf8 <SystemClock_Config+0xd0>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a21      	ldr	r2, [pc, #132]	@ (8001cf8 <SystemClock_Config+0xd0>)
 8001c72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf8 <SystemClock_Config+0xd0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c80:	607b      	str	r3, [r7, #4]
 8001c82:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c84:	2301      	movs	r3, #1
 8001c86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState       = RCC_HSE_ON;
 8001c88:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c8c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_HSE;
 8001c92:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM       = 8;
 8001c98:	2308      	movs	r3, #8
 8001c9a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN       = 336;
 8001c9c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001ca0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP       = RCC_PLLP_DIV2;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ       = 7;
 8001ca6:	2307      	movs	r3, #7
 8001ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001caa:	f107 0320 	add.w	r3, r7, #32
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f005 fa7e 	bl	80071b0 <HAL_RCC_OscConfig>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <SystemClock_Config+0x96>
 8001cba:	f000 fa17 	bl	80020ec <Error_Handler>

  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001cbe:	230f      	movs	r3, #15
 8001cc0:	60fb      	str	r3, [r7, #12]
                                   | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd4:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) { Error_Handler(); }
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	2105      	movs	r1, #5
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f005 fcdf 	bl	80076a0 <HAL_RCC_ClockConfig>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <SystemClock_Config+0xc4>
 8001ce8:	f000 fa00 	bl	80020ec <Error_Handler>
}
 8001cec:	bf00      	nop
 8001cee:	3750      	adds	r7, #80	@ 0x50
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40007000 	.word	0x40007000

08001cfc <MX_I2C1_Init>:

static void MX_I2C1_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  hi2c1.Instance             = I2C1;
 8001d00:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d02:	4a13      	ldr	r2, [pc, #76]	@ (8001d50 <MX_I2C1_Init+0x54>)
 8001d04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed      = 100000;
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d08:	4a12      	ldr	r2, [pc, #72]	@ (8001d54 <MX_I2C1_Init+0x58>)
 8001d0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1     = 0;
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8001d18:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d1a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d1e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d20:	4b0a      	ldr	r3, [pc, #40]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2     = 0;
 8001d26:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d2c:	4b07      	ldr	r3, [pc, #28]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8001d32:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) { Error_Handler(); }
 8001d38:	4804      	ldr	r0, [pc, #16]	@ (8001d4c <MX_I2C1_Init+0x50>)
 8001d3a:	f003 fd9f 	bl	800587c <HAL_I2C_Init>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_I2C1_Init+0x4c>
 8001d44:	f000 f9d2 	bl	80020ec <Error_Handler>
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	2000022c 	.word	0x2000022c
 8001d50:	40005400 	.word	0x40005400
 8001d54:	000186a0 	.word	0x000186a0

08001d58 <MX_I2S3_Init>:

static void MX_I2S3_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  hi2s3.Instance            = SPI3;
 8001d5c:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d5e:	4a14      	ldr	r2, [pc, #80]	@ (8001db0 <MX_I2S3_Init+0x58>)
 8001d60:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode           = I2S_MODE_MASTER_TX;
 8001d62:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d68:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard       = I2S_STANDARD_PHILIPS;
 8001d6a:	4b10      	ldr	r3, [pc, #64]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat     = I2S_DATAFORMAT_16B;
 8001d70:	4b0e      	ldr	r3, [pc, #56]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput     = I2S_MCLKOUTPUT_ENABLE;
 8001d76:	4b0d      	ldr	r3, [pc, #52]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d7c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq      = I2S_AUDIOFREQ_96K;
 8001d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d80:	4a0c      	ldr	r2, [pc, #48]	@ (8001db4 <MX_I2S3_Init+0x5c>)
 8001d82:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL           = I2S_CPOL_LOW;
 8001d84:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource    = I2S_CLOCK_PLL;
 8001d8a:	4b08      	ldr	r3, [pc, #32]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK) { Error_Handler(); }
 8001d96:	4805      	ldr	r0, [pc, #20]	@ (8001dac <MX_I2S3_Init+0x54>)
 8001d98:	f004 fd6a 	bl	8006870 <HAL_I2S_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_I2S3_Init+0x4e>
 8001da2:	f000 f9a3 	bl	80020ec <Error_Handler>
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000280 	.word	0x20000280
 8001db0:	40003c00 	.word	0x40003c00
 8001db4:	00017700 	.word	0x00017700

08001db8 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  hspi1.Instance               = SPI1;
 8001dbc:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dbe:	4a18      	ldr	r2, [pc, #96]	@ (8001e20 <MX_SPI1_Init+0x68>)
 8001dc0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode              = SPI_MODE_MASTER;
 8001dc2:	4b16      	ldr	r3, [pc, #88]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dc4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001dc8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction         = SPI_DIRECTION_2LINES;
 8001dca:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize          = SPI_DATASIZE_8BIT;
 8001dd0:	4b12      	ldr	r3, [pc, #72]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8001dd6:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS               = SPI_NSS_SOFT;
 8001de2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001de4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001de8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dea:	4b0c      	ldr	r3, [pc, #48]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8001df0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode            = SPI_TIMODE_DISABLE;
 8001df6:	4b09      	ldr	r3, [pc, #36]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8001dfc:	4b07      	ldr	r3, [pc, #28]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial     = 10;
 8001e02:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001e04:	220a      	movs	r2, #10
 8001e06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) { Error_Handler(); }
 8001e08:	4804      	ldr	r0, [pc, #16]	@ (8001e1c <MX_SPI1_Init+0x64>)
 8001e0a:	f005 ffab 	bl	8007d64 <HAL_SPI_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_SPI1_Init+0x60>
 8001e14:	f000 f96a 	bl	80020ec <Error_Handler>
}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	200002c8 	.word	0x200002c8
 8001e20:	40013000 	.word	0x40013000

08001e24 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  huart2.Instance          = USART2;
 8001e28:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e2a:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <MX_USART2_UART_Init+0x50>)
 8001e2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate     = 9600;
 8001e2e:	4b10      	ldr	r3, [pc, #64]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e30:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 8001e36:	4b0e      	ldr	r3, [pc, #56]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits     = UART_STOPBITS_1;
 8001e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity       = UART_PARITY_NONE;
 8001e42:	4b0b      	ldr	r3, [pc, #44]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode         = UART_MODE_TX_RX;
 8001e48:	4b09      	ldr	r3, [pc, #36]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e4a:	220c      	movs	r2, #12
 8001e4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8001e4e:	4b08      	ldr	r3, [pc, #32]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e54:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) { Error_Handler(); }
 8001e5a:	4805      	ldr	r0, [pc, #20]	@ (8001e70 <MX_USART2_UART_Init+0x4c>)
 8001e5c:	f006 f80b 	bl	8007e76 <HAL_UART_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_USART2_UART_Init+0x46>
 8001e66:	f000 f941 	bl	80020ec <Error_Handler>
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000320 	.word	0x20000320
 8001e74:	40004400 	.word	0x40004400

08001e78 <MX_USART3_UART_Init>:

static void MX_USART3_UART_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  huart3.Instance          = USART3;
 8001e7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001e7e:	4a12      	ldr	r2, [pc, #72]	@ (8001ec8 <MX_USART3_UART_Init+0x50>)
 8001e80:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate     = 9600;
 8001e82:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001e84:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e88:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength   = UART_WORDLENGTH_8B;
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits     = UART_STOPBITS_1;
 8001e90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity       = UART_PARITY_NONE;
 8001e96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode         = UART_MODE_TX_RX;
 8001e9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8001ea2:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK) { Error_Handler(); }
 8001eae:	4805      	ldr	r0, [pc, #20]	@ (8001ec4 <MX_USART3_UART_Init+0x4c>)
 8001eb0:	f005 ffe1 	bl	8007e76 <HAL_UART_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_USART3_UART_Init+0x46>
 8001eba:	f000 f917 	bl	80020ec <Error_Handler>
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20000368 	.word	0x20000368
 8001ec8:	40004800 	.word	0x40004800

08001ecc <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08c      	sub	sp, #48	@ 0x30
 8001ed0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed2:	f107 031c 	add.w	r3, r7, #28
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
 8001ee0:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61bb      	str	r3, [r7, #24]
 8001ee6:	4b72      	ldr	r3, [pc, #456]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	4a71      	ldr	r2, [pc, #452]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001eec:	f043 0310 	orr.w	r3, r3, #16
 8001ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef2:	4b6f      	ldr	r3, [pc, #444]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	f003 0310 	and.w	r3, r3, #16
 8001efa:	61bb      	str	r3, [r7, #24]
 8001efc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	617b      	str	r3, [r7, #20]
 8001f02:	4b6b      	ldr	r3, [pc, #428]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	4a6a      	ldr	r2, [pc, #424]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f08:	f043 0304 	orr.w	r3, r3, #4
 8001f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0e:	4b68      	ldr	r3, [pc, #416]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	4b64      	ldr	r3, [pc, #400]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a63      	ldr	r2, [pc, #396]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b61      	ldr	r3, [pc, #388]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	4b5d      	ldr	r3, [pc, #372]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	4a5c      	ldr	r2, [pc, #368]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f46:	4b5a      	ldr	r3, [pc, #360]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	4b56      	ldr	r3, [pc, #344]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	4a55      	ldr	r2, [pc, #340]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f5c:	f043 0302 	orr.w	r3, r3, #2
 8001f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f62:	4b53      	ldr	r3, [pc, #332]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	4b4f      	ldr	r3, [pc, #316]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a4e      	ldr	r2, [pc, #312]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f78:	f043 0308 	orr.w	r3, r3, #8
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b4c      	ldr	r3, [pc, #304]	@ (80020b0 <MX_GPIO_Init+0x1e4>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	607b      	str	r3, [r7, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2108      	movs	r1, #8
 8001f8e:	4849      	ldr	r0, [pc, #292]	@ (80020b4 <MX_GPIO_Init+0x1e8>)
 8001f90:	f001 fb26 	bl	80035e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001f94:	2201      	movs	r2, #1
 8001f96:	2101      	movs	r1, #1
 8001f98:	4847      	ldr	r0, [pc, #284]	@ (80020b8 <MX_GPIO_Init+0x1ec>)
 8001f9a:	f001 fb21 	bl	80035e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001fa4:	4845      	ldr	r0, [pc, #276]	@ (80020bc <MX_GPIO_Init+0x1f0>)
 8001fa6:	f001 fb1b 	bl	80035e0 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin   = CS_I2C_SPI_Pin;
 8001faa:	2308      	movs	r3, #8
 8001fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 031c 	add.w	r3, r7, #28
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	483c      	ldr	r0, [pc, #240]	@ (80020b4 <MX_GPIO_Init+0x1e8>)
 8001fc2:	f001 f971 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin   = OTG_FS_PowerSwitchOn_Pin;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001fd6:	f107 031c 	add.w	r3, r7, #28
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4836      	ldr	r0, [pc, #216]	@ (80020b8 <MX_GPIO_Init+0x1ec>)
 8001fde:	f001 f963 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin       = PDM_OUT_Pin;
 8001fe2:	2308      	movs	r3, #8
 8001fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ff2:	2305      	movs	r3, #5
 8001ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001ff6:	f107 031c 	add.w	r3, r7, #28
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	482e      	ldr	r0, [pc, #184]	@ (80020b8 <MX_GPIO_Init+0x1ec>)
 8001ffe:	f001 f953 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin  = B1_Pin;
 8002002:	2301      	movs	r3, #1
 8002004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002006:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800200a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002010:	f107 031c 	add.w	r3, r7, #28
 8002014:	4619      	mov	r1, r3
 8002016:	482a      	ldr	r0, [pc, #168]	@ (80020c0 <MX_GPIO_Init+0x1f4>)
 8002018:	f001 f946 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin  = BOOT1_Pin;
 800201c:	2304      	movs	r3, #4
 800201e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002020:	2300      	movs	r3, #0
 8002022:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002028:	f107 031c 	add.w	r3, r7, #28
 800202c:	4619      	mov	r1, r3
 800202e:	4825      	ldr	r0, [pc, #148]	@ (80020c4 <MX_GPIO_Init+0x1f8>)
 8002030:	f001 f93a 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin       = CLK_IN_Pin;
 8002034:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002038:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800203a:	2302      	movs	r3, #2
 800203c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8002042:	2300      	movs	r3, #0
 8002044:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002046:	2305      	movs	r3, #5
 8002048:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800204a:	f107 031c 	add.w	r3, r7, #28
 800204e:	4619      	mov	r1, r3
 8002050:	481c      	ldr	r0, [pc, #112]	@ (80020c4 <MX_GPIO_Init+0x1f8>)
 8002052:	f001 f929 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin   = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin;
 8002056:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800205a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800205c:	2301      	movs	r3, #1
 800205e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	2300      	movs	r3, #0
 8002066:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002068:	f107 031c 	add.w	r3, r7, #28
 800206c:	4619      	mov	r1, r3
 800206e:	4813      	ldr	r0, [pc, #76]	@ (80020bc <MX_GPIO_Init+0x1f0>)
 8002070:	f001 f91a 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin  = OTG_FS_OverCurrent_Pin;
 8002074:	2320      	movs	r3, #32
 8002076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002078:	2300      	movs	r3, #0
 800207a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002080:	f107 031c 	add.w	r3, r7, #28
 8002084:	4619      	mov	r1, r3
 8002086:	480d      	ldr	r0, [pc, #52]	@ (80020bc <MX_GPIO_Init+0x1f0>)
 8002088:	f001 f90e 	bl	80032a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin  = MEMS_INT2_Pin;
 800208c:	2302      	movs	r3, #2
 800208e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002090:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002094:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800209a:	f107 031c 	add.w	r3, r7, #28
 800209e:	4619      	mov	r1, r3
 80020a0:	4804      	ldr	r0, [pc, #16]	@ (80020b4 <MX_GPIO_Init+0x1e8>)
 80020a2:	f001 f901 	bl	80032a8 <HAL_GPIO_Init>
}
 80020a6:	bf00      	nop
 80020a8:	3730      	adds	r7, #48	@ 0x30
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40020800 	.word	0x40020800
 80020bc:	40020c00 	.word	0x40020c00
 80020c0:	40020000 	.word	0x40020000
 80020c4:	40020400 	.word	0x40020400

080020c8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a04      	ldr	r2, [pc, #16]	@ (80020e8 <HAL_UART_RxCpltCallback+0x20>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d102      	bne.n	80020e0 <HAL_UART_RxCpltCallback+0x18>
    {
        GPS_UART_IRQHandler(huart);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 fa74 	bl	80025c8 <GPS_UART_IRQHandler>
    }
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40004400 	.word	0x40004400

080020ec <Error_Handler>:
/* USER CODE END 4 */

void Error_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f0:	b672      	cpsid	i
}
 80020f2:	bf00      	nop
  __disable_irq();
  while (1) {}
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <Error_Handler+0x8>

080020f8 <WriteReg>:
#include "mpu9250.h"

static HAL_StatusTypeDef WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t val) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af02      	add	r7, sp, #8
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	70fb      	strb	r3, [r7, #3]
 8002104:	4613      	mov	r3, r2
 8002106:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[2] = {reg, val};
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	733b      	strb	r3, [r7, #12]
 800210c:	78bb      	ldrb	r3, [r7, #2]
 800210e:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, MPU9250_ADDR, buf, 2, HAL_MAX_DELAY);
 8002110:	f107 020c 	add.w	r2, r7, #12
 8002114:	f04f 33ff 	mov.w	r3, #4294967295
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	2302      	movs	r3, #2
 800211c:	21d0      	movs	r1, #208	@ 0xd0
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f003 fcf0 	bl	8005b04 <HAL_I2C_Master_Transmit>
 8002124:	4603      	mov	r3, r0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <ReadRegs>:

static HAL_StatusTypeDef ReadRegs(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buf, uint16_t len) {
 800212e:	b580      	push	{r7, lr}
 8002130:	b086      	sub	sp, #24
 8002132:	af02      	add	r7, sp, #8
 8002134:	60f8      	str	r0, [r7, #12]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	461a      	mov	r2, r3
 800213a:	460b      	mov	r3, r1
 800213c:	72fb      	strb	r3, [r7, #11]
 800213e:	4613      	mov	r3, r2
 8002140:	813b      	strh	r3, [r7, #8]
    if (HAL_I2C_Master_Transmit(hi2c, MPU9250_ADDR, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8002142:	f107 020b 	add.w	r2, r7, #11
 8002146:	f04f 33ff 	mov.w	r3, #4294967295
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	2301      	movs	r3, #1
 800214e:	21d0      	movs	r1, #208	@ 0xd0
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f003 fcd7 	bl	8005b04 <HAL_I2C_Master_Transmit>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <ReadRegs+0x32>
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e009      	b.n	8002174 <ReadRegs+0x46>
    return HAL_I2C_Master_Receive(hi2c, MPU9250_ADDR, buf, len, HAL_MAX_DELAY);
 8002160:	893b      	ldrh	r3, [r7, #8]
 8002162:	f04f 32ff 	mov.w	r2, #4294967295
 8002166:	9200      	str	r2, [sp, #0]
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	21d0      	movs	r1, #208	@ 0xd0
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f003 fdc7 	bl	8005d00 <HAL_I2C_Master_Receive>
 8002172:	4603      	mov	r3, r0
}
 8002174:	4618      	mov	r0, r3
 8002176:	3710      	adds	r7, #16
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <MPU9250_Init>:

HAL_StatusTypeDef MPU9250_Init(I2C_HandleTypeDef *hi2c) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
    WriteReg(hi2c, MPU9250_PWR_MGMT_1, 0x00);
 8002184:	2200      	movs	r2, #0
 8002186:	216b      	movs	r1, #107	@ 0x6b
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7ff ffb5 	bl	80020f8 <WriteReg>
    HAL_Delay(100);
 800218e:	2064      	movs	r0, #100	@ 0x64
 8002190:	f000 fec2 	bl	8002f18 <HAL_Delay>
    WriteReg(hi2c, 0x1C, 0x00);
 8002194:	2200      	movs	r2, #0
 8002196:	211c      	movs	r1, #28
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7ff ffad 	bl	80020f8 <WriteReg>
    WriteReg(hi2c, 0x1B, 0x00);
 800219e:	2200      	movs	r2, #0
 80021a0:	211b      	movs	r1, #27
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ffa8 	bl	80020f8 <WriteReg>
    return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
	...

080021b4 <MPU9250_ReadAll>:
HAL_StatusTypeDef MPU9250_ReadAll(I2C_HandleTypeDef *hi2c, MPU9250_Data *data) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	@ 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
    uint8_t buf[14];
    if (ReadRegs(hi2c, MPU9250_ACCEL_XOUT_H, buf, 14) != HAL_OK) return HAL_ERROR;
 80021be:	f107 020c 	add.w	r2, r7, #12
 80021c2:	230e      	movs	r3, #14
 80021c4:	213b      	movs	r1, #59	@ 0x3b
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f7ff ffb1 	bl	800212e <ReadRegs>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MPU9250_ReadAll+0x22>
 80021d2:	2301      	movs	r3, #1
 80021d4:	e097      	b.n	8002306 <MPU9250_ReadAll+0x152>

    int16_t raw_ax = (int16_t)(buf[0]  << 8 | buf[1]);
 80021d6:	7b3b      	ldrb	r3, [r7, #12]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	b21a      	sxth	r2, r3
 80021de:	7b7b      	ldrb	r3, [r7, #13]
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	4313      	orrs	r3, r2
 80021e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    int16_t raw_ay = (int16_t)(buf[2]  << 8 | buf[3]);
 80021e6:	7bbb      	ldrb	r3, [r7, #14]
 80021e8:	b21b      	sxth	r3, r3
 80021ea:	021b      	lsls	r3, r3, #8
 80021ec:	b21a      	sxth	r2, r3
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	b21b      	sxth	r3, r3
 80021f2:	4313      	orrs	r3, r2
 80021f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    int16_t raw_az = (int16_t)(buf[4]  << 8 | buf[5]);
 80021f6:	7c3b      	ldrb	r3, [r7, #16]
 80021f8:	b21b      	sxth	r3, r3
 80021fa:	021b      	lsls	r3, r3, #8
 80021fc:	b21a      	sxth	r2, r3
 80021fe:	7c7b      	ldrb	r3, [r7, #17]
 8002200:	b21b      	sxth	r3, r3
 8002202:	4313      	orrs	r3, r2
 8002204:	847b      	strh	r3, [r7, #34]	@ 0x22
    int16_t raw_t  = (int16_t)(buf[6]  << 8 | buf[7]);
 8002206:	7cbb      	ldrb	r3, [r7, #18]
 8002208:	b21b      	sxth	r3, r3
 800220a:	021b      	lsls	r3, r3, #8
 800220c:	b21a      	sxth	r2, r3
 800220e:	7cfb      	ldrb	r3, [r7, #19]
 8002210:	b21b      	sxth	r3, r3
 8002212:	4313      	orrs	r3, r2
 8002214:	843b      	strh	r3, [r7, #32]
    int16_t raw_gx = (int16_t)(buf[8]  << 8 | buf[9]);
 8002216:	7d3b      	ldrb	r3, [r7, #20]
 8002218:	b21b      	sxth	r3, r3
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	b21a      	sxth	r2, r3
 800221e:	7d7b      	ldrb	r3, [r7, #21]
 8002220:	b21b      	sxth	r3, r3
 8002222:	4313      	orrs	r3, r2
 8002224:	83fb      	strh	r3, [r7, #30]
    int16_t raw_gy = (int16_t)(buf[10] << 8 | buf[11]);
 8002226:	7dbb      	ldrb	r3, [r7, #22]
 8002228:	b21b      	sxth	r3, r3
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	b21a      	sxth	r2, r3
 800222e:	7dfb      	ldrb	r3, [r7, #23]
 8002230:	b21b      	sxth	r3, r3
 8002232:	4313      	orrs	r3, r2
 8002234:	83bb      	strh	r3, [r7, #28]
    int16_t raw_gz = (int16_t)(buf[12] << 8 | buf[13]);
 8002236:	7e3b      	ldrb	r3, [r7, #24]
 8002238:	b21b      	sxth	r3, r3
 800223a:	021b      	lsls	r3, r3, #8
 800223c:	b21a      	sxth	r2, r3
 800223e:	7e7b      	ldrb	r3, [r7, #25]
 8002240:	b21b      	sxth	r3, r3
 8002242:	4313      	orrs	r3, r2
 8002244:	837b      	strh	r3, [r7, #26]

    data->accel_x = raw_ax / 16384.0f;
 8002246:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800224a:	ee07 3a90 	vmov	s15, r3
 800224e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002252:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002310 <MPU9250_ReadAll+0x15c>
 8002256:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	edc3 7a00 	vstr	s15, [r3]
    data->accel_y = raw_ay / 16384.0f;
 8002260:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8002264:	ee07 3a90 	vmov	s15, r3
 8002268:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800226c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8002310 <MPU9250_ReadAll+0x15c>
 8002270:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	edc3 7a01 	vstr	s15, [r3, #4]
    data->accel_z = raw_az / 16384.0f;
 800227a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800227e:	ee07 3a90 	vmov	s15, r3
 8002282:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002286:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002310 <MPU9250_ReadAll+0x15c>
 800228a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	edc3 7a02 	vstr	s15, [r3, #8]
    data->gyro_x  = raw_gx / 131.0f;
 8002294:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002298:	ee07 3a90 	vmov	s15, r3
 800229c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a0:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8002314 <MPU9250_ReadAll+0x160>
 80022a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	edc3 7a03 	vstr	s15, [r3, #12]
    data->gyro_y  = raw_gy / 131.0f;
 80022ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80022b2:	ee07 3a90 	vmov	s15, r3
 80022b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022ba:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8002314 <MPU9250_ReadAll+0x160>
 80022be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	edc3 7a04 	vstr	s15, [r3, #16]
    data->gyro_z  = raw_gz / 131.0f;
 80022c8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80022cc:	ee07 3a90 	vmov	s15, r3
 80022d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022d4:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8002314 <MPU9250_ReadAll+0x160>
 80022d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	edc3 7a05 	vstr	s15, [r3, #20]
    data->temp    = (raw_t / 333.87f) + 21.0f;
 80022e2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80022e6:	ee07 3a90 	vmov	s15, r3
 80022ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022ee:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8002318 <MPU9250_ReadAll+0x164>
 80022f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022f6:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 80022fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	edc3 7a06 	vstr	s15, [r3, #24]

    return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3728      	adds	r7, #40	@ 0x28
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	46800000 	.word	0x46800000
 8002314:	43030000 	.word	0x43030000
 8002318:	43a6ef5c 	.word	0x43a6ef5c

0800231c <Parse_GGA>:
static uint8_t  in_sentence = 0;

volatile uint8_t gps_data_ready = 0;
GPS_Data gps_parsed = {0};

static void Parse_GGA(char *line) {
 800231c:	b580      	push	{r7, lr}
 800231e:	b0ca      	sub	sp, #296	@ 0x128
 8002320:	af00      	add	r7, sp, #0
 8002322:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002326:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800232a:	6018      	str	r0, [r3, #0]
    if (strncmp(line, "$GNGGA", 6) != 0 && strncmp(line, "$GPGGA", 6) != 0)
 800232c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002330:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002334:	2206      	movs	r2, #6
 8002336:	4991      	ldr	r1, [pc, #580]	@ (800257c <Parse_GGA+0x260>)
 8002338:	6818      	ldr	r0, [r3, #0]
 800233a:	f00c fbc6 	bl	800eaca <strncmp>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00c      	beq.n	800235e <Parse_GGA+0x42>
 8002344:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002348:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800234c:	2206      	movs	r2, #6
 800234e:	498c      	ldr	r1, [pc, #560]	@ (8002580 <Parse_GGA+0x264>)
 8002350:	6818      	ldr	r0, [r3, #0]
 8002352:	f00c fbba 	bl	800eaca <strncmp>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	f040 8109 	bne.w	8002570 <Parse_GGA+0x254>
        return;

    char tmp[GPS_BUF_SIZE];
    strncpy(tmp, line, GPS_BUF_SIZE - 1);
 800235e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002362:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002366:	f107 000c 	add.w	r0, r7, #12
 800236a:	22ff      	movs	r2, #255	@ 0xff
 800236c:	6819      	ldr	r1, [r3, #0]
 800236e:	f00c fbbe 	bl	800eaee <strncpy>

    char *tok = strtok(tmp, ",");
 8002372:	f107 030c 	add.w	r3, r7, #12
 8002376:	4983      	ldr	r1, [pc, #524]	@ (8002584 <Parse_GGA+0x268>)
 8002378:	4618      	mov	r0, r3
 800237a:	f00c fbcb 	bl	800eb14 <strtok>
 800237e:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
    int field = 0;
 8002382:	2300      	movs	r3, #0
 8002384:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    float raw_lat = 0, raw_lon = 0;
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002390:	f04f 0300 	mov.w	r3, #0
 8002394:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    char lat_dir = 'N', lon_dir = 'E';
 8002398:	234e      	movs	r3, #78	@ 0x4e
 800239a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 800239e:	2345      	movs	r3, #69	@ 0x45
 80023a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

    while (tok != NULL) {
 80023a4:	e074      	b.n	8002490 <Parse_GGA+0x174>
        switch (field) {
 80023a6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80023aa:	3b01      	subs	r3, #1
 80023ac:	2b08      	cmp	r3, #8
 80023ae:	d864      	bhi.n	800247a <Parse_GGA+0x15e>
 80023b0:	a201      	add	r2, pc, #4	@ (adr r2, 80023b8 <Parse_GGA+0x9c>)
 80023b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b6:	bf00      	nop
 80023b8:	080023dd 	.word	0x080023dd
 80023bc:	080023eb 	.word	0x080023eb
 80023c0:	08002407 	.word	0x08002407
 80023c4:	08002413 	.word	0x08002413
 80023c8:	0800242f 	.word	0x0800242f
 80023cc:	0800243b 	.word	0x0800243b
 80023d0:	0800244d 	.word	0x0800244d
 80023d4:	0800247b 	.word	0x0800247b
 80023d8:	0800245f 	.word	0x0800245f
            case 1: strncpy(gps_parsed.time, tok, 9); break;
 80023dc:	2209      	movs	r2, #9
 80023de:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80023e2:	4869      	ldr	r0, [pc, #420]	@ (8002588 <Parse_GGA+0x26c>)
 80023e4:	f00c fb83 	bl	800eaee <strncpy>
 80023e8:	e047      	b.n	800247a <Parse_GGA+0x15e>
            case 2: raw_lat = atof(tok); break;
 80023ea:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80023ee:	f00a fe7a 	bl	800d0e6 <atof>
 80023f2:	ec53 2b10 	vmov	r2, r3, d0
 80023f6:	4610      	mov	r0, r2
 80023f8:	4619      	mov	r1, r3
 80023fa:	f7fe fbf5 	bl	8000be8 <__aeabi_d2f>
 80023fe:	4603      	mov	r3, r0
 8002400:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002404:	e039      	b.n	800247a <Parse_GGA+0x15e>
            case 3: lat_dir = tok[0]; break;
 8002406:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8002410:	e033      	b.n	800247a <Parse_GGA+0x15e>
            case 4: raw_lon = atof(tok); break;
 8002412:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8002416:	f00a fe66 	bl	800d0e6 <atof>
 800241a:	ec53 2b10 	vmov	r2, r3, d0
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	f7fe fbe1 	bl	8000be8 <__aeabi_d2f>
 8002426:	4603      	mov	r3, r0
 8002428:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800242c:	e025      	b.n	800247a <Parse_GGA+0x15e>
            case 5: lon_dir = tok[0]; break;
 800242e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8002438:	e01f      	b.n	800247a <Parse_GGA+0x15e>
            case 6: gps_parsed.fix        = atoi(tok); break;
 800243a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800243e:	f00a fe55 	bl	800d0ec <atoi>
 8002442:	4603      	mov	r3, r0
 8002444:	b2da      	uxtb	r2, r3
 8002446:	4b51      	ldr	r3, [pc, #324]	@ (800258c <Parse_GGA+0x270>)
 8002448:	741a      	strb	r2, [r3, #16]
 800244a:	e016      	b.n	800247a <Parse_GGA+0x15e>
            case 7: gps_parsed.satellites = atoi(tok); break;
 800244c:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8002450:	f00a fe4c 	bl	800d0ec <atoi>
 8002454:	4603      	mov	r3, r0
 8002456:	b2da      	uxtb	r2, r3
 8002458:	4b4c      	ldr	r3, [pc, #304]	@ (800258c <Parse_GGA+0x270>)
 800245a:	745a      	strb	r2, [r3, #17]
 800245c:	e00d      	b.n	800247a <Parse_GGA+0x15e>
            case 9: gps_parsed.altitude   = atof(tok); break;
 800245e:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8002462:	f00a fe40 	bl	800d0e6 <atof>
 8002466:	ec53 2b10 	vmov	r2, r3, d0
 800246a:	4610      	mov	r0, r2
 800246c:	4619      	mov	r1, r3
 800246e:	f7fe fbbb 	bl	8000be8 <__aeabi_d2f>
 8002472:	4603      	mov	r3, r0
 8002474:	4a45      	ldr	r2, [pc, #276]	@ (800258c <Parse_GGA+0x270>)
 8002476:	6093      	str	r3, [r2, #8]
 8002478:	bf00      	nop
        }
        field++;
 800247a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800247e:	3301      	adds	r3, #1
 8002480:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        tok = strtok(NULL, ",");
 8002484:	493f      	ldr	r1, [pc, #252]	@ (8002584 <Parse_GGA+0x268>)
 8002486:	2000      	movs	r0, #0
 8002488:	f00c fb44 	bl	800eb14 <strtok>
 800248c:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
    while (tok != NULL) {
 8002490:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002494:	2b00      	cmp	r3, #0
 8002496:	d186      	bne.n	80023a6 <Parse_GGA+0x8a>
    }

    int lat_deg = (int)(raw_lat / 100);
 8002498:	ed97 7a47 	vldr	s14, [r7, #284]	@ 0x11c
 800249c:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8002590 <Parse_GGA+0x274>
 80024a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a8:	ee17 3a90 	vmov	r3, s15
 80024ac:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    gps_parsed.latitude = lat_deg + (raw_lat - lat_deg * 100) / 60.0f;
 80024b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024b4:	ee07 3a90 	vmov	s15, r3
 80024b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024c0:	2264      	movs	r2, #100	@ 0x64
 80024c2:	fb02 f303 	mul.w	r3, r2, r3
 80024c6:	ee07 3a90 	vmov	s15, r3
 80024ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024ce:	edd7 6a47 	vldr	s13, [r7, #284]	@ 0x11c
 80024d2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80024d6:	ed9f 6a2f 	vldr	s12, [pc, #188]	@ 8002594 <Parse_GGA+0x278>
 80024da:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80024de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e2:	4b2a      	ldr	r3, [pc, #168]	@ (800258c <Parse_GGA+0x270>)
 80024e4:	edc3 7a00 	vstr	s15, [r3]
    if (lat_dir == 'S') gps_parsed.latitude *= -1;
 80024e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80024ec:	2b53      	cmp	r3, #83	@ 0x53
 80024ee:	d107      	bne.n	8002500 <Parse_GGA+0x1e4>
 80024f0:	4b26      	ldr	r3, [pc, #152]	@ (800258c <Parse_GGA+0x270>)
 80024f2:	edd3 7a00 	vldr	s15, [r3]
 80024f6:	eef1 7a67 	vneg.f32	s15, s15
 80024fa:	4b24      	ldr	r3, [pc, #144]	@ (800258c <Parse_GGA+0x270>)
 80024fc:	edc3 7a00 	vstr	s15, [r3]

    int lon_deg = (int)(raw_lon / 100);
 8002500:	ed97 7a46 	vldr	s14, [r7, #280]	@ 0x118
 8002504:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002590 <Parse_GGA+0x274>
 8002508:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800250c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002510:	ee17 3a90 	vmov	r3, s15
 8002514:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    gps_parsed.longitude = lon_deg + (raw_lon - lon_deg * 100) / 60.0f;
 8002518:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800251c:	ee07 3a90 	vmov	s15, r3
 8002520:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002524:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002528:	2264      	movs	r2, #100	@ 0x64
 800252a:	fb02 f303 	mul.w	r3, r2, r3
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002536:	edd7 6a46 	vldr	s13, [r7, #280]	@ 0x118
 800253a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800253e:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002594 <Parse_GGA+0x278>
 8002542:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002546:	ee77 7a27 	vadd.f32	s15, s14, s15
 800254a:	4b10      	ldr	r3, [pc, #64]	@ (800258c <Parse_GGA+0x270>)
 800254c:	edc3 7a01 	vstr	s15, [r3, #4]
    if (lon_dir == 'W') gps_parsed.longitude *= -1;
 8002550:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002554:	2b57      	cmp	r3, #87	@ 0x57
 8002556:	d107      	bne.n	8002568 <Parse_GGA+0x24c>
 8002558:	4b0c      	ldr	r3, [pc, #48]	@ (800258c <Parse_GGA+0x270>)
 800255a:	edd3 7a01 	vldr	s15, [r3, #4]
 800255e:	eef1 7a67 	vneg.f32	s15, s15
 8002562:	4b0a      	ldr	r3, [pc, #40]	@ (800258c <Parse_GGA+0x270>)
 8002564:	edc3 7a01 	vstr	s15, [r3, #4]

    gps_data_ready = 1;
 8002568:	4b0b      	ldr	r3, [pc, #44]	@ (8002598 <Parse_GGA+0x27c>)
 800256a:	2201      	movs	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
 800256e:	e000      	b.n	8002572 <Parse_GGA+0x256>
        return;
 8002570:	bf00      	nop
}
 8002572:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	080114e8 	.word	0x080114e8
 8002580:	080114f0 	.word	0x080114f0
 8002584:	080114f8 	.word	0x080114f8
 8002588:	20000516 	.word	0x20000516
 800258c:	20000504 	.word	0x20000504
 8002590:	42c80000 	.word	0x42c80000
 8002594:	42700000 	.word	0x42700000
 8002598:	20000503 	.word	0x20000503

0800259c <GPS_Init>:

void GPS_Init(UART_HandleTypeDef *huart) {
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
    gps_huart = huart;
 80025a4:	4a06      	ldr	r2, [pc, #24]	@ (80025c0 <GPS_Init+0x24>)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6013      	str	r3, [r2, #0]
    // lk interrupt balat
    HAL_UART_Receive_IT(gps_huart, &rx_byte, 1);
 80025aa:	4b05      	ldr	r3, [pc, #20]	@ (80025c0 <GPS_Init+0x24>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2201      	movs	r2, #1
 80025b0:	4904      	ldr	r1, [pc, #16]	@ (80025c4 <GPS_Init+0x28>)
 80025b2:	4618      	mov	r0, r3
 80025b4:	f005 fd3a 	bl	800802c <HAL_UART_Receive_IT>
}
 80025b8:	bf00      	nop
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	200003f8 	.word	0x200003f8
 80025c4:	200003fc 	.word	0x200003fc

080025c8 <GPS_UART_IRQHandler>:

// Her byte geldiinde bu fonksiyon arlr
void GPS_UART_IRQHandler(UART_HandleTypeDef *huart) {
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
    if (huart->Instance != gps_huart->Instance) return;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b20      	ldr	r3, [pc, #128]	@ (8002658 <GPS_UART_IRQHandler+0x90>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	429a      	cmp	r2, r3
 80025dc:	d138      	bne.n	8002650 <GPS_UART_IRQHandler+0x88>

    char c = (char)rx_byte;
 80025de:	4b1f      	ldr	r3, [pc, #124]	@ (800265c <GPS_UART_IRQHandler+0x94>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	73fb      	strb	r3, [r7, #15]

    if (c == '$') {
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b24      	cmp	r3, #36	@ 0x24
 80025e8:	d105      	bne.n	80025f6 <GPS_UART_IRQHandler+0x2e>
        // Yeni cmle balangc
        rx_idx = 0;
 80025ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002660 <GPS_UART_IRQHandler+0x98>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	801a      	strh	r2, [r3, #0]
        in_sentence = 1;
 80025f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002664 <GPS_UART_IRQHandler+0x9c>)
 80025f2:	2201      	movs	r2, #1
 80025f4:	701a      	strb	r2, [r3, #0]
    }

    if (in_sentence) {
 80025f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002664 <GPS_UART_IRQHandler+0x9c>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d020      	beq.n	8002640 <GPS_UART_IRQHandler+0x78>
        if (c == '\n') {
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	2b0a      	cmp	r3, #10
 8002602:	d10f      	bne.n	8002624 <GPS_UART_IRQHandler+0x5c>
            rx_buf[rx_idx] = '\0';
 8002604:	4b16      	ldr	r3, [pc, #88]	@ (8002660 <GPS_UART_IRQHandler+0x98>)
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	4b17      	ldr	r3, [pc, #92]	@ (8002668 <GPS_UART_IRQHandler+0xa0>)
 800260c:	2100      	movs	r1, #0
 800260e:	5499      	strb	r1, [r3, r2]
            Parse_GGA(rx_buf);
 8002610:	4815      	ldr	r0, [pc, #84]	@ (8002668 <GPS_UART_IRQHandler+0xa0>)
 8002612:	f7ff fe83 	bl	800231c <Parse_GGA>
            rx_idx = 0;
 8002616:	4b12      	ldr	r3, [pc, #72]	@ (8002660 <GPS_UART_IRQHandler+0x98>)
 8002618:	2200      	movs	r2, #0
 800261a:	801a      	strh	r2, [r3, #0]
            in_sentence = 0;
 800261c:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <GPS_UART_IRQHandler+0x9c>)
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]
 8002622:	e00d      	b.n	8002640 <GPS_UART_IRQHandler+0x78>
        } else if (rx_idx < GPS_BUF_SIZE - 1) {
 8002624:	4b0e      	ldr	r3, [pc, #56]	@ (8002660 <GPS_UART_IRQHandler+0x98>)
 8002626:	881b      	ldrh	r3, [r3, #0]
 8002628:	2bfe      	cmp	r3, #254	@ 0xfe
 800262a:	d809      	bhi.n	8002640 <GPS_UART_IRQHandler+0x78>
            rx_buf[rx_idx++] = c;
 800262c:	4b0c      	ldr	r3, [pc, #48]	@ (8002660 <GPS_UART_IRQHandler+0x98>)
 800262e:	881b      	ldrh	r3, [r3, #0]
 8002630:	1c5a      	adds	r2, r3, #1
 8002632:	b291      	uxth	r1, r2
 8002634:	4a0a      	ldr	r2, [pc, #40]	@ (8002660 <GPS_UART_IRQHandler+0x98>)
 8002636:	8011      	strh	r1, [r2, #0]
 8002638:	4619      	mov	r1, r3
 800263a:	4a0b      	ldr	r2, [pc, #44]	@ (8002668 <GPS_UART_IRQHandler+0xa0>)
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	5453      	strb	r3, [r2, r1]
        }
    }

    // Bir sonraki byte iin interrupt' yeniden balat
    HAL_UART_Receive_IT(gps_huart, &rx_byte, 1);
 8002640:	4b05      	ldr	r3, [pc, #20]	@ (8002658 <GPS_UART_IRQHandler+0x90>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2201      	movs	r2, #1
 8002646:	4905      	ldr	r1, [pc, #20]	@ (800265c <GPS_UART_IRQHandler+0x94>)
 8002648:	4618      	mov	r0, r3
 800264a:	f005 fcef 	bl	800802c <HAL_UART_Receive_IT>
 800264e:	e000      	b.n	8002652 <GPS_UART_IRQHandler+0x8a>
    if (huart->Instance != gps_huart->Instance) return;
 8002650:	bf00      	nop
}
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	200003f8 	.word	0x200003f8
 800265c:	200003fc 	.word	0x200003fc
 8002660:	20000500 	.word	0x20000500
 8002664:	20000502 	.word	0x20000502
 8002668:	20000400 	.word	0x20000400

0800266c <GPS_GetLatest>:

void GPS_GetLatest(GPS_Data *data) {
 800266c:	b4b0      	push	{r4, r5, r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
    *data = gps_parsed;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a08      	ldr	r2, [pc, #32]	@ (8002698 <GPS_GetLatest+0x2c>)
 8002678:	461c      	mov	r4, r3
 800267a:	4615      	mov	r5, r2
 800267c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800267e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002680:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002684:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    gps_data_ready = 0;
 8002688:	4b04      	ldr	r3, [pc, #16]	@ (800269c <GPS_GetLatest+0x30>)
 800268a:	2200      	movs	r2, #0
 800268c:	701a      	strb	r2, [r3, #0]
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	bcb0      	pop	{r4, r5, r7}
 8002696:	4770      	bx	lr
 8002698:	20000504 	.word	0x20000504
 800269c:	20000503 	.word	0x20000503

080026a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	607b      	str	r3, [r7, #4]
 80026aa:	4b10      	ldr	r3, [pc, #64]	@ (80026ec <HAL_MspInit+0x4c>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ae:	4a0f      	ldr	r2, [pc, #60]	@ (80026ec <HAL_MspInit+0x4c>)
 80026b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026b6:	4b0d      	ldr	r3, [pc, #52]	@ (80026ec <HAL_MspInit+0x4c>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026be:	607b      	str	r3, [r7, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	603b      	str	r3, [r7, #0]
 80026c6:	4b09      	ldr	r3, [pc, #36]	@ (80026ec <HAL_MspInit+0x4c>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	4a08      	ldr	r2, [pc, #32]	@ (80026ec <HAL_MspInit+0x4c>)
 80026cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d2:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <HAL_MspInit+0x4c>)
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026da:	603b      	str	r3, [r7, #0]
 80026dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80026de:	2007      	movs	r0, #7
 80026e0:	f000 fd0e 	bl	8003100 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40023800 	.word	0x40023800

080026f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	@ 0x28
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f8:	f107 0314 	add.w	r3, r7, #20
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]
 8002706:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a19      	ldr	r2, [pc, #100]	@ (8002774 <HAL_I2C_MspInit+0x84>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d12c      	bne.n	800276c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	4b18      	ldr	r3, [pc, #96]	@ (8002778 <HAL_I2C_MspInit+0x88>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	4a17      	ldr	r2, [pc, #92]	@ (8002778 <HAL_I2C_MspInit+0x88>)
 800271c:	f043 0302 	orr.w	r3, r3, #2
 8002720:	6313      	str	r3, [r2, #48]	@ 0x30
 8002722:	4b15      	ldr	r3, [pc, #84]	@ (8002778 <HAL_I2C_MspInit+0x88>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800272e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002734:	2312      	movs	r3, #18
 8002736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002738:	2301      	movs	r3, #1
 800273a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800273c:	2300      	movs	r3, #0
 800273e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002740:	2304      	movs	r3, #4
 8002742:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002744:	f107 0314 	add.w	r3, r7, #20
 8002748:	4619      	mov	r1, r3
 800274a:	480c      	ldr	r0, [pc, #48]	@ (800277c <HAL_I2C_MspInit+0x8c>)
 800274c:	f000 fdac 	bl	80032a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <HAL_I2C_MspInit+0x88>)
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	4a07      	ldr	r2, [pc, #28]	@ (8002778 <HAL_I2C_MspInit+0x88>)
 800275a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800275e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002760:	4b05      	ldr	r3, [pc, #20]	@ (8002778 <HAL_I2C_MspInit+0x88>)
 8002762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002764:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002768:	60fb      	str	r3, [r7, #12]
 800276a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800276c:	bf00      	nop
 800276e:	3728      	adds	r7, #40	@ 0x28
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40005400 	.word	0x40005400
 8002778:	40023800 	.word	0x40023800
 800277c:	40020400 	.word	0x40020400

08002780 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08e      	sub	sp, #56	@ 0x38
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	60da      	str	r2, [r3, #12]
 8002796:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a31      	ldr	r2, [pc, #196]	@ (8002870 <HAL_I2S_MspInit+0xf0>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d15a      	bne.n	8002866 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80027b0:	2301      	movs	r3, #1
 80027b2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80027b4:	23c0      	movs	r3, #192	@ 0xc0
 80027b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80027b8:	2302      	movs	r3, #2
 80027ba:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027bc:	f107 0314 	add.w	r3, r7, #20
 80027c0:	4618      	mov	r0, r3
 80027c2:	f005 f98d 	bl	8007ae0 <HAL_RCCEx_PeriphCLKConfig>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80027cc:	f7ff fc8e 	bl	80020ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80027d0:	2300      	movs	r3, #0
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	4b27      	ldr	r3, [pc, #156]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 80027d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d8:	4a26      	ldr	r2, [pc, #152]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 80027da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027de:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e0:	4b24      	ldr	r3, [pc, #144]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 80027e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ec:	2300      	movs	r3, #0
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	4b20      	ldr	r3, [pc, #128]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 80027f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 80027fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002808:	2300      	movs	r3, #0
 800280a:	60bb      	str	r3, [r7, #8]
 800280c:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002810:	4a18      	ldr	r2, [pc, #96]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 8002812:	f043 0304 	orr.w	r3, r3, #4
 8002816:	6313      	str	r3, [r2, #48]	@ 0x30
 8002818:	4b16      	ldr	r3, [pc, #88]	@ (8002874 <HAL_I2S_MspInit+0xf4>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002824:	2310      	movs	r3, #16
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002828:	2302      	movs	r3, #2
 800282a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282c:	2300      	movs	r3, #0
 800282e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002830:	2300      	movs	r3, #0
 8002832:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002834:	2306      	movs	r3, #6
 8002836:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002838:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800283c:	4619      	mov	r1, r3
 800283e:	480e      	ldr	r0, [pc, #56]	@ (8002878 <HAL_I2S_MspInit+0xf8>)
 8002840:	f000 fd32 	bl	80032a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002844:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002848:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284a:	2302      	movs	r3, #2
 800284c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284e:	2300      	movs	r3, #0
 8002850:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002852:	2300      	movs	r3, #0
 8002854:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002856:	2306      	movs	r3, #6
 8002858:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800285e:	4619      	mov	r1, r3
 8002860:	4806      	ldr	r0, [pc, #24]	@ (800287c <HAL_I2S_MspInit+0xfc>)
 8002862:	f000 fd21 	bl	80032a8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002866:	bf00      	nop
 8002868:	3738      	adds	r7, #56	@ 0x38
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40003c00 	.word	0x40003c00
 8002874:	40023800 	.word	0x40023800
 8002878:	40020000 	.word	0x40020000
 800287c:	40020800 	.word	0x40020800

08002880 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	@ 0x28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a19      	ldr	r2, [pc, #100]	@ (8002904 <HAL_SPI_MspInit+0x84>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d12b      	bne.n	80028fa <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
 80028a6:	4b18      	ldr	r3, [pc, #96]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028aa:	4a17      	ldr	r2, [pc, #92]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80028b2:	4b15      	ldr	r3, [pc, #84]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	4a10      	ldr	r2, [pc, #64]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <HAL_SPI_MspInit+0x88>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80028da:	23e0      	movs	r3, #224	@ 0xe0
 80028dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028de:	2302      	movs	r3, #2
 80028e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ea:	2305      	movs	r3, #5
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ee:	f107 0314 	add.w	r3, r7, #20
 80028f2:	4619      	mov	r1, r3
 80028f4:	4805      	ldr	r0, [pc, #20]	@ (800290c <HAL_SPI_MspInit+0x8c>)
 80028f6:	f000 fcd7 	bl	80032a8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80028fa:	bf00      	nop
 80028fc:	3728      	adds	r7, #40	@ 0x28
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	40013000 	.word	0x40013000
 8002908:	40023800 	.word	0x40023800
 800290c:	40020000 	.word	0x40020000

08002910 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08c      	sub	sp, #48	@ 0x30
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002918:	f107 031c 	add.w	r3, r7, #28
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	605a      	str	r2, [r3, #4]
 8002922:	609a      	str	r2, [r3, #8]
 8002924:	60da      	str	r2, [r3, #12]
 8002926:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a58 <HAL_UART_MspInit+0x148>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d134      	bne.n	800299c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	4b49      	ldr	r3, [pc, #292]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	4a48      	ldr	r2, [pc, #288]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 800293c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002940:	6413      	str	r3, [r2, #64]	@ 0x40
 8002942:	4b46      	ldr	r3, [pc, #280]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 8002944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294a:	61bb      	str	r3, [r7, #24]
 800294c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	4b42      	ldr	r3, [pc, #264]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	4a41      	ldr	r2, [pc, #260]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	6313      	str	r3, [r2, #48]	@ 0x30
 800295e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800296a:	230c      	movs	r3, #12
 800296c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296e:	2302      	movs	r3, #2
 8002970:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002972:	2300      	movs	r3, #0
 8002974:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002976:	2303      	movs	r3, #3
 8002978:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800297a:	2307      	movs	r3, #7
 800297c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800297e:	f107 031c 	add.w	r3, r7, #28
 8002982:	4619      	mov	r1, r3
 8002984:	4836      	ldr	r0, [pc, #216]	@ (8002a60 <HAL_UART_MspInit+0x150>)
 8002986:	f000 fc8f 	bl	80032a8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800298a:	2200      	movs	r2, #0
 800298c:	2100      	movs	r1, #0
 800298e:	2026      	movs	r0, #38	@ 0x26
 8002990:	f000 fbc1 	bl	8003116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002994:	2026      	movs	r0, #38	@ 0x26
 8002996:	f000 fbda 	bl	800314e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800299a:	e058      	b.n	8002a4e <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART3)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a30      	ldr	r2, [pc, #192]	@ (8002a64 <HAL_UART_MspInit+0x154>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d153      	bne.n	8002a4e <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	4b2c      	ldr	r3, [pc, #176]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ae:	4a2b      	ldr	r2, [pc, #172]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029b6:	4b29      	ldr	r3, [pc, #164]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	60fb      	str	r3, [r7, #12]
 80029c6:	4b25      	ldr	r3, [pc, #148]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ca:	4a24      	ldr	r2, [pc, #144]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029d2:	4b22      	ldr	r3, [pc, #136]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029e8:	f043 0308 	orr.w	r3, r3, #8
 80029ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ee:	4b1b      	ldr	r3, [pc, #108]	@ (8002a5c <HAL_UART_MspInit+0x14c>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	f003 0308 	and.w	r3, r3, #8
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80029fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80029fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a00:	2302      	movs	r3, #2
 8002a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a04:	2300      	movs	r3, #0
 8002a06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a0c:	2307      	movs	r3, #7
 8002a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a10:	f107 031c 	add.w	r3, r7, #28
 8002a14:	4619      	mov	r1, r3
 8002a16:	4814      	ldr	r0, [pc, #80]	@ (8002a68 <HAL_UART_MspInit+0x158>)
 8002a18:	f000 fc46 	bl	80032a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a22:	2302      	movs	r3, #2
 8002a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a26:	2300      	movs	r3, #0
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a2e:	2307      	movs	r3, #7
 8002a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a32:	f107 031c 	add.w	r3, r7, #28
 8002a36:	4619      	mov	r1, r3
 8002a38:	480c      	ldr	r0, [pc, #48]	@ (8002a6c <HAL_UART_MspInit+0x15c>)
 8002a3a:	f000 fc35 	bl	80032a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2100      	movs	r1, #0
 8002a42:	2027      	movs	r0, #39	@ 0x27
 8002a44:	f000 fb67 	bl	8003116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a48:	2027      	movs	r0, #39	@ 0x27
 8002a4a:	f000 fb80 	bl	800314e <HAL_NVIC_EnableIRQ>
}
 8002a4e:	bf00      	nop
 8002a50:	3730      	adds	r7, #48	@ 0x30
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40004400 	.word	0x40004400
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40020000 	.word	0x40020000
 8002a64:	40004800 	.word	0x40004800
 8002a68:	40020400 	.word	0x40020400
 8002a6c:	40020c00 	.word	0x40020c00

08002a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a74:	bf00      	nop
 8002a76:	e7fd      	b.n	8002a74 <NMI_Handler+0x4>

08002a78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a7c:	bf00      	nop
 8002a7e:	e7fd      	b.n	8002a7c <HardFault_Handler+0x4>

08002a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <MemManage_Handler+0x4>

08002a88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a8c:	bf00      	nop
 8002a8e:	e7fd      	b.n	8002a8c <BusFault_Handler+0x4>

08002a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a94:	bf00      	nop
 8002a96:	e7fd      	b.n	8002a94 <UsageFault_Handler+0x4>

08002a98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ac6:	f000 fa07 	bl	8002ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ad4:	4802      	ldr	r0, [pc, #8]	@ (8002ae0 <USART2_IRQHandler+0x10>)
 8002ad6:	f005 facf 	bl	8008078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000320 	.word	0x20000320

08002ae4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002ae8:	4802      	ldr	r0, [pc, #8]	@ (8002af4 <USART3_IRQHandler+0x10>)
 8002aea:	f005 fac5 	bl	8008078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	20000368 	.word	0x20000368

08002af8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002afc:	4802      	ldr	r0, [pc, #8]	@ (8002b08 <OTG_FS_IRQHandler+0x10>)
 8002afe:	f001 f869 	bl	8003bd4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	200009cc 	.word	0x200009cc

08002b0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return 1;
 8002b10:	2301      	movs	r3, #1
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <_kill>:

int _kill(int pid, int sig)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b26:	f00c f8ab 	bl	800ec80 <__errno>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2216      	movs	r2, #22
 8002b2e:	601a      	str	r2, [r3, #0]
  return -1;
 8002b30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <_exit>:

void _exit (int status)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b44:	f04f 31ff 	mov.w	r1, #4294967295
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff ffe7 	bl	8002b1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b4e:	bf00      	nop
 8002b50:	e7fd      	b.n	8002b4e <_exit+0x12>

08002b52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b086      	sub	sp, #24
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	60f8      	str	r0, [r7, #12]
 8002b5a:	60b9      	str	r1, [r7, #8]
 8002b5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
 8002b62:	e00a      	b.n	8002b7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b64:	f3af 8000 	nop.w
 8002b68:	4601      	mov	r1, r0
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	1c5a      	adds	r2, r3, #1
 8002b6e:	60ba      	str	r2, [r7, #8]
 8002b70:	b2ca      	uxtb	r2, r1
 8002b72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	3301      	adds	r3, #1
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	dbf0      	blt.n	8002b64 <_read+0x12>
  }

  return len;
 8002b82:	687b      	ldr	r3, [r7, #4]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b98:	2300      	movs	r3, #0
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	e009      	b.n	8002bb2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	1c5a      	adds	r2, r3, #1
 8002ba2:	60ba      	str	r2, [r7, #8]
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	dbf1      	blt.n	8002b9e <_write+0x12>
  }
  return len;
 8002bba:	687b      	ldr	r3, [r7, #4]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3718      	adds	r7, #24
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <_close>:

int _close(int file)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bec:	605a      	str	r2, [r3, #4]
  return 0;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <_isatty>:

int _isatty(int file)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c04:	2301      	movs	r3, #1
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b085      	sub	sp, #20
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	60f8      	str	r0, [r7, #12]
 8002c1a:	60b9      	str	r1, [r7, #8]
 8002c1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c34:	4a14      	ldr	r2, [pc, #80]	@ (8002c88 <_sbrk+0x5c>)
 8002c36:	4b15      	ldr	r3, [pc, #84]	@ (8002c8c <_sbrk+0x60>)
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c40:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <_sbrk+0x64>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c48:	4b11      	ldr	r3, [pc, #68]	@ (8002c90 <_sbrk+0x64>)
 8002c4a:	4a12      	ldr	r2, [pc, #72]	@ (8002c94 <_sbrk+0x68>)
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c4e:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <_sbrk+0x64>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4413      	add	r3, r2
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d207      	bcs.n	8002c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c5c:	f00c f810 	bl	800ec80 <__errno>
 8002c60:	4603      	mov	r3, r0
 8002c62:	220c      	movs	r2, #12
 8002c64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c66:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6a:	e009      	b.n	8002c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c6c:	4b08      	ldr	r3, [pc, #32]	@ (8002c90 <_sbrk+0x64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c72:	4b07      	ldr	r3, [pc, #28]	@ (8002c90 <_sbrk+0x64>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	4a05      	ldr	r2, [pc, #20]	@ (8002c90 <_sbrk+0x64>)
 8002c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20020000 	.word	0x20020000
 8002c8c:	00000400 	.word	0x00000400
 8002c90:	20000520 	.word	0x20000520
 8002c94:	20000ef8 	.word	0x20000ef8

08002c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c9c:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <SystemInit+0x20>)
 8002c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca2:	4a05      	ldr	r2, [pc, #20]	@ (8002cb8 <SystemInit+0x20>)
 8002ca4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ca8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <XBee_SendPacket>:

void XBee_SendPacket(UART_HandleTypeDef *huart,
                     MPU9250_Data *imu,
                     BMP280_Data  *bmp,
                     GPS_Data     *gps)
{
 8002cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cc0:	b0ac      	sub	sp, #176	@ 0xb0
 8002cc2:	af18      	add	r7, sp, #96	@ 0x60
 8002cc4:	6478      	str	r0, [r7, #68]	@ 0x44
 8002cc6:	6439      	str	r1, [r7, #64]	@ 0x40
 8002cc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002cca:	63bb      	str	r3, [r7, #56]	@ 0x38
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
        "$AX:%.2f,AY:%.2f,AZ:%.2f,"
        "GX:%.1f,GY:%.1f,GZ:%.1f,"
        "T:%.1f,P:%.1f,ALT:%.1f,"
        "LAT:%.5f,LON:%.5f,FIX:%d*\r\n",
        imu->accel_x, imu->accel_y, imu->accel_z,
 8002ccc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cce:	681b      	ldr	r3, [r3, #0]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fd fc39 	bl	8000548 <__aeabi_f2d>
 8002cd6:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
        imu->accel_x, imu->accel_y, imu->accel_z,
 8002cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cdc:	685b      	ldr	r3, [r3, #4]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7fd fc32 	bl	8000548 <__aeabi_f2d>
 8002ce4:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        imu->accel_x, imu->accel_y, imu->accel_z,
 8002ce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cea:	689b      	ldr	r3, [r3, #8]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fd fc2b 	bl	8000548 <__aeabi_f2d>
 8002cf2:	e9c7 0108 	strd	r0, r1, [r7, #32]
        imu->gyro_x,  imu->gyro_y,  imu->gyro_z,
 8002cf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cf8:	68db      	ldr	r3, [r3, #12]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fd fc24 	bl	8000548 <__aeabi_f2d>
 8002d00:	e9c7 0106 	strd	r0, r1, [r7, #24]
        imu->gyro_x,  imu->gyro_y,  imu->gyro_z,
 8002d04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d06:	691b      	ldr	r3, [r3, #16]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fd fc1d 	bl	8000548 <__aeabi_f2d>
 8002d0e:	e9c7 0104 	strd	r0, r1, [r7, #16]
        imu->gyro_x,  imu->gyro_y,  imu->gyro_z,
 8002d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d14:	695b      	ldr	r3, [r3, #20]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fc16 	bl	8000548 <__aeabi_f2d>
 8002d1c:	e9c7 0102 	strd	r0, r1, [r7, #8]
        bmp->temperature, bmp->pressure, bmp->altitude,
 8002d20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d22:	681b      	ldr	r3, [r3, #0]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd fc0f 	bl	8000548 <__aeabi_f2d>
 8002d2a:	e9c7 0100 	strd	r0, r1, [r7]
        bmp->temperature, bmp->pressure, bmp->altitude,
 8002d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d30:	685b      	ldr	r3, [r3, #4]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fd fc08 	bl	8000548 <__aeabi_f2d>
 8002d38:	4682      	mov	sl, r0
 8002d3a:	468b      	mov	fp, r1
        bmp->temperature, bmp->pressure, bmp->altitude,
 8002d3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d3e:	689b      	ldr	r3, [r3, #8]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fd fc01 	bl	8000548 <__aeabi_f2d>
 8002d46:	4680      	mov	r8, r0
 8002d48:	4689      	mov	r9, r1
        gps->latitude, gps->longitude, gps->fix
 8002d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d4c:	681b      	ldr	r3, [r3, #0]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7fd fbfa 	bl	8000548 <__aeabi_f2d>
 8002d54:	4604      	mov	r4, r0
 8002d56:	460d      	mov	r5, r1
        gps->latitude, gps->longitude, gps->fix
 8002d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d5a:	685b      	ldr	r3, [r3, #4]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7fd fbf3 	bl	8000548 <__aeabi_f2d>
        gps->latitude, gps->longitude, gps->fix
 8002d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d64:	7c1b      	ldrb	r3, [r3, #16]
    int len = snprintf(tx_buf, XBEE_BUF_SIZE,
 8002d66:	9316      	str	r3, [sp, #88]	@ 0x58
 8002d68:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8002d6c:	e9cd 4512 	strd	r4, r5, [sp, #72]	@ 0x48
 8002d70:	e9cd 8910 	strd	r8, r9, [sp, #64]	@ 0x40
 8002d74:	e9cd ab0e 	strd	sl, fp, [sp, #56]	@ 0x38
 8002d78:	ed97 7b00 	vldr	d7, [r7]
 8002d7c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8002d80:	ed97 7b02 	vldr	d7, [r7, #8]
 8002d84:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002d88:	ed97 7b04 	vldr	d7, [r7, #16]
 8002d8c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002d90:	ed97 7b06 	vldr	d7, [r7, #24]
 8002d94:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002d98:	ed97 7b08 	vldr	d7, [r7, #32]
 8002d9c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002da0:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8002da4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002da8:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8002dac:	ed8d 7b00 	vstr	d7, [sp]
 8002db0:	4a09      	ldr	r2, [pc, #36]	@ (8002dd8 <XBee_SendPacket+0x11c>)
 8002db2:	21c8      	movs	r1, #200	@ 0xc8
 8002db4:	4809      	ldr	r0, [pc, #36]	@ (8002ddc <XBee_SendPacket+0x120>)
 8002db6:	f00b fe07 	bl	800e9c8 <sniprintf>
 8002dba:	64f8      	str	r0, [r7, #76]	@ 0x4c
    );

    HAL_UART_Transmit(huart, (uint8_t*)tx_buf, len, HAL_MAX_DELAY);
 8002dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc4:	4905      	ldr	r1, [pc, #20]	@ (8002ddc <XBee_SendPacket+0x120>)
 8002dc6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8002dc8:	f005 f8a5 	bl	8007f16 <HAL_UART_Transmit>
}
 8002dcc:	bf00      	nop
 8002dce:	3750      	adds	r7, #80	@ 0x50
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dd6:	bf00      	nop
 8002dd8:	080114fc 	.word	0x080114fc
 8002ddc:	20000524 	.word	0x20000524

08002de0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002de0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002de4:	f7ff ff58 	bl	8002c98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002de8:	480c      	ldr	r0, [pc, #48]	@ (8002e1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002dea:	490d      	ldr	r1, [pc, #52]	@ (8002e20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002dec:	4a0d      	ldr	r2, [pc, #52]	@ (8002e24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002df0:	e002      	b.n	8002df8 <LoopCopyDataInit>

08002df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002df6:	3304      	adds	r3, #4

08002df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dfc:	d3f9      	bcc.n	8002df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002e28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e00:	4c0a      	ldr	r4, [pc, #40]	@ (8002e2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e04:	e001      	b.n	8002e0a <LoopFillZerobss>

08002e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e08:	3204      	adds	r2, #4

08002e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e0c:	d3fb      	bcc.n	8002e06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e0e:	f00b ff3d 	bl	800ec8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e12:	f7fe fe9d 	bl	8001b50 <main>
  bx  lr    
 8002e16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e20:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002e24:	08011a20 	.word	0x08011a20
  ldr r2, =_sbss
 8002e28:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002e2c:	20000ef8 	.word	0x20000ef8

08002e30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e30:	e7fe      	b.n	8002e30 <ADC_IRQHandler>
	...

08002e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e38:	4b0e      	ldr	r3, [pc, #56]	@ (8002e74 <HAL_Init+0x40>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e74 <HAL_Init+0x40>)
 8002e3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e44:	4b0b      	ldr	r3, [pc, #44]	@ (8002e74 <HAL_Init+0x40>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0a      	ldr	r2, [pc, #40]	@ (8002e74 <HAL_Init+0x40>)
 8002e4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e50:	4b08      	ldr	r3, [pc, #32]	@ (8002e74 <HAL_Init+0x40>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a07      	ldr	r2, [pc, #28]	@ (8002e74 <HAL_Init+0x40>)
 8002e56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e5c:	2003      	movs	r0, #3
 8002e5e:	f000 f94f 	bl	8003100 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e62:	2000      	movs	r0, #0
 8002e64:	f000 f808 	bl	8002e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e68:	f7ff fc1a 	bl	80026a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40023c00 	.word	0x40023c00

08002e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e80:	4b12      	ldr	r3, [pc, #72]	@ (8002ecc <HAL_InitTick+0x54>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b12      	ldr	r3, [pc, #72]	@ (8002ed0 <HAL_InitTick+0x58>)
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	4619      	mov	r1, r3
 8002e8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e96:	4618      	mov	r0, r3
 8002e98:	f000 f967 	bl	800316a <HAL_SYSTICK_Config>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e00e      	b.n	8002ec4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b0f      	cmp	r3, #15
 8002eaa:	d80a      	bhi.n	8002ec2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eac:	2200      	movs	r2, #0
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb4:	f000 f92f 	bl	8003116 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002eb8:	4a06      	ldr	r2, [pc, #24]	@ (8002ed4 <HAL_InitTick+0x5c>)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	e000      	b.n	8002ec4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	20000000 	.word	0x20000000
 8002ed0:	20000008 	.word	0x20000008
 8002ed4:	20000004 	.word	0x20000004

08002ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002edc:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <HAL_IncTick+0x20>)
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	4b06      	ldr	r3, [pc, #24]	@ (8002efc <HAL_IncTick+0x24>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	4a04      	ldr	r2, [pc, #16]	@ (8002efc <HAL_IncTick+0x24>)
 8002eea:	6013      	str	r3, [r2, #0]
}
 8002eec:	bf00      	nop
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	20000008 	.word	0x20000008
 8002efc:	200005ec 	.word	0x200005ec

08002f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  return uwTick;
 8002f04:	4b03      	ldr	r3, [pc, #12]	@ (8002f14 <HAL_GetTick+0x14>)
 8002f06:	681b      	ldr	r3, [r3, #0]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	200005ec 	.word	0x200005ec

08002f18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f20:	f7ff ffee 	bl	8002f00 <HAL_GetTick>
 8002f24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f30:	d005      	beq.n	8002f3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f32:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <HAL_Delay+0x44>)
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	461a      	mov	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f3e:	bf00      	nop
 8002f40:	f7ff ffde 	bl	8002f00 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d8f7      	bhi.n	8002f40 <HAL_Delay+0x28>
  {
  }
}
 8002f50:	bf00      	nop
 8002f52:	bf00      	nop
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	20000008 	.word	0x20000008

08002f60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f70:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f92:	4a04      	ldr	r2, [pc, #16]	@ (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	60d3      	str	r3, [r2, #12]
}
 8002f98:	bf00      	nop
 8002f9a:	3714      	adds	r7, #20
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fac:	4b04      	ldr	r3, [pc, #16]	@ (8002fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	0a1b      	lsrs	r3, r3, #8
 8002fb2:	f003 0307 	and.w	r3, r3, #7
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	db0b      	blt.n	8002fee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	4907      	ldr	r1, [pc, #28]	@ (8002ffc <__NVIC_EnableIRQ+0x38>)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	e000e100 	.word	0xe000e100

08003000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	6039      	str	r1, [r7, #0]
 800300a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	2b00      	cmp	r3, #0
 8003012:	db0a      	blt.n	800302a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	b2da      	uxtb	r2, r3
 8003018:	490c      	ldr	r1, [pc, #48]	@ (800304c <__NVIC_SetPriority+0x4c>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	0112      	lsls	r2, r2, #4
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	440b      	add	r3, r1
 8003024:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003028:	e00a      	b.n	8003040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	b2da      	uxtb	r2, r3
 800302e:	4908      	ldr	r1, [pc, #32]	@ (8003050 <__NVIC_SetPriority+0x50>)
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	3b04      	subs	r3, #4
 8003038:	0112      	lsls	r2, r2, #4
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	440b      	add	r3, r1
 800303e:	761a      	strb	r2, [r3, #24]
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000e100 	.word	0xe000e100
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003054:	b480      	push	{r7}
 8003056:	b089      	sub	sp, #36	@ 0x24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f1c3 0307 	rsb	r3, r3, #7
 800306e:	2b04      	cmp	r3, #4
 8003070:	bf28      	it	cs
 8003072:	2304      	movcs	r3, #4
 8003074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	3304      	adds	r3, #4
 800307a:	2b06      	cmp	r3, #6
 800307c:	d902      	bls.n	8003084 <NVIC_EncodePriority+0x30>
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	3b03      	subs	r3, #3
 8003082:	e000      	b.n	8003086 <NVIC_EncodePriority+0x32>
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	f04f 32ff 	mov.w	r2, #4294967295
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43da      	mvns	r2, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	401a      	ands	r2, r3
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800309c:	f04f 31ff 	mov.w	r1, #4294967295
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	fa01 f303 	lsl.w	r3, r1, r3
 80030a6:	43d9      	mvns	r1, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ac:	4313      	orrs	r3, r2
         );
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3724      	adds	r7, #36	@ 0x24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
	...

080030bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030cc:	d301      	bcc.n	80030d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ce:	2301      	movs	r3, #1
 80030d0:	e00f      	b.n	80030f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030d2:	4a0a      	ldr	r2, [pc, #40]	@ (80030fc <SysTick_Config+0x40>)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3b01      	subs	r3, #1
 80030d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030da:	210f      	movs	r1, #15
 80030dc:	f04f 30ff 	mov.w	r0, #4294967295
 80030e0:	f7ff ff8e 	bl	8003000 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030e4:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <SysTick_Config+0x40>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ea:	4b04      	ldr	r3, [pc, #16]	@ (80030fc <SysTick_Config+0x40>)
 80030ec:	2207      	movs	r2, #7
 80030ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	e000e010 	.word	0xe000e010

08003100 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff ff29 	bl	8002f60 <__NVIC_SetPriorityGrouping>
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003116:	b580      	push	{r7, lr}
 8003118:	b086      	sub	sp, #24
 800311a:	af00      	add	r7, sp, #0
 800311c:	4603      	mov	r3, r0
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	607a      	str	r2, [r7, #4]
 8003122:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003128:	f7ff ff3e 	bl	8002fa8 <__NVIC_GetPriorityGrouping>
 800312c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	68b9      	ldr	r1, [r7, #8]
 8003132:	6978      	ldr	r0, [r7, #20]
 8003134:	f7ff ff8e 	bl	8003054 <NVIC_EncodePriority>
 8003138:	4602      	mov	r2, r0
 800313a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800313e:	4611      	mov	r1, r2
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff5d 	bl	8003000 <__NVIC_SetPriority>
}
 8003146:	bf00      	nop
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	4603      	mov	r3, r0
 8003156:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff31 	bl	8002fc4 <__NVIC_EnableIRQ>
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7ff ffa2 	bl	80030bc <SysTick_Config>
 8003178:	4603      	mov	r3, r0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b084      	sub	sp, #16
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800318e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003190:	f7ff feb6 	bl	8002f00 <HAL_GetTick>
 8003194:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d008      	beq.n	80031b4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2280      	movs	r2, #128	@ 0x80
 80031a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e052      	b.n	800325a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0216 	bic.w	r2, r2, #22
 80031c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695a      	ldr	r2, [r3, #20]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031d2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d103      	bne.n	80031e4 <HAL_DMA_Abort+0x62>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d007      	beq.n	80031f4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0208 	bic.w	r2, r2, #8
 80031f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0201 	bic.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003204:	e013      	b.n	800322e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003206:	f7ff fe7b 	bl	8002f00 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b05      	cmp	r3, #5
 8003212:	d90c      	bls.n	800322e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2220      	movs	r2, #32
 8003218:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2203      	movs	r2, #3
 800321e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e015      	b.n	800325a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1e4      	bne.n	8003206 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003240:	223f      	movs	r2, #63	@ 0x3f
 8003242:	409a      	lsls	r2, r3
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003262:	b480      	push	{r7}
 8003264:	b083      	sub	sp, #12
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d004      	beq.n	8003280 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2280      	movs	r2, #128	@ 0x80
 800327a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e00c      	b.n	800329a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2205      	movs	r2, #5
 8003284:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0201 	bic.w	r2, r2, #1
 8003296:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b089      	sub	sp, #36	@ 0x24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032ba:	2300      	movs	r3, #0
 80032bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	e16b      	b.n	800359c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032c4:	2201      	movs	r2, #1
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	4013      	ands	r3, r2
 80032d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	429a      	cmp	r2, r3
 80032de:	f040 815a 	bne.w	8003596 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d005      	beq.n	80032fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d130      	bne.n	800335c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	2203      	movs	r2, #3
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003330:	2201      	movs	r2, #1
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4013      	ands	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	091b      	lsrs	r3, r3, #4
 8003346:	f003 0201 	and.w	r2, r3, #1
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	2b03      	cmp	r3, #3
 8003366:	d017      	beq.n	8003398 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	2203      	movs	r2, #3
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d123      	bne.n	80033ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	08da      	lsrs	r2, r3, #3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3208      	adds	r2, #8
 80033ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	220f      	movs	r2, #15
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4313      	orrs	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	08da      	lsrs	r2, r3, #3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3208      	adds	r2, #8
 80033e6:	69b9      	ldr	r1, [r7, #24]
 80033e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	2203      	movs	r2, #3
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f003 0203 	and.w	r2, r3, #3
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 80b4 	beq.w	8003596 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	4b60      	ldr	r3, [pc, #384]	@ (80035b4 <HAL_GPIO_Init+0x30c>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003436:	4a5f      	ldr	r2, [pc, #380]	@ (80035b4 <HAL_GPIO_Init+0x30c>)
 8003438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800343c:	6453      	str	r3, [r2, #68]	@ 0x44
 800343e:	4b5d      	ldr	r3, [pc, #372]	@ (80035b4 <HAL_GPIO_Init+0x30c>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800344a:	4a5b      	ldr	r2, [pc, #364]	@ (80035b8 <HAL_GPIO_Init+0x310>)
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	089b      	lsrs	r3, r3, #2
 8003450:	3302      	adds	r3, #2
 8003452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	220f      	movs	r2, #15
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43db      	mvns	r3, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4013      	ands	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a52      	ldr	r2, [pc, #328]	@ (80035bc <HAL_GPIO_Init+0x314>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d02b      	beq.n	80034ce <HAL_GPIO_Init+0x226>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a51      	ldr	r2, [pc, #324]	@ (80035c0 <HAL_GPIO_Init+0x318>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d025      	beq.n	80034ca <HAL_GPIO_Init+0x222>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a50      	ldr	r2, [pc, #320]	@ (80035c4 <HAL_GPIO_Init+0x31c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d01f      	beq.n	80034c6 <HAL_GPIO_Init+0x21e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a4f      	ldr	r2, [pc, #316]	@ (80035c8 <HAL_GPIO_Init+0x320>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d019      	beq.n	80034c2 <HAL_GPIO_Init+0x21a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a4e      	ldr	r2, [pc, #312]	@ (80035cc <HAL_GPIO_Init+0x324>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d013      	beq.n	80034be <HAL_GPIO_Init+0x216>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a4d      	ldr	r2, [pc, #308]	@ (80035d0 <HAL_GPIO_Init+0x328>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00d      	beq.n	80034ba <HAL_GPIO_Init+0x212>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a4c      	ldr	r2, [pc, #304]	@ (80035d4 <HAL_GPIO_Init+0x32c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d007      	beq.n	80034b6 <HAL_GPIO_Init+0x20e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a4b      	ldr	r2, [pc, #300]	@ (80035d8 <HAL_GPIO_Init+0x330>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d101      	bne.n	80034b2 <HAL_GPIO_Init+0x20a>
 80034ae:	2307      	movs	r3, #7
 80034b0:	e00e      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034b2:	2308      	movs	r3, #8
 80034b4:	e00c      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034b6:	2306      	movs	r3, #6
 80034b8:	e00a      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034ba:	2305      	movs	r3, #5
 80034bc:	e008      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034be:	2304      	movs	r3, #4
 80034c0:	e006      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034c2:	2303      	movs	r3, #3
 80034c4:	e004      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e002      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034ca:	2301      	movs	r3, #1
 80034cc:	e000      	b.n	80034d0 <HAL_GPIO_Init+0x228>
 80034ce:	2300      	movs	r3, #0
 80034d0:	69fa      	ldr	r2, [r7, #28]
 80034d2:	f002 0203 	and.w	r2, r2, #3
 80034d6:	0092      	lsls	r2, r2, #2
 80034d8:	4093      	lsls	r3, r2
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034e0:	4935      	ldr	r1, [pc, #212]	@ (80035b8 <HAL_GPIO_Init+0x310>)
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	089b      	lsrs	r3, r3, #2
 80034e6:	3302      	adds	r3, #2
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ee:	4b3b      	ldr	r3, [pc, #236]	@ (80035dc <HAL_GPIO_Init+0x334>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	43db      	mvns	r3, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	4013      	ands	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4313      	orrs	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003512:	4a32      	ldr	r2, [pc, #200]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003518:	4b30      	ldr	r3, [pc, #192]	@ (80035dc <HAL_GPIO_Init+0x334>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	43db      	mvns	r3, r3
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d003      	beq.n	800353c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800353c:	4a27      	ldr	r2, [pc, #156]	@ (80035dc <HAL_GPIO_Init+0x334>)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003542:	4b26      	ldr	r3, [pc, #152]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003566:	4a1d      	ldr	r2, [pc, #116]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800356c:	4b1b      	ldr	r3, [pc, #108]	@ (80035dc <HAL_GPIO_Init+0x334>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	43db      	mvns	r3, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4013      	ands	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003590:	4a12      	ldr	r2, [pc, #72]	@ (80035dc <HAL_GPIO_Init+0x334>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3301      	adds	r3, #1
 800359a:	61fb      	str	r3, [r7, #28]
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	2b0f      	cmp	r3, #15
 80035a0:	f67f ae90 	bls.w	80032c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035a4:	bf00      	nop
 80035a6:	bf00      	nop
 80035a8:	3724      	adds	r7, #36	@ 0x24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	40023800 	.word	0x40023800
 80035b8:	40013800 	.word	0x40013800
 80035bc:	40020000 	.word	0x40020000
 80035c0:	40020400 	.word	0x40020400
 80035c4:	40020800 	.word	0x40020800
 80035c8:	40020c00 	.word	0x40020c00
 80035cc:	40021000 	.word	0x40021000
 80035d0:	40021400 	.word	0x40021400
 80035d4:	40021800 	.word	0x40021800
 80035d8:	40021c00 	.word	0x40021c00
 80035dc:	40013c00 	.word	0x40013c00

080035e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	460b      	mov	r3, r1
 80035ea:	807b      	strh	r3, [r7, #2]
 80035ec:	4613      	mov	r3, r2
 80035ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035f0:	787b      	ldrb	r3, [r7, #1]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d003      	beq.n	80035fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035f6:	887a      	ldrh	r2, [r7, #2]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035fc:	e003      	b.n	8003606 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035fe:	887b      	ldrh	r3, [r7, #2]
 8003600:	041a      	lsls	r2, r3, #16
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	619a      	str	r2, [r3, #24]
}
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr

08003612 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b086      	sub	sp, #24
 8003616:	af02      	add	r7, sp, #8
 8003618:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e059      	b.n	80036d8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d106      	bne.n	8003644 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f008 fede 	bl	800c400 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2203      	movs	r2, #3
 8003648:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003652:	d102      	bne.n	800365a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4618      	mov	r0, r3
 8003660:	f005 fceb 	bl	800903a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6818      	ldr	r0, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	7c1a      	ldrb	r2, [r3, #16]
 800366c:	f88d 2000 	strb.w	r2, [sp]
 8003670:	3304      	adds	r3, #4
 8003672:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003674:	f005 fc6c 	bl	8008f50 <USB_CoreInit>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d005      	beq.n	800368a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2202      	movs	r2, #2
 8003682:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e026      	b.n	80036d8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2101      	movs	r1, #1
 8003690:	4618      	mov	r0, r3
 8003692:	f005 fce3 	bl	800905c <USB_SetCurrentMode>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d005      	beq.n	80036a8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e017      	b.n	80036d8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6818      	ldr	r0, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	7c1a      	ldrb	r2, [r3, #16]
 80036b0:	f88d 2000 	strb.w	r2, [sp]
 80036b4:	3304      	adds	r3, #4
 80036b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036b8:	f005 fe8c 	bl	80093d4 <USB_HostInit>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d005      	beq.n	80036ce <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2202      	movs	r2, #2
 80036c6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e004      	b.n	80036d8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80036e0:	b590      	push	{r4, r7, lr}
 80036e2:	b08b      	sub	sp, #44	@ 0x2c
 80036e4:	af04      	add	r7, sp, #16
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	4608      	mov	r0, r1
 80036ea:	4611      	mov	r1, r2
 80036ec:	461a      	mov	r2, r3
 80036ee:	4603      	mov	r3, r0
 80036f0:	70fb      	strb	r3, [r7, #3]
 80036f2:	460b      	mov	r3, r1
 80036f4:	70bb      	strb	r3, [r7, #2]
 80036f6:	4613      	mov	r3, r2
 80036f8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80036fa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80036fc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003704:	2b01      	cmp	r3, #1
 8003706:	d101      	bne.n	800370c <HAL_HCD_HC_Init+0x2c>
 8003708:	2302      	movs	r3, #2
 800370a:	e09d      	b.n	8003848 <HAL_HCD_HC_Init+0x168>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003714:	78fa      	ldrb	r2, [r7, #3]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	011b      	lsls	r3, r3, #4
 800371c:	1a9b      	subs	r3, r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	3319      	adds	r3, #25
 8003724:	2200      	movs	r2, #0
 8003726:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	4613      	mov	r3, r2
 800372e:	011b      	lsls	r3, r3, #4
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	3314      	adds	r3, #20
 8003738:	787a      	ldrb	r2, [r7, #1]
 800373a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800373c:	78fa      	ldrb	r2, [r7, #3]
 800373e:	6879      	ldr	r1, [r7, #4]
 8003740:	4613      	mov	r3, r2
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	1a9b      	subs	r3, r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	3315      	adds	r3, #21
 800374c:	78fa      	ldrb	r2, [r7, #3]
 800374e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003750:	78fa      	ldrb	r2, [r7, #3]
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	4613      	mov	r3, r2
 8003756:	011b      	lsls	r3, r3, #4
 8003758:	1a9b      	subs	r3, r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	3326      	adds	r3, #38	@ 0x26
 8003760:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003764:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003766:	78fa      	ldrb	r2, [r7, #3]
 8003768:	78bb      	ldrb	r3, [r7, #2]
 800376a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800376e:	b2d8      	uxtb	r0, r3
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	3316      	adds	r3, #22
 800377e:	4602      	mov	r2, r0
 8003780:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003782:	78fb      	ldrb	r3, [r7, #3]
 8003784:	4619      	mov	r1, r3
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 fbc8 	bl	8003f1c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800378c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003790:	2b00      	cmp	r3, #0
 8003792:	da0a      	bge.n	80037aa <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003794:	78fa      	ldrb	r2, [r7, #3]
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	4613      	mov	r3, r2
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	1a9b      	subs	r3, r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	440b      	add	r3, r1
 80037a2:	3317      	adds	r3, #23
 80037a4:	2201      	movs	r2, #1
 80037a6:	701a      	strb	r2, [r3, #0]
 80037a8:	e009      	b.n	80037be <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80037aa:	78fa      	ldrb	r2, [r7, #3]
 80037ac:	6879      	ldr	r1, [r7, #4]
 80037ae:	4613      	mov	r3, r2
 80037b0:	011b      	lsls	r3, r3, #4
 80037b2:	1a9b      	subs	r3, r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	440b      	add	r3, r1
 80037b8:	3317      	adds	r3, #23
 80037ba:	2200      	movs	r2, #0
 80037bc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f005 ff6a 	bl	800969c <USB_GetHostSpeed>
 80037c8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80037ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d10b      	bne.n	80037ea <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80037d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d107      	bne.n	80037ea <HAL_HCD_HC_Init+0x10a>
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d104      	bne.n	80037ea <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2bbc      	cmp	r3, #188	@ 0xbc
 80037e4:	d901      	bls.n	80037ea <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80037e6:	23bc      	movs	r3, #188	@ 0xbc
 80037e8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80037ea:	78fa      	ldrb	r2, [r7, #3]
 80037ec:	6879      	ldr	r1, [r7, #4]
 80037ee:	4613      	mov	r3, r2
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	1a9b      	subs	r3, r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	440b      	add	r3, r1
 80037f8:	3318      	adds	r3, #24
 80037fa:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80037fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003800:	78fa      	ldrb	r2, [r7, #3]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	b298      	uxth	r0, r3
 8003806:	6879      	ldr	r1, [r7, #4]
 8003808:	4613      	mov	r3, r2
 800380a:	011b      	lsls	r3, r3, #4
 800380c:	1a9b      	subs	r3, r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	440b      	add	r3, r1
 8003812:	3328      	adds	r3, #40	@ 0x28
 8003814:	4602      	mov	r2, r0
 8003816:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	b29b      	uxth	r3, r3
 8003820:	787c      	ldrb	r4, [r7, #1]
 8003822:	78ba      	ldrb	r2, [r7, #2]
 8003824:	78f9      	ldrb	r1, [r7, #3]
 8003826:	9302      	str	r3, [sp, #8]
 8003828:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	4623      	mov	r3, r4
 8003836:	f005 ff59 	bl	80096ec <USB_HC_Init>
 800383a:	4603      	mov	r3, r0
 800383c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003846:	7bfb      	ldrb	r3, [r7, #15]
}
 8003848:	4618      	mov	r0, r3
 800384a:	371c      	adds	r7, #28
 800384c:	46bd      	mov	sp, r7
 800384e:	bd90      	pop	{r4, r7, pc}

08003850 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	460b      	mov	r3, r1
 800385a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800385c:	2300      	movs	r3, #0
 800385e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003866:	2b01      	cmp	r3, #1
 8003868:	d101      	bne.n	800386e <HAL_HCD_HC_Halt+0x1e>
 800386a:	2302      	movs	r3, #2
 800386c:	e00f      	b.n	800388e <HAL_HCD_HC_Halt+0x3e>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	78fa      	ldrb	r2, [r7, #3]
 800387c:	4611      	mov	r1, r2
 800387e:	4618      	mov	r0, r3
 8003880:	f006 faeb 	bl	8009e5a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800388c:	7bfb      	ldrb	r3, [r7, #15]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
	...

08003898 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	4608      	mov	r0, r1
 80038a2:	4611      	mov	r1, r2
 80038a4:	461a      	mov	r2, r3
 80038a6:	4603      	mov	r3, r0
 80038a8:	70fb      	strb	r3, [r7, #3]
 80038aa:	460b      	mov	r3, r1
 80038ac:	70bb      	strb	r3, [r7, #2]
 80038ae:	4613      	mov	r3, r2
 80038b0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	3317      	adds	r3, #23
 80038c2:	78ba      	ldrb	r2, [r7, #2]
 80038c4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80038c6:	78fa      	ldrb	r2, [r7, #3]
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	1a9b      	subs	r3, r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	3326      	adds	r3, #38	@ 0x26
 80038d6:	787a      	ldrb	r2, [r7, #1]
 80038d8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80038da:	7c3b      	ldrb	r3, [r7, #16]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d114      	bne.n	800390a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	440b      	add	r3, r1
 80038ee:	332a      	adds	r3, #42	@ 0x2a
 80038f0:	2203      	movs	r2, #3
 80038f2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	1a9b      	subs	r3, r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	3319      	adds	r3, #25
 8003904:	7f3a      	ldrb	r2, [r7, #28]
 8003906:	701a      	strb	r2, [r3, #0]
 8003908:	e009      	b.n	800391e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	332a      	adds	r3, #42	@ 0x2a
 800391a:	2202      	movs	r2, #2
 800391c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800391e:	787b      	ldrb	r3, [r7, #1]
 8003920:	2b03      	cmp	r3, #3
 8003922:	f200 8102 	bhi.w	8003b2a <HAL_HCD_HC_SubmitRequest+0x292>
 8003926:	a201      	add	r2, pc, #4	@ (adr r2, 800392c <HAL_HCD_HC_SubmitRequest+0x94>)
 8003928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800392c:	0800393d 	.word	0x0800393d
 8003930:	08003b15 	.word	0x08003b15
 8003934:	08003a01 	.word	0x08003a01
 8003938:	08003a8b 	.word	0x08003a8b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800393c:	7c3b      	ldrb	r3, [r7, #16]
 800393e:	2b01      	cmp	r3, #1
 8003940:	f040 80f5 	bne.w	8003b2e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003944:	78bb      	ldrb	r3, [r7, #2]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d12d      	bne.n	80039a6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800394a:	8b3b      	ldrh	r3, [r7, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d109      	bne.n	8003964 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003950:	78fa      	ldrb	r2, [r7, #3]
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	4613      	mov	r3, r2
 8003956:	011b      	lsls	r3, r3, #4
 8003958:	1a9b      	subs	r3, r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	333d      	adds	r3, #61	@ 0x3d
 8003960:	2201      	movs	r2, #1
 8003962:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	333d      	adds	r3, #61	@ 0x3d
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10a      	bne.n	8003990 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800397a:	78fa      	ldrb	r2, [r7, #3]
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	011b      	lsls	r3, r3, #4
 8003982:	1a9b      	subs	r3, r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	440b      	add	r3, r1
 8003988:	332a      	adds	r3, #42	@ 0x2a
 800398a:	2200      	movs	r2, #0
 800398c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800398e:	e0ce      	b.n	8003b2e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003990:	78fa      	ldrb	r2, [r7, #3]
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	4613      	mov	r3, r2
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	1a9b      	subs	r3, r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	440b      	add	r3, r1
 800399e:	332a      	adds	r3, #42	@ 0x2a
 80039a0:	2202      	movs	r2, #2
 80039a2:	701a      	strb	r2, [r3, #0]
      break;
 80039a4:	e0c3      	b.n	8003b2e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	6879      	ldr	r1, [r7, #4]
 80039aa:	4613      	mov	r3, r2
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	331a      	adds	r3, #26
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	f040 80b8 	bne.w	8003b2e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80039be:	78fa      	ldrb	r2, [r7, #3]
 80039c0:	6879      	ldr	r1, [r7, #4]
 80039c2:	4613      	mov	r3, r2
 80039c4:	011b      	lsls	r3, r3, #4
 80039c6:	1a9b      	subs	r3, r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	440b      	add	r3, r1
 80039cc:	333c      	adds	r3, #60	@ 0x3c
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d10a      	bne.n	80039ea <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039d4:	78fa      	ldrb	r2, [r7, #3]
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	4613      	mov	r3, r2
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	1a9b      	subs	r3, r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	332a      	adds	r3, #42	@ 0x2a
 80039e4:	2200      	movs	r2, #0
 80039e6:	701a      	strb	r2, [r3, #0]
      break;
 80039e8:	e0a1      	b.n	8003b2e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80039ea:	78fa      	ldrb	r2, [r7, #3]
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	332a      	adds	r3, #42	@ 0x2a
 80039fa:	2202      	movs	r2, #2
 80039fc:	701a      	strb	r2, [r3, #0]
      break;
 80039fe:	e096      	b.n	8003b2e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003a00:	78bb      	ldrb	r3, [r7, #2]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d120      	bne.n	8003a48 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003a06:	78fa      	ldrb	r2, [r7, #3]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	333d      	adds	r3, #61	@ 0x3d
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10a      	bne.n	8003a32 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a1c:	78fa      	ldrb	r2, [r7, #3]
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	440b      	add	r3, r1
 8003a2a:	332a      	adds	r3, #42	@ 0x2a
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003a30:	e07e      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	332a      	adds	r3, #42	@ 0x2a
 8003a42:	2202      	movs	r2, #2
 8003a44:	701a      	strb	r2, [r3, #0]
      break;
 8003a46:	e073      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003a48:	78fa      	ldrb	r2, [r7, #3]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	1a9b      	subs	r3, r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	333c      	adds	r3, #60	@ 0x3c
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10a      	bne.n	8003a74 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a5e:	78fa      	ldrb	r2, [r7, #3]
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	011b      	lsls	r3, r3, #4
 8003a66:	1a9b      	subs	r3, r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	332a      	adds	r3, #42	@ 0x2a
 8003a6e:	2200      	movs	r2, #0
 8003a70:	701a      	strb	r2, [r3, #0]
      break;
 8003a72:	e05d      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a74:	78fa      	ldrb	r2, [r7, #3]
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	011b      	lsls	r3, r3, #4
 8003a7c:	1a9b      	subs	r3, r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	332a      	adds	r3, #42	@ 0x2a
 8003a84:	2202      	movs	r2, #2
 8003a86:	701a      	strb	r2, [r3, #0]
      break;
 8003a88:	e052      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003a8a:	78bb      	ldrb	r3, [r7, #2]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d120      	bne.n	8003ad2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	1a9b      	subs	r3, r3, r2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	333d      	adds	r3, #61	@ 0x3d
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d10a      	bne.n	8003abc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003aa6:	78fa      	ldrb	r2, [r7, #3]
 8003aa8:	6879      	ldr	r1, [r7, #4]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	011b      	lsls	r3, r3, #4
 8003aae:	1a9b      	subs	r3, r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	440b      	add	r3, r1
 8003ab4:	332a      	adds	r3, #42	@ 0x2a
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003aba:	e039      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	1a9b      	subs	r3, r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	332a      	adds	r3, #42	@ 0x2a
 8003acc:	2202      	movs	r2, #2
 8003ace:	701a      	strb	r2, [r3, #0]
      break;
 8003ad0:	e02e      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003ad2:	78fa      	ldrb	r2, [r7, #3]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	440b      	add	r3, r1
 8003ae0:	333c      	adds	r3, #60	@ 0x3c
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10a      	bne.n	8003afe <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	1a9b      	subs	r3, r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	440b      	add	r3, r1
 8003af6:	332a      	adds	r3, #42	@ 0x2a
 8003af8:	2200      	movs	r2, #0
 8003afa:	701a      	strb	r2, [r3, #0]
      break;
 8003afc:	e018      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003afe:	78fa      	ldrb	r2, [r7, #3]
 8003b00:	6879      	ldr	r1, [r7, #4]
 8003b02:	4613      	mov	r3, r2
 8003b04:	011b      	lsls	r3, r3, #4
 8003b06:	1a9b      	subs	r3, r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	332a      	adds	r3, #42	@ 0x2a
 8003b0e:	2202      	movs	r2, #2
 8003b10:	701a      	strb	r2, [r3, #0]
      break;
 8003b12:	e00d      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b14:	78fa      	ldrb	r2, [r7, #3]
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	1a9b      	subs	r3, r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	440b      	add	r3, r1
 8003b22:	332a      	adds	r3, #42	@ 0x2a
 8003b24:	2200      	movs	r2, #0
 8003b26:	701a      	strb	r2, [r3, #0]
      break;
 8003b28:	e002      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003b2a:	bf00      	nop
 8003b2c:	e000      	b.n	8003b30 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003b2e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003b30:	78fa      	ldrb	r2, [r7, #3]
 8003b32:	6879      	ldr	r1, [r7, #4]
 8003b34:	4613      	mov	r3, r2
 8003b36:	011b      	lsls	r3, r3, #4
 8003b38:	1a9b      	subs	r3, r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	440b      	add	r3, r1
 8003b3e:	332c      	adds	r3, #44	@ 0x2c
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003b44:	78fa      	ldrb	r2, [r7, #3]
 8003b46:	8b39      	ldrh	r1, [r7, #24]
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4403      	add	r3, r0
 8003b54:	3334      	adds	r3, #52	@ 0x34
 8003b56:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003b58:	78fa      	ldrb	r2, [r7, #3]
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	1a9b      	subs	r3, r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	334c      	adds	r3, #76	@ 0x4c
 8003b68:	2200      	movs	r2, #0
 8003b6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003b6c:	78fa      	ldrb	r2, [r7, #3]
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	4613      	mov	r3, r2
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	1a9b      	subs	r3, r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	440b      	add	r3, r1
 8003b7a:	3338      	adds	r3, #56	@ 0x38
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003b80:	78fa      	ldrb	r2, [r7, #3]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	1a9b      	subs	r3, r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	3315      	adds	r3, #21
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003b94:	78fa      	ldrb	r2, [r7, #3]
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	011b      	lsls	r3, r3, #4
 8003b9c:	1a9b      	subs	r3, r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	334d      	adds	r3, #77	@ 0x4d
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6818      	ldr	r0, [r3, #0]
 8003bac:	78fa      	ldrb	r2, [r7, #3]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	1a9b      	subs	r3, r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	3310      	adds	r3, #16
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	4413      	add	r3, r2
 8003bbc:	1d19      	adds	r1, r3, #4
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	799b      	ldrb	r3, [r3, #6]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	f005 febe 	bl	8009944 <USB_HC_StartXfer>
 8003bc8:	4603      	mov	r3, r0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop

08003bd4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f005 fbac 	bl	8009348 <USB_GetMode>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	f040 80fb 	bne.w	8003dee <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f005 fb6f 	bl	80092e0 <USB_ReadInterrupts>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 80f1 	beq.w	8003dec <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f005 fb66 	bl	80092e0 <USB_ReadInterrupts>
 8003c14:	4603      	mov	r3, r0
 8003c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c1e:	d104      	bne.n	8003c2a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003c28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f005 fb56 	bl	80092e0 <USB_ReadInterrupts>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c3e:	d104      	bne.n	8003c4a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003c48:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f005 fb46 	bl	80092e0 <USB_ReadInterrupts>
 8003c54:	4603      	mov	r3, r0
 8003c56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c5e:	d104      	bne.n	8003c6a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003c68:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f005 fb36 	bl	80092e0 <USB_ReadInterrupts>
 8003c74:	4603      	mov	r3, r0
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d103      	bne.n	8003c86 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2202      	movs	r2, #2
 8003c84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f005 fb28 	bl	80092e0 <USB_ReadInterrupts>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c9a:	d120      	bne.n	8003cde <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003ca4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d113      	bne.n	8003cde <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003cb6:	2110      	movs	r1, #16
 8003cb8:	6938      	ldr	r0, [r7, #16]
 8003cba:	f005 fa1b 	bl	80090f4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003cbe:	6938      	ldr	r0, [r7, #16]
 8003cc0:	f005 fa4a 	bl	8009158 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	7a5b      	ldrb	r3, [r3, #9]
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d105      	bne.n	8003cd8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f005 fc42 	bl	800955c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f008 fc0f 	bl	800c4fc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f005 fafc 	bl	80092e0 <USB_ReadInterrupts>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cf2:	d102      	bne.n	8003cfa <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f001 fd4d 	bl	8005794 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f005 faee 	bl	80092e0 <USB_ReadInterrupts>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f003 0308 	and.w	r3, r3, #8
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d106      	bne.n	8003d1c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f008 fbd8 	bl	800c4c4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2208      	movs	r2, #8
 8003d1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4618      	mov	r0, r3
 8003d22:	f005 fadd 	bl	80092e0 <USB_ReadInterrupts>
 8003d26:	4603      	mov	r3, r0
 8003d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d30:	d139      	bne.n	8003da6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f006 f87e 	bl	8009e38 <USB_HC_ReadInterrupt>
 8003d3c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003d3e:	2300      	movs	r3, #0
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	e025      	b.n	8003d90 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	f003 030f 	and.w	r3, r3, #15
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d018      	beq.n	8003d8a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	015a      	lsls	r2, r3, #5
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	4413      	add	r3, r2
 8003d60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d6e:	d106      	bne.n	8003d7e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f905 	bl	8003f86 <HCD_HC_IN_IRQHandler>
 8003d7c:	e005      	b.n	8003d8a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	4619      	mov	r1, r3
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 ff67 	bl	8004c58 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	617b      	str	r3, [r7, #20]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	795b      	ldrb	r3, [r3, #5]
 8003d94:	461a      	mov	r2, r3
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d3d3      	bcc.n	8003d44 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003da4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f005 fa98 	bl	80092e0 <USB_ReadInterrupts>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f003 0310 	and.w	r3, r3, #16
 8003db6:	2b10      	cmp	r3, #16
 8003db8:	d101      	bne.n	8003dbe <HAL_HCD_IRQHandler+0x1ea>
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e000      	b.n	8003dc0 <HAL_HCD_IRQHandler+0x1ec>
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d014      	beq.n	8003dee <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699a      	ldr	r2, [r3, #24]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0210 	bic.w	r2, r2, #16
 8003dd2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f001 fbfe 	bl	80055d6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	699a      	ldr	r2, [r3, #24]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f042 0210 	orr.w	r2, r2, #16
 8003de8:	619a      	str	r2, [r3, #24]
 8003dea:	e000      	b.n	8003dee <HAL_HCD_IRQHandler+0x21a>
      return;
 8003dec:	bf00      	nop
    }
  }
}
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <HAL_HCD_Start+0x16>
 8003e06:	2302      	movs	r3, #2
 8003e08:	e013      	b.n	8003e32 <HAL_HCD_Start+0x3e>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2101      	movs	r1, #1
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f005 fc06 	bl	800962a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f005 f8f8 	bl	8009018 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b082      	sub	sp, #8
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d101      	bne.n	8003e50 <HAL_HCD_Stop+0x16>
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	e00d      	b.n	8003e6c <HAL_HCD_Stop+0x32>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f006 f959 	bl	800a114 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f005 fba8 	bl	80095d6 <USB_ResetPort>
 8003e86:	4603      	mov	r3, r0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3708      	adds	r7, #8
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	460b      	mov	r3, r1
 8003e9a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003e9c:	78fa      	ldrb	r2, [r7, #3]
 8003e9e:	6879      	ldr	r1, [r7, #4]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	011b      	lsls	r3, r3, #4
 8003ea4:	1a9b      	subs	r3, r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	440b      	add	r3, r1
 8003eaa:	334c      	adds	r3, #76	@ 0x4c
 8003eac:	781b      	ldrb	r3, [r3, #0]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003ec6:	78fa      	ldrb	r2, [r7, #3]
 8003ec8:	6879      	ldr	r1, [r7, #4]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	011b      	lsls	r3, r3, #4
 8003ece:	1a9b      	subs	r3, r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	440b      	add	r3, r1
 8003ed4:	3338      	adds	r3, #56	@ 0x38
 8003ed6:	681b      	ldr	r3, [r3, #0]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f005 fbea 	bl	80096ca <USB_GetCurrentFrame>
 8003ef6:	4603      	mov	r3, r0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f005 fbc5 	bl	800969c <USB_GetHostSpeed>
 8003f12:	4603      	mov	r3, r0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003f28:	78fa      	ldrb	r2, [r7, #3]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	331a      	adds	r3, #26
 8003f38:	2200      	movs	r2, #0
 8003f3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003f3c:	78fa      	ldrb	r2, [r7, #3]
 8003f3e:	6879      	ldr	r1, [r7, #4]
 8003f40:	4613      	mov	r3, r2
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	331b      	adds	r3, #27
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003f50:	78fa      	ldrb	r2, [r7, #3]
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	4613      	mov	r3, r2
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	3325      	adds	r3, #37	@ 0x25
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	3324      	adds	r3, #36	@ 0x24
 8003f74:	2200      	movs	r2, #0
 8003f76:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b086      	sub	sp, #24
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
 8003f8e:	460b      	mov	r3, r1
 8003f90:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	78fa      	ldrb	r2, [r7, #3]
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f005 f9ae 	bl	8009306 <USB_ReadChInterrupts>
 8003faa:	4603      	mov	r3, r0
 8003fac:	f003 0304 	and.w	r3, r3, #4
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d11a      	bne.n	8003fea <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003fb4:	78fb      	ldrb	r3, [r7, #3]
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4413      	add	r3, r2
 8003fbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	2304      	movs	r3, #4
 8003fc4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003fc6:	78fa      	ldrb	r2, [r7, #3]
 8003fc8:	6879      	ldr	r1, [r7, #4]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	011b      	lsls	r3, r3, #4
 8003fce:	1a9b      	subs	r3, r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	440b      	add	r3, r1
 8003fd4:	334d      	adds	r3, #77	@ 0x4d
 8003fd6:	2207      	movs	r2, #7
 8003fd8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	4611      	mov	r1, r2
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f005 ff39 	bl	8009e5a <USB_HC_Halt>
 8003fe8:	e09e      	b.n	8004128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	78fa      	ldrb	r2, [r7, #3]
 8003ff0:	4611      	mov	r1, r2
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f005 f987 	bl	8009306 <USB_ReadChInterrupts>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004002:	d11b      	bne.n	800403c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004004:	78fb      	ldrb	r3, [r7, #3]
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	4413      	add	r3, r2
 800400c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004010:	461a      	mov	r2, r3
 8004012:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004016:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8004018:	78fa      	ldrb	r2, [r7, #3]
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	4613      	mov	r3, r2
 800401e:	011b      	lsls	r3, r3, #4
 8004020:	1a9b      	subs	r3, r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	334d      	adds	r3, #77	@ 0x4d
 8004028:	2208      	movs	r2, #8
 800402a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	78fa      	ldrb	r2, [r7, #3]
 8004032:	4611      	mov	r1, r2
 8004034:	4618      	mov	r0, r3
 8004036:	f005 ff10 	bl	8009e5a <USB_HC_Halt>
 800403a:	e075      	b.n	8004128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	78fa      	ldrb	r2, [r7, #3]
 8004042:	4611      	mov	r1, r2
 8004044:	4618      	mov	r0, r3
 8004046:	f005 f95e 	bl	8009306 <USB_ReadChInterrupts>
 800404a:	4603      	mov	r3, r0
 800404c:	f003 0308 	and.w	r3, r3, #8
 8004050:	2b08      	cmp	r3, #8
 8004052:	d11a      	bne.n	800408a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004054:	78fb      	ldrb	r3, [r7, #3]
 8004056:	015a      	lsls	r2, r3, #5
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4413      	add	r3, r2
 800405c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004060:	461a      	mov	r2, r3
 8004062:	2308      	movs	r3, #8
 8004064:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004066:	78fa      	ldrb	r2, [r7, #3]
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	4613      	mov	r3, r2
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	1a9b      	subs	r3, r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	440b      	add	r3, r1
 8004074:	334d      	adds	r3, #77	@ 0x4d
 8004076:	2206      	movs	r2, #6
 8004078:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	78fa      	ldrb	r2, [r7, #3]
 8004080:	4611      	mov	r1, r2
 8004082:	4618      	mov	r0, r3
 8004084:	f005 fee9 	bl	8009e5a <USB_HC_Halt>
 8004088:	e04e      	b.n	8004128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	78fa      	ldrb	r2, [r7, #3]
 8004090:	4611      	mov	r1, r2
 8004092:	4618      	mov	r0, r3
 8004094:	f005 f937 	bl	8009306 <USB_ReadChInterrupts>
 8004098:	4603      	mov	r3, r0
 800409a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800409e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040a2:	d11b      	bne.n	80040dc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	015a      	lsls	r2, r3, #5
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	4413      	add	r3, r2
 80040ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040b0:	461a      	mov	r2, r3
 80040b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80040b8:	78fa      	ldrb	r2, [r7, #3]
 80040ba:	6879      	ldr	r1, [r7, #4]
 80040bc:	4613      	mov	r3, r2
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	1a9b      	subs	r3, r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	440b      	add	r3, r1
 80040c6:	334d      	adds	r3, #77	@ 0x4d
 80040c8:	2209      	movs	r2, #9
 80040ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	78fa      	ldrb	r2, [r7, #3]
 80040d2:	4611      	mov	r1, r2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f005 fec0 	bl	8009e5a <USB_HC_Halt>
 80040da:	e025      	b.n	8004128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	78fa      	ldrb	r2, [r7, #3]
 80040e2:	4611      	mov	r1, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f005 f90e 	bl	8009306 <USB_ReadChInterrupts>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f0:	2b80      	cmp	r3, #128	@ 0x80
 80040f2:	d119      	bne.n	8004128 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80040f4:	78fb      	ldrb	r3, [r7, #3]
 80040f6:	015a      	lsls	r2, r3, #5
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	4413      	add	r3, r2
 80040fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004100:	461a      	mov	r2, r3
 8004102:	2380      	movs	r3, #128	@ 0x80
 8004104:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	334d      	adds	r3, #77	@ 0x4d
 8004116:	2207      	movs	r2, #7
 8004118:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	78fa      	ldrb	r2, [r7, #3]
 8004120:	4611      	mov	r1, r2
 8004122:	4618      	mov	r0, r3
 8004124:	f005 fe99 	bl	8009e5a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	78fa      	ldrb	r2, [r7, #3]
 800412e:	4611      	mov	r1, r2
 8004130:	4618      	mov	r0, r3
 8004132:	f005 f8e8 	bl	8009306 <USB_ReadChInterrupts>
 8004136:	4603      	mov	r3, r0
 8004138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800413c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004140:	d112      	bne.n	8004168 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	78fa      	ldrb	r2, [r7, #3]
 8004148:	4611      	mov	r1, r2
 800414a:	4618      	mov	r0, r3
 800414c:	f005 fe85 	bl	8009e5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004150:	78fb      	ldrb	r3, [r7, #3]
 8004152:	015a      	lsls	r2, r3, #5
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	4413      	add	r3, r2
 8004158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800415c:	461a      	mov	r2, r3
 800415e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004162:	6093      	str	r3, [r2, #8]
 8004164:	f000 bd75 	b.w	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	78fa      	ldrb	r2, [r7, #3]
 800416e:	4611      	mov	r1, r2
 8004170:	4618      	mov	r0, r3
 8004172:	f005 f8c8 	bl	8009306 <USB_ReadChInterrupts>
 8004176:	4603      	mov	r3, r0
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b01      	cmp	r3, #1
 800417e:	f040 8128 	bne.w	80043d2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004182:	78fb      	ldrb	r3, [r7, #3]
 8004184:	015a      	lsls	r2, r3, #5
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	4413      	add	r3, r2
 800418a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800418e:	461a      	mov	r2, r3
 8004190:	2320      	movs	r3, #32
 8004192:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004194:	78fa      	ldrb	r2, [r7, #3]
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	331b      	adds	r3, #27
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d119      	bne.n	80041de <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80041aa:	78fa      	ldrb	r2, [r7, #3]
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	331b      	adds	r3, #27
 80041ba:	2200      	movs	r2, #0
 80041bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80041be:	78fb      	ldrb	r3, [r7, #3]
 80041c0:	015a      	lsls	r2, r3, #5
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	4413      	add	r3, r2
 80041c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	78fa      	ldrb	r2, [r7, #3]
 80041ce:	0151      	lsls	r1, r2, #5
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	440a      	add	r2, r1
 80041d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041dc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	799b      	ldrb	r3, [r3, #6]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d01b      	beq.n	800421e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80041e6:	78fa      	ldrb	r2, [r7, #3]
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	4613      	mov	r3, r2
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	1a9b      	subs	r3, r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	440b      	add	r3, r1
 80041f4:	3330      	adds	r3, #48	@ 0x30
 80041f6:	6819      	ldr	r1, [r3, #0]
 80041f8:	78fb      	ldrb	r3, [r7, #3]
 80041fa:	015a      	lsls	r2, r3, #5
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	4413      	add	r3, r2
 8004200:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420a:	78fa      	ldrb	r2, [r7, #3]
 800420c:	1ac9      	subs	r1, r1, r3
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	1a9b      	subs	r3, r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	4403      	add	r3, r0
 800421a:	3338      	adds	r3, #56	@ 0x38
 800421c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	440b      	add	r3, r1
 800422c:	334d      	adds	r3, #77	@ 0x4d
 800422e:	2201      	movs	r2, #1
 8004230:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004232:	78fa      	ldrb	r2, [r7, #3]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	4613      	mov	r3, r2
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	440b      	add	r3, r1
 8004240:	3344      	adds	r3, #68	@ 0x44
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004246:	78fb      	ldrb	r3, [r7, #3]
 8004248:	015a      	lsls	r2, r3, #5
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	4413      	add	r3, r2
 800424e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004252:	461a      	mov	r2, r3
 8004254:	2301      	movs	r3, #1
 8004256:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004258:	78fa      	ldrb	r2, [r7, #3]
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	4613      	mov	r3, r2
 800425e:	011b      	lsls	r3, r3, #4
 8004260:	1a9b      	subs	r3, r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	440b      	add	r3, r1
 8004266:	3326      	adds	r3, #38	@ 0x26
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00a      	beq.n	8004284 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800426e:	78fa      	ldrb	r2, [r7, #3]
 8004270:	6879      	ldr	r1, [r7, #4]
 8004272:	4613      	mov	r3, r2
 8004274:	011b      	lsls	r3, r3, #4
 8004276:	1a9b      	subs	r3, r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	3326      	adds	r3, #38	@ 0x26
 800427e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004280:	2b02      	cmp	r3, #2
 8004282:	d110      	bne.n	80042a6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	78fa      	ldrb	r2, [r7, #3]
 800428a:	4611      	mov	r1, r2
 800428c:	4618      	mov	r0, r3
 800428e:	f005 fde4 	bl	8009e5a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004292:	78fb      	ldrb	r3, [r7, #3]
 8004294:	015a      	lsls	r2, r3, #5
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4413      	add	r3, r2
 800429a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800429e:	461a      	mov	r2, r3
 80042a0:	2310      	movs	r3, #16
 80042a2:	6093      	str	r3, [r2, #8]
 80042a4:	e03d      	b.n	8004322 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	3326      	adds	r3, #38	@ 0x26
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b03      	cmp	r3, #3
 80042ba:	d00a      	beq.n	80042d2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80042bc:	78fa      	ldrb	r2, [r7, #3]
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	4613      	mov	r3, r2
 80042c2:	011b      	lsls	r3, r3, #4
 80042c4:	1a9b      	subs	r3, r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	3326      	adds	r3, #38	@ 0x26
 80042cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d127      	bne.n	8004322 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80042d2:	78fb      	ldrb	r3, [r7, #3]
 80042d4:	015a      	lsls	r2, r3, #5
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	4413      	add	r3, r2
 80042da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	78fa      	ldrb	r2, [r7, #3]
 80042e2:	0151      	lsls	r1, r2, #5
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	440a      	add	r2, r1
 80042e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80042f0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80042f2:	78fa      	ldrb	r2, [r7, #3]
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	4613      	mov	r3, r2
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	334c      	adds	r3, #76	@ 0x4c
 8004302:	2201      	movs	r2, #1
 8004304:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004306:	78fa      	ldrb	r2, [r7, #3]
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	4613      	mov	r3, r2
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	1a9b      	subs	r3, r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	440b      	add	r3, r1
 8004314:	334c      	adds	r3, #76	@ 0x4c
 8004316:	781a      	ldrb	r2, [r3, #0]
 8004318:	78fb      	ldrb	r3, [r7, #3]
 800431a:	4619      	mov	r1, r3
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f008 f8fb 	bl	800c518 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	799b      	ldrb	r3, [r3, #6]
 8004326:	2b01      	cmp	r3, #1
 8004328:	d13b      	bne.n	80043a2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800432a:	78fa      	ldrb	r2, [r7, #3]
 800432c:	6879      	ldr	r1, [r7, #4]
 800432e:	4613      	mov	r3, r2
 8004330:	011b      	lsls	r3, r3, #4
 8004332:	1a9b      	subs	r3, r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	440b      	add	r3, r1
 8004338:	3338      	adds	r3, #56	@ 0x38
 800433a:	6819      	ldr	r1, [r3, #0]
 800433c:	78fa      	ldrb	r2, [r7, #3]
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	4613      	mov	r3, r2
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	1a9b      	subs	r3, r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4403      	add	r3, r0
 800434a:	3328      	adds	r3, #40	@ 0x28
 800434c:	881b      	ldrh	r3, [r3, #0]
 800434e:	440b      	add	r3, r1
 8004350:	1e59      	subs	r1, r3, #1
 8004352:	78fa      	ldrb	r2, [r7, #3]
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	4613      	mov	r3, r2
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	1a9b      	subs	r3, r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	4403      	add	r3, r0
 8004360:	3328      	adds	r3, #40	@ 0x28
 8004362:	881b      	ldrh	r3, [r3, #0]
 8004364:	fbb1 f3f3 	udiv	r3, r1, r3
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 8470 	beq.w	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004372:	78fa      	ldrb	r2, [r7, #3]
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	4613      	mov	r3, r2
 8004378:	011b      	lsls	r3, r3, #4
 800437a:	1a9b      	subs	r3, r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	440b      	add	r3, r1
 8004380:	333c      	adds	r3, #60	@ 0x3c
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	78fa      	ldrb	r2, [r7, #3]
 8004386:	f083 0301 	eor.w	r3, r3, #1
 800438a:	b2d8      	uxtb	r0, r3
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	4613      	mov	r3, r2
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	1a9b      	subs	r3, r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	333c      	adds	r3, #60	@ 0x3c
 800439a:	4602      	mov	r2, r0
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	f000 bc58 	b.w	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80043a2:	78fa      	ldrb	r2, [r7, #3]
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	4613      	mov	r3, r2
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	1a9b      	subs	r3, r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	440b      	add	r3, r1
 80043b0:	333c      	adds	r3, #60	@ 0x3c
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	78fa      	ldrb	r2, [r7, #3]
 80043b6:	f083 0301 	eor.w	r3, r3, #1
 80043ba:	b2d8      	uxtb	r0, r3
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	011b      	lsls	r3, r3, #4
 80043c2:	1a9b      	subs	r3, r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	333c      	adds	r3, #60	@ 0x3c
 80043ca:	4602      	mov	r2, r0
 80043cc:	701a      	strb	r2, [r3, #0]
 80043ce:	f000 bc40 	b.w	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	78fa      	ldrb	r2, [r7, #3]
 80043d8:	4611      	mov	r1, r2
 80043da:	4618      	mov	r0, r3
 80043dc:	f004 ff93 	bl	8009306 <USB_ReadChInterrupts>
 80043e0:	4603      	mov	r3, r0
 80043e2:	f003 0320 	and.w	r3, r3, #32
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	d131      	bne.n	800444e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80043ea:	78fb      	ldrb	r3, [r7, #3]
 80043ec:	015a      	lsls	r2, r3, #5
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	4413      	add	r3, r2
 80043f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043f6:	461a      	mov	r2, r3
 80043f8:	2320      	movs	r3, #32
 80043fa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80043fc:	78fa      	ldrb	r2, [r7, #3]
 80043fe:	6879      	ldr	r1, [r7, #4]
 8004400:	4613      	mov	r3, r2
 8004402:	011b      	lsls	r3, r3, #4
 8004404:	1a9b      	subs	r3, r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	331a      	adds	r3, #26
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	2b01      	cmp	r3, #1
 8004410:	f040 841f 	bne.w	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004414:	78fa      	ldrb	r2, [r7, #3]
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	4613      	mov	r3, r2
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	1a9b      	subs	r3, r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	331b      	adds	r3, #27
 8004424:	2201      	movs	r2, #1
 8004426:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004428:	78fa      	ldrb	r2, [r7, #3]
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	1a9b      	subs	r3, r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	334d      	adds	r3, #77	@ 0x4d
 8004438:	2203      	movs	r2, #3
 800443a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	78fa      	ldrb	r2, [r7, #3]
 8004442:	4611      	mov	r1, r2
 8004444:	4618      	mov	r0, r3
 8004446:	f005 fd08 	bl	8009e5a <USB_HC_Halt>
 800444a:	f000 bc02 	b.w	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	78fa      	ldrb	r2, [r7, #3]
 8004454:	4611      	mov	r1, r2
 8004456:	4618      	mov	r0, r3
 8004458:	f004 ff55 	bl	8009306 <USB_ReadChInterrupts>
 800445c:	4603      	mov	r3, r0
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b02      	cmp	r3, #2
 8004464:	f040 8305 	bne.w	8004a72 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004468:	78fb      	ldrb	r3, [r7, #3]
 800446a:	015a      	lsls	r2, r3, #5
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	4413      	add	r3, r2
 8004470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004474:	461a      	mov	r2, r3
 8004476:	2302      	movs	r3, #2
 8004478:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800447a:	78fa      	ldrb	r2, [r7, #3]
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	4613      	mov	r3, r2
 8004480:	011b      	lsls	r3, r3, #4
 8004482:	1a9b      	subs	r3, r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	440b      	add	r3, r1
 8004488:	334d      	adds	r3, #77	@ 0x4d
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d114      	bne.n	80044ba <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004490:	78fa      	ldrb	r2, [r7, #3]
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	334d      	adds	r3, #77	@ 0x4d
 80044a0:	2202      	movs	r2, #2
 80044a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	334c      	adds	r3, #76	@ 0x4c
 80044b4:	2201      	movs	r2, #1
 80044b6:	701a      	strb	r2, [r3, #0]
 80044b8:	e2cc      	b.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	4613      	mov	r3, r2
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	440b      	add	r3, r1
 80044c8:	334d      	adds	r3, #77	@ 0x4d
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b06      	cmp	r3, #6
 80044ce:	d114      	bne.n	80044fa <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	334d      	adds	r3, #77	@ 0x4d
 80044e0:	2202      	movs	r2, #2
 80044e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4613      	mov	r3, r2
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	334c      	adds	r3, #76	@ 0x4c
 80044f4:	2205      	movs	r2, #5
 80044f6:	701a      	strb	r2, [r3, #0]
 80044f8:	e2ac      	b.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80044fa:	78fa      	ldrb	r2, [r7, #3]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	1a9b      	subs	r3, r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	334d      	adds	r3, #77	@ 0x4d
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	2b07      	cmp	r3, #7
 800450e:	d00b      	beq.n	8004528 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004510:	78fa      	ldrb	r2, [r7, #3]
 8004512:	6879      	ldr	r1, [r7, #4]
 8004514:	4613      	mov	r3, r2
 8004516:	011b      	lsls	r3, r3, #4
 8004518:	1a9b      	subs	r3, r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	440b      	add	r3, r1
 800451e:	334d      	adds	r3, #77	@ 0x4d
 8004520:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004522:	2b09      	cmp	r3, #9
 8004524:	f040 80a6 	bne.w	8004674 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004528:	78fa      	ldrb	r2, [r7, #3]
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	4613      	mov	r3, r2
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	1a9b      	subs	r3, r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	334d      	adds	r3, #77	@ 0x4d
 8004538:	2202      	movs	r2, #2
 800453a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800453c:	78fa      	ldrb	r2, [r7, #3]
 800453e:	6879      	ldr	r1, [r7, #4]
 8004540:	4613      	mov	r3, r2
 8004542:	011b      	lsls	r3, r3, #4
 8004544:	1a9b      	subs	r3, r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	440b      	add	r3, r1
 800454a:	3344      	adds	r3, #68	@ 0x44
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	1c59      	adds	r1, r3, #1
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	4403      	add	r3, r0
 800455c:	3344      	adds	r3, #68	@ 0x44
 800455e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004560:	78fa      	ldrb	r2, [r7, #3]
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	4613      	mov	r3, r2
 8004566:	011b      	lsls	r3, r3, #4
 8004568:	1a9b      	subs	r3, r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	3344      	adds	r3, #68	@ 0x44
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b02      	cmp	r3, #2
 8004574:	d943      	bls.n	80045fe <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004576:	78fa      	ldrb	r2, [r7, #3]
 8004578:	6879      	ldr	r1, [r7, #4]
 800457a:	4613      	mov	r3, r2
 800457c:	011b      	lsls	r3, r3, #4
 800457e:	1a9b      	subs	r3, r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	440b      	add	r3, r1
 8004584:	3344      	adds	r3, #68	@ 0x44
 8004586:	2200      	movs	r2, #0
 8004588:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800458a:	78fa      	ldrb	r2, [r7, #3]
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	4613      	mov	r3, r2
 8004590:	011b      	lsls	r3, r3, #4
 8004592:	1a9b      	subs	r3, r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	440b      	add	r3, r1
 8004598:	331a      	adds	r3, #26
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	2b01      	cmp	r3, #1
 800459e:	d123      	bne.n	80045e8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80045a0:	78fa      	ldrb	r2, [r7, #3]
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	4613      	mov	r3, r2
 80045a6:	011b      	lsls	r3, r3, #4
 80045a8:	1a9b      	subs	r3, r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	331b      	adds	r3, #27
 80045b0:	2200      	movs	r2, #0
 80045b2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80045b4:	78fa      	ldrb	r2, [r7, #3]
 80045b6:	6879      	ldr	r1, [r7, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	331c      	adds	r3, #28
 80045c4:	2200      	movs	r2, #0
 80045c6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	78fa      	ldrb	r2, [r7, #3]
 80045d8:	0151      	lsls	r1, r2, #5
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	440a      	add	r2, r1
 80045de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045e6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80045e8:	78fa      	ldrb	r2, [r7, #3]
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	4613      	mov	r3, r2
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	1a9b      	subs	r3, r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	334c      	adds	r3, #76	@ 0x4c
 80045f8:	2204      	movs	r2, #4
 80045fa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045fc:	e229      	b.n	8004a52 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80045fe:	78fa      	ldrb	r2, [r7, #3]
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	4613      	mov	r3, r2
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	1a9b      	subs	r3, r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	334c      	adds	r3, #76	@ 0x4c
 800460e:	2202      	movs	r2, #2
 8004610:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004612:	78fa      	ldrb	r2, [r7, #3]
 8004614:	6879      	ldr	r1, [r7, #4]
 8004616:	4613      	mov	r3, r2
 8004618:	011b      	lsls	r3, r3, #4
 800461a:	1a9b      	subs	r3, r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	440b      	add	r3, r1
 8004620:	3326      	adds	r3, #38	@ 0x26
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d00b      	beq.n	8004640 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004628:	78fa      	ldrb	r2, [r7, #3]
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	4613      	mov	r3, r2
 800462e:	011b      	lsls	r3, r3, #4
 8004630:	1a9b      	subs	r3, r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	3326      	adds	r3, #38	@ 0x26
 8004638:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800463a:	2b02      	cmp	r3, #2
 800463c:	f040 8209 	bne.w	8004a52 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004640:	78fb      	ldrb	r3, [r7, #3]
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	4413      	add	r3, r2
 8004648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004656:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800465e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004660:	78fb      	ldrb	r3, [r7, #3]
 8004662:	015a      	lsls	r2, r3, #5
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	4413      	add	r3, r2
 8004668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800466c:	461a      	mov	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004672:	e1ee      	b.n	8004a52 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004674:	78fa      	ldrb	r2, [r7, #3]
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	4613      	mov	r3, r2
 800467a:	011b      	lsls	r3, r3, #4
 800467c:	1a9b      	subs	r3, r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	440b      	add	r3, r1
 8004682:	334d      	adds	r3, #77	@ 0x4d
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	2b05      	cmp	r3, #5
 8004688:	f040 80c8 	bne.w	800481c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800468c:	78fa      	ldrb	r2, [r7, #3]
 800468e:	6879      	ldr	r1, [r7, #4]
 8004690:	4613      	mov	r3, r2
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	1a9b      	subs	r3, r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	334d      	adds	r3, #77	@ 0x4d
 800469c:	2202      	movs	r2, #2
 800469e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80046a0:	78fa      	ldrb	r2, [r7, #3]
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	4613      	mov	r3, r2
 80046a6:	011b      	lsls	r3, r3, #4
 80046a8:	1a9b      	subs	r3, r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	331b      	adds	r3, #27
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	f040 81ce 	bne.w	8004a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80046b8:	78fa      	ldrb	r2, [r7, #3]
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	4613      	mov	r3, r2
 80046be:	011b      	lsls	r3, r3, #4
 80046c0:	1a9b      	subs	r3, r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	440b      	add	r3, r1
 80046c6:	3326      	adds	r3, #38	@ 0x26
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	d16b      	bne.n	80047a6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80046ce:	78fa      	ldrb	r2, [r7, #3]
 80046d0:	6879      	ldr	r1, [r7, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	011b      	lsls	r3, r3, #4
 80046d6:	1a9b      	subs	r3, r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	440b      	add	r3, r1
 80046dc:	3348      	adds	r3, #72	@ 0x48
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	1c59      	adds	r1, r3, #1
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	4613      	mov	r3, r2
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	1a9b      	subs	r3, r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4403      	add	r3, r0
 80046ee:	3348      	adds	r3, #72	@ 0x48
 80046f0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80046f2:	78fa      	ldrb	r2, [r7, #3]
 80046f4:	6879      	ldr	r1, [r7, #4]
 80046f6:	4613      	mov	r3, r2
 80046f8:	011b      	lsls	r3, r3, #4
 80046fa:	1a9b      	subs	r3, r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	440b      	add	r3, r1
 8004700:	3348      	adds	r3, #72	@ 0x48
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b02      	cmp	r3, #2
 8004706:	d943      	bls.n	8004790 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004708:	78fa      	ldrb	r2, [r7, #3]
 800470a:	6879      	ldr	r1, [r7, #4]
 800470c:	4613      	mov	r3, r2
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	3348      	adds	r3, #72	@ 0x48
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800471c:	78fa      	ldrb	r2, [r7, #3]
 800471e:	6879      	ldr	r1, [r7, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	011b      	lsls	r3, r3, #4
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	440b      	add	r3, r1
 800472a:	331b      	adds	r3, #27
 800472c:	2200      	movs	r2, #0
 800472e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004730:	78fa      	ldrb	r2, [r7, #3]
 8004732:	6879      	ldr	r1, [r7, #4]
 8004734:	4613      	mov	r3, r2
 8004736:	011b      	lsls	r3, r3, #4
 8004738:	1a9b      	subs	r3, r3, r2
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	440b      	add	r3, r1
 800473e:	3344      	adds	r3, #68	@ 0x44
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d809      	bhi.n	800475a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004746:	78fa      	ldrb	r2, [r7, #3]
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	4613      	mov	r3, r2
 800474c:	011b      	lsls	r3, r3, #4
 800474e:	1a9b      	subs	r3, r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	440b      	add	r3, r1
 8004754:	331c      	adds	r3, #28
 8004756:	2201      	movs	r2, #1
 8004758:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800475a:	78fb      	ldrb	r3, [r7, #3]
 800475c:	015a      	lsls	r2, r3, #5
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	4413      	add	r3, r2
 8004762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	78fa      	ldrb	r2, [r7, #3]
 800476a:	0151      	lsls	r1, r2, #5
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	440a      	add	r2, r1
 8004770:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004778:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800477a:	78fa      	ldrb	r2, [r7, #3]
 800477c:	6879      	ldr	r1, [r7, #4]
 800477e:	4613      	mov	r3, r2
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	334c      	adds	r3, #76	@ 0x4c
 800478a:	2204      	movs	r2, #4
 800478c:	701a      	strb	r2, [r3, #0]
 800478e:	e014      	b.n	80047ba <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004790:	78fa      	ldrb	r2, [r7, #3]
 8004792:	6879      	ldr	r1, [r7, #4]
 8004794:	4613      	mov	r3, r2
 8004796:	011b      	lsls	r3, r3, #4
 8004798:	1a9b      	subs	r3, r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	440b      	add	r3, r1
 800479e:	334c      	adds	r3, #76	@ 0x4c
 80047a0:	2202      	movs	r2, #2
 80047a2:	701a      	strb	r2, [r3, #0]
 80047a4:	e009      	b.n	80047ba <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	334c      	adds	r3, #76	@ 0x4c
 80047b6:	2202      	movs	r2, #2
 80047b8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047ba:	78fa      	ldrb	r2, [r7, #3]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3326      	adds	r3, #38	@ 0x26
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00b      	beq.n	80047e8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80047d0:	78fa      	ldrb	r2, [r7, #3]
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	4613      	mov	r3, r2
 80047d6:	011b      	lsls	r3, r3, #4
 80047d8:	1a9b      	subs	r3, r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	3326      	adds	r3, #38	@ 0x26
 80047e0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	f040 8136 	bne.w	8004a54 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80047e8:	78fb      	ldrb	r3, [r7, #3]
 80047ea:	015a      	lsls	r2, r3, #5
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80047fe:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004806:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004808:	78fb      	ldrb	r3, [r7, #3]
 800480a:	015a      	lsls	r2, r3, #5
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	4413      	add	r3, r2
 8004810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004814:	461a      	mov	r2, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	e11b      	b.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800481c:	78fa      	ldrb	r2, [r7, #3]
 800481e:	6879      	ldr	r1, [r7, #4]
 8004820:	4613      	mov	r3, r2
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	440b      	add	r3, r1
 800482a:	334d      	adds	r3, #77	@ 0x4d
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	2b03      	cmp	r3, #3
 8004830:	f040 8081 	bne.w	8004936 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004834:	78fa      	ldrb	r2, [r7, #3]
 8004836:	6879      	ldr	r1, [r7, #4]
 8004838:	4613      	mov	r3, r2
 800483a:	011b      	lsls	r3, r3, #4
 800483c:	1a9b      	subs	r3, r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	440b      	add	r3, r1
 8004842:	334d      	adds	r3, #77	@ 0x4d
 8004844:	2202      	movs	r2, #2
 8004846:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004848:	78fa      	ldrb	r2, [r7, #3]
 800484a:	6879      	ldr	r1, [r7, #4]
 800484c:	4613      	mov	r3, r2
 800484e:	011b      	lsls	r3, r3, #4
 8004850:	1a9b      	subs	r3, r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	440b      	add	r3, r1
 8004856:	331b      	adds	r3, #27
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	2b01      	cmp	r3, #1
 800485c:	f040 80fa 	bne.w	8004a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004860:	78fa      	ldrb	r2, [r7, #3]
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	4613      	mov	r3, r2
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	1a9b      	subs	r3, r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	334c      	adds	r3, #76	@ 0x4c
 8004870:	2202      	movs	r2, #2
 8004872:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004874:	78fb      	ldrb	r3, [r7, #3]
 8004876:	015a      	lsls	r2, r3, #5
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	4413      	add	r3, r2
 800487c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	78fa      	ldrb	r2, [r7, #3]
 8004884:	0151      	lsls	r1, r2, #5
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	440a      	add	r2, r1
 800488a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800488e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004892:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	015a      	lsls	r2, r3, #5
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	4413      	add	r3, r2
 800489c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	78fa      	ldrb	r2, [r7, #3]
 80048a4:	0151      	lsls	r1, r2, #5
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	440a      	add	r2, r1
 80048aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048b2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80048b4:	78fb      	ldrb	r3, [r7, #3]
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	4413      	add	r3, r2
 80048bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	78fa      	ldrb	r2, [r7, #3]
 80048c4:	0151      	lsls	r1, r2, #5
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	440a      	add	r2, r1
 80048ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048ce:	f023 0320 	bic.w	r3, r3, #32
 80048d2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048d4:	78fa      	ldrb	r2, [r7, #3]
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	4613      	mov	r3, r2
 80048da:	011b      	lsls	r3, r3, #4
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	440b      	add	r3, r1
 80048e2:	3326      	adds	r3, #38	@ 0x26
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00b      	beq.n	8004902 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80048ea:	78fa      	ldrb	r2, [r7, #3]
 80048ec:	6879      	ldr	r1, [r7, #4]
 80048ee:	4613      	mov	r3, r2
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	1a9b      	subs	r3, r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	440b      	add	r3, r1
 80048f8:	3326      	adds	r3, #38	@ 0x26
 80048fa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	f040 80a9 	bne.w	8004a54 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004902:	78fb      	ldrb	r3, [r7, #3]
 8004904:	015a      	lsls	r2, r3, #5
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	4413      	add	r3, r2
 800490a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004918:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004920:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004922:	78fb      	ldrb	r3, [r7, #3]
 8004924:	015a      	lsls	r2, r3, #5
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	4413      	add	r3, r2
 800492a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800492e:	461a      	mov	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6013      	str	r3, [r2, #0]
 8004934:	e08e      	b.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004936:	78fa      	ldrb	r2, [r7, #3]
 8004938:	6879      	ldr	r1, [r7, #4]
 800493a:	4613      	mov	r3, r2
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	1a9b      	subs	r3, r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	440b      	add	r3, r1
 8004944:	334d      	adds	r3, #77	@ 0x4d
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	2b04      	cmp	r3, #4
 800494a:	d143      	bne.n	80049d4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800494c:	78fa      	ldrb	r2, [r7, #3]
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	4613      	mov	r3, r2
 8004952:	011b      	lsls	r3, r3, #4
 8004954:	1a9b      	subs	r3, r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	440b      	add	r3, r1
 800495a:	334d      	adds	r3, #77	@ 0x4d
 800495c:	2202      	movs	r2, #2
 800495e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004960:	78fa      	ldrb	r2, [r7, #3]
 8004962:	6879      	ldr	r1, [r7, #4]
 8004964:	4613      	mov	r3, r2
 8004966:	011b      	lsls	r3, r3, #4
 8004968:	1a9b      	subs	r3, r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	440b      	add	r3, r1
 800496e:	334c      	adds	r3, #76	@ 0x4c
 8004970:	2202      	movs	r2, #2
 8004972:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004974:	78fa      	ldrb	r2, [r7, #3]
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	1a9b      	subs	r3, r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	3326      	adds	r3, #38	@ 0x26
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800498a:	78fa      	ldrb	r2, [r7, #3]
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	1a9b      	subs	r3, r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	3326      	adds	r3, #38	@ 0x26
 800499a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800499c:	2b02      	cmp	r3, #2
 800499e:	d159      	bne.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80049a0:	78fb      	ldrb	r3, [r7, #3]
 80049a2:	015a      	lsls	r2, r3, #5
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	4413      	add	r3, r2
 80049a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049b6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80049be:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80049c0:	78fb      	ldrb	r3, [r7, #3]
 80049c2:	015a      	lsls	r2, r3, #5
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	4413      	add	r3, r2
 80049c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049cc:	461a      	mov	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	e03f      	b.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80049d4:	78fa      	ldrb	r2, [r7, #3]
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	4613      	mov	r3, r2
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	1a9b      	subs	r3, r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	440b      	add	r3, r1
 80049e2:	334d      	adds	r3, #77	@ 0x4d
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	2b08      	cmp	r3, #8
 80049e8:	d126      	bne.n	8004a38 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049ea:	78fa      	ldrb	r2, [r7, #3]
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	011b      	lsls	r3, r3, #4
 80049f2:	1a9b      	subs	r3, r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	440b      	add	r3, r1
 80049f8:	334d      	adds	r3, #77	@ 0x4d
 80049fa:	2202      	movs	r2, #2
 80049fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80049fe:	78fa      	ldrb	r2, [r7, #3]
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	4613      	mov	r3, r2
 8004a04:	011b      	lsls	r3, r3, #4
 8004a06:	1a9b      	subs	r3, r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	440b      	add	r3, r1
 8004a0c:	3344      	adds	r3, #68	@ 0x44
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	1c59      	adds	r1, r3, #1
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	4613      	mov	r3, r2
 8004a16:	011b      	lsls	r3, r3, #4
 8004a18:	1a9b      	subs	r3, r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4403      	add	r3, r0
 8004a1e:	3344      	adds	r3, #68	@ 0x44
 8004a20:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a22:	78fa      	ldrb	r2, [r7, #3]
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	1a9b      	subs	r3, r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	334c      	adds	r3, #76	@ 0x4c
 8004a32:	2204      	movs	r2, #4
 8004a34:	701a      	strb	r2, [r3, #0]
 8004a36:	e00d      	b.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004a38:	78fa      	ldrb	r2, [r7, #3]
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	1a9b      	subs	r3, r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	440b      	add	r3, r1
 8004a46:	334d      	adds	r3, #77	@ 0x4d
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	f000 8100 	beq.w	8004c50 <HCD_HC_IN_IRQHandler+0xcca>
 8004a50:	e000      	b.n	8004a54 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a52:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004a54:	78fa      	ldrb	r2, [r7, #3]
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	1a9b      	subs	r3, r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	440b      	add	r3, r1
 8004a62:	334c      	adds	r3, #76	@ 0x4c
 8004a64:	781a      	ldrb	r2, [r3, #0]
 8004a66:	78fb      	ldrb	r3, [r7, #3]
 8004a68:	4619      	mov	r1, r3
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f007 fd54 	bl	800c518 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004a70:	e0ef      	b.n	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	78fa      	ldrb	r2, [r7, #3]
 8004a78:	4611      	mov	r1, r2
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f004 fc43 	bl	8009306 <USB_ReadChInterrupts>
 8004a80:	4603      	mov	r3, r0
 8004a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a86:	2b40      	cmp	r3, #64	@ 0x40
 8004a88:	d12f      	bne.n	8004aea <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004a8a:	78fb      	ldrb	r3, [r7, #3]
 8004a8c:	015a      	lsls	r2, r3, #5
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	4413      	add	r3, r2
 8004a92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a96:	461a      	mov	r2, r3
 8004a98:	2340      	movs	r3, #64	@ 0x40
 8004a9a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004a9c:	78fa      	ldrb	r2, [r7, #3]
 8004a9e:	6879      	ldr	r1, [r7, #4]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	1a9b      	subs	r3, r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	334d      	adds	r3, #77	@ 0x4d
 8004aac:	2205      	movs	r2, #5
 8004aae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004ab0:	78fa      	ldrb	r2, [r7, #3]
 8004ab2:	6879      	ldr	r1, [r7, #4]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	1a9b      	subs	r3, r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	440b      	add	r3, r1
 8004abe:	331a      	adds	r3, #26
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d109      	bne.n	8004ada <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004ac6:	78fa      	ldrb	r2, [r7, #3]
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	4613      	mov	r3, r2
 8004acc:	011b      	lsls	r3, r3, #4
 8004ace:	1a9b      	subs	r3, r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	440b      	add	r3, r1
 8004ad4:	3344      	adds	r3, #68	@ 0x44
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	78fa      	ldrb	r2, [r7, #3]
 8004ae0:	4611      	mov	r1, r2
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f005 f9b9 	bl	8009e5a <USB_HC_Halt>
 8004ae8:	e0b3      	b.n	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	78fa      	ldrb	r2, [r7, #3]
 8004af0:	4611      	mov	r1, r2
 8004af2:	4618      	mov	r0, r3
 8004af4:	f004 fc07 	bl	8009306 <USB_ReadChInterrupts>
 8004af8:	4603      	mov	r3, r0
 8004afa:	f003 0310 	and.w	r3, r3, #16
 8004afe:	2b10      	cmp	r3, #16
 8004b00:	f040 80a7 	bne.w	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	3326      	adds	r3, #38	@ 0x26
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	2b03      	cmp	r3, #3
 8004b18:	d11b      	bne.n	8004b52 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b1a:	78fa      	ldrb	r2, [r7, #3]
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	1a9b      	subs	r3, r3, r2
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	440b      	add	r3, r1
 8004b28:	3344      	adds	r3, #68	@ 0x44
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004b2e:	78fa      	ldrb	r2, [r7, #3]
 8004b30:	6879      	ldr	r1, [r7, #4]
 8004b32:	4613      	mov	r3, r2
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	440b      	add	r3, r1
 8004b3c:	334d      	adds	r3, #77	@ 0x4d
 8004b3e:	2204      	movs	r2, #4
 8004b40:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	78fa      	ldrb	r2, [r7, #3]
 8004b48:	4611      	mov	r1, r2
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f005 f985 	bl	8009e5a <USB_HC_Halt>
 8004b50:	e03f      	b.n	8004bd2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b52:	78fa      	ldrb	r2, [r7, #3]
 8004b54:	6879      	ldr	r1, [r7, #4]
 8004b56:	4613      	mov	r3, r2
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	1a9b      	subs	r3, r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	440b      	add	r3, r1
 8004b60:	3326      	adds	r3, #38	@ 0x26
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d00a      	beq.n	8004b7e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004b68:	78fa      	ldrb	r2, [r7, #3]
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	011b      	lsls	r3, r3, #4
 8004b70:	1a9b      	subs	r3, r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	3326      	adds	r3, #38	@ 0x26
 8004b78:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d129      	bne.n	8004bd2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b7e:	78fa      	ldrb	r2, [r7, #3]
 8004b80:	6879      	ldr	r1, [r7, #4]
 8004b82:	4613      	mov	r3, r2
 8004b84:	011b      	lsls	r3, r3, #4
 8004b86:	1a9b      	subs	r3, r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	440b      	add	r3, r1
 8004b8c:	3344      	adds	r3, #68	@ 0x44
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	799b      	ldrb	r3, [r3, #6]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HCD_HC_IN_IRQHandler+0xc2a>
 8004b9a:	78fa      	ldrb	r2, [r7, #3]
 8004b9c:	6879      	ldr	r1, [r7, #4]
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	011b      	lsls	r3, r3, #4
 8004ba2:	1a9b      	subs	r3, r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	440b      	add	r3, r1
 8004ba8:	331b      	adds	r3, #27
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d110      	bne.n	8004bd2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004bb0:	78fa      	ldrb	r2, [r7, #3]
 8004bb2:	6879      	ldr	r1, [r7, #4]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	011b      	lsls	r3, r3, #4
 8004bb8:	1a9b      	subs	r3, r3, r2
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	440b      	add	r3, r1
 8004bbe:	334d      	adds	r3, #77	@ 0x4d
 8004bc0:	2204      	movs	r2, #4
 8004bc2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	78fa      	ldrb	r2, [r7, #3]
 8004bca:	4611      	mov	r1, r2
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f005 f944 	bl	8009e5a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004bd2:	78fa      	ldrb	r2, [r7, #3]
 8004bd4:	6879      	ldr	r1, [r7, #4]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	011b      	lsls	r3, r3, #4
 8004bda:	1a9b      	subs	r3, r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	440b      	add	r3, r1
 8004be0:	331b      	adds	r3, #27
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d129      	bne.n	8004c3c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004be8:	78fa      	ldrb	r2, [r7, #3]
 8004bea:	6879      	ldr	r1, [r7, #4]
 8004bec:	4613      	mov	r3, r2
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	1a9b      	subs	r3, r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	331b      	adds	r3, #27
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004bfc:	78fb      	ldrb	r3, [r7, #3]
 8004bfe:	015a      	lsls	r2, r3, #5
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	4413      	add	r3, r2
 8004c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	0151      	lsls	r1, r2, #5
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	440a      	add	r2, r1
 8004c12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c1a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004c1c:	78fb      	ldrb	r3, [r7, #3]
 8004c1e:	015a      	lsls	r2, r3, #5
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	4413      	add	r3, r2
 8004c24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	78fa      	ldrb	r2, [r7, #3]
 8004c2c:	0151      	lsls	r1, r2, #5
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	440a      	add	r2, r1
 8004c32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c36:	f043 0320 	orr.w	r3, r3, #32
 8004c3a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004c3c:	78fb      	ldrb	r3, [r7, #3]
 8004c3e:	015a      	lsls	r2, r3, #5
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	4413      	add	r3, r2
 8004c44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c48:	461a      	mov	r2, r3
 8004c4a:	2310      	movs	r3, #16
 8004c4c:	6093      	str	r3, [r2, #8]
 8004c4e:	e000      	b.n	8004c52 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004c50:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	460b      	mov	r3, r1
 8004c62:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	4611      	mov	r1, r2
 8004c76:	4618      	mov	r0, r3
 8004c78:	f004 fb45 	bl	8009306 <USB_ReadChInterrupts>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d11b      	bne.n	8004cbe <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004c86:	78fb      	ldrb	r3, [r7, #3]
 8004c88:	015a      	lsls	r2, r3, #5
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c92:	461a      	mov	r2, r3
 8004c94:	2304      	movs	r3, #4
 8004c96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004c98:	78fa      	ldrb	r2, [r7, #3]
 8004c9a:	6879      	ldr	r1, [r7, #4]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	011b      	lsls	r3, r3, #4
 8004ca0:	1a9b      	subs	r3, r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	440b      	add	r3, r1
 8004ca6:	334d      	adds	r3, #77	@ 0x4d
 8004ca8:	2207      	movs	r2, #7
 8004caa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	78fa      	ldrb	r2, [r7, #3]
 8004cb2:	4611      	mov	r1, r2
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f005 f8d0 	bl	8009e5a <USB_HC_Halt>
 8004cba:	f000 bc89 	b.w	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	78fa      	ldrb	r2, [r7, #3]
 8004cc4:	4611      	mov	r1, r2
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f004 fb1d 	bl	8009306 <USB_ReadChInterrupts>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	f003 0320 	and.w	r3, r3, #32
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	f040 8082 	bne.w	8004ddc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004cd8:	78fb      	ldrb	r3, [r7, #3]
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	2320      	movs	r3, #32
 8004ce8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004cea:	78fa      	ldrb	r2, [r7, #3]
 8004cec:	6879      	ldr	r1, [r7, #4]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	1a9b      	subs	r3, r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	440b      	add	r3, r1
 8004cf8:	3319      	adds	r3, #25
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d124      	bne.n	8004d4a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004d00:	78fa      	ldrb	r2, [r7, #3]
 8004d02:	6879      	ldr	r1, [r7, #4]
 8004d04:	4613      	mov	r3, r2
 8004d06:	011b      	lsls	r3, r3, #4
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	440b      	add	r3, r1
 8004d0e:	3319      	adds	r3, #25
 8004d10:	2200      	movs	r2, #0
 8004d12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d14:	78fa      	ldrb	r2, [r7, #3]
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	1a9b      	subs	r3, r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	440b      	add	r3, r1
 8004d22:	334c      	adds	r3, #76	@ 0x4c
 8004d24:	2202      	movs	r2, #2
 8004d26:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004d28:	78fa      	ldrb	r2, [r7, #3]
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	1a9b      	subs	r3, r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	334d      	adds	r3, #77	@ 0x4d
 8004d38:	2203      	movs	r2, #3
 8004d3a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	78fa      	ldrb	r2, [r7, #3]
 8004d42:	4611      	mov	r1, r2
 8004d44:	4618      	mov	r0, r3
 8004d46:	f005 f888 	bl	8009e5a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004d4a:	78fa      	ldrb	r2, [r7, #3]
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	331a      	adds	r3, #26
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	f040 8437 	bne.w	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
 8004d62:	78fa      	ldrb	r2, [r7, #3]
 8004d64:	6879      	ldr	r1, [r7, #4]
 8004d66:	4613      	mov	r3, r2
 8004d68:	011b      	lsls	r3, r3, #4
 8004d6a:	1a9b      	subs	r3, r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	440b      	add	r3, r1
 8004d70:	331b      	adds	r3, #27
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f040 842b 	bne.w	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004d7a:	78fa      	ldrb	r2, [r7, #3]
 8004d7c:	6879      	ldr	r1, [r7, #4]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	1a9b      	subs	r3, r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	3326      	adds	r3, #38	@ 0x26
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d009      	beq.n	8004da4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004d90:	78fa      	ldrb	r2, [r7, #3]
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	4613      	mov	r3, r2
 8004d96:	011b      	lsls	r3, r3, #4
 8004d98:	1a9b      	subs	r3, r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	331b      	adds	r3, #27
 8004da0:	2201      	movs	r2, #1
 8004da2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004da4:	78fa      	ldrb	r2, [r7, #3]
 8004da6:	6879      	ldr	r1, [r7, #4]
 8004da8:	4613      	mov	r3, r2
 8004daa:	011b      	lsls	r3, r3, #4
 8004dac:	1a9b      	subs	r3, r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	440b      	add	r3, r1
 8004db2:	334d      	adds	r3, #77	@ 0x4d
 8004db4:	2203      	movs	r2, #3
 8004db6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	78fa      	ldrb	r2, [r7, #3]
 8004dbe:	4611      	mov	r1, r2
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f005 f84a 	bl	8009e5a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004dc6:	78fa      	ldrb	r2, [r7, #3]
 8004dc8:	6879      	ldr	r1, [r7, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	3344      	adds	r3, #68	@ 0x44
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	e3f9      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	78fa      	ldrb	r2, [r7, #3]
 8004de2:	4611      	mov	r1, r2
 8004de4:	4618      	mov	r0, r3
 8004de6:	f004 fa8e 	bl	8009306 <USB_ReadChInterrupts>
 8004dea:	4603      	mov	r3, r0
 8004dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004df4:	d111      	bne.n	8004e1a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004df6:	78fb      	ldrb	r3, [r7, #3]
 8004df8:	015a      	lsls	r2, r3, #5
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e02:	461a      	mov	r2, r3
 8004e04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e08:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	78fa      	ldrb	r2, [r7, #3]
 8004e10:	4611      	mov	r1, r2
 8004e12:	4618      	mov	r0, r3
 8004e14:	f005 f821 	bl	8009e5a <USB_HC_Halt>
 8004e18:	e3da      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	78fa      	ldrb	r2, [r7, #3]
 8004e20:	4611      	mov	r1, r2
 8004e22:	4618      	mov	r0, r3
 8004e24:	f004 fa6f 	bl	8009306 <USB_ReadChInterrupts>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d168      	bne.n	8004f04 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004e32:	78fa      	ldrb	r2, [r7, #3]
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	011b      	lsls	r3, r3, #4
 8004e3a:	1a9b      	subs	r3, r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	3344      	adds	r3, #68	@ 0x44
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	78fa      	ldrb	r2, [r7, #3]
 8004e4c:	4611      	mov	r1, r2
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f004 fa59 	bl	8009306 <USB_ReadChInterrupts>
 8004e54:	4603      	mov	r3, r0
 8004e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5a:	2b40      	cmp	r3, #64	@ 0x40
 8004e5c:	d112      	bne.n	8004e84 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004e5e:	78fa      	ldrb	r2, [r7, #3]
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	4613      	mov	r3, r2
 8004e64:	011b      	lsls	r3, r3, #4
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	440b      	add	r3, r1
 8004e6c:	3319      	adds	r3, #25
 8004e6e:	2201      	movs	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004e72:	78fb      	ldrb	r3, [r7, #3]
 8004e74:	015a      	lsls	r2, r3, #5
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	4413      	add	r3, r2
 8004e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e7e:	461a      	mov	r2, r3
 8004e80:	2340      	movs	r3, #64	@ 0x40
 8004e82:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004e84:	78fa      	ldrb	r2, [r7, #3]
 8004e86:	6879      	ldr	r1, [r7, #4]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	331b      	adds	r3, #27
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d019      	beq.n	8004ece <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004e9a:	78fa      	ldrb	r2, [r7, #3]
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	440b      	add	r3, r1
 8004ea8:	331b      	adds	r3, #27
 8004eaa:	2200      	movs	r2, #0
 8004eac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004eae:	78fb      	ldrb	r3, [r7, #3]
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	78fa      	ldrb	r2, [r7, #3]
 8004ebe:	0151      	lsls	r1, r2, #5
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	440a      	add	r2, r1
 8004ec4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ec8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ecc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004ece:	78fb      	ldrb	r3, [r7, #3]
 8004ed0:	015a      	lsls	r2, r3, #5
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004eda:	461a      	mov	r2, r3
 8004edc:	2301      	movs	r3, #1
 8004ede:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004ee0:	78fa      	ldrb	r2, [r7, #3]
 8004ee2:	6879      	ldr	r1, [r7, #4]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	011b      	lsls	r3, r3, #4
 8004ee8:	1a9b      	subs	r3, r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	440b      	add	r3, r1
 8004eee:	334d      	adds	r3, #77	@ 0x4d
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	78fa      	ldrb	r2, [r7, #3]
 8004efa:	4611      	mov	r1, r2
 8004efc:	4618      	mov	r0, r3
 8004efe:	f004 ffac 	bl	8009e5a <USB_HC_Halt>
 8004f02:	e365      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	78fa      	ldrb	r2, [r7, #3]
 8004f0a:	4611      	mov	r1, r2
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f004 f9fa 	bl	8009306 <USB_ReadChInterrupts>
 8004f12:	4603      	mov	r3, r0
 8004f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f18:	2b40      	cmp	r3, #64	@ 0x40
 8004f1a:	d139      	bne.n	8004f90 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004f1c:	78fa      	ldrb	r2, [r7, #3]
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	4613      	mov	r3, r2
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	1a9b      	subs	r3, r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	440b      	add	r3, r1
 8004f2a:	334d      	adds	r3, #77	@ 0x4d
 8004f2c:	2205      	movs	r2, #5
 8004f2e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004f30:	78fa      	ldrb	r2, [r7, #3]
 8004f32:	6879      	ldr	r1, [r7, #4]
 8004f34:	4613      	mov	r3, r2
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	1a9b      	subs	r3, r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	331a      	adds	r3, #26
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d109      	bne.n	8004f5a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004f46:	78fa      	ldrb	r2, [r7, #3]
 8004f48:	6879      	ldr	r1, [r7, #4]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	440b      	add	r3, r1
 8004f54:	3319      	adds	r3, #25
 8004f56:	2201      	movs	r2, #1
 8004f58:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004f5a:	78fa      	ldrb	r2, [r7, #3]
 8004f5c:	6879      	ldr	r1, [r7, #4]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	440b      	add	r3, r1
 8004f68:	3344      	adds	r3, #68	@ 0x44
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	78fa      	ldrb	r2, [r7, #3]
 8004f74:	4611      	mov	r1, r2
 8004f76:	4618      	mov	r0, r3
 8004f78:	f004 ff6f 	bl	8009e5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004f7c:	78fb      	ldrb	r3, [r7, #3]
 8004f7e:	015a      	lsls	r2, r3, #5
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	4413      	add	r3, r2
 8004f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f88:	461a      	mov	r2, r3
 8004f8a:	2340      	movs	r3, #64	@ 0x40
 8004f8c:	6093      	str	r3, [r2, #8]
 8004f8e:	e31f      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	78fa      	ldrb	r2, [r7, #3]
 8004f96:	4611      	mov	r1, r2
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f004 f9b4 	bl	8009306 <USB_ReadChInterrupts>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f003 0308 	and.w	r3, r3, #8
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	d11a      	bne.n	8004fde <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	2308      	movs	r3, #8
 8004fb8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004fba:	78fa      	ldrb	r2, [r7, #3]
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	1a9b      	subs	r3, r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	440b      	add	r3, r1
 8004fc8:	334d      	adds	r3, #77	@ 0x4d
 8004fca:	2206      	movs	r2, #6
 8004fcc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	78fa      	ldrb	r2, [r7, #3]
 8004fd4:	4611      	mov	r1, r2
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f004 ff3f 	bl	8009e5a <USB_HC_Halt>
 8004fdc:	e2f8      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	78fa      	ldrb	r2, [r7, #3]
 8004fe4:	4611      	mov	r1, r2
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f004 f98d 	bl	8009306 <USB_ReadChInterrupts>
 8004fec:	4603      	mov	r3, r0
 8004fee:	f003 0310 	and.w	r3, r3, #16
 8004ff2:	2b10      	cmp	r3, #16
 8004ff4:	d144      	bne.n	8005080 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004ff6:	78fa      	ldrb	r2, [r7, #3]
 8004ff8:	6879      	ldr	r1, [r7, #4]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	011b      	lsls	r3, r3, #4
 8004ffe:	1a9b      	subs	r3, r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	440b      	add	r3, r1
 8005004:	3344      	adds	r3, #68	@ 0x44
 8005006:	2200      	movs	r2, #0
 8005008:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800500a:	78fa      	ldrb	r2, [r7, #3]
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	4613      	mov	r3, r2
 8005010:	011b      	lsls	r3, r3, #4
 8005012:	1a9b      	subs	r3, r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	440b      	add	r3, r1
 8005018:	334d      	adds	r3, #77	@ 0x4d
 800501a:	2204      	movs	r2, #4
 800501c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800501e:	78fa      	ldrb	r2, [r7, #3]
 8005020:	6879      	ldr	r1, [r7, #4]
 8005022:	4613      	mov	r3, r2
 8005024:	011b      	lsls	r3, r3, #4
 8005026:	1a9b      	subs	r3, r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	440b      	add	r3, r1
 800502c:	3319      	adds	r3, #25
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d114      	bne.n	800505e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005034:	78fa      	ldrb	r2, [r7, #3]
 8005036:	6879      	ldr	r1, [r7, #4]
 8005038:	4613      	mov	r3, r2
 800503a:	011b      	lsls	r3, r3, #4
 800503c:	1a9b      	subs	r3, r3, r2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	440b      	add	r3, r1
 8005042:	3318      	adds	r3, #24
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d109      	bne.n	800505e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800504a:	78fa      	ldrb	r2, [r7, #3]
 800504c:	6879      	ldr	r1, [r7, #4]
 800504e:	4613      	mov	r3, r2
 8005050:	011b      	lsls	r3, r3, #4
 8005052:	1a9b      	subs	r3, r3, r2
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	440b      	add	r3, r1
 8005058:	3319      	adds	r3, #25
 800505a:	2201      	movs	r2, #1
 800505c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	78fa      	ldrb	r2, [r7, #3]
 8005064:	4611      	mov	r1, r2
 8005066:	4618      	mov	r0, r3
 8005068:	f004 fef7 	bl	8009e5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800506c:	78fb      	ldrb	r3, [r7, #3]
 800506e:	015a      	lsls	r2, r3, #5
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	4413      	add	r3, r2
 8005074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005078:	461a      	mov	r2, r3
 800507a:	2310      	movs	r3, #16
 800507c:	6093      	str	r3, [r2, #8]
 800507e:	e2a7      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	78fa      	ldrb	r2, [r7, #3]
 8005086:	4611      	mov	r1, r2
 8005088:	4618      	mov	r0, r3
 800508a:	f004 f93c 	bl	8009306 <USB_ReadChInterrupts>
 800508e:	4603      	mov	r3, r0
 8005090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005094:	2b80      	cmp	r3, #128	@ 0x80
 8005096:	f040 8083 	bne.w	80051a0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	799b      	ldrb	r3, [r3, #6]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d111      	bne.n	80050c6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80050a2:	78fa      	ldrb	r2, [r7, #3]
 80050a4:	6879      	ldr	r1, [r7, #4]
 80050a6:	4613      	mov	r3, r2
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	1a9b      	subs	r3, r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	440b      	add	r3, r1
 80050b0:	334d      	adds	r3, #77	@ 0x4d
 80050b2:	2207      	movs	r2, #7
 80050b4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	78fa      	ldrb	r2, [r7, #3]
 80050bc:	4611      	mov	r1, r2
 80050be:	4618      	mov	r0, r3
 80050c0:	f004 fecb 	bl	8009e5a <USB_HC_Halt>
 80050c4:	e062      	b.n	800518c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80050c6:	78fa      	ldrb	r2, [r7, #3]
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	4613      	mov	r3, r2
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	1a9b      	subs	r3, r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	440b      	add	r3, r1
 80050d4:	3344      	adds	r3, #68	@ 0x44
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	1c59      	adds	r1, r3, #1
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	4613      	mov	r3, r2
 80050de:	011b      	lsls	r3, r3, #4
 80050e0:	1a9b      	subs	r3, r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4403      	add	r3, r0
 80050e6:	3344      	adds	r3, #68	@ 0x44
 80050e8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80050ea:	78fa      	ldrb	r2, [r7, #3]
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	4613      	mov	r3, r2
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	440b      	add	r3, r1
 80050f8:	3344      	adds	r3, #68	@ 0x44
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d922      	bls.n	8005146 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005100:	78fa      	ldrb	r2, [r7, #3]
 8005102:	6879      	ldr	r1, [r7, #4]
 8005104:	4613      	mov	r3, r2
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	1a9b      	subs	r3, r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	440b      	add	r3, r1
 800510e:	3344      	adds	r3, #68	@ 0x44
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005114:	78fa      	ldrb	r2, [r7, #3]
 8005116:	6879      	ldr	r1, [r7, #4]
 8005118:	4613      	mov	r3, r2
 800511a:	011b      	lsls	r3, r3, #4
 800511c:	1a9b      	subs	r3, r3, r2
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	440b      	add	r3, r1
 8005122:	334c      	adds	r3, #76	@ 0x4c
 8005124:	2204      	movs	r2, #4
 8005126:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005128:	78fa      	ldrb	r2, [r7, #3]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	440b      	add	r3, r1
 8005136:	334c      	adds	r3, #76	@ 0x4c
 8005138:	781a      	ldrb	r2, [r3, #0]
 800513a:	78fb      	ldrb	r3, [r7, #3]
 800513c:	4619      	mov	r1, r3
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f007 f9ea 	bl	800c518 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005144:	e022      	b.n	800518c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005146:	78fa      	ldrb	r2, [r7, #3]
 8005148:	6879      	ldr	r1, [r7, #4]
 800514a:	4613      	mov	r3, r2
 800514c:	011b      	lsls	r3, r3, #4
 800514e:	1a9b      	subs	r3, r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	440b      	add	r3, r1
 8005154:	334c      	adds	r3, #76	@ 0x4c
 8005156:	2202      	movs	r2, #2
 8005158:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	015a      	lsls	r2, r3, #5
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4413      	add	r3, r2
 8005162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005170:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005178:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	015a      	lsls	r2, r3, #5
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	4413      	add	r3, r2
 8005182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005186:	461a      	mov	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800518c:	78fb      	ldrb	r3, [r7, #3]
 800518e:	015a      	lsls	r2, r3, #5
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	4413      	add	r3, r2
 8005194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005198:	461a      	mov	r2, r3
 800519a:	2380      	movs	r3, #128	@ 0x80
 800519c:	6093      	str	r3, [r2, #8]
 800519e:	e217      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	78fa      	ldrb	r2, [r7, #3]
 80051a6:	4611      	mov	r1, r2
 80051a8:	4618      	mov	r0, r3
 80051aa:	f004 f8ac 	bl	8009306 <USB_ReadChInterrupts>
 80051ae:	4603      	mov	r3, r0
 80051b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051b8:	d11b      	bne.n	80051f2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80051ba:	78fa      	ldrb	r2, [r7, #3]
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	4613      	mov	r3, r2
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	1a9b      	subs	r3, r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	440b      	add	r3, r1
 80051c8:	334d      	adds	r3, #77	@ 0x4d
 80051ca:	2209      	movs	r2, #9
 80051cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	78fa      	ldrb	r2, [r7, #3]
 80051d4:	4611      	mov	r1, r2
 80051d6:	4618      	mov	r0, r3
 80051d8:	f004 fe3f 	bl	8009e5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80051dc:	78fb      	ldrb	r3, [r7, #3]
 80051de:	015a      	lsls	r2, r3, #5
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	4413      	add	r3, r2
 80051e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051e8:	461a      	mov	r2, r3
 80051ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051ee:	6093      	str	r3, [r2, #8]
 80051f0:	e1ee      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	78fa      	ldrb	r2, [r7, #3]
 80051f8:	4611      	mov	r1, r2
 80051fa:	4618      	mov	r0, r3
 80051fc:	f004 f883 	bl	8009306 <USB_ReadChInterrupts>
 8005200:	4603      	mov	r3, r0
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b02      	cmp	r3, #2
 8005208:	f040 81df 	bne.w	80055ca <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800520c:	78fb      	ldrb	r3, [r7, #3]
 800520e:	015a      	lsls	r2, r3, #5
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	4413      	add	r3, r2
 8005214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005218:	461a      	mov	r2, r3
 800521a:	2302      	movs	r3, #2
 800521c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800521e:	78fa      	ldrb	r2, [r7, #3]
 8005220:	6879      	ldr	r1, [r7, #4]
 8005222:	4613      	mov	r3, r2
 8005224:	011b      	lsls	r3, r3, #4
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	440b      	add	r3, r1
 800522c:	334d      	adds	r3, #77	@ 0x4d
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	2b01      	cmp	r3, #1
 8005232:	f040 8093 	bne.w	800535c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005236:	78fa      	ldrb	r2, [r7, #3]
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	4613      	mov	r3, r2
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	440b      	add	r3, r1
 8005244:	334d      	adds	r3, #77	@ 0x4d
 8005246:	2202      	movs	r2, #2
 8005248:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800524a:	78fa      	ldrb	r2, [r7, #3]
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	011b      	lsls	r3, r3, #4
 8005252:	1a9b      	subs	r3, r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	440b      	add	r3, r1
 8005258:	334c      	adds	r3, #76	@ 0x4c
 800525a:	2201      	movs	r2, #1
 800525c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800525e:	78fa      	ldrb	r2, [r7, #3]
 8005260:	6879      	ldr	r1, [r7, #4]
 8005262:	4613      	mov	r3, r2
 8005264:	011b      	lsls	r3, r3, #4
 8005266:	1a9b      	subs	r3, r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	3326      	adds	r3, #38	@ 0x26
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	2b02      	cmp	r3, #2
 8005272:	d00b      	beq.n	800528c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005274:	78fa      	ldrb	r2, [r7, #3]
 8005276:	6879      	ldr	r1, [r7, #4]
 8005278:	4613      	mov	r3, r2
 800527a:	011b      	lsls	r3, r3, #4
 800527c:	1a9b      	subs	r3, r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	440b      	add	r3, r1
 8005282:	3326      	adds	r3, #38	@ 0x26
 8005284:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005286:	2b03      	cmp	r3, #3
 8005288:	f040 8190 	bne.w	80055ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	799b      	ldrb	r3, [r3, #6]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d115      	bne.n	80052c0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005294:	78fa      	ldrb	r2, [r7, #3]
 8005296:	6879      	ldr	r1, [r7, #4]
 8005298:	4613      	mov	r3, r2
 800529a:	011b      	lsls	r3, r3, #4
 800529c:	1a9b      	subs	r3, r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	440b      	add	r3, r1
 80052a2:	333d      	adds	r3, #61	@ 0x3d
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	78fa      	ldrb	r2, [r7, #3]
 80052a8:	f083 0301 	eor.w	r3, r3, #1
 80052ac:	b2d8      	uxtb	r0, r3
 80052ae:	6879      	ldr	r1, [r7, #4]
 80052b0:	4613      	mov	r3, r2
 80052b2:	011b      	lsls	r3, r3, #4
 80052b4:	1a9b      	subs	r3, r3, r2
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	440b      	add	r3, r1
 80052ba:	333d      	adds	r3, #61	@ 0x3d
 80052bc:	4602      	mov	r2, r0
 80052be:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	799b      	ldrb	r3, [r3, #6]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	f040 8171 	bne.w	80055ac <HCD_HC_OUT_IRQHandler+0x954>
 80052ca:	78fa      	ldrb	r2, [r7, #3]
 80052cc:	6879      	ldr	r1, [r7, #4]
 80052ce:	4613      	mov	r3, r2
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	440b      	add	r3, r1
 80052d8:	3334      	adds	r3, #52	@ 0x34
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 8165 	beq.w	80055ac <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80052e2:	78fa      	ldrb	r2, [r7, #3]
 80052e4:	6879      	ldr	r1, [r7, #4]
 80052e6:	4613      	mov	r3, r2
 80052e8:	011b      	lsls	r3, r3, #4
 80052ea:	1a9b      	subs	r3, r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	440b      	add	r3, r1
 80052f0:	3334      	adds	r3, #52	@ 0x34
 80052f2:	6819      	ldr	r1, [r3, #0]
 80052f4:	78fa      	ldrb	r2, [r7, #3]
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	4613      	mov	r3, r2
 80052fa:	011b      	lsls	r3, r3, #4
 80052fc:	1a9b      	subs	r3, r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4403      	add	r3, r0
 8005302:	3328      	adds	r3, #40	@ 0x28
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	440b      	add	r3, r1
 8005308:	1e59      	subs	r1, r3, #1
 800530a:	78fa      	ldrb	r2, [r7, #3]
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	1a9b      	subs	r3, r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	4403      	add	r3, r0
 8005318:	3328      	adds	r3, #40	@ 0x28
 800531a:	881b      	ldrh	r3, [r3, #0]
 800531c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005320:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 813f 	beq.w	80055ac <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800532e:	78fa      	ldrb	r2, [r7, #3]
 8005330:	6879      	ldr	r1, [r7, #4]
 8005332:	4613      	mov	r3, r2
 8005334:	011b      	lsls	r3, r3, #4
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	440b      	add	r3, r1
 800533c:	333d      	adds	r3, #61	@ 0x3d
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	78fa      	ldrb	r2, [r7, #3]
 8005342:	f083 0301 	eor.w	r3, r3, #1
 8005346:	b2d8      	uxtb	r0, r3
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4613      	mov	r3, r2
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	1a9b      	subs	r3, r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	440b      	add	r3, r1
 8005354:	333d      	adds	r3, #61	@ 0x3d
 8005356:	4602      	mov	r2, r0
 8005358:	701a      	strb	r2, [r3, #0]
 800535a:	e127      	b.n	80055ac <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800535c:	78fa      	ldrb	r2, [r7, #3]
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	4613      	mov	r3, r2
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	1a9b      	subs	r3, r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	440b      	add	r3, r1
 800536a:	334d      	adds	r3, #77	@ 0x4d
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	2b03      	cmp	r3, #3
 8005370:	d120      	bne.n	80053b4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005372:	78fa      	ldrb	r2, [r7, #3]
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	4613      	mov	r3, r2
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	440b      	add	r3, r1
 8005380:	334d      	adds	r3, #77	@ 0x4d
 8005382:	2202      	movs	r2, #2
 8005384:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005386:	78fa      	ldrb	r2, [r7, #3]
 8005388:	6879      	ldr	r1, [r7, #4]
 800538a:	4613      	mov	r3, r2
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	1a9b      	subs	r3, r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	440b      	add	r3, r1
 8005394:	331b      	adds	r3, #27
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	2b01      	cmp	r3, #1
 800539a:	f040 8107 	bne.w	80055ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800539e:	78fa      	ldrb	r2, [r7, #3]
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	1a9b      	subs	r3, r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	440b      	add	r3, r1
 80053ac:	334c      	adds	r3, #76	@ 0x4c
 80053ae:	2202      	movs	r2, #2
 80053b0:	701a      	strb	r2, [r3, #0]
 80053b2:	e0fb      	b.n	80055ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80053b4:	78fa      	ldrb	r2, [r7, #3]
 80053b6:	6879      	ldr	r1, [r7, #4]
 80053b8:	4613      	mov	r3, r2
 80053ba:	011b      	lsls	r3, r3, #4
 80053bc:	1a9b      	subs	r3, r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	334d      	adds	r3, #77	@ 0x4d
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	2b04      	cmp	r3, #4
 80053c8:	d13a      	bne.n	8005440 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053ca:	78fa      	ldrb	r2, [r7, #3]
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	4613      	mov	r3, r2
 80053d0:	011b      	lsls	r3, r3, #4
 80053d2:	1a9b      	subs	r3, r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	440b      	add	r3, r1
 80053d8:	334d      	adds	r3, #77	@ 0x4d
 80053da:	2202      	movs	r2, #2
 80053dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80053de:	78fa      	ldrb	r2, [r7, #3]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	4613      	mov	r3, r2
 80053e4:	011b      	lsls	r3, r3, #4
 80053e6:	1a9b      	subs	r3, r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	334c      	adds	r3, #76	@ 0x4c
 80053ee:	2202      	movs	r2, #2
 80053f0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80053f2:	78fa      	ldrb	r2, [r7, #3]
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	4613      	mov	r3, r2
 80053f8:	011b      	lsls	r3, r3, #4
 80053fa:	1a9b      	subs	r3, r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	331b      	adds	r3, #27
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	2b01      	cmp	r3, #1
 8005406:	f040 80d1 	bne.w	80055ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800540a:	78fa      	ldrb	r2, [r7, #3]
 800540c:	6879      	ldr	r1, [r7, #4]
 800540e:	4613      	mov	r3, r2
 8005410:	011b      	lsls	r3, r3, #4
 8005412:	1a9b      	subs	r3, r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	440b      	add	r3, r1
 8005418:	331b      	adds	r3, #27
 800541a:	2200      	movs	r2, #0
 800541c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800541e:	78fb      	ldrb	r3, [r7, #3]
 8005420:	015a      	lsls	r2, r3, #5
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	4413      	add	r3, r2
 8005426:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	78fa      	ldrb	r2, [r7, #3]
 800542e:	0151      	lsls	r1, r2, #5
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	440a      	add	r2, r1
 8005434:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005438:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800543c:	6053      	str	r3, [r2, #4]
 800543e:	e0b5      	b.n	80055ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005440:	78fa      	ldrb	r2, [r7, #3]
 8005442:	6879      	ldr	r1, [r7, #4]
 8005444:	4613      	mov	r3, r2
 8005446:	011b      	lsls	r3, r3, #4
 8005448:	1a9b      	subs	r3, r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	440b      	add	r3, r1
 800544e:	334d      	adds	r3, #77	@ 0x4d
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	2b05      	cmp	r3, #5
 8005454:	d114      	bne.n	8005480 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005456:	78fa      	ldrb	r2, [r7, #3]
 8005458:	6879      	ldr	r1, [r7, #4]
 800545a:	4613      	mov	r3, r2
 800545c:	011b      	lsls	r3, r3, #4
 800545e:	1a9b      	subs	r3, r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	440b      	add	r3, r1
 8005464:	334d      	adds	r3, #77	@ 0x4d
 8005466:	2202      	movs	r2, #2
 8005468:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800546a:	78fa      	ldrb	r2, [r7, #3]
 800546c:	6879      	ldr	r1, [r7, #4]
 800546e:	4613      	mov	r3, r2
 8005470:	011b      	lsls	r3, r3, #4
 8005472:	1a9b      	subs	r3, r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	440b      	add	r3, r1
 8005478:	334c      	adds	r3, #76	@ 0x4c
 800547a:	2202      	movs	r2, #2
 800547c:	701a      	strb	r2, [r3, #0]
 800547e:	e095      	b.n	80055ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005480:	78fa      	ldrb	r2, [r7, #3]
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	4613      	mov	r3, r2
 8005486:	011b      	lsls	r3, r3, #4
 8005488:	1a9b      	subs	r3, r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	334d      	adds	r3, #77	@ 0x4d
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	2b06      	cmp	r3, #6
 8005494:	d114      	bne.n	80054c0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005496:	78fa      	ldrb	r2, [r7, #3]
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	011b      	lsls	r3, r3, #4
 800549e:	1a9b      	subs	r3, r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	440b      	add	r3, r1
 80054a4:	334d      	adds	r3, #77	@ 0x4d
 80054a6:	2202      	movs	r2, #2
 80054a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80054aa:	78fa      	ldrb	r2, [r7, #3]
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	4613      	mov	r3, r2
 80054b0:	011b      	lsls	r3, r3, #4
 80054b2:	1a9b      	subs	r3, r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	440b      	add	r3, r1
 80054b8:	334c      	adds	r3, #76	@ 0x4c
 80054ba:	2205      	movs	r2, #5
 80054bc:	701a      	strb	r2, [r3, #0]
 80054be:	e075      	b.n	80055ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80054c0:	78fa      	ldrb	r2, [r7, #3]
 80054c2:	6879      	ldr	r1, [r7, #4]
 80054c4:	4613      	mov	r3, r2
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	1a9b      	subs	r3, r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	440b      	add	r3, r1
 80054ce:	334d      	adds	r3, #77	@ 0x4d
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	2b07      	cmp	r3, #7
 80054d4:	d00a      	beq.n	80054ec <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80054d6:	78fa      	ldrb	r2, [r7, #3]
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	4613      	mov	r3, r2
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	1a9b      	subs	r3, r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	440b      	add	r3, r1
 80054e4:	334d      	adds	r3, #77	@ 0x4d
 80054e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80054e8:	2b09      	cmp	r3, #9
 80054ea:	d170      	bne.n	80055ce <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80054ec:	78fa      	ldrb	r2, [r7, #3]
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	011b      	lsls	r3, r3, #4
 80054f4:	1a9b      	subs	r3, r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	334d      	adds	r3, #77	@ 0x4d
 80054fc:	2202      	movs	r2, #2
 80054fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005500:	78fa      	ldrb	r2, [r7, #3]
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	4613      	mov	r3, r2
 8005506:	011b      	lsls	r3, r3, #4
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	3344      	adds	r3, #68	@ 0x44
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	1c59      	adds	r1, r3, #1
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	4613      	mov	r3, r2
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	1a9b      	subs	r3, r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4403      	add	r3, r0
 8005520:	3344      	adds	r3, #68	@ 0x44
 8005522:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005524:	78fa      	ldrb	r2, [r7, #3]
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	4613      	mov	r3, r2
 800552a:	011b      	lsls	r3, r3, #4
 800552c:	1a9b      	subs	r3, r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	3344      	adds	r3, #68	@ 0x44
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b02      	cmp	r3, #2
 8005538:	d914      	bls.n	8005564 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800553a:	78fa      	ldrb	r2, [r7, #3]
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	3344      	adds	r3, #68	@ 0x44
 800554a:	2200      	movs	r2, #0
 800554c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800554e:	78fa      	ldrb	r2, [r7, #3]
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	4613      	mov	r3, r2
 8005554:	011b      	lsls	r3, r3, #4
 8005556:	1a9b      	subs	r3, r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	440b      	add	r3, r1
 800555c:	334c      	adds	r3, #76	@ 0x4c
 800555e:	2204      	movs	r2, #4
 8005560:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005562:	e022      	b.n	80055aa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005564:	78fa      	ldrb	r2, [r7, #3]
 8005566:	6879      	ldr	r1, [r7, #4]
 8005568:	4613      	mov	r3, r2
 800556a:	011b      	lsls	r3, r3, #4
 800556c:	1a9b      	subs	r3, r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	440b      	add	r3, r1
 8005572:	334c      	adds	r3, #76	@ 0x4c
 8005574:	2202      	movs	r2, #2
 8005576:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4413      	add	r3, r2
 8005580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800558e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005596:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005598:	78fb      	ldrb	r3, [r7, #3]
 800559a:	015a      	lsls	r2, r3, #5
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	4413      	add	r3, r2
 80055a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055a4:	461a      	mov	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80055aa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80055ac:	78fa      	ldrb	r2, [r7, #3]
 80055ae:	6879      	ldr	r1, [r7, #4]
 80055b0:	4613      	mov	r3, r2
 80055b2:	011b      	lsls	r3, r3, #4
 80055b4:	1a9b      	subs	r3, r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	440b      	add	r3, r1
 80055ba:	334c      	adds	r3, #76	@ 0x4c
 80055bc:	781a      	ldrb	r2, [r3, #0]
 80055be:	78fb      	ldrb	r3, [r7, #3]
 80055c0:	4619      	mov	r1, r3
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f006 ffa8 	bl	800c518 <HAL_HCD_HC_NotifyURBChange_Callback>
 80055c8:	e002      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80055ca:	bf00      	nop
 80055cc:	e000      	b.n	80055d0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80055ce:	bf00      	nop
  }
}
 80055d0:	3718      	adds	r7, #24
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b08a      	sub	sp, #40	@ 0x28
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	f003 030f 	and.w	r3, r3, #15
 80055f6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	0c5b      	lsrs	r3, r3, #17
 80055fc:	f003 030f 	and.w	r3, r3, #15
 8005600:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	091b      	lsrs	r3, r3, #4
 8005606:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800560a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	2b02      	cmp	r3, #2
 8005610:	d004      	beq.n	800561c <HCD_RXQLVL_IRQHandler+0x46>
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2b05      	cmp	r3, #5
 8005616:	f000 80b6 	beq.w	8005786 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800561a:	e0b7      	b.n	800578c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	f000 80b3 	beq.w	800578a <HCD_RXQLVL_IRQHandler+0x1b4>
 8005624:	6879      	ldr	r1, [r7, #4]
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	4613      	mov	r3, r2
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	1a9b      	subs	r3, r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	440b      	add	r3, r1
 8005632:	332c      	adds	r3, #44	@ 0x2c
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 80a7 	beq.w	800578a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800563c:	6879      	ldr	r1, [r7, #4]
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	4613      	mov	r3, r2
 8005642:	011b      	lsls	r3, r3, #4
 8005644:	1a9b      	subs	r3, r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	440b      	add	r3, r1
 800564a:	3338      	adds	r3, #56	@ 0x38
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	18d1      	adds	r1, r2, r3
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	4613      	mov	r3, r2
 8005658:	011b      	lsls	r3, r3, #4
 800565a:	1a9b      	subs	r3, r3, r2
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	4403      	add	r3, r0
 8005660:	3334      	adds	r3, #52	@ 0x34
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4299      	cmp	r1, r3
 8005666:	f200 8083 	bhi.w	8005770 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6818      	ldr	r0, [r3, #0]
 800566e:	6879      	ldr	r1, [r7, #4]
 8005670:	69ba      	ldr	r2, [r7, #24]
 8005672:	4613      	mov	r3, r2
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	1a9b      	subs	r3, r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	440b      	add	r3, r1
 800567c:	332c      	adds	r3, #44	@ 0x2c
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	b292      	uxth	r2, r2
 8005684:	4619      	mov	r1, r3
 8005686:	f003 fdd3 	bl	8009230 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	4613      	mov	r3, r2
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	1a9b      	subs	r3, r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	440b      	add	r3, r1
 8005698:	332c      	adds	r3, #44	@ 0x2c
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	18d1      	adds	r1, r2, r3
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	4613      	mov	r3, r2
 80056a6:	011b      	lsls	r3, r3, #4
 80056a8:	1a9b      	subs	r3, r3, r2
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	4403      	add	r3, r0
 80056ae:	332c      	adds	r3, #44	@ 0x2c
 80056b0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80056b2:	6879      	ldr	r1, [r7, #4]
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	4613      	mov	r3, r2
 80056b8:	011b      	lsls	r3, r3, #4
 80056ba:	1a9b      	subs	r3, r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	440b      	add	r3, r1
 80056c0:	3338      	adds	r3, #56	@ 0x38
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	18d1      	adds	r1, r2, r3
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	69ba      	ldr	r2, [r7, #24]
 80056cc:	4613      	mov	r3, r2
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	1a9b      	subs	r3, r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	4403      	add	r3, r0
 80056d6:	3338      	adds	r3, #56	@ 0x38
 80056d8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	015a      	lsls	r2, r3, #5
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	4413      	add	r3, r2
 80056e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	0cdb      	lsrs	r3, r3, #19
 80056ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056ee:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	69ba      	ldr	r2, [r7, #24]
 80056f4:	4613      	mov	r3, r2
 80056f6:	011b      	lsls	r3, r3, #4
 80056f8:	1a9b      	subs	r3, r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	3328      	adds	r3, #40	@ 0x28
 8005700:	881b      	ldrh	r3, [r3, #0]
 8005702:	461a      	mov	r2, r3
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	4293      	cmp	r3, r2
 8005708:	d13f      	bne.n	800578a <HCD_RXQLVL_IRQHandler+0x1b4>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d03c      	beq.n	800578a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	015a      	lsls	r2, r3, #5
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	4413      	add	r3, r2
 8005718:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005726:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800572e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	015a      	lsls	r2, r3, #5
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	4413      	add	r3, r2
 8005738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800573c:	461a      	mov	r2, r3
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005742:	6879      	ldr	r1, [r7, #4]
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	4613      	mov	r3, r2
 8005748:	011b      	lsls	r3, r3, #4
 800574a:	1a9b      	subs	r3, r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	440b      	add	r3, r1
 8005750:	333c      	adds	r3, #60	@ 0x3c
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	f083 0301 	eor.w	r3, r3, #1
 8005758:	b2d8      	uxtb	r0, r3
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	4613      	mov	r3, r2
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	1a9b      	subs	r3, r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	440b      	add	r3, r1
 8005768:	333c      	adds	r3, #60	@ 0x3c
 800576a:	4602      	mov	r2, r0
 800576c:	701a      	strb	r2, [r3, #0]
      break;
 800576e:	e00c      	b.n	800578a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005770:	6879      	ldr	r1, [r7, #4]
 8005772:	69ba      	ldr	r2, [r7, #24]
 8005774:	4613      	mov	r3, r2
 8005776:	011b      	lsls	r3, r3, #4
 8005778:	1a9b      	subs	r3, r3, r2
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	440b      	add	r3, r1
 800577e:	334c      	adds	r3, #76	@ 0x4c
 8005780:	2204      	movs	r2, #4
 8005782:	701a      	strb	r2, [r3, #0]
      break;
 8005784:	e001      	b.n	800578a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005786:	bf00      	nop
 8005788:	e000      	b.n	800578c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800578a:	bf00      	nop
  }
}
 800578c:	bf00      	nop
 800578e:	3728      	adds	r7, #40	@ 0x28
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80057c0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d10b      	bne.n	80057e4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d102      	bne.n	80057dc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f006 fe82 	bl	800c4e0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f043 0302 	orr.w	r3, r3, #2
 80057e2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f003 0308 	and.w	r3, r3, #8
 80057ea:	2b08      	cmp	r3, #8
 80057ec:	d132      	bne.n	8005854 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	f043 0308 	orr.w	r3, r3, #8
 80057f4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f003 0304 	and.w	r3, r3, #4
 80057fc:	2b04      	cmp	r3, #4
 80057fe:	d126      	bne.n	800584e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	7a5b      	ldrb	r3, [r3, #9]
 8005804:	2b02      	cmp	r3, #2
 8005806:	d113      	bne.n	8005830 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800580e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005812:	d106      	bne.n	8005822 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2102      	movs	r1, #2
 800581a:	4618      	mov	r0, r3
 800581c:	f003 fe9e 	bl	800955c <USB_InitFSLSPClkSel>
 8005820:	e011      	b.n	8005846 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2101      	movs	r1, #1
 8005828:	4618      	mov	r0, r3
 800582a:	f003 fe97 	bl	800955c <USB_InitFSLSPClkSel>
 800582e:	e00a      	b.n	8005846 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	79db      	ldrb	r3, [r3, #7]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d106      	bne.n	8005846 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800583e:	461a      	mov	r2, r3
 8005840:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005844:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f006 fe74 	bl	800c534 <HAL_HCD_PortEnabled_Callback>
 800584c:	e002      	b.n	8005854 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f006 fe7e 	bl	800c550 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f003 0320 	and.w	r3, r3, #32
 800585a:	2b20      	cmp	r3, #32
 800585c:	d103      	bne.n	8005866 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	f043 0320 	orr.w	r3, r3, #32
 8005864:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800586c:	461a      	mov	r2, r3
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	6013      	str	r3, [r2, #0]
}
 8005872:	bf00      	nop
 8005874:	3718      	adds	r7, #24
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e12b      	b.n	8005ae6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d106      	bne.n	80058a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7fc ff24 	bl	80026f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2224      	movs	r2, #36	@ 0x24
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0201 	bic.w	r2, r2, #1
 80058be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058e0:	f002 f8d6 	bl	8007a90 <HAL_RCC_GetPCLK1Freq>
 80058e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	4a81      	ldr	r2, [pc, #516]	@ (8005af0 <HAL_I2C_Init+0x274>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d807      	bhi.n	8005900 <HAL_I2C_Init+0x84>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4a80      	ldr	r2, [pc, #512]	@ (8005af4 <HAL_I2C_Init+0x278>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	bf94      	ite	ls
 80058f8:	2301      	movls	r3, #1
 80058fa:	2300      	movhi	r3, #0
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	e006      	b.n	800590e <HAL_I2C_Init+0x92>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4a7d      	ldr	r2, [pc, #500]	@ (8005af8 <HAL_I2C_Init+0x27c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	bf94      	ite	ls
 8005908:	2301      	movls	r3, #1
 800590a:	2300      	movhi	r3, #0
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d001      	beq.n	8005916 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e0e7      	b.n	8005ae6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	4a78      	ldr	r2, [pc, #480]	@ (8005afc <HAL_I2C_Init+0x280>)
 800591a:	fba2 2303 	umull	r2, r3, r2, r3
 800591e:	0c9b      	lsrs	r3, r3, #18
 8005920:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	430a      	orrs	r2, r1
 8005934:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	4a6a      	ldr	r2, [pc, #424]	@ (8005af0 <HAL_I2C_Init+0x274>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d802      	bhi.n	8005950 <HAL_I2C_Init+0xd4>
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	3301      	adds	r3, #1
 800594e:	e009      	b.n	8005964 <HAL_I2C_Init+0xe8>
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005956:	fb02 f303 	mul.w	r3, r2, r3
 800595a:	4a69      	ldr	r2, [pc, #420]	@ (8005b00 <HAL_I2C_Init+0x284>)
 800595c:	fba2 2303 	umull	r2, r3, r2, r3
 8005960:	099b      	lsrs	r3, r3, #6
 8005962:	3301      	adds	r3, #1
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6812      	ldr	r2, [r2, #0]
 8005968:	430b      	orrs	r3, r1
 800596a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	69db      	ldr	r3, [r3, #28]
 8005972:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005976:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	495c      	ldr	r1, [pc, #368]	@ (8005af0 <HAL_I2C_Init+0x274>)
 8005980:	428b      	cmp	r3, r1
 8005982:	d819      	bhi.n	80059b8 <HAL_I2C_Init+0x13c>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	1e59      	subs	r1, r3, #1
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	005b      	lsls	r3, r3, #1
 800598e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005992:	1c59      	adds	r1, r3, #1
 8005994:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005998:	400b      	ands	r3, r1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00a      	beq.n	80059b4 <HAL_I2C_Init+0x138>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	1e59      	subs	r1, r3, #1
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	005b      	lsls	r3, r3, #1
 80059a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80059ac:	3301      	adds	r3, #1
 80059ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059b2:	e051      	b.n	8005a58 <HAL_I2C_Init+0x1dc>
 80059b4:	2304      	movs	r3, #4
 80059b6:	e04f      	b.n	8005a58 <HAL_I2C_Init+0x1dc>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d111      	bne.n	80059e4 <HAL_I2C_Init+0x168>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	1e58      	subs	r0, r3, #1
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6859      	ldr	r1, [r3, #4]
 80059c8:	460b      	mov	r3, r1
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	440b      	add	r3, r1
 80059ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80059d2:	3301      	adds	r3, #1
 80059d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059d8:	2b00      	cmp	r3, #0
 80059da:	bf0c      	ite	eq
 80059dc:	2301      	moveq	r3, #1
 80059de:	2300      	movne	r3, #0
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	e012      	b.n	8005a0a <HAL_I2C_Init+0x18e>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	1e58      	subs	r0, r3, #1
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6859      	ldr	r1, [r3, #4]
 80059ec:	460b      	mov	r3, r1
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	440b      	add	r3, r1
 80059f2:	0099      	lsls	r1, r3, #2
 80059f4:	440b      	add	r3, r1
 80059f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80059fa:	3301      	adds	r3, #1
 80059fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	bf0c      	ite	eq
 8005a04:	2301      	moveq	r3, #1
 8005a06:	2300      	movne	r3, #0
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <HAL_I2C_Init+0x196>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e022      	b.n	8005a58 <HAL_I2C_Init+0x1dc>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d10e      	bne.n	8005a38 <HAL_I2C_Init+0x1bc>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	1e58      	subs	r0, r3, #1
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6859      	ldr	r1, [r3, #4]
 8005a22:	460b      	mov	r3, r1
 8005a24:	005b      	lsls	r3, r3, #1
 8005a26:	440b      	add	r3, r1
 8005a28:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a36:	e00f      	b.n	8005a58 <HAL_I2C_Init+0x1dc>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	1e58      	subs	r0, r3, #1
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6859      	ldr	r1, [r3, #4]
 8005a40:	460b      	mov	r3, r1
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	440b      	add	r3, r1
 8005a46:	0099      	lsls	r1, r3, #2
 8005a48:	440b      	add	r3, r1
 8005a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a4e:	3301      	adds	r3, #1
 8005a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a58:	6879      	ldr	r1, [r7, #4]
 8005a5a:	6809      	ldr	r1, [r1, #0]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69da      	ldr	r2, [r3, #28]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a1b      	ldr	r3, [r3, #32]
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005a86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	6911      	ldr	r1, [r2, #16]
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	68d2      	ldr	r2, [r2, #12]
 8005a92:	4311      	orrs	r1, r2
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	6812      	ldr	r2, [r2, #0]
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	695a      	ldr	r2, [r3, #20]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	430a      	orrs	r2, r1
 8005ab6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f042 0201 	orr.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	000186a0 	.word	0x000186a0
 8005af4:	001e847f 	.word	0x001e847f
 8005af8:	003d08ff 	.word	0x003d08ff
 8005afc:	431bde83 	.word	0x431bde83
 8005b00:	10624dd3 	.word	0x10624dd3

08005b04 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b088      	sub	sp, #32
 8005b08:	af02      	add	r7, sp, #8
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	607a      	str	r2, [r7, #4]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	460b      	mov	r3, r1
 8005b12:	817b      	strh	r3, [r7, #10]
 8005b14:	4613      	mov	r3, r2
 8005b16:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b18:	f7fd f9f2 	bl	8002f00 <HAL_GetTick>
 8005b1c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b20      	cmp	r3, #32
 8005b28:	f040 80e0 	bne.w	8005cec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	2319      	movs	r3, #25
 8005b32:	2201      	movs	r2, #1
 8005b34:	4970      	ldr	r1, [pc, #448]	@ (8005cf8 <HAL_I2C_Master_Transmit+0x1f4>)
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 fc64 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d001      	beq.n	8005b46 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005b42:	2302      	movs	r3, #2
 8005b44:	e0d3      	b.n	8005cee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d101      	bne.n	8005b54 <HAL_I2C_Master_Transmit+0x50>
 8005b50:	2302      	movs	r3, #2
 8005b52:	e0cc      	b.n	8005cee <HAL_I2C_Master_Transmit+0x1ea>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d007      	beq.n	8005b7a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f042 0201 	orr.w	r2, r2, #1
 8005b78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2221      	movs	r2, #33	@ 0x21
 8005b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2210      	movs	r2, #16
 8005b96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	893a      	ldrh	r2, [r7, #8]
 8005baa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4a50      	ldr	r2, [pc, #320]	@ (8005cfc <HAL_I2C_Master_Transmit+0x1f8>)
 8005bba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005bbc:	8979      	ldrh	r1, [r7, #10]
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	6a3a      	ldr	r2, [r7, #32]
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 face 	bl	8006164 <I2C_MasterRequestWrite>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e08d      	b.n	8005cee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	613b      	str	r3, [r7, #16]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	695b      	ldr	r3, [r3, #20]
 8005bdc:	613b      	str	r3, [r7, #16]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	613b      	str	r3, [r7, #16]
 8005be6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005be8:	e066      	b.n	8005cb8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	6a39      	ldr	r1, [r7, #32]
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	f000 fd22 	bl	8006638 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00d      	beq.n	8005c16 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfe:	2b04      	cmp	r3, #4
 8005c00:	d107      	bne.n	8005c12 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e06b      	b.n	8005cee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1a:	781a      	ldrb	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c26:	1c5a      	adds	r2, r3, #1
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	3b01      	subs	r3, #1
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	f003 0304 	and.w	r3, r3, #4
 8005c50:	2b04      	cmp	r3, #4
 8005c52:	d11b      	bne.n	8005c8c <HAL_I2C_Master_Transmit+0x188>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d017      	beq.n	8005c8c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c60:	781a      	ldrb	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	b29a      	uxth	r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	6a39      	ldr	r1, [r7, #32]
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 fd19 	bl	80066c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d00d      	beq.n	8005cb8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d107      	bne.n	8005cb4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cb2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e01a      	b.n	8005cee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d194      	bne.n	8005bea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	e000      	b.n	8005cee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005cec:	2302      	movs	r3, #2
  }
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3718      	adds	r7, #24
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	00100002 	.word	0x00100002
 8005cfc:	ffff0000 	.word	0xffff0000

08005d00 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b08c      	sub	sp, #48	@ 0x30
 8005d04:	af02      	add	r7, sp, #8
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	607a      	str	r2, [r7, #4]
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	817b      	strh	r3, [r7, #10]
 8005d10:	4613      	mov	r3, r2
 8005d12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d14:	f7fd f8f4 	bl	8002f00 <HAL_GetTick>
 8005d18:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b20      	cmp	r3, #32
 8005d24:	f040 8217 	bne.w	8006156 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	2319      	movs	r3, #25
 8005d2e:	2201      	movs	r2, #1
 8005d30:	497c      	ldr	r1, [pc, #496]	@ (8005f24 <HAL_I2C_Master_Receive+0x224>)
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fb66 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005d3e:	2302      	movs	r3, #2
 8005d40:	e20a      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d101      	bne.n	8005d50 <HAL_I2C_Master_Receive+0x50>
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	e203      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0301 	and.w	r3, r3, #1
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d007      	beq.n	8005d76 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f042 0201 	orr.w	r2, r2, #1
 8005d74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2222      	movs	r2, #34	@ 0x22
 8005d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2210      	movs	r2, #16
 8005d92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	893a      	ldrh	r2, [r7, #8]
 8005da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	4a5c      	ldr	r2, [pc, #368]	@ (8005f28 <HAL_I2C_Master_Receive+0x228>)
 8005db6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005db8:	8979      	ldrh	r1, [r7, #10]
 8005dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f000 fa52 	bl	8006268 <I2C_MasterRequestRead>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d001      	beq.n	8005dce <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e1c4      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d113      	bne.n	8005dfe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	623b      	str	r3, [r7, #32]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	695b      	ldr	r3, [r3, #20]
 8005de0:	623b      	str	r3, [r7, #32]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	623b      	str	r3, [r7, #32]
 8005dea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	e198      	b.n	8006130 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d11b      	bne.n	8005e3e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e16:	2300      	movs	r3, #0
 8005e18:	61fb      	str	r3, [r7, #28]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	61fb      	str	r3, [r7, #28]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	61fb      	str	r3, [r7, #28]
 8005e2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e3a:	601a      	str	r2, [r3, #0]
 8005e3c:	e178      	b.n	8006130 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d11b      	bne.n	8005e7e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e66:	2300      	movs	r3, #0
 8005e68:	61bb      	str	r3, [r7, #24]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	61bb      	str	r3, [r7, #24]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	61bb      	str	r3, [r7, #24]
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	e158      	b.n	8006130 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	617b      	str	r3, [r7, #20]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	699b      	ldr	r3, [r3, #24]
 8005ea0:	617b      	str	r3, [r7, #20]
 8005ea2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ea4:	e144      	b.n	8006130 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eaa:	2b03      	cmp	r3, #3
 8005eac:	f200 80f1 	bhi.w	8006092 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d123      	bne.n	8005f00 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 fc4b 	bl	8006758 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d001      	beq.n	8005ecc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e145      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	691a      	ldr	r2, [r3, #16]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed6:	b2d2      	uxtb	r2, r2
 8005ed8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	1c5a      	adds	r2, r3, #1
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005efe:	e117      	b.n	8006130 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d14e      	bne.n	8005fa6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f0e:	2200      	movs	r2, #0
 8005f10:	4906      	ldr	r1, [pc, #24]	@ (8005f2c <HAL_I2C_Master_Receive+0x22c>)
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f000 fa76 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d008      	beq.n	8005f30 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e11a      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
 8005f22:	bf00      	nop
 8005f24:	00100002 	.word	0x00100002
 8005f28:	ffff0000 	.word	0xffff0000
 8005f2c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691a      	ldr	r2, [r3, #16]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4a:	b2d2      	uxtb	r2, r2
 8005f4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f52:	1c5a      	adds	r2, r3, #1
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	691a      	ldr	r2, [r3, #16]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7c:	b2d2      	uxtb	r2, r2
 8005f7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	b29a      	uxth	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005fa4:	e0c4      	b.n	8006130 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fac:	2200      	movs	r2, #0
 8005fae:	496c      	ldr	r1, [pc, #432]	@ (8006160 <HAL_I2C_Master_Receive+0x460>)
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 fa27 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d001      	beq.n	8005fc0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e0cb      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	691a      	ldr	r2, [r3, #16]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fda:	b2d2      	uxtb	r2, r2
 8005fdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe2:	1c5a      	adds	r2, r3, #1
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fec:	3b01      	subs	r3, #1
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006008:	2200      	movs	r2, #0
 800600a:	4955      	ldr	r1, [pc, #340]	@ (8006160 <HAL_I2C_Master_Receive+0x460>)
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f000 f9f9 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e09d      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800602a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691a      	ldr	r2, [r3, #16]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006036:	b2d2      	uxtb	r2, r2
 8006038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603e:	1c5a      	adds	r2, r3, #1
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006048:	3b01      	subs	r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006054:	b29b      	uxth	r3, r3
 8006056:	3b01      	subs	r3, #1
 8006058:	b29a      	uxth	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	691a      	ldr	r2, [r3, #16]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006068:	b2d2      	uxtb	r2, r2
 800606a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607a:	3b01      	subs	r3, #1
 800607c:	b29a      	uxth	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006090:	e04e      	b.n	8006130 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006094:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f000 fb5e 	bl	8006758 <I2C_WaitOnRXNEFlagUntilTimeout>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d001      	beq.n	80060a6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e058      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	691a      	ldr	r2, [r3, #16]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b0:	b2d2      	uxtb	r2, r2
 80060b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060c2:	3b01      	subs	r3, #1
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	3b01      	subs	r3, #1
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	f003 0304 	and.w	r3, r3, #4
 80060e2:	2b04      	cmp	r3, #4
 80060e4:	d124      	bne.n	8006130 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ea:	2b03      	cmp	r3, #3
 80060ec:	d107      	bne.n	80060fe <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060fc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	691a      	ldr	r2, [r3, #16]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006108:	b2d2      	uxtb	r2, r2
 800610a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006110:	1c5a      	adds	r2, r3, #1
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800611a:	3b01      	subs	r3, #1
 800611c:	b29a      	uxth	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006126:	b29b      	uxth	r3, r3
 8006128:	3b01      	subs	r3, #1
 800612a:	b29a      	uxth	r2, r3
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006134:	2b00      	cmp	r3, #0
 8006136:	f47f aeb6 	bne.w	8005ea6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	e000      	b.n	8006158 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006156:	2302      	movs	r3, #2
  }
}
 8006158:	4618      	mov	r0, r3
 800615a:	3728      	adds	r7, #40	@ 0x28
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	00010004 	.word	0x00010004

08006164 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b088      	sub	sp, #32
 8006168:	af02      	add	r7, sp, #8
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	607a      	str	r2, [r7, #4]
 800616e:	603b      	str	r3, [r7, #0]
 8006170:	460b      	mov	r3, r1
 8006172:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006178:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	2b08      	cmp	r3, #8
 800617e:	d006      	beq.n	800618e <I2C_MasterRequestWrite+0x2a>
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d003      	beq.n	800618e <I2C_MasterRequestWrite+0x2a>
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800618c:	d108      	bne.n	80061a0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	e00b      	b.n	80061b8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a4:	2b12      	cmp	r3, #18
 80061a6:	d107      	bne.n	80061b8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 f91d 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00d      	beq.n	80061ec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061de:	d103      	bne.n	80061e8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e035      	b.n	8006258 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061f4:	d108      	bne.n	8006208 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061f6:	897b      	ldrh	r3, [r7, #10]
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	461a      	mov	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006204:	611a      	str	r2, [r3, #16]
 8006206:	e01b      	b.n	8006240 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006208:	897b      	ldrh	r3, [r7, #10]
 800620a:	11db      	asrs	r3, r3, #7
 800620c:	b2db      	uxtb	r3, r3
 800620e:	f003 0306 	and.w	r3, r3, #6
 8006212:	b2db      	uxtb	r3, r3
 8006214:	f063 030f 	orn	r3, r3, #15
 8006218:	b2da      	uxtb	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	490e      	ldr	r1, [pc, #56]	@ (8006260 <I2C_MasterRequestWrite+0xfc>)
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f000 f966 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d001      	beq.n	8006236 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e010      	b.n	8006258 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006236:	897b      	ldrh	r3, [r7, #10]
 8006238:	b2da      	uxtb	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	4907      	ldr	r1, [pc, #28]	@ (8006264 <I2C_MasterRequestWrite+0x100>)
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 f956 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e000      	b.n	8006258 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3718      	adds	r7, #24
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	00010008 	.word	0x00010008
 8006264:	00010002 	.word	0x00010002

08006268 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b088      	sub	sp, #32
 800626c:	af02      	add	r7, sp, #8
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	607a      	str	r2, [r7, #4]
 8006272:	603b      	str	r3, [r7, #0]
 8006274:	460b      	mov	r3, r1
 8006276:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800628c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	2b08      	cmp	r3, #8
 8006292:	d006      	beq.n	80062a2 <I2C_MasterRequestRead+0x3a>
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d003      	beq.n	80062a2 <I2C_MasterRequestRead+0x3a>
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80062a0:	d108      	bne.n	80062b4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	e00b      	b.n	80062cc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b8:	2b11      	cmp	r3, #17
 80062ba:	d107      	bne.n	80062cc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f000 f893 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d00d      	beq.n	8006300 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062f2:	d103      	bne.n	80062fc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e079      	b.n	80063f4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006308:	d108      	bne.n	800631c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800630a:	897b      	ldrh	r3, [r7, #10]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	f043 0301 	orr.w	r3, r3, #1
 8006312:	b2da      	uxtb	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	611a      	str	r2, [r3, #16]
 800631a:	e05f      	b.n	80063dc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800631c:	897b      	ldrh	r3, [r7, #10]
 800631e:	11db      	asrs	r3, r3, #7
 8006320:	b2db      	uxtb	r3, r3
 8006322:	f003 0306 	and.w	r3, r3, #6
 8006326:	b2db      	uxtb	r3, r3
 8006328:	f063 030f 	orn	r3, r3, #15
 800632c:	b2da      	uxtb	r2, r3
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	4930      	ldr	r1, [pc, #192]	@ (80063fc <I2C_MasterRequestRead+0x194>)
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f000 f8dc 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d001      	beq.n	800634a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e054      	b.n	80063f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800634a:	897b      	ldrh	r3, [r7, #10]
 800634c:	b2da      	uxtb	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	4929      	ldr	r1, [pc, #164]	@ (8006400 <I2C_MasterRequestRead+0x198>)
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 f8cc 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e044      	b.n	80063f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800636a:	2300      	movs	r3, #0
 800636c:	613b      	str	r3, [r7, #16]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	695b      	ldr	r3, [r3, #20]
 8006374:	613b      	str	r3, [r7, #16]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	699b      	ldr	r3, [r3, #24]
 800637c:	613b      	str	r3, [r7, #16]
 800637e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800638e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 f831 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00d      	beq.n	80063c4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063b6:	d103      	bne.n	80063c0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063be:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e017      	b.n	80063f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80063c4:	897b      	ldrh	r3, [r7, #10]
 80063c6:	11db      	asrs	r3, r3, #7
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	f003 0306 	and.w	r3, r3, #6
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	f063 030e 	orn	r3, r3, #14
 80063d4:	b2da      	uxtb	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	4907      	ldr	r1, [pc, #28]	@ (8006400 <I2C_MasterRequestRead+0x198>)
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	f000 f888 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d001      	beq.n	80063f2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e000      	b.n	80063f4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	00010008 	.word	0x00010008
 8006400:	00010002 	.word	0x00010002

08006404 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	603b      	str	r3, [r7, #0]
 8006410:	4613      	mov	r3, r2
 8006412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006414:	e048      	b.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641c:	d044      	beq.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800641e:	f7fc fd6f 	bl	8002f00 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	683a      	ldr	r2, [r7, #0]
 800642a:	429a      	cmp	r2, r3
 800642c:	d302      	bcc.n	8006434 <I2C_WaitOnFlagUntilTimeout+0x30>
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d139      	bne.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	0c1b      	lsrs	r3, r3, #16
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b01      	cmp	r3, #1
 800643c:	d10d      	bne.n	800645a <I2C_WaitOnFlagUntilTimeout+0x56>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	43da      	mvns	r2, r3
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	4013      	ands	r3, r2
 800644a:	b29b      	uxth	r3, r3
 800644c:	2b00      	cmp	r3, #0
 800644e:	bf0c      	ite	eq
 8006450:	2301      	moveq	r3, #1
 8006452:	2300      	movne	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	461a      	mov	r2, r3
 8006458:	e00c      	b.n	8006474 <I2C_WaitOnFlagUntilTimeout+0x70>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	43da      	mvns	r2, r3
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	4013      	ands	r3, r2
 8006466:	b29b      	uxth	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	bf0c      	ite	eq
 800646c:	2301      	moveq	r3, #1
 800646e:	2300      	movne	r3, #0
 8006470:	b2db      	uxtb	r3, r3
 8006472:	461a      	mov	r2, r3
 8006474:	79fb      	ldrb	r3, [r7, #7]
 8006476:	429a      	cmp	r2, r3
 8006478:	d116      	bne.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2220      	movs	r2, #32
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006494:	f043 0220 	orr.w	r2, r3, #32
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e023      	b.n	80064f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	0c1b      	lsrs	r3, r3, #16
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d10d      	bne.n	80064ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	43da      	mvns	r2, r3
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	4013      	ands	r3, r2
 80064be:	b29b      	uxth	r3, r3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	bf0c      	ite	eq
 80064c4:	2301      	moveq	r3, #1
 80064c6:	2300      	movne	r3, #0
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	461a      	mov	r2, r3
 80064cc:	e00c      	b.n	80064e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	43da      	mvns	r2, r3
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	4013      	ands	r3, r2
 80064da:	b29b      	uxth	r3, r3
 80064dc:	2b00      	cmp	r3, #0
 80064de:	bf0c      	ite	eq
 80064e0:	2301      	moveq	r3, #1
 80064e2:	2300      	movne	r3, #0
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	461a      	mov	r2, r3
 80064e8:	79fb      	ldrb	r3, [r7, #7]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d093      	beq.n	8006416 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
 8006504:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006506:	e071      	b.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006512:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006516:	d123      	bne.n	8006560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006526:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006530:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2220      	movs	r2, #32
 800653c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654c:	f043 0204 	orr.w	r2, r3, #4
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e067      	b.n	8006630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006566:	d041      	beq.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006568:	f7fc fcca 	bl	8002f00 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	429a      	cmp	r2, r3
 8006576:	d302      	bcc.n	800657e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d136      	bne.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	0c1b      	lsrs	r3, r3, #16
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	d10c      	bne.n	80065a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	43da      	mvns	r2, r3
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	4013      	ands	r3, r2
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	bf14      	ite	ne
 800659a:	2301      	movne	r3, #1
 800659c:	2300      	moveq	r3, #0
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	e00b      	b.n	80065ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	43da      	mvns	r2, r3
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	4013      	ands	r3, r2
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	bf14      	ite	ne
 80065b4:	2301      	movne	r3, #1
 80065b6:	2300      	moveq	r3, #0
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d016      	beq.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d8:	f043 0220 	orr.w	r2, r3, #32
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e021      	b.n	8006630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	0c1b      	lsrs	r3, r3, #16
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d10c      	bne.n	8006610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	43da      	mvns	r2, r3
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	4013      	ands	r3, r2
 8006602:	b29b      	uxth	r3, r3
 8006604:	2b00      	cmp	r3, #0
 8006606:	bf14      	ite	ne
 8006608:	2301      	movne	r3, #1
 800660a:	2300      	moveq	r3, #0
 800660c:	b2db      	uxtb	r3, r3
 800660e:	e00b      	b.n	8006628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	43da      	mvns	r2, r3
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	4013      	ands	r3, r2
 800661c:	b29b      	uxth	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	bf14      	ite	ne
 8006622:	2301      	movne	r3, #1
 8006624:	2300      	moveq	r3, #0
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	f47f af6d 	bne.w	8006508 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006644:	e034      	b.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f000 f8e3 	bl	8006812 <I2C_IsAcknowledgeFailed>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e034      	b.n	80066c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665c:	d028      	beq.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800665e:	f7fc fc4f 	bl	8002f00 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	429a      	cmp	r2, r3
 800666c:	d302      	bcc.n	8006674 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d11d      	bne.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800667e:	2b80      	cmp	r3, #128	@ 0x80
 8006680:	d016      	beq.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2220      	movs	r2, #32
 800668c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669c:	f043 0220 	orr.w	r2, r3, #32
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e007      	b.n	80066c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066ba:	2b80      	cmp	r3, #128	@ 0x80
 80066bc:	d1c3      	bne.n	8006646 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3710      	adds	r7, #16
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066d4:	e034      	b.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80066d6:	68f8      	ldr	r0, [r7, #12]
 80066d8:	f000 f89b 	bl	8006812 <I2C_IsAcknowledgeFailed>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d001      	beq.n	80066e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e034      	b.n	8006750 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ec:	d028      	beq.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ee:	f7fc fc07 	bl	8002f00 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d302      	bcc.n	8006704 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d11d      	bne.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	f003 0304 	and.w	r3, r3, #4
 800670e:	2b04      	cmp	r3, #4
 8006710:	d016      	beq.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672c:	f043 0220 	orr.w	r2, r3, #32
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e007      	b.n	8006750 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	f003 0304 	and.w	r3, r3, #4
 800674a:	2b04      	cmp	r3, #4
 800674c:	d1c3      	bne.n	80066d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006764:	e049      	b.n	80067fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	f003 0310 	and.w	r3, r3, #16
 8006770:	2b10      	cmp	r3, #16
 8006772:	d119      	bne.n	80067a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0210 	mvn.w	r2, #16
 800677c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2220      	movs	r2, #32
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e030      	b.n	800680a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067a8:	f7fc fbaa 	bl	8002f00 <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d302      	bcc.n	80067be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d11d      	bne.n	80067fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c8:	2b40      	cmp	r3, #64	@ 0x40
 80067ca:	d016      	beq.n	80067fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2220      	movs	r2, #32
 80067d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e6:	f043 0220 	orr.w	r2, r3, #32
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e007      	b.n	800680a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006804:	2b40      	cmp	r3, #64	@ 0x40
 8006806:	d1ae      	bne.n	8006766 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006812:	b480      	push	{r7}
 8006814:	b083      	sub	sp, #12
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006828:	d11b      	bne.n	8006862 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006832:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2220      	movs	r2, #32
 800683e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684e:	f043 0204 	orr.w	r2, r3, #4
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b088      	sub	sp, #32
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d101      	bne.n	8006882 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e128      	b.n	8006ad4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006888:	b2db      	uxtb	r3, r3
 800688a:	2b00      	cmp	r3, #0
 800688c:	d109      	bne.n	80068a2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a90      	ldr	r2, [pc, #576]	@ (8006adc <HAL_I2S_Init+0x26c>)
 800689a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7fb ff6f 	bl	8002780 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2202      	movs	r2, #2
 80068a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	6812      	ldr	r2, [r2, #0]
 80068b4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80068b8:	f023 030f 	bic.w	r3, r3, #15
 80068bc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2202      	movs	r2, #2
 80068c4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d060      	beq.n	8006990 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d102      	bne.n	80068dc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80068d6:	2310      	movs	r3, #16
 80068d8:	617b      	str	r3, [r7, #20]
 80068da:	e001      	b.n	80068e0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80068dc:	2320      	movs	r3, #32
 80068de:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d802      	bhi.n	80068ee <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	005b      	lsls	r3, r3, #1
 80068ec:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80068ee:	2001      	movs	r0, #1
 80068f0:	f001 f9d8 	bl	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq>
 80068f4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068fe:	d125      	bne.n	800694c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d010      	beq.n	800692a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006912:	4613      	mov	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	461a      	mov	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	fbb2 f3f3 	udiv	r3, r2, r3
 8006924:	3305      	adds	r3, #5
 8006926:	613b      	str	r3, [r7, #16]
 8006928:	e01f      	b.n	800696a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	00db      	lsls	r3, r3, #3
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	fbb2 f2f3 	udiv	r2, r2, r3
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	005b      	lsls	r3, r3, #1
 800693c:	461a      	mov	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	fbb2 f3f3 	udiv	r3, r2, r3
 8006946:	3305      	adds	r3, #5
 8006948:	613b      	str	r3, [r7, #16]
 800694a:	e00e      	b.n	800696a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	fbb2 f2f3 	udiv	r2, r2, r3
 8006954:	4613      	mov	r3, r2
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	005b      	lsls	r3, r3, #1
 800695c:	461a      	mov	r2, r3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	fbb2 f3f3 	udiv	r3, r2, r3
 8006966:	3305      	adds	r3, #5
 8006968:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	4a5c      	ldr	r2, [pc, #368]	@ (8006ae0 <HAL_I2S_Init+0x270>)
 800696e:	fba2 2303 	umull	r2, r3, r2, r3
 8006972:	08db      	lsrs	r3, r3, #3
 8006974:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	f003 0301 	and.w	r3, r3, #1
 800697c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	085b      	lsrs	r3, r3, #1
 8006986:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	021b      	lsls	r3, r3, #8
 800698c:	61bb      	str	r3, [r7, #24]
 800698e:	e003      	b.n	8006998 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006990:	2302      	movs	r3, #2
 8006992:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006994:	2300      	movs	r3, #0
 8006996:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d902      	bls.n	80069a4 <HAL_I2S_Init+0x134>
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	2bff      	cmp	r3, #255	@ 0xff
 80069a2:	d907      	bls.n	80069b4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069a8:	f043 0210 	orr.w	r2, r3, #16
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e08f      	b.n	8006ad4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	691a      	ldr	r2, [r3, #16]
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	ea42 0103 	orr.w	r1, r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69fa      	ldr	r2, [r7, #28]
 80069c4:	430a      	orrs	r2, r1
 80069c6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80069d2:	f023 030f 	bic.w	r3, r3, #15
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	6851      	ldr	r1, [r2, #4]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	6892      	ldr	r2, [r2, #8]
 80069de:	4311      	orrs	r1, r2
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	68d2      	ldr	r2, [r2, #12]
 80069e4:	4311      	orrs	r1, r2
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6992      	ldr	r2, [r2, #24]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	431a      	orrs	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069f6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d161      	bne.n	8006ac4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a38      	ldr	r2, [pc, #224]	@ (8006ae4 <HAL_I2S_Init+0x274>)
 8006a04:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a37      	ldr	r2, [pc, #220]	@ (8006ae8 <HAL_I2S_Init+0x278>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d101      	bne.n	8006a14 <HAL_I2S_Init+0x1a4>
 8006a10:	4b36      	ldr	r3, [pc, #216]	@ (8006aec <HAL_I2S_Init+0x27c>)
 8006a12:	e001      	b.n	8006a18 <HAL_I2S_Init+0x1a8>
 8006a14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a18:	69db      	ldr	r3, [r3, #28]
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	6812      	ldr	r2, [r2, #0]
 8006a1e:	4932      	ldr	r1, [pc, #200]	@ (8006ae8 <HAL_I2S_Init+0x278>)
 8006a20:	428a      	cmp	r2, r1
 8006a22:	d101      	bne.n	8006a28 <HAL_I2S_Init+0x1b8>
 8006a24:	4a31      	ldr	r2, [pc, #196]	@ (8006aec <HAL_I2S_Init+0x27c>)
 8006a26:	e001      	b.n	8006a2c <HAL_I2S_Init+0x1bc>
 8006a28:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8006a2c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006a30:	f023 030f 	bic.w	r3, r3, #15
 8006a34:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a2b      	ldr	r2, [pc, #172]	@ (8006ae8 <HAL_I2S_Init+0x278>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d101      	bne.n	8006a44 <HAL_I2S_Init+0x1d4>
 8006a40:	4b2a      	ldr	r3, [pc, #168]	@ (8006aec <HAL_I2S_Init+0x27c>)
 8006a42:	e001      	b.n	8006a48 <HAL_I2S_Init+0x1d8>
 8006a44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a48:	2202      	movs	r2, #2
 8006a4a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a25      	ldr	r2, [pc, #148]	@ (8006ae8 <HAL_I2S_Init+0x278>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d101      	bne.n	8006a5a <HAL_I2S_Init+0x1ea>
 8006a56:	4b25      	ldr	r3, [pc, #148]	@ (8006aec <HAL_I2S_Init+0x27c>)
 8006a58:	e001      	b.n	8006a5e <HAL_I2S_Init+0x1ee>
 8006a5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a5e:	69db      	ldr	r3, [r3, #28]
 8006a60:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a6a:	d003      	beq.n	8006a74 <HAL_I2S_Init+0x204>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d103      	bne.n	8006a7c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a78:	613b      	str	r3, [r7, #16]
 8006a7a:	e001      	b.n	8006a80 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006a94:	4313      	orrs	r3, r2
 8006a96:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	897b      	ldrh	r3, [r7, #10]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006aac:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a0d      	ldr	r2, [pc, #52]	@ (8006ae8 <HAL_I2S_Init+0x278>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d101      	bne.n	8006abc <HAL_I2S_Init+0x24c>
 8006ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8006aec <HAL_I2S_Init+0x27c>)
 8006aba:	e001      	b.n	8006ac0 <HAL_I2S_Init+0x250>
 8006abc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ac0:	897a      	ldrh	r2, [r7, #10]
 8006ac2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3720      	adds	r7, #32
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}
 8006adc:	08006be7 	.word	0x08006be7
 8006ae0:	cccccccd 	.word	0xcccccccd
 8006ae4:	08006cfd 	.word	0x08006cfd
 8006ae8:	40003800 	.word	0x40003800
 8006aec:	40003400 	.word	0x40003400

08006af0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006af8:	bf00      	nop
 8006afa:	370c      	adds	r7, #12
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b082      	sub	sp, #8
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b38:	881a      	ldrh	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b44:	1c9a      	adds	r2, r3, #2
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	3b01      	subs	r3, #1
 8006b52:	b29a      	uxth	r2, r3
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d10e      	bne.n	8006b80 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006b70:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f7ff ffb8 	bl	8006af0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006b80:	bf00      	nop
 8006b82:	3708      	adds	r7, #8
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b082      	sub	sp, #8
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68da      	ldr	r2, [r3, #12]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9a:	b292      	uxth	r2, r2
 8006b9c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba2:	1c9a      	adds	r2, r3, #2
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d10e      	bne.n	8006bde <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006bce:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f7ff ff93 	bl	8006b04 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006bde:	bf00      	nop
 8006be0:	3708      	adds	r7, #8
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b086      	sub	sp, #24
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b04      	cmp	r3, #4
 8006c00:	d13a      	bne.n	8006c78 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d109      	bne.n	8006c20 <I2S_IRQHandler+0x3a>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c16:	2b40      	cmp	r3, #64	@ 0x40
 8006c18:	d102      	bne.n	8006c20 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7ff ffb4 	bl	8006b88 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c26:	2b40      	cmp	r3, #64	@ 0x40
 8006c28:	d126      	bne.n	8006c78 <I2S_IRQHandler+0x92>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f003 0320 	and.w	r3, r3, #32
 8006c34:	2b20      	cmp	r3, #32
 8006c36:	d11f      	bne.n	8006c78 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006c46:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006c48:	2300      	movs	r3, #0
 8006c4a:	613b      	str	r3, [r7, #16]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	613b      	str	r3, [r7, #16]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	613b      	str	r3, [r7, #16]
 8006c5c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c6a:	f043 0202 	orr.w	r2, r3, #2
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7ff ff50 	bl	8006b18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b03      	cmp	r3, #3
 8006c82:	d136      	bne.n	8006cf2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f003 0302 	and.w	r3, r3, #2
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d109      	bne.n	8006ca2 <I2S_IRQHandler+0xbc>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c98:	2b80      	cmp	r3, #128	@ 0x80
 8006c9a:	d102      	bne.n	8006ca2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f7ff ff45 	bl	8006b2c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	f003 0308 	and.w	r3, r3, #8
 8006ca8:	2b08      	cmp	r3, #8
 8006caa:	d122      	bne.n	8006cf2 <I2S_IRQHandler+0x10c>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	f003 0320 	and.w	r3, r3, #32
 8006cb6:	2b20      	cmp	r3, #32
 8006cb8:	d11b      	bne.n	8006cf2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006cc8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006cca:	2300      	movs	r3, #0
 8006ccc:	60fb      	str	r3, [r7, #12]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	60fb      	str	r3, [r7, #12]
 8006cd6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ce4:	f043 0204 	orr.w	r2, r3, #4
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f7ff ff13 	bl	8006b18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006cf2:	bf00      	nop
 8006cf4:	3718      	adds	r7, #24
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
	...

08006cfc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b088      	sub	sp, #32
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a92      	ldr	r2, [pc, #584]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d101      	bne.n	8006d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006d16:	4b92      	ldr	r3, [pc, #584]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006d18:	e001      	b.n	8006d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006d1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a8b      	ldr	r2, [pc, #556]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d101      	bne.n	8006d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006d34:	4b8a      	ldr	r3, [pc, #552]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006d36:	e001      	b.n	8006d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006d38:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d48:	d004      	beq.n	8006d54 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f040 8099 	bne.w	8006e86 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	f003 0302 	and.w	r3, r3, #2
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d107      	bne.n	8006d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 f925 	bl	8006fb8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	f003 0301 	and.w	r3, r3, #1
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d107      	bne.n	8006d88 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d002      	beq.n	8006d88 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 f9c8 	bl	8007118 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d8e:	2b40      	cmp	r3, #64	@ 0x40
 8006d90:	d13a      	bne.n	8006e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	f003 0320 	and.w	r3, r3, #32
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d035      	beq.n	8006e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a6e      	ldr	r2, [pc, #440]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d101      	bne.n	8006daa <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006da6:	4b6e      	ldr	r3, [pc, #440]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006da8:	e001      	b.n	8006dae <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006daa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006dae:	685a      	ldr	r2, [r3, #4]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4969      	ldr	r1, [pc, #420]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006db6:	428b      	cmp	r3, r1
 8006db8:	d101      	bne.n	8006dbe <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006dba:	4b69      	ldr	r3, [pc, #420]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006dbc:	e001      	b.n	8006dc2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006dbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006dc2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006dc6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	685a      	ldr	r2, [r3, #4]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006dd6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006dd8:	2300      	movs	r3, #0
 8006dda:	60fb      	str	r3, [r7, #12]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	60fb      	str	r3, [r7, #12]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfa:	f043 0202 	orr.w	r2, r3, #2
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f7ff fe88 	bl	8006b18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	f003 0308 	and.w	r3, r3, #8
 8006e0e:	2b08      	cmp	r3, #8
 8006e10:	f040 80c3 	bne.w	8006f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f003 0320 	and.w	r3, r3, #32
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f000 80bd 	beq.w	8006f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006e2e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a49      	ldr	r2, [pc, #292]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d101      	bne.n	8006e3e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006e3a:	4b49      	ldr	r3, [pc, #292]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006e3c:	e001      	b.n	8006e42 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006e3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4944      	ldr	r1, [pc, #272]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006e4a:	428b      	cmp	r3, r1
 8006e4c:	d101      	bne.n	8006e52 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006e4e:	4b44      	ldr	r3, [pc, #272]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006e50:	e001      	b.n	8006e56 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006e52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006e56:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006e5a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	60bb      	str	r3, [r7, #8]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	60bb      	str	r3, [r7, #8]
 8006e68:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e76:	f043 0204 	orr.w	r2, r3, #4
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff fe4a 	bl	8006b18 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006e84:	e089      	b.n	8006f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	f003 0302 	and.w	r3, r3, #2
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d107      	bne.n	8006ea0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d002      	beq.n	8006ea0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f8be 	bl	800701c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d107      	bne.n	8006eba <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d002      	beq.n	8006eba <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 f8fd 	bl	80070b4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec0:	2b40      	cmp	r3, #64	@ 0x40
 8006ec2:	d12f      	bne.n	8006f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	f003 0320 	and.w	r3, r3, #32
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d02a      	beq.n	8006f24 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685a      	ldr	r2, [r3, #4]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006edc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a1e      	ldr	r2, [pc, #120]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d101      	bne.n	8006eec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006eea:	e001      	b.n	8006ef0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006eec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4919      	ldr	r1, [pc, #100]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ef8:	428b      	cmp	r3, r1
 8006efa:	d101      	bne.n	8006f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006efc:	4b18      	ldr	r3, [pc, #96]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006efe:	e001      	b.n	8006f04 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006f00:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006f04:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006f08:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f16:	f043 0202 	orr.w	r2, r3, #2
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f7ff fdfa 	bl	8006b18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b08      	cmp	r3, #8
 8006f2c:	d136      	bne.n	8006f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	f003 0320 	and.w	r3, r3, #32
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d031      	beq.n	8006f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a07      	ldr	r2, [pc, #28]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d101      	bne.n	8006f46 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006f42:	4b07      	ldr	r3, [pc, #28]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006f44:	e001      	b.n	8006f4a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006f46:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4902      	ldr	r1, [pc, #8]	@ (8006f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006f52:	428b      	cmp	r3, r1
 8006f54:	d106      	bne.n	8006f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006f56:	4b02      	ldr	r3, [pc, #8]	@ (8006f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006f58:	e006      	b.n	8006f68 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006f5a:	bf00      	nop
 8006f5c:	40003800 	.word	0x40003800
 8006f60:	40003400 	.word	0x40003400
 8006f64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006f68:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006f6c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006f7c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f8a:	f043 0204 	orr.w	r2, r3, #4
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff fdc0 	bl	8006b18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006f98:	e000      	b.n	8006f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006f9a:	bf00      	nop
}
 8006f9c:	bf00      	nop
 8006f9e:	3720      	adds	r7, #32
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc4:	1c99      	adds	r1, r3, #2
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	6251      	str	r1, [r2, #36]	@ 0x24
 8006fca:	881a      	ldrh	r2, [r3, #0]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d113      	bne.n	8007012 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685a      	ldr	r2, [r3, #4]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006ff8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d106      	bne.n	8007012 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7ff ffc9 	bl	8006fa4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007012:	bf00      	nop
 8007014:	3708      	adds	r7, #8
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
	...

0800701c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b082      	sub	sp, #8
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007028:	1c99      	adds	r1, r3, #2
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	6251      	str	r1, [r2, #36]	@ 0x24
 800702e:	8819      	ldrh	r1, [r3, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a1d      	ldr	r2, [pc, #116]	@ (80070ac <I2SEx_TxISR_I2SExt+0x90>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d101      	bne.n	800703e <I2SEx_TxISR_I2SExt+0x22>
 800703a:	4b1d      	ldr	r3, [pc, #116]	@ (80070b0 <I2SEx_TxISR_I2SExt+0x94>)
 800703c:	e001      	b.n	8007042 <I2SEx_TxISR_I2SExt+0x26>
 800703e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007042:	460a      	mov	r2, r1
 8007044:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800704a:	b29b      	uxth	r3, r3
 800704c:	3b01      	subs	r3, #1
 800704e:	b29a      	uxth	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007058:	b29b      	uxth	r3, r3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d121      	bne.n	80070a2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a12      	ldr	r2, [pc, #72]	@ (80070ac <I2SEx_TxISR_I2SExt+0x90>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d101      	bne.n	800706c <I2SEx_TxISR_I2SExt+0x50>
 8007068:	4b11      	ldr	r3, [pc, #68]	@ (80070b0 <I2SEx_TxISR_I2SExt+0x94>)
 800706a:	e001      	b.n	8007070 <I2SEx_TxISR_I2SExt+0x54>
 800706c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	490d      	ldr	r1, [pc, #52]	@ (80070ac <I2SEx_TxISR_I2SExt+0x90>)
 8007078:	428b      	cmp	r3, r1
 800707a:	d101      	bne.n	8007080 <I2SEx_TxISR_I2SExt+0x64>
 800707c:	4b0c      	ldr	r3, [pc, #48]	@ (80070b0 <I2SEx_TxISR_I2SExt+0x94>)
 800707e:	e001      	b.n	8007084 <I2SEx_TxISR_I2SExt+0x68>
 8007080:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007084:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007088:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800708e:	b29b      	uxth	r3, r3
 8007090:	2b00      	cmp	r3, #0
 8007092:	d106      	bne.n	80070a2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f7ff ff81 	bl	8006fa4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80070a2:	bf00      	nop
 80070a4:	3708      	adds	r7, #8
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	40003800 	.word	0x40003800
 80070b0:	40003400 	.word	0x40003400

080070b4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68d8      	ldr	r0, [r3, #12]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c6:	1c99      	adds	r1, r3, #2
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80070cc:	b282      	uxth	r2, r0
 80070ce:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	3b01      	subs	r3, #1
 80070d8:	b29a      	uxth	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d113      	bne.n	8007110 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80070f6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d106      	bne.n	8007110 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7ff ff4a 	bl	8006fa4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007110:	bf00      	nop
 8007112:	3708      	adds	r7, #8
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a20      	ldr	r2, [pc, #128]	@ (80071a8 <I2SEx_RxISR_I2SExt+0x90>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d101      	bne.n	800712e <I2SEx_RxISR_I2SExt+0x16>
 800712a:	4b20      	ldr	r3, [pc, #128]	@ (80071ac <I2SEx_RxISR_I2SExt+0x94>)
 800712c:	e001      	b.n	8007132 <I2SEx_RxISR_I2SExt+0x1a>
 800712e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007132:	68d8      	ldr	r0, [r3, #12]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007138:	1c99      	adds	r1, r3, #2
 800713a:	687a      	ldr	r2, [r7, #4]
 800713c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800713e:	b282      	uxth	r2, r0
 8007140:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007146:	b29b      	uxth	r3, r3
 8007148:	3b01      	subs	r3, #1
 800714a:	b29a      	uxth	r2, r3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007154:	b29b      	uxth	r3, r3
 8007156:	2b00      	cmp	r3, #0
 8007158:	d121      	bne.n	800719e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a12      	ldr	r2, [pc, #72]	@ (80071a8 <I2SEx_RxISR_I2SExt+0x90>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d101      	bne.n	8007168 <I2SEx_RxISR_I2SExt+0x50>
 8007164:	4b11      	ldr	r3, [pc, #68]	@ (80071ac <I2SEx_RxISR_I2SExt+0x94>)
 8007166:	e001      	b.n	800716c <I2SEx_RxISR_I2SExt+0x54>
 8007168:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800716c:	685a      	ldr	r2, [r3, #4]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	490d      	ldr	r1, [pc, #52]	@ (80071a8 <I2SEx_RxISR_I2SExt+0x90>)
 8007174:	428b      	cmp	r3, r1
 8007176:	d101      	bne.n	800717c <I2SEx_RxISR_I2SExt+0x64>
 8007178:	4b0c      	ldr	r3, [pc, #48]	@ (80071ac <I2SEx_RxISR_I2SExt+0x94>)
 800717a:	e001      	b.n	8007180 <I2SEx_RxISR_I2SExt+0x68>
 800717c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007180:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007184:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800718a:	b29b      	uxth	r3, r3
 800718c:	2b00      	cmp	r3, #0
 800718e:	d106      	bne.n	800719e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f7ff ff03 	bl	8006fa4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800719e:	bf00      	nop
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	40003800 	.word	0x40003800
 80071ac:	40003400 	.word	0x40003400

080071b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b086      	sub	sp, #24
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d101      	bne.n	80071c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e267      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 0301 	and.w	r3, r3, #1
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d075      	beq.n	80072ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80071ce:	4b88      	ldr	r3, [pc, #544]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f003 030c 	and.w	r3, r3, #12
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d00c      	beq.n	80071f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071da:	4b85      	ldr	r3, [pc, #532]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80071e2:	2b08      	cmp	r3, #8
 80071e4:	d112      	bne.n	800720c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071e6:	4b82      	ldr	r3, [pc, #520]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071f2:	d10b      	bne.n	800720c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071f4:	4b7e      	ldr	r3, [pc, #504]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d05b      	beq.n	80072b8 <HAL_RCC_OscConfig+0x108>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d157      	bne.n	80072b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e242      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007214:	d106      	bne.n	8007224 <HAL_RCC_OscConfig+0x74>
 8007216:	4b76      	ldr	r3, [pc, #472]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a75      	ldr	r2, [pc, #468]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 800721c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007220:	6013      	str	r3, [r2, #0]
 8007222:	e01d      	b.n	8007260 <HAL_RCC_OscConfig+0xb0>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800722c:	d10c      	bne.n	8007248 <HAL_RCC_OscConfig+0x98>
 800722e:	4b70      	ldr	r3, [pc, #448]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a6f      	ldr	r2, [pc, #444]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007234:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007238:	6013      	str	r3, [r2, #0]
 800723a:	4b6d      	ldr	r3, [pc, #436]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a6c      	ldr	r2, [pc, #432]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	e00b      	b.n	8007260 <HAL_RCC_OscConfig+0xb0>
 8007248:	4b69      	ldr	r3, [pc, #420]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a68      	ldr	r2, [pc, #416]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 800724e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007252:	6013      	str	r3, [r2, #0]
 8007254:	4b66      	ldr	r3, [pc, #408]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a65      	ldr	r2, [pc, #404]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 800725a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800725e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d013      	beq.n	8007290 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007268:	f7fb fe4a 	bl	8002f00 <HAL_GetTick>
 800726c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800726e:	e008      	b.n	8007282 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007270:	f7fb fe46 	bl	8002f00 <HAL_GetTick>
 8007274:	4602      	mov	r2, r0
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	2b64      	cmp	r3, #100	@ 0x64
 800727c:	d901      	bls.n	8007282 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	e207      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007282:	4b5b      	ldr	r3, [pc, #364]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d0f0      	beq.n	8007270 <HAL_RCC_OscConfig+0xc0>
 800728e:	e014      	b.n	80072ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007290:	f7fb fe36 	bl	8002f00 <HAL_GetTick>
 8007294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007296:	e008      	b.n	80072aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007298:	f7fb fe32 	bl	8002f00 <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	2b64      	cmp	r3, #100	@ 0x64
 80072a4:	d901      	bls.n	80072aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e1f3      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072aa:	4b51      	ldr	r3, [pc, #324]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1f0      	bne.n	8007298 <HAL_RCC_OscConfig+0xe8>
 80072b6:	e000      	b.n	80072ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0302 	and.w	r3, r3, #2
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d063      	beq.n	800738e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80072c6:	4b4a      	ldr	r3, [pc, #296]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	f003 030c 	and.w	r3, r3, #12
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00b      	beq.n	80072ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072d2:	4b47      	ldr	r3, [pc, #284]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80072da:	2b08      	cmp	r3, #8
 80072dc:	d11c      	bne.n	8007318 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072de:	4b44      	ldr	r3, [pc, #272]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d116      	bne.n	8007318 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072ea:	4b41      	ldr	r3, [pc, #260]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d005      	beq.n	8007302 <HAL_RCC_OscConfig+0x152>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d001      	beq.n	8007302 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e1c7      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007302:	4b3b      	ldr	r3, [pc, #236]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	00db      	lsls	r3, r3, #3
 8007310:	4937      	ldr	r1, [pc, #220]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007312:	4313      	orrs	r3, r2
 8007314:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007316:	e03a      	b.n	800738e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d020      	beq.n	8007362 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007320:	4b34      	ldr	r3, [pc, #208]	@ (80073f4 <HAL_RCC_OscConfig+0x244>)
 8007322:	2201      	movs	r2, #1
 8007324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007326:	f7fb fdeb 	bl	8002f00 <HAL_GetTick>
 800732a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800732c:	e008      	b.n	8007340 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800732e:	f7fb fde7 	bl	8002f00 <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	2b02      	cmp	r3, #2
 800733a:	d901      	bls.n	8007340 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e1a8      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007340:	4b2b      	ldr	r3, [pc, #172]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 0302 	and.w	r3, r3, #2
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0f0      	beq.n	800732e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800734c:	4b28      	ldr	r3, [pc, #160]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	00db      	lsls	r3, r3, #3
 800735a:	4925      	ldr	r1, [pc, #148]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 800735c:	4313      	orrs	r3, r2
 800735e:	600b      	str	r3, [r1, #0]
 8007360:	e015      	b.n	800738e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007362:	4b24      	ldr	r3, [pc, #144]	@ (80073f4 <HAL_RCC_OscConfig+0x244>)
 8007364:	2200      	movs	r2, #0
 8007366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007368:	f7fb fdca 	bl	8002f00 <HAL_GetTick>
 800736c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800736e:	e008      	b.n	8007382 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007370:	f7fb fdc6 	bl	8002f00 <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b02      	cmp	r3, #2
 800737c:	d901      	bls.n	8007382 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e187      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007382:	4b1b      	ldr	r3, [pc, #108]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1f0      	bne.n	8007370 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 0308 	and.w	r3, r3, #8
 8007396:	2b00      	cmp	r3, #0
 8007398:	d036      	beq.n	8007408 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	695b      	ldr	r3, [r3, #20]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d016      	beq.n	80073d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073a2:	4b15      	ldr	r3, [pc, #84]	@ (80073f8 <HAL_RCC_OscConfig+0x248>)
 80073a4:	2201      	movs	r2, #1
 80073a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073a8:	f7fb fdaa 	bl	8002f00 <HAL_GetTick>
 80073ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073ae:	e008      	b.n	80073c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073b0:	f7fb fda6 	bl	8002f00 <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d901      	bls.n	80073c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	e167      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073c2:	4b0b      	ldr	r3, [pc, #44]	@ (80073f0 <HAL_RCC_OscConfig+0x240>)
 80073c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073c6:	f003 0302 	and.w	r3, r3, #2
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d0f0      	beq.n	80073b0 <HAL_RCC_OscConfig+0x200>
 80073ce:	e01b      	b.n	8007408 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073d0:	4b09      	ldr	r3, [pc, #36]	@ (80073f8 <HAL_RCC_OscConfig+0x248>)
 80073d2:	2200      	movs	r2, #0
 80073d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073d6:	f7fb fd93 	bl	8002f00 <HAL_GetTick>
 80073da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073dc:	e00e      	b.n	80073fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073de:	f7fb fd8f 	bl	8002f00 <HAL_GetTick>
 80073e2:	4602      	mov	r2, r0
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d907      	bls.n	80073fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80073ec:	2303      	movs	r3, #3
 80073ee:	e150      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
 80073f0:	40023800 	.word	0x40023800
 80073f4:	42470000 	.word	0x42470000
 80073f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073fc:	4b88      	ldr	r3, [pc, #544]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80073fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007400:	f003 0302 	and.w	r3, r3, #2
 8007404:	2b00      	cmp	r3, #0
 8007406:	d1ea      	bne.n	80073de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0304 	and.w	r3, r3, #4
 8007410:	2b00      	cmp	r3, #0
 8007412:	f000 8097 	beq.w	8007544 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007416:	2300      	movs	r3, #0
 8007418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800741a:	4b81      	ldr	r3, [pc, #516]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 800741c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800741e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10f      	bne.n	8007446 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007426:	2300      	movs	r3, #0
 8007428:	60bb      	str	r3, [r7, #8]
 800742a:	4b7d      	ldr	r3, [pc, #500]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 800742c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742e:	4a7c      	ldr	r2, [pc, #496]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 8007430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007434:	6413      	str	r3, [r2, #64]	@ 0x40
 8007436:	4b7a      	ldr	r3, [pc, #488]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 8007438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800743a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800743e:	60bb      	str	r3, [r7, #8]
 8007440:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007442:	2301      	movs	r3, #1
 8007444:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007446:	4b77      	ldr	r3, [pc, #476]	@ (8007624 <HAL_RCC_OscConfig+0x474>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800744e:	2b00      	cmp	r3, #0
 8007450:	d118      	bne.n	8007484 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007452:	4b74      	ldr	r3, [pc, #464]	@ (8007624 <HAL_RCC_OscConfig+0x474>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a73      	ldr	r2, [pc, #460]	@ (8007624 <HAL_RCC_OscConfig+0x474>)
 8007458:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800745c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800745e:	f7fb fd4f 	bl	8002f00 <HAL_GetTick>
 8007462:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007464:	e008      	b.n	8007478 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007466:	f7fb fd4b 	bl	8002f00 <HAL_GetTick>
 800746a:	4602      	mov	r2, r0
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	2b02      	cmp	r3, #2
 8007472:	d901      	bls.n	8007478 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007474:	2303      	movs	r3, #3
 8007476:	e10c      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007478:	4b6a      	ldr	r3, [pc, #424]	@ (8007624 <HAL_RCC_OscConfig+0x474>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007480:	2b00      	cmp	r3, #0
 8007482:	d0f0      	beq.n	8007466 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d106      	bne.n	800749a <HAL_RCC_OscConfig+0x2ea>
 800748c:	4b64      	ldr	r3, [pc, #400]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 800748e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007490:	4a63      	ldr	r2, [pc, #396]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 8007492:	f043 0301 	orr.w	r3, r3, #1
 8007496:	6713      	str	r3, [r2, #112]	@ 0x70
 8007498:	e01c      	b.n	80074d4 <HAL_RCC_OscConfig+0x324>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	2b05      	cmp	r3, #5
 80074a0:	d10c      	bne.n	80074bc <HAL_RCC_OscConfig+0x30c>
 80074a2:	4b5f      	ldr	r3, [pc, #380]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074a6:	4a5e      	ldr	r2, [pc, #376]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074a8:	f043 0304 	orr.w	r3, r3, #4
 80074ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80074ae:	4b5c      	ldr	r3, [pc, #368]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074b2:	4a5b      	ldr	r2, [pc, #364]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074b4:	f043 0301 	orr.w	r3, r3, #1
 80074b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80074ba:	e00b      	b.n	80074d4 <HAL_RCC_OscConfig+0x324>
 80074bc:	4b58      	ldr	r3, [pc, #352]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074c0:	4a57      	ldr	r2, [pc, #348]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074c2:	f023 0301 	bic.w	r3, r3, #1
 80074c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80074c8:	4b55      	ldr	r3, [pc, #340]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074cc:	4a54      	ldr	r2, [pc, #336]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074ce:	f023 0304 	bic.w	r3, r3, #4
 80074d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d015      	beq.n	8007508 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074dc:	f7fb fd10 	bl	8002f00 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074e2:	e00a      	b.n	80074fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074e4:	f7fb fd0c 	bl	8002f00 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d901      	bls.n	80074fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e0cb      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074fa:	4b49      	ldr	r3, [pc, #292]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80074fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074fe:	f003 0302 	and.w	r3, r3, #2
 8007502:	2b00      	cmp	r3, #0
 8007504:	d0ee      	beq.n	80074e4 <HAL_RCC_OscConfig+0x334>
 8007506:	e014      	b.n	8007532 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007508:	f7fb fcfa 	bl	8002f00 <HAL_GetTick>
 800750c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800750e:	e00a      	b.n	8007526 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007510:	f7fb fcf6 	bl	8002f00 <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800751e:	4293      	cmp	r3, r2
 8007520:	d901      	bls.n	8007526 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007522:	2303      	movs	r3, #3
 8007524:	e0b5      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007526:	4b3e      	ldr	r3, [pc, #248]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 8007528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800752a:	f003 0302 	and.w	r3, r3, #2
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1ee      	bne.n	8007510 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007532:	7dfb      	ldrb	r3, [r7, #23]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d105      	bne.n	8007544 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007538:	4b39      	ldr	r3, [pc, #228]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 800753a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753c:	4a38      	ldr	r2, [pc, #224]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 800753e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007542:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 80a1 	beq.w	8007690 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800754e:	4b34      	ldr	r3, [pc, #208]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	f003 030c 	and.w	r3, r3, #12
 8007556:	2b08      	cmp	r3, #8
 8007558:	d05c      	beq.n	8007614 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	2b02      	cmp	r3, #2
 8007560:	d141      	bne.n	80075e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007562:	4b31      	ldr	r3, [pc, #196]	@ (8007628 <HAL_RCC_OscConfig+0x478>)
 8007564:	2200      	movs	r2, #0
 8007566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007568:	f7fb fcca 	bl	8002f00 <HAL_GetTick>
 800756c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800756e:	e008      	b.n	8007582 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007570:	f7fb fcc6 	bl	8002f00 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	2b02      	cmp	r3, #2
 800757c:	d901      	bls.n	8007582 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	e087      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007582:	4b27      	ldr	r3, [pc, #156]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1f0      	bne.n	8007570 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	69da      	ldr	r2, [r3, #28]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	431a      	orrs	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759c:	019b      	lsls	r3, r3, #6
 800759e:	431a      	orrs	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a4:	085b      	lsrs	r3, r3, #1
 80075a6:	3b01      	subs	r3, #1
 80075a8:	041b      	lsls	r3, r3, #16
 80075aa:	431a      	orrs	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b0:	061b      	lsls	r3, r3, #24
 80075b2:	491b      	ldr	r1, [pc, #108]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075b8:	4b1b      	ldr	r3, [pc, #108]	@ (8007628 <HAL_RCC_OscConfig+0x478>)
 80075ba:	2201      	movs	r2, #1
 80075bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075be:	f7fb fc9f 	bl	8002f00 <HAL_GetTick>
 80075c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075c4:	e008      	b.n	80075d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075c6:	f7fb fc9b 	bl	8002f00 <HAL_GetTick>
 80075ca:	4602      	mov	r2, r0
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d901      	bls.n	80075d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e05c      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075d8:	4b11      	ldr	r3, [pc, #68]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d0f0      	beq.n	80075c6 <HAL_RCC_OscConfig+0x416>
 80075e4:	e054      	b.n	8007690 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075e6:	4b10      	ldr	r3, [pc, #64]	@ (8007628 <HAL_RCC_OscConfig+0x478>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075ec:	f7fb fc88 	bl	8002f00 <HAL_GetTick>
 80075f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075f2:	e008      	b.n	8007606 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075f4:	f7fb fc84 	bl	8002f00 <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	2b02      	cmp	r3, #2
 8007600:	d901      	bls.n	8007606 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	e045      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007606:	4b06      	ldr	r3, [pc, #24]	@ (8007620 <HAL_RCC_OscConfig+0x470>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1f0      	bne.n	80075f4 <HAL_RCC_OscConfig+0x444>
 8007612:	e03d      	b.n	8007690 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	699b      	ldr	r3, [r3, #24]
 8007618:	2b01      	cmp	r3, #1
 800761a:	d107      	bne.n	800762c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e038      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
 8007620:	40023800 	.word	0x40023800
 8007624:	40007000 	.word	0x40007000
 8007628:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800762c:	4b1b      	ldr	r3, [pc, #108]	@ (800769c <HAL_RCC_OscConfig+0x4ec>)
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	2b01      	cmp	r3, #1
 8007638:	d028      	beq.n	800768c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007644:	429a      	cmp	r2, r3
 8007646:	d121      	bne.n	800768c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007652:	429a      	cmp	r2, r3
 8007654:	d11a      	bne.n	800768c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800765c:	4013      	ands	r3, r2
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007662:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007664:	4293      	cmp	r3, r2
 8007666:	d111      	bne.n	800768c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007672:	085b      	lsrs	r3, r3, #1
 8007674:	3b01      	subs	r3, #1
 8007676:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007678:	429a      	cmp	r2, r3
 800767a:	d107      	bne.n	800768c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007686:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007688:	429a      	cmp	r2, r3
 800768a:	d001      	beq.n	8007690 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e000      	b.n	8007692 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3718      	adds	r7, #24
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	40023800 	.word	0x40023800

080076a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d101      	bne.n	80076b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e0cc      	b.n	800784e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80076b4:	4b68      	ldr	r3, [pc, #416]	@ (8007858 <HAL_RCC_ClockConfig+0x1b8>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0307 	and.w	r3, r3, #7
 80076bc:	683a      	ldr	r2, [r7, #0]
 80076be:	429a      	cmp	r2, r3
 80076c0:	d90c      	bls.n	80076dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076c2:	4b65      	ldr	r3, [pc, #404]	@ (8007858 <HAL_RCC_ClockConfig+0x1b8>)
 80076c4:	683a      	ldr	r2, [r7, #0]
 80076c6:	b2d2      	uxtb	r2, r2
 80076c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076ca:	4b63      	ldr	r3, [pc, #396]	@ (8007858 <HAL_RCC_ClockConfig+0x1b8>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 0307 	and.w	r3, r3, #7
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d001      	beq.n	80076dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	e0b8      	b.n	800784e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0302 	and.w	r3, r3, #2
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d020      	beq.n	800772a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0304 	and.w	r3, r3, #4
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d005      	beq.n	8007700 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80076f4:	4b59      	ldr	r3, [pc, #356]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	4a58      	ldr	r2, [pc, #352]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 80076fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80076fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 0308 	and.w	r3, r3, #8
 8007708:	2b00      	cmp	r3, #0
 800770a:	d005      	beq.n	8007718 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800770c:	4b53      	ldr	r3, [pc, #332]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	4a52      	ldr	r2, [pc, #328]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007712:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007716:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007718:	4b50      	ldr	r3, [pc, #320]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	494d      	ldr	r1, [pc, #308]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007726:	4313      	orrs	r3, r2
 8007728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d044      	beq.n	80077c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d107      	bne.n	800774e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800773e:	4b47      	ldr	r3, [pc, #284]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d119      	bne.n	800777e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e07f      	b.n	800784e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	2b02      	cmp	r3, #2
 8007754:	d003      	beq.n	800775e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800775a:	2b03      	cmp	r3, #3
 800775c:	d107      	bne.n	800776e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800775e:	4b3f      	ldr	r3, [pc, #252]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007766:	2b00      	cmp	r3, #0
 8007768:	d109      	bne.n	800777e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e06f      	b.n	800784e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800776e:	4b3b      	ldr	r3, [pc, #236]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0302 	and.w	r3, r3, #2
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e067      	b.n	800784e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800777e:	4b37      	ldr	r3, [pc, #220]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	f023 0203 	bic.w	r2, r3, #3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	4934      	ldr	r1, [pc, #208]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 800778c:	4313      	orrs	r3, r2
 800778e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007790:	f7fb fbb6 	bl	8002f00 <HAL_GetTick>
 8007794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007796:	e00a      	b.n	80077ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007798:	f7fb fbb2 	bl	8002f00 <HAL_GetTick>
 800779c:	4602      	mov	r2, r0
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d901      	bls.n	80077ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80077aa:	2303      	movs	r3, #3
 80077ac:	e04f      	b.n	800784e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077ae:	4b2b      	ldr	r3, [pc, #172]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	f003 020c 	and.w	r2, r3, #12
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	429a      	cmp	r2, r3
 80077be:	d1eb      	bne.n	8007798 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80077c0:	4b25      	ldr	r3, [pc, #148]	@ (8007858 <HAL_RCC_ClockConfig+0x1b8>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f003 0307 	and.w	r3, r3, #7
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d20c      	bcs.n	80077e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077ce:	4b22      	ldr	r3, [pc, #136]	@ (8007858 <HAL_RCC_ClockConfig+0x1b8>)
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	b2d2      	uxtb	r2, r2
 80077d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077d6:	4b20      	ldr	r3, [pc, #128]	@ (8007858 <HAL_RCC_ClockConfig+0x1b8>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0307 	and.w	r3, r3, #7
 80077de:	683a      	ldr	r2, [r7, #0]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d001      	beq.n	80077e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e032      	b.n	800784e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0304 	and.w	r3, r3, #4
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d008      	beq.n	8007806 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077f4:	4b19      	ldr	r3, [pc, #100]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	4916      	ldr	r1, [pc, #88]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007802:	4313      	orrs	r3, r2
 8007804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0308 	and.w	r3, r3, #8
 800780e:	2b00      	cmp	r3, #0
 8007810:	d009      	beq.n	8007826 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007812:	4b12      	ldr	r3, [pc, #72]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	00db      	lsls	r3, r3, #3
 8007820:	490e      	ldr	r1, [pc, #56]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 8007822:	4313      	orrs	r3, r2
 8007824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007826:	f000 f821 	bl	800786c <HAL_RCC_GetSysClockFreq>
 800782a:	4602      	mov	r2, r0
 800782c:	4b0b      	ldr	r3, [pc, #44]	@ (800785c <HAL_RCC_ClockConfig+0x1bc>)
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	091b      	lsrs	r3, r3, #4
 8007832:	f003 030f 	and.w	r3, r3, #15
 8007836:	490a      	ldr	r1, [pc, #40]	@ (8007860 <HAL_RCC_ClockConfig+0x1c0>)
 8007838:	5ccb      	ldrb	r3, [r1, r3]
 800783a:	fa22 f303 	lsr.w	r3, r2, r3
 800783e:	4a09      	ldr	r2, [pc, #36]	@ (8007864 <HAL_RCC_ClockConfig+0x1c4>)
 8007840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007842:	4b09      	ldr	r3, [pc, #36]	@ (8007868 <HAL_RCC_ClockConfig+0x1c8>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4618      	mov	r0, r3
 8007848:	f7fb fb16 	bl	8002e78 <HAL_InitTick>

  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	40023c00 	.word	0x40023c00
 800785c:	40023800 	.word	0x40023800
 8007860:	08011564 	.word	0x08011564
 8007864:	20000000 	.word	0x20000000
 8007868:	20000004 	.word	0x20000004

0800786c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800786c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007870:	b094      	sub	sp, #80	@ 0x50
 8007872:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007878:	2300      	movs	r3, #0
 800787a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800787c:	2300      	movs	r3, #0
 800787e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007880:	2300      	movs	r3, #0
 8007882:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007884:	4b79      	ldr	r3, [pc, #484]	@ (8007a6c <HAL_RCC_GetSysClockFreq+0x200>)
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f003 030c 	and.w	r3, r3, #12
 800788c:	2b08      	cmp	r3, #8
 800788e:	d00d      	beq.n	80078ac <HAL_RCC_GetSysClockFreq+0x40>
 8007890:	2b08      	cmp	r3, #8
 8007892:	f200 80e1 	bhi.w	8007a58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007896:	2b00      	cmp	r3, #0
 8007898:	d002      	beq.n	80078a0 <HAL_RCC_GetSysClockFreq+0x34>
 800789a:	2b04      	cmp	r3, #4
 800789c:	d003      	beq.n	80078a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800789e:	e0db      	b.n	8007a58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078a0:	4b73      	ldr	r3, [pc, #460]	@ (8007a70 <HAL_RCC_GetSysClockFreq+0x204>)
 80078a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078a4:	e0db      	b.n	8007a5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078a6:	4b73      	ldr	r3, [pc, #460]	@ (8007a74 <HAL_RCC_GetSysClockFreq+0x208>)
 80078a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078aa:	e0d8      	b.n	8007a5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80078ac:	4b6f      	ldr	r3, [pc, #444]	@ (8007a6c <HAL_RCC_GetSysClockFreq+0x200>)
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80078b6:	4b6d      	ldr	r3, [pc, #436]	@ (8007a6c <HAL_RCC_GetSysClockFreq+0x200>)
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d063      	beq.n	800798a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80078c2:	4b6a      	ldr	r3, [pc, #424]	@ (8007a6c <HAL_RCC_GetSysClockFreq+0x200>)
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	099b      	lsrs	r3, r3, #6
 80078c8:	2200      	movs	r2, #0
 80078ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80078cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80078ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80078d6:	2300      	movs	r3, #0
 80078d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80078de:	4622      	mov	r2, r4
 80078e0:	462b      	mov	r3, r5
 80078e2:	f04f 0000 	mov.w	r0, #0
 80078e6:	f04f 0100 	mov.w	r1, #0
 80078ea:	0159      	lsls	r1, r3, #5
 80078ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80078f0:	0150      	lsls	r0, r2, #5
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	4621      	mov	r1, r4
 80078f8:	1a51      	subs	r1, r2, r1
 80078fa:	6139      	str	r1, [r7, #16]
 80078fc:	4629      	mov	r1, r5
 80078fe:	eb63 0301 	sbc.w	r3, r3, r1
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007910:	4659      	mov	r1, fp
 8007912:	018b      	lsls	r3, r1, #6
 8007914:	4651      	mov	r1, sl
 8007916:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800791a:	4651      	mov	r1, sl
 800791c:	018a      	lsls	r2, r1, #6
 800791e:	4651      	mov	r1, sl
 8007920:	ebb2 0801 	subs.w	r8, r2, r1
 8007924:	4659      	mov	r1, fp
 8007926:	eb63 0901 	sbc.w	r9, r3, r1
 800792a:	f04f 0200 	mov.w	r2, #0
 800792e:	f04f 0300 	mov.w	r3, #0
 8007932:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007936:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800793a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800793e:	4690      	mov	r8, r2
 8007940:	4699      	mov	r9, r3
 8007942:	4623      	mov	r3, r4
 8007944:	eb18 0303 	adds.w	r3, r8, r3
 8007948:	60bb      	str	r3, [r7, #8]
 800794a:	462b      	mov	r3, r5
 800794c:	eb49 0303 	adc.w	r3, r9, r3
 8007950:	60fb      	str	r3, [r7, #12]
 8007952:	f04f 0200 	mov.w	r2, #0
 8007956:	f04f 0300 	mov.w	r3, #0
 800795a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800795e:	4629      	mov	r1, r5
 8007960:	024b      	lsls	r3, r1, #9
 8007962:	4621      	mov	r1, r4
 8007964:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007968:	4621      	mov	r1, r4
 800796a:	024a      	lsls	r2, r1, #9
 800796c:	4610      	mov	r0, r2
 800796e:	4619      	mov	r1, r3
 8007970:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007972:	2200      	movs	r2, #0
 8007974:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007976:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007978:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800797c:	f7f9 fae2 	bl	8000f44 <__aeabi_uldivmod>
 8007980:	4602      	mov	r2, r0
 8007982:	460b      	mov	r3, r1
 8007984:	4613      	mov	r3, r2
 8007986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007988:	e058      	b.n	8007a3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800798a:	4b38      	ldr	r3, [pc, #224]	@ (8007a6c <HAL_RCC_GetSysClockFreq+0x200>)
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	099b      	lsrs	r3, r3, #6
 8007990:	2200      	movs	r2, #0
 8007992:	4618      	mov	r0, r3
 8007994:	4611      	mov	r1, r2
 8007996:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800799a:	623b      	str	r3, [r7, #32]
 800799c:	2300      	movs	r3, #0
 800799e:	627b      	str	r3, [r7, #36]	@ 0x24
 80079a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80079a4:	4642      	mov	r2, r8
 80079a6:	464b      	mov	r3, r9
 80079a8:	f04f 0000 	mov.w	r0, #0
 80079ac:	f04f 0100 	mov.w	r1, #0
 80079b0:	0159      	lsls	r1, r3, #5
 80079b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079b6:	0150      	lsls	r0, r2, #5
 80079b8:	4602      	mov	r2, r0
 80079ba:	460b      	mov	r3, r1
 80079bc:	4641      	mov	r1, r8
 80079be:	ebb2 0a01 	subs.w	sl, r2, r1
 80079c2:	4649      	mov	r1, r9
 80079c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80079c8:	f04f 0200 	mov.w	r2, #0
 80079cc:	f04f 0300 	mov.w	r3, #0
 80079d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80079d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80079d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80079dc:	ebb2 040a 	subs.w	r4, r2, sl
 80079e0:	eb63 050b 	sbc.w	r5, r3, fp
 80079e4:	f04f 0200 	mov.w	r2, #0
 80079e8:	f04f 0300 	mov.w	r3, #0
 80079ec:	00eb      	lsls	r3, r5, #3
 80079ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80079f2:	00e2      	lsls	r2, r4, #3
 80079f4:	4614      	mov	r4, r2
 80079f6:	461d      	mov	r5, r3
 80079f8:	4643      	mov	r3, r8
 80079fa:	18e3      	adds	r3, r4, r3
 80079fc:	603b      	str	r3, [r7, #0]
 80079fe:	464b      	mov	r3, r9
 8007a00:	eb45 0303 	adc.w	r3, r5, r3
 8007a04:	607b      	str	r3, [r7, #4]
 8007a06:	f04f 0200 	mov.w	r2, #0
 8007a0a:	f04f 0300 	mov.w	r3, #0
 8007a0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a12:	4629      	mov	r1, r5
 8007a14:	028b      	lsls	r3, r1, #10
 8007a16:	4621      	mov	r1, r4
 8007a18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a1c:	4621      	mov	r1, r4
 8007a1e:	028a      	lsls	r2, r1, #10
 8007a20:	4610      	mov	r0, r2
 8007a22:	4619      	mov	r1, r3
 8007a24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a26:	2200      	movs	r2, #0
 8007a28:	61bb      	str	r3, [r7, #24]
 8007a2a:	61fa      	str	r2, [r7, #28]
 8007a2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a30:	f7f9 fa88 	bl	8000f44 <__aeabi_uldivmod>
 8007a34:	4602      	mov	r2, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	4613      	mov	r3, r2
 8007a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a6c <HAL_RCC_GetSysClockFreq+0x200>)
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	0c1b      	lsrs	r3, r3, #16
 8007a42:	f003 0303 	and.w	r3, r3, #3
 8007a46:	3301      	adds	r3, #1
 8007a48:	005b      	lsls	r3, r3, #1
 8007a4a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007a4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a56:	e002      	b.n	8007a5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a58:	4b05      	ldr	r3, [pc, #20]	@ (8007a70 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3750      	adds	r7, #80	@ 0x50
 8007a64:	46bd      	mov	sp, r7
 8007a66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a6a:	bf00      	nop
 8007a6c:	40023800 	.word	0x40023800
 8007a70:	00f42400 	.word	0x00f42400
 8007a74:	007a1200 	.word	0x007a1200

08007a78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a7c:	4b03      	ldr	r3, [pc, #12]	@ (8007a8c <HAL_RCC_GetHCLKFreq+0x14>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	46bd      	mov	sp, r7
 8007a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a88:	4770      	bx	lr
 8007a8a:	bf00      	nop
 8007a8c:	20000000 	.word	0x20000000

08007a90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007a94:	f7ff fff0 	bl	8007a78 <HAL_RCC_GetHCLKFreq>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	4b05      	ldr	r3, [pc, #20]	@ (8007ab0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	0a9b      	lsrs	r3, r3, #10
 8007aa0:	f003 0307 	and.w	r3, r3, #7
 8007aa4:	4903      	ldr	r1, [pc, #12]	@ (8007ab4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007aa6:	5ccb      	ldrb	r3, [r1, r3]
 8007aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	40023800 	.word	0x40023800
 8007ab4:	08011574 	.word	0x08011574

08007ab8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007abc:	f7ff ffdc 	bl	8007a78 <HAL_RCC_GetHCLKFreq>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	4b05      	ldr	r3, [pc, #20]	@ (8007ad8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	0b5b      	lsrs	r3, r3, #13
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	4903      	ldr	r1, [pc, #12]	@ (8007adc <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ace:	5ccb      	ldrb	r3, [r1, r3]
 8007ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	40023800 	.word	0x40023800
 8007adc:	08011574 	.word	0x08011574

08007ae0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007aec:	2300      	movs	r3, #0
 8007aee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f003 0301 	and.w	r3, r3, #1
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d105      	bne.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d035      	beq.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007b08:	4b62      	ldr	r3, [pc, #392]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b0e:	f7fb f9f7 	bl	8002f00 <HAL_GetTick>
 8007b12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b14:	e008      	b.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b16:	f7fb f9f3 	bl	8002f00 <HAL_GetTick>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d901      	bls.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b24:	2303      	movs	r3, #3
 8007b26:	e0b0      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b28:	4b5b      	ldr	r3, [pc, #364]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1f0      	bne.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	019a      	lsls	r2, r3, #6
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	071b      	lsls	r3, r3, #28
 8007b40:	4955      	ldr	r1, [pc, #340]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b42:	4313      	orrs	r3, r2
 8007b44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007b48:	4b52      	ldr	r3, [pc, #328]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b4e:	f7fb f9d7 	bl	8002f00 <HAL_GetTick>
 8007b52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b54:	e008      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b56:	f7fb f9d3 	bl	8002f00 <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d901      	bls.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e090      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b68:	4b4b      	ldr	r3, [pc, #300]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d0f0      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 0302 	and.w	r3, r3, #2
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	f000 8083 	beq.w	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007b82:	2300      	movs	r3, #0
 8007b84:	60fb      	str	r3, [r7, #12]
 8007b86:	4b44      	ldr	r3, [pc, #272]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8a:	4a43      	ldr	r2, [pc, #268]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b90:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b92:	4b41      	ldr	r3, [pc, #260]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b9a:	60fb      	str	r3, [r7, #12]
 8007b9c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007b9e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a3e      	ldr	r2, [pc, #248]	@ (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ba8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007baa:	f7fb f9a9 	bl	8002f00 <HAL_GetTick>
 8007bae:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007bb0:	e008      	b.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bb2:	f7fb f9a5 	bl	8002f00 <HAL_GetTick>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	1ad3      	subs	r3, r2, r3
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d901      	bls.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	e062      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007bc4:	4b35      	ldr	r3, [pc, #212]	@ (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d0f0      	beq.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007bd0:	4b31      	ldr	r3, [pc, #196]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bd8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d02f      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d028      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007bee:	4b2a      	ldr	r3, [pc, #168]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bf6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007bf8:	4b29      	ldr	r3, [pc, #164]	@ (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007bfe:	4b28      	ldr	r3, [pc, #160]	@ (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c00:	2200      	movs	r2, #0
 8007c02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007c04:	4a24      	ldr	r2, [pc, #144]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007c0a:	4b23      	ldr	r3, [pc, #140]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d114      	bne.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007c16:	f7fb f973 	bl	8002f00 <HAL_GetTick>
 8007c1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c1c:	e00a      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c1e:	f7fb f96f 	bl	8002f00 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d901      	bls.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	e02a      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c34:	4b18      	ldr	r3, [pc, #96]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c38:	f003 0302 	and.w	r3, r3, #2
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d0ee      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c4c:	d10d      	bne.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007c4e:	4b12      	ldr	r3, [pc, #72]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007c5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c62:	490d      	ldr	r1, [pc, #52]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	608b      	str	r3, [r1, #8]
 8007c68:	e005      	b.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c70:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007c74:	6093      	str	r3, [r2, #8]
 8007c76:	4b08      	ldr	r3, [pc, #32]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c78:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	68db      	ldr	r3, [r3, #12]
 8007c7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c82:	4905      	ldr	r1, [pc, #20]	@ (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c84:	4313      	orrs	r3, r2
 8007c86:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3718      	adds	r7, #24
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	42470068 	.word	0x42470068
 8007c98:	40023800 	.word	0x40023800
 8007c9c:	40007000 	.word	0x40007000
 8007ca0:	42470e40 	.word	0x42470e40

08007ca4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007cac:	2300      	movs	r3, #0
 8007cae:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d13f      	bne.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007cc2:	4b24      	ldr	r3, [pc, #144]	@ (8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cca:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d006      	beq.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007cd8:	d12f      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007cda:	4b1f      	ldr	r3, [pc, #124]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007cdc:	617b      	str	r3, [r7, #20]
          break;
 8007cde:	e02f      	b.n	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ce8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007cec:	d108      	bne.n	8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007cee:	4b19      	ldr	r3, [pc, #100]	@ (8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007cf6:	4a19      	ldr	r2, [pc, #100]	@ (8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cfc:	613b      	str	r3, [r7, #16]
 8007cfe:	e007      	b.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007d00:	4b14      	ldr	r3, [pc, #80]	@ (8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d08:	4a15      	ldr	r2, [pc, #84]	@ (8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d0e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007d10:	4b10      	ldr	r3, [pc, #64]	@ (8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d16:	099b      	lsrs	r3, r3, #6
 8007d18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	fb02 f303 	mul.w	r3, r2, r3
 8007d22:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007d24:	4b0b      	ldr	r3, [pc, #44]	@ (8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d2a:	0f1b      	lsrs	r3, r3, #28
 8007d2c:	f003 0307 	and.w	r3, r3, #7
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d36:	617b      	str	r3, [r7, #20]
          break;
 8007d38:	e002      	b.n	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	617b      	str	r3, [r7, #20]
          break;
 8007d3e:	bf00      	nop
        }
      }
      break;
 8007d40:	e000      	b.n	8007d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8007d42:	bf00      	nop
    }
  }
  return frequency;
 8007d44:	697b      	ldr	r3, [r7, #20]
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	371c      	adds	r7, #28
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop
 8007d54:	40023800 	.word	0x40023800
 8007d58:	00bb8000 	.word	0x00bb8000
 8007d5c:	007a1200 	.word	0x007a1200
 8007d60:	00f42400 	.word	0x00f42400

08007d64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b082      	sub	sp, #8
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d101      	bne.n	8007d76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e07b      	b.n	8007e6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d108      	bne.n	8007d90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d86:	d009      	beq.n	8007d9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	61da      	str	r2, [r3, #28]
 8007d8e:	e005      	b.n	8007d9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d106      	bne.n	8007dbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7fa fd62 	bl	8002880 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007de4:	431a      	orrs	r2, r3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dee:	431a      	orrs	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	f003 0302 	and.w	r3, r3, #2
 8007df8:	431a      	orrs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	431a      	orrs	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	699b      	ldr	r3, [r3, #24]
 8007e08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e0c:	431a      	orrs	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	69db      	ldr	r3, [r3, #28]
 8007e12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e16:	431a      	orrs	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6a1b      	ldr	r3, [r3, #32]
 8007e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e20:	ea42 0103 	orr.w	r1, r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	430a      	orrs	r2, r1
 8007e32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	0c1b      	lsrs	r3, r3, #16
 8007e3a:	f003 0104 	and.w	r1, r3, #4
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e42:	f003 0210 	and.w	r2, r3, #16
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	430a      	orrs	r2, r1
 8007e4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	69da      	ldr	r2, [r3, #28]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3708      	adds	r7, #8
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b082      	sub	sp, #8
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e042      	b.n	8007f0e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d106      	bne.n	8007ea2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f7fa fd37 	bl	8002910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2224      	movs	r2, #36	@ 0x24
 8007ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007eb8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 fdd4 	bl	8008a68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	691a      	ldr	r2, [r3, #16]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ece:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	695a      	ldr	r2, [r3, #20]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ede:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68da      	ldr	r2, [r3, #12]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007eee:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2220      	movs	r2, #32
 8007efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2220      	movs	r2, #32
 8007f02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3708      	adds	r7, #8
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b08a      	sub	sp, #40	@ 0x28
 8007f1a:	af02      	add	r7, sp, #8
 8007f1c:	60f8      	str	r0, [r7, #12]
 8007f1e:	60b9      	str	r1, [r7, #8]
 8007f20:	603b      	str	r3, [r7, #0]
 8007f22:	4613      	mov	r3, r2
 8007f24:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f26:	2300      	movs	r3, #0
 8007f28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b20      	cmp	r3, #32
 8007f34:	d175      	bne.n	8008022 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d002      	beq.n	8007f42 <HAL_UART_Transmit+0x2c>
 8007f3c:	88fb      	ldrh	r3, [r7, #6]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e06e      	b.n	8008024 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2221      	movs	r2, #33	@ 0x21
 8007f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f54:	f7fa ffd4 	bl	8002f00 <HAL_GetTick>
 8007f58:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	88fa      	ldrh	r2, [r7, #6]
 8007f5e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	88fa      	ldrh	r2, [r7, #6]
 8007f64:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f6e:	d108      	bne.n	8007f82 <HAL_UART_Transmit+0x6c>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	691b      	ldr	r3, [r3, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d104      	bne.n	8007f82 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	61bb      	str	r3, [r7, #24]
 8007f80:	e003      	b.n	8007f8a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f86:	2300      	movs	r3, #0
 8007f88:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007f8a:	e02e      	b.n	8007fea <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	2200      	movs	r2, #0
 8007f94:	2180      	movs	r1, #128	@ 0x80
 8007f96:	68f8      	ldr	r0, [r7, #12]
 8007f98:	f000 fb38 	bl	800860c <UART_WaitOnFlagUntilTimeout>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d005      	beq.n	8007fae <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007faa:	2303      	movs	r3, #3
 8007fac:	e03a      	b.n	8008024 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d10b      	bne.n	8007fcc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fb4:	69bb      	ldr	r3, [r7, #24]
 8007fb6:	881b      	ldrh	r3, [r3, #0]
 8007fb8:	461a      	mov	r2, r3
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fc2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	3302      	adds	r3, #2
 8007fc8:	61bb      	str	r3, [r7, #24]
 8007fca:	e007      	b.n	8007fdc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	781a      	ldrb	r2, [r3, #0]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1cb      	bne.n	8007f8c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	2140      	movs	r1, #64	@ 0x40
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	f000 fb04 	bl	800860c <UART_WaitOnFlagUntilTimeout>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d005      	beq.n	8008016 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2220      	movs	r2, #32
 800800e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	e006      	b.n	8008024 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2220      	movs	r2, #32
 800801a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800801e:	2300      	movs	r3, #0
 8008020:	e000      	b.n	8008024 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008022:	2302      	movs	r3, #2
  }
}
 8008024:	4618      	mov	r0, r3
 8008026:	3720      	adds	r7, #32
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	4613      	mov	r3, r2
 8008038:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008040:	b2db      	uxtb	r3, r3
 8008042:	2b20      	cmp	r3, #32
 8008044:	d112      	bne.n	800806c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d002      	beq.n	8008052 <HAL_UART_Receive_IT+0x26>
 800804c:	88fb      	ldrh	r3, [r7, #6]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d101      	bne.n	8008056 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008052:	2301      	movs	r3, #1
 8008054:	e00b      	b.n	800806e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800805c:	88fb      	ldrh	r3, [r7, #6]
 800805e:	461a      	mov	r2, r3
 8008060:	68b9      	ldr	r1, [r7, #8]
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 fb2b 	bl	80086be <UART_Start_Receive_IT>
 8008068:	4603      	mov	r3, r0
 800806a:	e000      	b.n	800806e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800806c:	2302      	movs	r3, #2
  }
}
 800806e:	4618      	mov	r0, r3
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b0ba      	sub	sp, #232	@ 0xe8
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	695b      	ldr	r3, [r3, #20]
 800809a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800809e:	2300      	movs	r3, #0
 80080a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80080a4:	2300      	movs	r3, #0
 80080a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80080aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080ae:	f003 030f 	and.w	r3, r3, #15
 80080b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80080b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d10f      	bne.n	80080de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080c2:	f003 0320 	and.w	r3, r3, #32
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d009      	beq.n	80080de <HAL_UART_IRQHandler+0x66>
 80080ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080ce:	f003 0320 	and.w	r3, r3, #32
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d003      	beq.n	80080de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fc07 	bl	80088ea <UART_Receive_IT>
      return;
 80080dc:	e273      	b.n	80085c6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f000 80de 	beq.w	80082a4 <HAL_UART_IRQHandler+0x22c>
 80080e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080ec:	f003 0301 	and.w	r3, r3, #1
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d106      	bne.n	8008102 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f000 80d1 	beq.w	80082a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00b      	beq.n	8008126 <HAL_UART_IRQHandler+0xae>
 800810e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008116:	2b00      	cmp	r3, #0
 8008118:	d005      	beq.n	8008126 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800811e:	f043 0201 	orr.w	r2, r3, #1
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800812a:	f003 0304 	and.w	r3, r3, #4
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00b      	beq.n	800814a <HAL_UART_IRQHandler+0xd2>
 8008132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	2b00      	cmp	r3, #0
 800813c:	d005      	beq.n	800814a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008142:	f043 0202 	orr.w	r2, r3, #2
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800814a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800814e:	f003 0302 	and.w	r3, r3, #2
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00b      	beq.n	800816e <HAL_UART_IRQHandler+0xf6>
 8008156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800815a:	f003 0301 	and.w	r3, r3, #1
 800815e:	2b00      	cmp	r3, #0
 8008160:	d005      	beq.n	800816e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008166:	f043 0204 	orr.w	r2, r3, #4
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800816e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008172:	f003 0308 	and.w	r3, r3, #8
 8008176:	2b00      	cmp	r3, #0
 8008178:	d011      	beq.n	800819e <HAL_UART_IRQHandler+0x126>
 800817a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800817e:	f003 0320 	and.w	r3, r3, #32
 8008182:	2b00      	cmp	r3, #0
 8008184:	d105      	bne.n	8008192 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d005      	beq.n	800819e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008196:	f043 0208 	orr.w	r2, r3, #8
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f000 820a 	beq.w	80085bc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081ac:	f003 0320 	and.w	r3, r3, #32
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d008      	beq.n	80081c6 <HAL_UART_IRQHandler+0x14e>
 80081b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081b8:	f003 0320 	and.w	r3, r3, #32
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d002      	beq.n	80081c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 fb92 	bl	80088ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d0:	2b40      	cmp	r3, #64	@ 0x40
 80081d2:	bf0c      	ite	eq
 80081d4:	2301      	moveq	r3, #1
 80081d6:	2300      	movne	r3, #0
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081e2:	f003 0308 	and.w	r3, r3, #8
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d103      	bne.n	80081f2 <HAL_UART_IRQHandler+0x17a>
 80081ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d04f      	beq.n	8008292 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fa9d 	bl	8008732 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	695b      	ldr	r3, [r3, #20]
 80081fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008202:	2b40      	cmp	r3, #64	@ 0x40
 8008204:	d141      	bne.n	800828a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	3314      	adds	r3, #20
 800820c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008210:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008214:	e853 3f00 	ldrex	r3, [r3]
 8008218:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800821c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008224:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	3314      	adds	r3, #20
 800822e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008232:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008236:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800823e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008242:	e841 2300 	strex	r3, r2, [r1]
 8008246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800824a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d1d9      	bne.n	8008206 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008256:	2b00      	cmp	r3, #0
 8008258:	d013      	beq.n	8008282 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800825e:	4a8a      	ldr	r2, [pc, #552]	@ (8008488 <HAL_UART_IRQHandler+0x410>)
 8008260:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008266:	4618      	mov	r0, r3
 8008268:	f7fa fffb 	bl	8003262 <HAL_DMA_Abort_IT>
 800826c:	4603      	mov	r3, r0
 800826e:	2b00      	cmp	r3, #0
 8008270:	d016      	beq.n	80082a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800827c:	4610      	mov	r0, r2
 800827e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008280:	e00e      	b.n	80082a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 f9ac 	bl	80085e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008288:	e00a      	b.n	80082a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f9a8 	bl	80085e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008290:	e006      	b.n	80082a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 f9a4 	bl	80085e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800829e:	e18d      	b.n	80085bc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082a0:	bf00      	nop
    return;
 80082a2:	e18b      	b.n	80085bc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	f040 8167 	bne.w	800857c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80082ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082b2:	f003 0310 	and.w	r3, r3, #16
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	f000 8160 	beq.w	800857c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80082bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082c0:	f003 0310 	and.w	r3, r3, #16
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 8159 	beq.w	800857c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082ca:	2300      	movs	r3, #0
 80082cc:	60bb      	str	r3, [r7, #8]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	60bb      	str	r3, [r7, #8]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	60bb      	str	r3, [r7, #8]
 80082de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	695b      	ldr	r3, [r3, #20]
 80082e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ea:	2b40      	cmp	r3, #64	@ 0x40
 80082ec:	f040 80ce 	bne.w	800848c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 80a9 	beq.w	8008458 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800830a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800830e:	429a      	cmp	r2, r3
 8008310:	f080 80a2 	bcs.w	8008458 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800831a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008320:	69db      	ldr	r3, [r3, #28]
 8008322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008326:	f000 8088 	beq.w	800843a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	330c      	adds	r3, #12
 8008330:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008334:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008340:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008344:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008348:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	330c      	adds	r3, #12
 8008352:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008356:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800835a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008362:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008366:	e841 2300 	strex	r3, r2, [r1]
 800836a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800836e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008372:	2b00      	cmp	r3, #0
 8008374:	d1d9      	bne.n	800832a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	3314      	adds	r3, #20
 800837c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800837e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008380:	e853 3f00 	ldrex	r3, [r3]
 8008384:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008386:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008388:	f023 0301 	bic.w	r3, r3, #1
 800838c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3314      	adds	r3, #20
 8008396:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800839a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800839e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80083a6:	e841 2300 	strex	r3, r2, [r1]
 80083aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80083ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d1e1      	bne.n	8008376 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	3314      	adds	r3, #20
 80083b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083bc:	e853 3f00 	ldrex	r3, [r3]
 80083c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3314      	adds	r3, #20
 80083d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083de:	e841 2300 	strex	r3, r2, [r1]
 80083e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1e3      	bne.n	80083b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2220      	movs	r2, #32
 80083ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	330c      	adds	r3, #12
 80083fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008402:	e853 3f00 	ldrex	r3, [r3]
 8008406:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800840a:	f023 0310 	bic.w	r3, r3, #16
 800840e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	330c      	adds	r3, #12
 8008418:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800841c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800841e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008420:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008422:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008424:	e841 2300 	strex	r3, r2, [r1]
 8008428:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800842a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e3      	bne.n	80083f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008434:	4618      	mov	r0, r3
 8008436:	f7fa fea4 	bl	8003182 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2202      	movs	r2, #2
 800843e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008448:	b29b      	uxth	r3, r3
 800844a:	1ad3      	subs	r3, r2, r3
 800844c:	b29b      	uxth	r3, r3
 800844e:	4619      	mov	r1, r3
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 f8cf 	bl	80085f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008456:	e0b3      	b.n	80085c0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800845c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008460:	429a      	cmp	r2, r3
 8008462:	f040 80ad 	bne.w	80085c0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800846a:	69db      	ldr	r3, [r3, #28]
 800846c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008470:	f040 80a6 	bne.w	80085c0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800847e:	4619      	mov	r1, r3
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f000 f8b7 	bl	80085f4 <HAL_UARTEx_RxEventCallback>
      return;
 8008486:	e09b      	b.n	80085c0 <HAL_UART_IRQHandler+0x548>
 8008488:	080087f9 	.word	0x080087f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008494:	b29b      	uxth	r3, r3
 8008496:	1ad3      	subs	r3, r2, r3
 8008498:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f000 808e 	beq.w	80085c4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80084a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	f000 8089 	beq.w	80085c4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	330c      	adds	r3, #12
 80084b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084bc:	e853 3f00 	ldrex	r3, [r3]
 80084c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	330c      	adds	r3, #12
 80084d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80084d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80084d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084de:	e841 2300 	strex	r3, r2, [r1]
 80084e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1e3      	bne.n	80084b2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3314      	adds	r3, #20
 80084f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	623b      	str	r3, [r7, #32]
   return(result);
 80084fa:	6a3b      	ldr	r3, [r7, #32]
 80084fc:	f023 0301 	bic.w	r3, r3, #1
 8008500:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	3314      	adds	r3, #20
 800850a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800850e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008510:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008512:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008514:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008516:	e841 2300 	strex	r3, r2, [r1]
 800851a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800851c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1e3      	bne.n	80084ea <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2220      	movs	r2, #32
 8008526:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	330c      	adds	r3, #12
 8008536:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	e853 3f00 	ldrex	r3, [r3]
 800853e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f023 0310 	bic.w	r3, r3, #16
 8008546:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	330c      	adds	r3, #12
 8008550:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008554:	61fa      	str	r2, [r7, #28]
 8008556:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008558:	69b9      	ldr	r1, [r7, #24]
 800855a:	69fa      	ldr	r2, [r7, #28]
 800855c:	e841 2300 	strex	r3, r2, [r1]
 8008560:	617b      	str	r3, [r7, #20]
   return(result);
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1e3      	bne.n	8008530 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2202      	movs	r2, #2
 800856c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800856e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f000 f83d 	bl	80085f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800857a:	e023      	b.n	80085c4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800857c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008584:	2b00      	cmp	r3, #0
 8008586:	d009      	beq.n	800859c <HAL_UART_IRQHandler+0x524>
 8008588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800858c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008590:	2b00      	cmp	r3, #0
 8008592:	d003      	beq.n	800859c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 f940 	bl	800881a <UART_Transmit_IT>
    return;
 800859a:	e014      	b.n	80085c6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800859c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00e      	beq.n	80085c6 <HAL_UART_IRQHandler+0x54e>
 80085a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d008      	beq.n	80085c6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 f980 	bl	80088ba <UART_EndTransmit_IT>
    return;
 80085ba:	e004      	b.n	80085c6 <HAL_UART_IRQHandler+0x54e>
    return;
 80085bc:	bf00      	nop
 80085be:	e002      	b.n	80085c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80085c0:	bf00      	nop
 80085c2:	e000      	b.n	80085c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80085c4:	bf00      	nop
  }
}
 80085c6:	37e8      	adds	r7, #232	@ 0xe8
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80085d4:	bf00      	nop
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80085e8:	bf00      	nop
 80085ea:	370c      	adds	r7, #12
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b083      	sub	sp, #12
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	460b      	mov	r3, r1
 80085fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b086      	sub	sp, #24
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	603b      	str	r3, [r7, #0]
 8008618:	4613      	mov	r3, r2
 800861a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800861c:	e03b      	b.n	8008696 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800861e:	6a3b      	ldr	r3, [r7, #32]
 8008620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008624:	d037      	beq.n	8008696 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008626:	f7fa fc6b 	bl	8002f00 <HAL_GetTick>
 800862a:	4602      	mov	r2, r0
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	1ad3      	subs	r3, r2, r3
 8008630:	6a3a      	ldr	r2, [r7, #32]
 8008632:	429a      	cmp	r2, r3
 8008634:	d302      	bcc.n	800863c <UART_WaitOnFlagUntilTimeout+0x30>
 8008636:	6a3b      	ldr	r3, [r7, #32]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d101      	bne.n	8008640 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800863c:	2303      	movs	r3, #3
 800863e:	e03a      	b.n	80086b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	f003 0304 	and.w	r3, r3, #4
 800864a:	2b00      	cmp	r3, #0
 800864c:	d023      	beq.n	8008696 <UART_WaitOnFlagUntilTimeout+0x8a>
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	2b80      	cmp	r3, #128	@ 0x80
 8008652:	d020      	beq.n	8008696 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	2b40      	cmp	r3, #64	@ 0x40
 8008658:	d01d      	beq.n	8008696 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 0308 	and.w	r3, r3, #8
 8008664:	2b08      	cmp	r3, #8
 8008666:	d116      	bne.n	8008696 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008668:	2300      	movs	r3, #0
 800866a:	617b      	str	r3, [r7, #20]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	617b      	str	r3, [r7, #20]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	617b      	str	r3, [r7, #20]
 800867c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800867e:	68f8      	ldr	r0, [r7, #12]
 8008680:	f000 f857 	bl	8008732 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2208      	movs	r2, #8
 8008688:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2200      	movs	r2, #0
 800868e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e00f      	b.n	80086b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	4013      	ands	r3, r2
 80086a0:	68ba      	ldr	r2, [r7, #8]
 80086a2:	429a      	cmp	r2, r3
 80086a4:	bf0c      	ite	eq
 80086a6:	2301      	moveq	r3, #1
 80086a8:	2300      	movne	r3, #0
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	461a      	mov	r2, r3
 80086ae:	79fb      	ldrb	r3, [r7, #7]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d0b4      	beq.n	800861e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3718      	adds	r7, #24
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086be:	b480      	push	{r7}
 80086c0:	b085      	sub	sp, #20
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	60f8      	str	r0, [r7, #12]
 80086c6:	60b9      	str	r1, [r7, #8]
 80086c8:	4613      	mov	r3, r2
 80086ca:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	68ba      	ldr	r2, [r7, #8]
 80086d0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	88fa      	ldrh	r2, [r7, #6]
 80086d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	88fa      	ldrh	r2, [r7, #6]
 80086dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2200      	movs	r2, #0
 80086e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2222      	movs	r2, #34	@ 0x22
 80086e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d007      	beq.n	8008704 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68da      	ldr	r2, [r3, #12]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008702:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	695a      	ldr	r2, [r3, #20]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f042 0201 	orr.w	r2, r2, #1
 8008712:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	68da      	ldr	r2, [r3, #12]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f042 0220 	orr.w	r2, r2, #32
 8008722:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008724:	2300      	movs	r3, #0
}
 8008726:	4618      	mov	r0, r3
 8008728:	3714      	adds	r7, #20
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr

08008732 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008732:	b480      	push	{r7}
 8008734:	b095      	sub	sp, #84	@ 0x54
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	330c      	adds	r3, #12
 8008740:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008744:	e853 3f00 	ldrex	r3, [r3]
 8008748:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800874a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008750:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	330c      	adds	r3, #12
 8008758:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800875a:	643a      	str	r2, [r7, #64]	@ 0x40
 800875c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008760:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008762:	e841 2300 	strex	r3, r2, [r1]
 8008766:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800876a:	2b00      	cmp	r3, #0
 800876c:	d1e5      	bne.n	800873a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	3314      	adds	r3, #20
 8008774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008776:	6a3b      	ldr	r3, [r7, #32]
 8008778:	e853 3f00 	ldrex	r3, [r3]
 800877c:	61fb      	str	r3, [r7, #28]
   return(result);
 800877e:	69fb      	ldr	r3, [r7, #28]
 8008780:	f023 0301 	bic.w	r3, r3, #1
 8008784:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3314      	adds	r3, #20
 800878c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800878e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008790:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008792:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008796:	e841 2300 	strex	r3, r2, [r1]
 800879a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800879c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1e5      	bne.n	800876e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d119      	bne.n	80087de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	330c      	adds	r3, #12
 80087b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	e853 3f00 	ldrex	r3, [r3]
 80087b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	f023 0310 	bic.w	r3, r3, #16
 80087c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	330c      	adds	r3, #12
 80087c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087ca:	61ba      	str	r2, [r7, #24]
 80087cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ce:	6979      	ldr	r1, [r7, #20]
 80087d0:	69ba      	ldr	r2, [r7, #24]
 80087d2:	e841 2300 	strex	r3, r2, [r1]
 80087d6:	613b      	str	r3, [r7, #16]
   return(result);
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d1e5      	bne.n	80087aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2220      	movs	r2, #32
 80087e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80087ec:	bf00      	nop
 80087ee:	3754      	adds	r7, #84	@ 0x54
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008804:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2200      	movs	r2, #0
 800880a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f7ff fee7 	bl	80085e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008812:	bf00      	nop
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}

0800881a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800881a:	b480      	push	{r7}
 800881c:	b085      	sub	sp, #20
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008828:	b2db      	uxtb	r3, r3
 800882a:	2b21      	cmp	r3, #33	@ 0x21
 800882c:	d13e      	bne.n	80088ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008836:	d114      	bne.n	8008862 <UART_Transmit_IT+0x48>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d110      	bne.n	8008862 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a1b      	ldr	r3, [r3, #32]
 8008844:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	881b      	ldrh	r3, [r3, #0]
 800884a:	461a      	mov	r2, r3
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008854:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a1b      	ldr	r3, [r3, #32]
 800885a:	1c9a      	adds	r2, r3, #2
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	621a      	str	r2, [r3, #32]
 8008860:	e008      	b.n	8008874 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	1c59      	adds	r1, r3, #1
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	6211      	str	r1, [r2, #32]
 800886c:	781a      	ldrb	r2, [r3, #0]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008878:	b29b      	uxth	r3, r3
 800887a:	3b01      	subs	r3, #1
 800887c:	b29b      	uxth	r3, r3
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	4619      	mov	r1, r3
 8008882:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008884:	2b00      	cmp	r3, #0
 8008886:	d10f      	bne.n	80088a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	68da      	ldr	r2, [r3, #12]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008896:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68da      	ldr	r2, [r3, #12]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80088a8:	2300      	movs	r3, #0
 80088aa:	e000      	b.n	80088ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80088ac:	2302      	movs	r3, #2
  }
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3714      	adds	r7, #20
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr

080088ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b082      	sub	sp, #8
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	68da      	ldr	r2, [r3, #12]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2220      	movs	r2, #32
 80088d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7ff fe76 	bl	80085cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3708      	adds	r7, #8
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b08c      	sub	sp, #48	@ 0x30
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80088f2:	2300      	movs	r3, #0
 80088f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80088f6:	2300      	movs	r3, #0
 80088f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b22      	cmp	r3, #34	@ 0x22
 8008904:	f040 80aa 	bne.w	8008a5c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008910:	d115      	bne.n	800893e <UART_Receive_IT+0x54>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	691b      	ldr	r3, [r3, #16]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d111      	bne.n	800893e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800891e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	b29b      	uxth	r3, r3
 8008928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800892c:	b29a      	uxth	r2, r3
 800892e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008930:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008936:	1c9a      	adds	r2, r3, #2
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	629a      	str	r2, [r3, #40]	@ 0x28
 800893c:	e024      	b.n	8008988 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008942:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800894c:	d007      	beq.n	800895e <UART_Receive_IT+0x74>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10a      	bne.n	800896c <UART_Receive_IT+0x82>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d106      	bne.n	800896c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	b2da      	uxtb	r2, r3
 8008966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008968:	701a      	strb	r2, [r3, #0]
 800896a:	e008      	b.n	800897e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	685b      	ldr	r3, [r3, #4]
 8008972:	b2db      	uxtb	r3, r3
 8008974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008978:	b2da      	uxtb	r2, r3
 800897a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800897c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008982:	1c5a      	adds	r2, r3, #1
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800898c:	b29b      	uxth	r3, r3
 800898e:	3b01      	subs	r3, #1
 8008990:	b29b      	uxth	r3, r3
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	4619      	mov	r1, r3
 8008996:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008998:	2b00      	cmp	r3, #0
 800899a:	d15d      	bne.n	8008a58 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68da      	ldr	r2, [r3, #12]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f022 0220 	bic.w	r2, r2, #32
 80089aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68da      	ldr	r2, [r3, #12]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	695a      	ldr	r2, [r3, #20]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f022 0201 	bic.w	r2, r2, #1
 80089ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2220      	movs	r2, #32
 80089d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2200      	movs	r2, #0
 80089d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d135      	bne.n	8008a4e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	330c      	adds	r3, #12
 80089ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	e853 3f00 	ldrex	r3, [r3]
 80089f6:	613b      	str	r3, [r7, #16]
   return(result);
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	f023 0310 	bic.w	r3, r3, #16
 80089fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	330c      	adds	r3, #12
 8008a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a08:	623a      	str	r2, [r7, #32]
 8008a0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0c:	69f9      	ldr	r1, [r7, #28]
 8008a0e:	6a3a      	ldr	r2, [r7, #32]
 8008a10:	e841 2300 	strex	r3, r2, [r1]
 8008a14:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d1e5      	bne.n	80089e8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f003 0310 	and.w	r3, r3, #16
 8008a26:	2b10      	cmp	r3, #16
 8008a28:	d10a      	bne.n	8008a40 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	60fb      	str	r3, [r7, #12]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	60fb      	str	r3, [r7, #12]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	60fb      	str	r3, [r7, #12]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a44:	4619      	mov	r1, r3
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7ff fdd4 	bl	80085f4 <HAL_UARTEx_RxEventCallback>
 8008a4c:	e002      	b.n	8008a54 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f7f9 fb3a 	bl	80020c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a54:	2300      	movs	r3, #0
 8008a56:	e002      	b.n	8008a5e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	e000      	b.n	8008a5e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008a5c:	2302      	movs	r3, #2
  }
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3730      	adds	r7, #48	@ 0x30
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
	...

08008a68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a6c:	b0c0      	sub	sp, #256	@ 0x100
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a84:	68d9      	ldr	r1, [r3, #12]
 8008a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	ea40 0301 	orr.w	r3, r0, r1
 8008a90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a96:	689a      	ldr	r2, [r3, #8]
 8008a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a9c:	691b      	ldr	r3, [r3, #16]
 8008a9e:	431a      	orrs	r2, r3
 8008aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	431a      	orrs	r2, r3
 8008aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aac:	69db      	ldr	r3, [r3, #28]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008ac0:	f021 010c 	bic.w	r1, r1, #12
 8008ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008ace:	430b      	orrs	r3, r1
 8008ad0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	695b      	ldr	r3, [r3, #20]
 8008ada:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae2:	6999      	ldr	r1, [r3, #24]
 8008ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	ea40 0301 	orr.w	r3, r0, r1
 8008aee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	4b8f      	ldr	r3, [pc, #572]	@ (8008d34 <UART_SetConfig+0x2cc>)
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d005      	beq.n	8008b08 <UART_SetConfig+0xa0>
 8008afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	4b8d      	ldr	r3, [pc, #564]	@ (8008d38 <UART_SetConfig+0x2d0>)
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d104      	bne.n	8008b12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b08:	f7fe ffd6 	bl	8007ab8 <HAL_RCC_GetPCLK2Freq>
 8008b0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008b10:	e003      	b.n	8008b1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b12:	f7fe ffbd 	bl	8007a90 <HAL_RCC_GetPCLK1Freq>
 8008b16:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b1e:	69db      	ldr	r3, [r3, #28]
 8008b20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b24:	f040 810c 	bne.w	8008d40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b3a:	4622      	mov	r2, r4
 8008b3c:	462b      	mov	r3, r5
 8008b3e:	1891      	adds	r1, r2, r2
 8008b40:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b42:	415b      	adcs	r3, r3
 8008b44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	eb12 0801 	adds.w	r8, r2, r1
 8008b50:	4629      	mov	r1, r5
 8008b52:	eb43 0901 	adc.w	r9, r3, r1
 8008b56:	f04f 0200 	mov.w	r2, #0
 8008b5a:	f04f 0300 	mov.w	r3, #0
 8008b5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b6a:	4690      	mov	r8, r2
 8008b6c:	4699      	mov	r9, r3
 8008b6e:	4623      	mov	r3, r4
 8008b70:	eb18 0303 	adds.w	r3, r8, r3
 8008b74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008b78:	462b      	mov	r3, r5
 8008b7a:	eb49 0303 	adc.w	r3, r9, r3
 8008b7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008b8e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008b92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008b96:	460b      	mov	r3, r1
 8008b98:	18db      	adds	r3, r3, r3
 8008b9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	eb42 0303 	adc.w	r3, r2, r3
 8008ba2:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ba4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008ba8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008bac:	f7f8 f9ca 	bl	8000f44 <__aeabi_uldivmod>
 8008bb0:	4602      	mov	r2, r0
 8008bb2:	460b      	mov	r3, r1
 8008bb4:	4b61      	ldr	r3, [pc, #388]	@ (8008d3c <UART_SetConfig+0x2d4>)
 8008bb6:	fba3 2302 	umull	r2, r3, r3, r2
 8008bba:	095b      	lsrs	r3, r3, #5
 8008bbc:	011c      	lsls	r4, r3, #4
 8008bbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008bc8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008bcc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008bd0:	4642      	mov	r2, r8
 8008bd2:	464b      	mov	r3, r9
 8008bd4:	1891      	adds	r1, r2, r2
 8008bd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008bd8:	415b      	adcs	r3, r3
 8008bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008be0:	4641      	mov	r1, r8
 8008be2:	eb12 0a01 	adds.w	sl, r2, r1
 8008be6:	4649      	mov	r1, r9
 8008be8:	eb43 0b01 	adc.w	fp, r3, r1
 8008bec:	f04f 0200 	mov.w	r2, #0
 8008bf0:	f04f 0300 	mov.w	r3, #0
 8008bf4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bf8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008bfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c00:	4692      	mov	sl, r2
 8008c02:	469b      	mov	fp, r3
 8008c04:	4643      	mov	r3, r8
 8008c06:	eb1a 0303 	adds.w	r3, sl, r3
 8008c0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c0e:	464b      	mov	r3, r9
 8008c10:	eb4b 0303 	adc.w	r3, fp, r3
 8008c14:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c24:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	18db      	adds	r3, r3, r3
 8008c30:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c32:	4613      	mov	r3, r2
 8008c34:	eb42 0303 	adc.w	r3, r2, r3
 8008c38:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c42:	f7f8 f97f 	bl	8000f44 <__aeabi_uldivmod>
 8008c46:	4602      	mov	r2, r0
 8008c48:	460b      	mov	r3, r1
 8008c4a:	4611      	mov	r1, r2
 8008c4c:	4b3b      	ldr	r3, [pc, #236]	@ (8008d3c <UART_SetConfig+0x2d4>)
 8008c4e:	fba3 2301 	umull	r2, r3, r3, r1
 8008c52:	095b      	lsrs	r3, r3, #5
 8008c54:	2264      	movs	r2, #100	@ 0x64
 8008c56:	fb02 f303 	mul.w	r3, r2, r3
 8008c5a:	1acb      	subs	r3, r1, r3
 8008c5c:	00db      	lsls	r3, r3, #3
 8008c5e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c62:	4b36      	ldr	r3, [pc, #216]	@ (8008d3c <UART_SetConfig+0x2d4>)
 8008c64:	fba3 2302 	umull	r2, r3, r3, r2
 8008c68:	095b      	lsrs	r3, r3, #5
 8008c6a:	005b      	lsls	r3, r3, #1
 8008c6c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008c70:	441c      	add	r4, r3
 8008c72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c76:	2200      	movs	r2, #0
 8008c78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c7c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008c80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008c84:	4642      	mov	r2, r8
 8008c86:	464b      	mov	r3, r9
 8008c88:	1891      	adds	r1, r2, r2
 8008c8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008c8c:	415b      	adcs	r3, r3
 8008c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008c94:	4641      	mov	r1, r8
 8008c96:	1851      	adds	r1, r2, r1
 8008c98:	6339      	str	r1, [r7, #48]	@ 0x30
 8008c9a:	4649      	mov	r1, r9
 8008c9c:	414b      	adcs	r3, r1
 8008c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ca0:	f04f 0200 	mov.w	r2, #0
 8008ca4:	f04f 0300 	mov.w	r3, #0
 8008ca8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008cac:	4659      	mov	r1, fp
 8008cae:	00cb      	lsls	r3, r1, #3
 8008cb0:	4651      	mov	r1, sl
 8008cb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cb6:	4651      	mov	r1, sl
 8008cb8:	00ca      	lsls	r2, r1, #3
 8008cba:	4610      	mov	r0, r2
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	4642      	mov	r2, r8
 8008cc2:	189b      	adds	r3, r3, r2
 8008cc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008cc8:	464b      	mov	r3, r9
 8008cca:	460a      	mov	r2, r1
 8008ccc:	eb42 0303 	adc.w	r3, r2, r3
 8008cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ce0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008ce4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008ce8:	460b      	mov	r3, r1
 8008cea:	18db      	adds	r3, r3, r3
 8008cec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cee:	4613      	mov	r3, r2
 8008cf0:	eb42 0303 	adc.w	r3, r2, r3
 8008cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cf6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008cfa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008cfe:	f7f8 f921 	bl	8000f44 <__aeabi_uldivmod>
 8008d02:	4602      	mov	r2, r0
 8008d04:	460b      	mov	r3, r1
 8008d06:	4b0d      	ldr	r3, [pc, #52]	@ (8008d3c <UART_SetConfig+0x2d4>)
 8008d08:	fba3 1302 	umull	r1, r3, r3, r2
 8008d0c:	095b      	lsrs	r3, r3, #5
 8008d0e:	2164      	movs	r1, #100	@ 0x64
 8008d10:	fb01 f303 	mul.w	r3, r1, r3
 8008d14:	1ad3      	subs	r3, r2, r3
 8008d16:	00db      	lsls	r3, r3, #3
 8008d18:	3332      	adds	r3, #50	@ 0x32
 8008d1a:	4a08      	ldr	r2, [pc, #32]	@ (8008d3c <UART_SetConfig+0x2d4>)
 8008d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8008d20:	095b      	lsrs	r3, r3, #5
 8008d22:	f003 0207 	and.w	r2, r3, #7
 8008d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4422      	add	r2, r4
 8008d2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d30:	e106      	b.n	8008f40 <UART_SetConfig+0x4d8>
 8008d32:	bf00      	nop
 8008d34:	40011000 	.word	0x40011000
 8008d38:	40011400 	.word	0x40011400
 8008d3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d44:	2200      	movs	r2, #0
 8008d46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d52:	4642      	mov	r2, r8
 8008d54:	464b      	mov	r3, r9
 8008d56:	1891      	adds	r1, r2, r2
 8008d58:	6239      	str	r1, [r7, #32]
 8008d5a:	415b      	adcs	r3, r3
 8008d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d62:	4641      	mov	r1, r8
 8008d64:	1854      	adds	r4, r2, r1
 8008d66:	4649      	mov	r1, r9
 8008d68:	eb43 0501 	adc.w	r5, r3, r1
 8008d6c:	f04f 0200 	mov.w	r2, #0
 8008d70:	f04f 0300 	mov.w	r3, #0
 8008d74:	00eb      	lsls	r3, r5, #3
 8008d76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d7a:	00e2      	lsls	r2, r4, #3
 8008d7c:	4614      	mov	r4, r2
 8008d7e:	461d      	mov	r5, r3
 8008d80:	4643      	mov	r3, r8
 8008d82:	18e3      	adds	r3, r4, r3
 8008d84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d88:	464b      	mov	r3, r9
 8008d8a:	eb45 0303 	adc.w	r3, r5, r3
 8008d8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008da2:	f04f 0200 	mov.w	r2, #0
 8008da6:	f04f 0300 	mov.w	r3, #0
 8008daa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008dae:	4629      	mov	r1, r5
 8008db0:	008b      	lsls	r3, r1, #2
 8008db2:	4621      	mov	r1, r4
 8008db4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008db8:	4621      	mov	r1, r4
 8008dba:	008a      	lsls	r2, r1, #2
 8008dbc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008dc0:	f7f8 f8c0 	bl	8000f44 <__aeabi_uldivmod>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	4b60      	ldr	r3, [pc, #384]	@ (8008f4c <UART_SetConfig+0x4e4>)
 8008dca:	fba3 2302 	umull	r2, r3, r3, r2
 8008dce:	095b      	lsrs	r3, r3, #5
 8008dd0:	011c      	lsls	r4, r3, #4
 8008dd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ddc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008de0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008de4:	4642      	mov	r2, r8
 8008de6:	464b      	mov	r3, r9
 8008de8:	1891      	adds	r1, r2, r2
 8008dea:	61b9      	str	r1, [r7, #24]
 8008dec:	415b      	adcs	r3, r3
 8008dee:	61fb      	str	r3, [r7, #28]
 8008df0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008df4:	4641      	mov	r1, r8
 8008df6:	1851      	adds	r1, r2, r1
 8008df8:	6139      	str	r1, [r7, #16]
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	414b      	adcs	r3, r1
 8008dfe:	617b      	str	r3, [r7, #20]
 8008e00:	f04f 0200 	mov.w	r2, #0
 8008e04:	f04f 0300 	mov.w	r3, #0
 8008e08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e0c:	4659      	mov	r1, fp
 8008e0e:	00cb      	lsls	r3, r1, #3
 8008e10:	4651      	mov	r1, sl
 8008e12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e16:	4651      	mov	r1, sl
 8008e18:	00ca      	lsls	r2, r1, #3
 8008e1a:	4610      	mov	r0, r2
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	4603      	mov	r3, r0
 8008e20:	4642      	mov	r2, r8
 8008e22:	189b      	adds	r3, r3, r2
 8008e24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e28:	464b      	mov	r3, r9
 8008e2a:	460a      	mov	r2, r1
 8008e2c:	eb42 0303 	adc.w	r3, r2, r3
 8008e30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e40:	f04f 0200 	mov.w	r2, #0
 8008e44:	f04f 0300 	mov.w	r3, #0
 8008e48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e4c:	4649      	mov	r1, r9
 8008e4e:	008b      	lsls	r3, r1, #2
 8008e50:	4641      	mov	r1, r8
 8008e52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e56:	4641      	mov	r1, r8
 8008e58:	008a      	lsls	r2, r1, #2
 8008e5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e5e:	f7f8 f871 	bl	8000f44 <__aeabi_uldivmod>
 8008e62:	4602      	mov	r2, r0
 8008e64:	460b      	mov	r3, r1
 8008e66:	4611      	mov	r1, r2
 8008e68:	4b38      	ldr	r3, [pc, #224]	@ (8008f4c <UART_SetConfig+0x4e4>)
 8008e6a:	fba3 2301 	umull	r2, r3, r3, r1
 8008e6e:	095b      	lsrs	r3, r3, #5
 8008e70:	2264      	movs	r2, #100	@ 0x64
 8008e72:	fb02 f303 	mul.w	r3, r2, r3
 8008e76:	1acb      	subs	r3, r1, r3
 8008e78:	011b      	lsls	r3, r3, #4
 8008e7a:	3332      	adds	r3, #50	@ 0x32
 8008e7c:	4a33      	ldr	r2, [pc, #204]	@ (8008f4c <UART_SetConfig+0x4e4>)
 8008e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8008e82:	095b      	lsrs	r3, r3, #5
 8008e84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e88:	441c      	add	r4, r3
 8008e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e8e:	2200      	movs	r2, #0
 8008e90:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e92:	677a      	str	r2, [r7, #116]	@ 0x74
 8008e94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008e98:	4642      	mov	r2, r8
 8008e9a:	464b      	mov	r3, r9
 8008e9c:	1891      	adds	r1, r2, r2
 8008e9e:	60b9      	str	r1, [r7, #8]
 8008ea0:	415b      	adcs	r3, r3
 8008ea2:	60fb      	str	r3, [r7, #12]
 8008ea4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ea8:	4641      	mov	r1, r8
 8008eaa:	1851      	adds	r1, r2, r1
 8008eac:	6039      	str	r1, [r7, #0]
 8008eae:	4649      	mov	r1, r9
 8008eb0:	414b      	adcs	r3, r1
 8008eb2:	607b      	str	r3, [r7, #4]
 8008eb4:	f04f 0200 	mov.w	r2, #0
 8008eb8:	f04f 0300 	mov.w	r3, #0
 8008ebc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ec0:	4659      	mov	r1, fp
 8008ec2:	00cb      	lsls	r3, r1, #3
 8008ec4:	4651      	mov	r1, sl
 8008ec6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008eca:	4651      	mov	r1, sl
 8008ecc:	00ca      	lsls	r2, r1, #3
 8008ece:	4610      	mov	r0, r2
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	4642      	mov	r2, r8
 8008ed6:	189b      	adds	r3, r3, r2
 8008ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008eda:	464b      	mov	r3, r9
 8008edc:	460a      	mov	r2, r1
 8008ede:	eb42 0303 	adc.w	r3, r2, r3
 8008ee2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	663b      	str	r3, [r7, #96]	@ 0x60
 8008eee:	667a      	str	r2, [r7, #100]	@ 0x64
 8008ef0:	f04f 0200 	mov.w	r2, #0
 8008ef4:	f04f 0300 	mov.w	r3, #0
 8008ef8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008efc:	4649      	mov	r1, r9
 8008efe:	008b      	lsls	r3, r1, #2
 8008f00:	4641      	mov	r1, r8
 8008f02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f06:	4641      	mov	r1, r8
 8008f08:	008a      	lsls	r2, r1, #2
 8008f0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008f0e:	f7f8 f819 	bl	8000f44 <__aeabi_uldivmod>
 8008f12:	4602      	mov	r2, r0
 8008f14:	460b      	mov	r3, r1
 8008f16:	4b0d      	ldr	r3, [pc, #52]	@ (8008f4c <UART_SetConfig+0x4e4>)
 8008f18:	fba3 1302 	umull	r1, r3, r3, r2
 8008f1c:	095b      	lsrs	r3, r3, #5
 8008f1e:	2164      	movs	r1, #100	@ 0x64
 8008f20:	fb01 f303 	mul.w	r3, r1, r3
 8008f24:	1ad3      	subs	r3, r2, r3
 8008f26:	011b      	lsls	r3, r3, #4
 8008f28:	3332      	adds	r3, #50	@ 0x32
 8008f2a:	4a08      	ldr	r2, [pc, #32]	@ (8008f4c <UART_SetConfig+0x4e4>)
 8008f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f30:	095b      	lsrs	r3, r3, #5
 8008f32:	f003 020f 	and.w	r2, r3, #15
 8008f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4422      	add	r2, r4
 8008f3e:	609a      	str	r2, [r3, #8]
}
 8008f40:	bf00      	nop
 8008f42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f46:	46bd      	mov	sp, r7
 8008f48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f4c:	51eb851f 	.word	0x51eb851f

08008f50 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f50:	b084      	sub	sp, #16
 8008f52:	b580      	push	{r7, lr}
 8008f54:	b084      	sub	sp, #16
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
 8008f5a:	f107 001c 	add.w	r0, r7, #28
 8008f5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f62:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d123      	bne.n	8008fb2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008f7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008f92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d105      	bne.n	8008fa6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f000 f9dc 	bl	8009364 <USB_CoreReset>
 8008fac:	4603      	mov	r3, r0
 8008fae:	73fb      	strb	r3, [r7, #15]
 8008fb0:	e01b      	b.n	8008fea <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 f9d0 	bl	8009364 <USB_CoreReset>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008fc8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d106      	bne.n	8008fde <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	639a      	str	r2, [r3, #56]	@ 0x38
 8008fdc:	e005      	b.n	8008fea <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008fea:	7fbb      	ldrb	r3, [r7, #30]
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d10b      	bne.n	8009008 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	f043 0206 	orr.w	r2, r3, #6
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	f043 0220 	orr.w	r2, r3, #32
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009008:	7bfb      	ldrb	r3, [r7, #15]
}
 800900a:	4618      	mov	r0, r3
 800900c:	3710      	adds	r7, #16
 800900e:	46bd      	mov	sp, r7
 8009010:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009014:	b004      	add	sp, #16
 8009016:	4770      	bx	lr

08009018 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009018:	b480      	push	{r7}
 800901a:	b083      	sub	sp, #12
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	f043 0201 	orr.w	r2, r3, #1
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800902c:	2300      	movs	r3, #0
}
 800902e:	4618      	mov	r0, r3
 8009030:	370c      	adds	r7, #12
 8009032:	46bd      	mov	sp, r7
 8009034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009038:	4770      	bx	lr

0800903a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800903a:	b480      	push	{r7}
 800903c:	b083      	sub	sp, #12
 800903e:	af00      	add	r7, sp, #0
 8009040:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	689b      	ldr	r3, [r3, #8]
 8009046:	f023 0201 	bic.w	r2, r3, #1
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	370c      	adds	r7, #12
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b084      	sub	sp, #16
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	460b      	mov	r3, r1
 8009066:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009068:	2300      	movs	r3, #0
 800906a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009078:	78fb      	ldrb	r3, [r7, #3]
 800907a:	2b01      	cmp	r3, #1
 800907c:	d115      	bne.n	80090aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	68db      	ldr	r3, [r3, #12]
 8009082:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800908a:	200a      	movs	r0, #10
 800908c:	f7f9 ff44 	bl	8002f18 <HAL_Delay>
      ms += 10U;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	330a      	adds	r3, #10
 8009094:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 f956 	bl	8009348 <USB_GetMode>
 800909c:	4603      	mov	r3, r0
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d01e      	beq.n	80090e0 <USB_SetCurrentMode+0x84>
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2bc7      	cmp	r3, #199	@ 0xc7
 80090a6:	d9f0      	bls.n	800908a <USB_SetCurrentMode+0x2e>
 80090a8:	e01a      	b.n	80090e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80090aa:	78fb      	ldrb	r3, [r7, #3]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d115      	bne.n	80090dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80090bc:	200a      	movs	r0, #10
 80090be:	f7f9 ff2b 	bl	8002f18 <HAL_Delay>
      ms += 10U;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	330a      	adds	r3, #10
 80090c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 f93d 	bl	8009348 <USB_GetMode>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d005      	beq.n	80090e0 <USB_SetCurrentMode+0x84>
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2bc7      	cmp	r3, #199	@ 0xc7
 80090d8:	d9f0      	bls.n	80090bc <USB_SetCurrentMode+0x60>
 80090da:	e001      	b.n	80090e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80090dc:	2301      	movs	r3, #1
 80090de:	e005      	b.n	80090ec <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2bc8      	cmp	r3, #200	@ 0xc8
 80090e4:	d101      	bne.n	80090ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e000      	b.n	80090ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80090ea:	2300      	movs	r3, #0
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3710      	adds	r7, #16
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80090fe:	2300      	movs	r3, #0
 8009100:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	3301      	adds	r3, #1
 8009106:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800910e:	d901      	bls.n	8009114 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e01b      	b.n	800914c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	691b      	ldr	r3, [r3, #16]
 8009118:	2b00      	cmp	r3, #0
 800911a:	daf2      	bge.n	8009102 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800911c:	2300      	movs	r3, #0
 800911e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	019b      	lsls	r3, r3, #6
 8009124:	f043 0220 	orr.w	r2, r3, #32
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	3301      	adds	r3, #1
 8009130:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009138:	d901      	bls.n	800913e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800913a:	2303      	movs	r3, #3
 800913c:	e006      	b.n	800914c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	691b      	ldr	r3, [r3, #16]
 8009142:	f003 0320 	and.w	r3, r3, #32
 8009146:	2b20      	cmp	r3, #32
 8009148:	d0f0      	beq.n	800912c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009158:	b480      	push	{r7}
 800915a:	b085      	sub	sp, #20
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009160:	2300      	movs	r3, #0
 8009162:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	3301      	adds	r3, #1
 8009168:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009170:	d901      	bls.n	8009176 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009172:	2303      	movs	r3, #3
 8009174:	e018      	b.n	80091a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	691b      	ldr	r3, [r3, #16]
 800917a:	2b00      	cmp	r3, #0
 800917c:	daf2      	bge.n	8009164 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800917e:	2300      	movs	r3, #0
 8009180:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2210      	movs	r2, #16
 8009186:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	3301      	adds	r3, #1
 800918c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009194:	d901      	bls.n	800919a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009196:	2303      	movs	r3, #3
 8009198:	e006      	b.n	80091a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	f003 0310 	and.w	r3, r3, #16
 80091a2:	2b10      	cmp	r3, #16
 80091a4:	d0f0      	beq.n	8009188 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3714      	adds	r7, #20
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b089      	sub	sp, #36	@ 0x24
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	4611      	mov	r1, r2
 80091c0:	461a      	mov	r2, r3
 80091c2:	460b      	mov	r3, r1
 80091c4:	71fb      	strb	r3, [r7, #7]
 80091c6:	4613      	mov	r3, r2
 80091c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80091d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d123      	bne.n	8009222 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80091da:	88bb      	ldrh	r3, [r7, #4]
 80091dc:	3303      	adds	r3, #3
 80091de:	089b      	lsrs	r3, r3, #2
 80091e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80091e2:	2300      	movs	r3, #0
 80091e4:	61bb      	str	r3, [r7, #24]
 80091e6:	e018      	b.n	800921a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80091e8:	79fb      	ldrb	r3, [r7, #7]
 80091ea:	031a      	lsls	r2, r3, #12
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	4413      	add	r3, r2
 80091f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091f4:	461a      	mov	r2, r3
 80091f6:	69fb      	ldr	r3, [r7, #28]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80091fc:	69fb      	ldr	r3, [r7, #28]
 80091fe:	3301      	adds	r3, #1
 8009200:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009202:	69fb      	ldr	r3, [r7, #28]
 8009204:	3301      	adds	r3, #1
 8009206:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	3301      	adds	r3, #1
 800920c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800920e:	69fb      	ldr	r3, [r7, #28]
 8009210:	3301      	adds	r3, #1
 8009212:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009214:	69bb      	ldr	r3, [r7, #24]
 8009216:	3301      	adds	r3, #1
 8009218:	61bb      	str	r3, [r7, #24]
 800921a:	69ba      	ldr	r2, [r7, #24]
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	429a      	cmp	r2, r3
 8009220:	d3e2      	bcc.n	80091e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	3724      	adds	r7, #36	@ 0x24
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009230:	b480      	push	{r7}
 8009232:	b08b      	sub	sp, #44	@ 0x2c
 8009234:	af00      	add	r7, sp, #0
 8009236:	60f8      	str	r0, [r7, #12]
 8009238:	60b9      	str	r1, [r7, #8]
 800923a:	4613      	mov	r3, r2
 800923c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009246:	88fb      	ldrh	r3, [r7, #6]
 8009248:	089b      	lsrs	r3, r3, #2
 800924a:	b29b      	uxth	r3, r3
 800924c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800924e:	88fb      	ldrh	r3, [r7, #6]
 8009250:	f003 0303 	and.w	r3, r3, #3
 8009254:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009256:	2300      	movs	r3, #0
 8009258:	623b      	str	r3, [r7, #32]
 800925a:	e014      	b.n	8009286 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009266:	601a      	str	r2, [r3, #0]
    pDest++;
 8009268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926a:	3301      	adds	r3, #1
 800926c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800926e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009270:	3301      	adds	r3, #1
 8009272:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009276:	3301      	adds	r3, #1
 8009278:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800927a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800927c:	3301      	adds	r3, #1
 800927e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009280:	6a3b      	ldr	r3, [r7, #32]
 8009282:	3301      	adds	r3, #1
 8009284:	623b      	str	r3, [r7, #32]
 8009286:	6a3a      	ldr	r2, [r7, #32]
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	429a      	cmp	r2, r3
 800928c:	d3e6      	bcc.n	800925c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800928e:	8bfb      	ldrh	r3, [r7, #30]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d01e      	beq.n	80092d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009294:	2300      	movs	r3, #0
 8009296:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800929e:	461a      	mov	r2, r3
 80092a0:	f107 0310 	add.w	r3, r7, #16
 80092a4:	6812      	ldr	r2, [r2, #0]
 80092a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80092a8:	693a      	ldr	r2, [r7, #16]
 80092aa:	6a3b      	ldr	r3, [r7, #32]
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	00db      	lsls	r3, r3, #3
 80092b0:	fa22 f303 	lsr.w	r3, r2, r3
 80092b4:	b2da      	uxtb	r2, r3
 80092b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b8:	701a      	strb	r2, [r3, #0]
      i++;
 80092ba:	6a3b      	ldr	r3, [r7, #32]
 80092bc:	3301      	adds	r3, #1
 80092be:	623b      	str	r3, [r7, #32]
      pDest++;
 80092c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c2:	3301      	adds	r3, #1
 80092c4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80092c6:	8bfb      	ldrh	r3, [r7, #30]
 80092c8:	3b01      	subs	r3, #1
 80092ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80092cc:	8bfb      	ldrh	r3, [r7, #30]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d1ea      	bne.n	80092a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80092d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	372c      	adds	r7, #44	@ 0x2c
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	695b      	ldr	r3, [r3, #20]
 80092ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	4013      	ands	r3, r2
 80092f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80092f8:	68fb      	ldr	r3, [r7, #12]
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3714      	adds	r7, #20
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr

08009306 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009306:	b480      	push	{r7}
 8009308:	b085      	sub	sp, #20
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
 800930e:	460b      	mov	r3, r1
 8009310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009316:	78fb      	ldrb	r3, [r7, #3]
 8009318:	015a      	lsls	r2, r3, #5
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	4413      	add	r3, r2
 800931e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009326:	78fb      	ldrb	r3, [r7, #3]
 8009328:	015a      	lsls	r2, r3, #5
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	4413      	add	r3, r2
 800932e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	68ba      	ldr	r2, [r7, #8]
 8009336:	4013      	ands	r3, r2
 8009338:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800933a:	68bb      	ldr	r3, [r7, #8]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3714      	adds	r7, #20
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009348:	b480      	push	{r7}
 800934a:	b083      	sub	sp, #12
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	695b      	ldr	r3, [r3, #20]
 8009354:	f003 0301 	and.w	r3, r3, #1
}
 8009358:	4618      	mov	r0, r3
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800936c:	2300      	movs	r3, #0
 800936e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	3301      	adds	r3, #1
 8009374:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800937c:	d901      	bls.n	8009382 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800937e:	2303      	movs	r3, #3
 8009380:	e022      	b.n	80093c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	691b      	ldr	r3, [r3, #16]
 8009386:	2b00      	cmp	r3, #0
 8009388:	daf2      	bge.n	8009370 <USB_CoreReset+0xc>

  count = 10U;
 800938a:	230a      	movs	r3, #10
 800938c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800938e:	e002      	b.n	8009396 <USB_CoreReset+0x32>
  {
    count--;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	3b01      	subs	r3, #1
 8009394:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d1f9      	bne.n	8009390 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	f043 0201 	orr.w	r2, r3, #1
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	3301      	adds	r3, #1
 80093ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80093b4:	d901      	bls.n	80093ba <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80093b6:	2303      	movs	r3, #3
 80093b8:	e006      	b.n	80093c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	f003 0301 	and.w	r3, r3, #1
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d0f0      	beq.n	80093a8 <USB_CoreReset+0x44>

  return HAL_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3714      	adds	r7, #20
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80093d4:	b084      	sub	sp, #16
 80093d6:	b580      	push	{r7, lr}
 80093d8:	b086      	sub	sp, #24
 80093da:	af00      	add	r7, sp, #0
 80093dc:	6078      	str	r0, [r7, #4]
 80093de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80093e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80093e6:	2300      	movs	r3, #0
 80093e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80093f4:	461a      	mov	r2, r3
 80093f6:	2300      	movs	r3, #0
 80093f8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093fe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800940a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009416:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009426:	2b00      	cmp	r3, #0
 8009428:	d119      	bne.n	800945e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800942a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800942e:	2b01      	cmp	r3, #1
 8009430:	d10a      	bne.n	8009448 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	68fa      	ldr	r2, [r7, #12]
 800943c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009440:	f043 0304 	orr.w	r3, r3, #4
 8009444:	6013      	str	r3, [r2, #0]
 8009446:	e014      	b.n	8009472 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009456:	f023 0304 	bic.w	r3, r3, #4
 800945a:	6013      	str	r3, [r2, #0]
 800945c:	e009      	b.n	8009472 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800946c:	f023 0304 	bic.w	r3, r3, #4
 8009470:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009472:	2110      	movs	r1, #16
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7ff fe3d 	bl	80090f4 <USB_FlushTxFifo>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d001      	beq.n	8009484 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8009480:	2301      	movs	r3, #1
 8009482:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f7ff fe67 	bl	8009158 <USB_FlushRxFifo>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d001      	beq.n	8009494 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009494:	2300      	movs	r3, #0
 8009496:	613b      	str	r3, [r7, #16]
 8009498:	e015      	b.n	80094c6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	015a      	lsls	r2, r3, #5
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	4413      	add	r3, r2
 80094a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094a6:	461a      	mov	r2, r3
 80094a8:	f04f 33ff 	mov.w	r3, #4294967295
 80094ac:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	015a      	lsls	r2, r3, #5
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	4413      	add	r3, r2
 80094b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094ba:	461a      	mov	r2, r3
 80094bc:	2300      	movs	r3, #0
 80094be:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	3301      	adds	r3, #1
 80094c4:	613b      	str	r3, [r7, #16]
 80094c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80094ca:	461a      	mov	r2, r3
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d3e3      	bcc.n	800949a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f04f 32ff 	mov.w	r2, #4294967295
 80094de:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a18      	ldr	r2, [pc, #96]	@ (8009544 <USB_HostInit+0x170>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d10b      	bne.n	8009500 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80094ee:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	4a15      	ldr	r2, [pc, #84]	@ (8009548 <USB_HostInit+0x174>)
 80094f4:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4a14      	ldr	r2, [pc, #80]	@ (800954c <USB_HostInit+0x178>)
 80094fa:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80094fe:	e009      	b.n	8009514 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2280      	movs	r2, #128	@ 0x80
 8009504:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4a11      	ldr	r2, [pc, #68]	@ (8009550 <USB_HostInit+0x17c>)
 800950a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a11      	ldr	r2, [pc, #68]	@ (8009554 <USB_HostInit+0x180>)
 8009510:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009514:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009518:	2b00      	cmp	r3, #0
 800951a:	d105      	bne.n	8009528 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	f043 0210 	orr.w	r2, r3, #16
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	699a      	ldr	r2, [r3, #24]
 800952c:	4b0a      	ldr	r3, [pc, #40]	@ (8009558 <USB_HostInit+0x184>)
 800952e:	4313      	orrs	r3, r2
 8009530:	687a      	ldr	r2, [r7, #4]
 8009532:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009534:	7dfb      	ldrb	r3, [r7, #23]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3718      	adds	r7, #24
 800953a:	46bd      	mov	sp, r7
 800953c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009540:	b004      	add	sp, #16
 8009542:	4770      	bx	lr
 8009544:	40040000 	.word	0x40040000
 8009548:	01000200 	.word	0x01000200
 800954c:	00e00300 	.word	0x00e00300
 8009550:	00600080 	.word	0x00600080
 8009554:	004000e0 	.word	0x004000e0
 8009558:	a3200008 	.word	0xa3200008

0800955c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800955c:	b480      	push	{r7}
 800955e:	b085      	sub	sp, #20
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	460b      	mov	r3, r1
 8009566:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	68fa      	ldr	r2, [r7, #12]
 8009576:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800957a:	f023 0303 	bic.w	r3, r3, #3
 800957e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009586:	681a      	ldr	r2, [r3, #0]
 8009588:	78fb      	ldrb	r3, [r7, #3]
 800958a:	f003 0303 	and.w	r3, r3, #3
 800958e:	68f9      	ldr	r1, [r7, #12]
 8009590:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009594:	4313      	orrs	r3, r2
 8009596:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009598:	78fb      	ldrb	r3, [r7, #3]
 800959a:	2b01      	cmp	r3, #1
 800959c:	d107      	bne.n	80095ae <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80095a4:	461a      	mov	r2, r3
 80095a6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80095aa:	6053      	str	r3, [r2, #4]
 80095ac:	e00c      	b.n	80095c8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80095ae:	78fb      	ldrb	r3, [r7, #3]
 80095b0:	2b02      	cmp	r3, #2
 80095b2:	d107      	bne.n	80095c4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80095ba:	461a      	mov	r2, r3
 80095bc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80095c0:	6053      	str	r3, [r2, #4]
 80095c2:	e001      	b.n	80095c8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	e000      	b.n	80095ca <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3714      	adds	r7, #20
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b084      	sub	sp, #16
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80095e2:	2300      	movs	r3, #0
 80095e4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80095f6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	68fa      	ldr	r2, [r7, #12]
 80095fc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009604:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009606:	2064      	movs	r0, #100	@ 0x64
 8009608:	f7f9 fc86 	bl	8002f18 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	68fa      	ldr	r2, [r7, #12]
 8009610:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009614:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009618:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800961a:	200a      	movs	r0, #10
 800961c:	f7f9 fc7c 	bl	8002f18 <HAL_Delay>

  return HAL_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3710      	adds	r7, #16
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800962a:	b480      	push	{r7}
 800962c:	b085      	sub	sp, #20
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
 8009632:	460b      	mov	r3, r1
 8009634:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800963a:	2300      	movs	r3, #0
 800963c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800964e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009656:	2b00      	cmp	r3, #0
 8009658:	d109      	bne.n	800966e <USB_DriveVbus+0x44>
 800965a:	78fb      	ldrb	r3, [r7, #3]
 800965c:	2b01      	cmp	r3, #1
 800965e:	d106      	bne.n	800966e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	68fa      	ldr	r2, [r7, #12]
 8009664:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009668:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800966c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009674:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009678:	d109      	bne.n	800968e <USB_DriveVbus+0x64>
 800967a:	78fb      	ldrb	r3, [r7, #3]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d106      	bne.n	800968e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009688:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800968c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800968e:	2300      	movs	r3, #0
}
 8009690:	4618      	mov	r0, r3
 8009692:	3714      	adds	r7, #20
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr

0800969c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800969c:	b480      	push	{r7}
 800969e:	b085      	sub	sp, #20
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80096a8:	2300      	movs	r3, #0
 80096aa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	0c5b      	lsrs	r3, r3, #17
 80096ba:	f003 0303 	and.w	r3, r3, #3
}
 80096be:	4618      	mov	r0, r3
 80096c0:	3714      	adds	r7, #20
 80096c2:	46bd      	mov	sp, r7
 80096c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c8:	4770      	bx	lr

080096ca <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80096ca:	b480      	push	{r7}
 80096cc:	b085      	sub	sp, #20
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	b29b      	uxth	r3, r3
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3714      	adds	r7, #20
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr

080096ec <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b088      	sub	sp, #32
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	4608      	mov	r0, r1
 80096f6:	4611      	mov	r1, r2
 80096f8:	461a      	mov	r2, r3
 80096fa:	4603      	mov	r3, r0
 80096fc:	70fb      	strb	r3, [r7, #3]
 80096fe:	460b      	mov	r3, r1
 8009700:	70bb      	strb	r3, [r7, #2]
 8009702:	4613      	mov	r3, r2
 8009704:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009706:	2300      	movs	r3, #0
 8009708:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800970e:	78fb      	ldrb	r3, [r7, #3]
 8009710:	015a      	lsls	r2, r3, #5
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	4413      	add	r3, r2
 8009716:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800971a:	461a      	mov	r2, r3
 800971c:	f04f 33ff 	mov.w	r3, #4294967295
 8009720:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009722:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009726:	2b03      	cmp	r3, #3
 8009728:	d87c      	bhi.n	8009824 <USB_HC_Init+0x138>
 800972a:	a201      	add	r2, pc, #4	@ (adr r2, 8009730 <USB_HC_Init+0x44>)
 800972c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009730:	08009741 	.word	0x08009741
 8009734:	080097e7 	.word	0x080097e7
 8009738:	08009741 	.word	0x08009741
 800973c:	080097a9 	.word	0x080097a9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009740:	78fb      	ldrb	r3, [r7, #3]
 8009742:	015a      	lsls	r2, r3, #5
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	4413      	add	r3, r2
 8009748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800974c:	461a      	mov	r2, r3
 800974e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009752:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009754:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009758:	2b00      	cmp	r3, #0
 800975a:	da10      	bge.n	800977e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800975c:	78fb      	ldrb	r3, [r7, #3]
 800975e:	015a      	lsls	r2, r3, #5
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	4413      	add	r3, r2
 8009764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	78fa      	ldrb	r2, [r7, #3]
 800976c:	0151      	lsls	r1, r2, #5
 800976e:	693a      	ldr	r2, [r7, #16]
 8009770:	440a      	add	r2, r1
 8009772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009776:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800977a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800977c:	e055      	b.n	800982a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	4a6f      	ldr	r2, [pc, #444]	@ (8009940 <USB_HC_Init+0x254>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d151      	bne.n	800982a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009786:	78fb      	ldrb	r3, [r7, #3]
 8009788:	015a      	lsls	r2, r3, #5
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	4413      	add	r3, r2
 800978e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	78fa      	ldrb	r2, [r7, #3]
 8009796:	0151      	lsls	r1, r2, #5
 8009798:	693a      	ldr	r2, [r7, #16]
 800979a:	440a      	add	r2, r1
 800979c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097a0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80097a4:	60d3      	str	r3, [r2, #12]
      break;
 80097a6:	e040      	b.n	800982a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80097a8:	78fb      	ldrb	r3, [r7, #3]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097b4:	461a      	mov	r2, r3
 80097b6:	f240 639d 	movw	r3, #1693	@ 0x69d
 80097ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80097bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	da34      	bge.n	800982e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80097c4:	78fb      	ldrb	r3, [r7, #3]
 80097c6:	015a      	lsls	r2, r3, #5
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	4413      	add	r3, r2
 80097cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	78fa      	ldrb	r2, [r7, #3]
 80097d4:	0151      	lsls	r1, r2, #5
 80097d6:	693a      	ldr	r2, [r7, #16]
 80097d8:	440a      	add	r2, r1
 80097da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097e2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80097e4:	e023      	b.n	800982e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80097e6:	78fb      	ldrb	r3, [r7, #3]
 80097e8:	015a      	lsls	r2, r3, #5
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	4413      	add	r3, r2
 80097ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097f2:	461a      	mov	r2, r3
 80097f4:	f240 2325 	movw	r3, #549	@ 0x225
 80097f8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80097fa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	da17      	bge.n	8009832 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009802:	78fb      	ldrb	r3, [r7, #3]
 8009804:	015a      	lsls	r2, r3, #5
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	4413      	add	r3, r2
 800980a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	78fa      	ldrb	r2, [r7, #3]
 8009812:	0151      	lsls	r1, r2, #5
 8009814:	693a      	ldr	r2, [r7, #16]
 8009816:	440a      	add	r2, r1
 8009818:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800981c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8009820:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009822:	e006      	b.n	8009832 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	77fb      	strb	r3, [r7, #31]
      break;
 8009828:	e004      	b.n	8009834 <USB_HC_Init+0x148>
      break;
 800982a:	bf00      	nop
 800982c:	e002      	b.n	8009834 <USB_HC_Init+0x148>
      break;
 800982e:	bf00      	nop
 8009830:	e000      	b.n	8009834 <USB_HC_Init+0x148>
      break;
 8009832:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009834:	78fb      	ldrb	r3, [r7, #3]
 8009836:	015a      	lsls	r2, r3, #5
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	4413      	add	r3, r2
 800983c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009840:	461a      	mov	r2, r3
 8009842:	2300      	movs	r3, #0
 8009844:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009846:	78fb      	ldrb	r3, [r7, #3]
 8009848:	015a      	lsls	r2, r3, #5
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	4413      	add	r3, r2
 800984e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	78fa      	ldrb	r2, [r7, #3]
 8009856:	0151      	lsls	r1, r2, #5
 8009858:	693a      	ldr	r2, [r7, #16]
 800985a:	440a      	add	r2, r1
 800985c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009860:	f043 0302 	orr.w	r3, r3, #2
 8009864:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800986c:	699a      	ldr	r2, [r3, #24]
 800986e:	78fb      	ldrb	r3, [r7, #3]
 8009870:	f003 030f 	and.w	r3, r3, #15
 8009874:	2101      	movs	r1, #1
 8009876:	fa01 f303 	lsl.w	r3, r1, r3
 800987a:	6939      	ldr	r1, [r7, #16]
 800987c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009880:	4313      	orrs	r3, r2
 8009882:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	699b      	ldr	r3, [r3, #24]
 8009888:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009890:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009894:	2b00      	cmp	r3, #0
 8009896:	da03      	bge.n	80098a0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009898:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800989c:	61bb      	str	r3, [r7, #24]
 800989e:	e001      	b.n	80098a4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80098a0:	2300      	movs	r3, #0
 80098a2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f7ff fef9 	bl	800969c <USB_GetHostSpeed>
 80098aa:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80098ac:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80098b0:	2b02      	cmp	r3, #2
 80098b2:	d106      	bne.n	80098c2 <USB_HC_Init+0x1d6>
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2b02      	cmp	r3, #2
 80098b8:	d003      	beq.n	80098c2 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80098ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80098be:	617b      	str	r3, [r7, #20]
 80098c0:	e001      	b.n	80098c6 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80098c2:	2300      	movs	r3, #0
 80098c4:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80098c6:	787b      	ldrb	r3, [r7, #1]
 80098c8:	059b      	lsls	r3, r3, #22
 80098ca:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80098ce:	78bb      	ldrb	r3, [r7, #2]
 80098d0:	02db      	lsls	r3, r3, #11
 80098d2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80098d6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80098d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80098dc:	049b      	lsls	r3, r3, #18
 80098de:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80098e2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80098e4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80098e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80098ea:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	431a      	orrs	r2, r3
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80098f4:	78fa      	ldrb	r2, [r7, #3]
 80098f6:	0151      	lsls	r1, r2, #5
 80098f8:	693a      	ldr	r2, [r7, #16]
 80098fa:	440a      	add	r2, r1
 80098fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009900:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009904:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009906:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800990a:	2b03      	cmp	r3, #3
 800990c:	d003      	beq.n	8009916 <USB_HC_Init+0x22a>
 800990e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009912:	2b01      	cmp	r3, #1
 8009914:	d10f      	bne.n	8009936 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009916:	78fb      	ldrb	r3, [r7, #3]
 8009918:	015a      	lsls	r2, r3, #5
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	4413      	add	r3, r2
 800991e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	78fa      	ldrb	r2, [r7, #3]
 8009926:	0151      	lsls	r1, r2, #5
 8009928:	693a      	ldr	r2, [r7, #16]
 800992a:	440a      	add	r2, r1
 800992c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009930:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009934:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009936:	7ffb      	ldrb	r3, [r7, #31]
}
 8009938:	4618      	mov	r0, r3
 800993a:	3720      	adds	r7, #32
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}
 8009940:	40040000 	.word	0x40040000

08009944 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b08c      	sub	sp, #48	@ 0x30
 8009948:	af02      	add	r7, sp, #8
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	4613      	mov	r3, r2
 8009950:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	785b      	ldrb	r3, [r3, #1]
 800995a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800995c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009960:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	4a5d      	ldr	r2, [pc, #372]	@ (8009adc <USB_HC_StartXfer+0x198>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d12f      	bne.n	80099ca <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800996a:	79fb      	ldrb	r3, [r7, #7]
 800996c:	2b01      	cmp	r3, #1
 800996e:	d11c      	bne.n	80099aa <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	7c9b      	ldrb	r3, [r3, #18]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d003      	beq.n	8009980 <USB_HC_StartXfer+0x3c>
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	7c9b      	ldrb	r3, [r3, #18]
 800997c:	2b02      	cmp	r3, #2
 800997e:	d124      	bne.n	80099ca <USB_HC_StartXfer+0x86>
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	799b      	ldrb	r3, [r3, #6]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d120      	bne.n	80099ca <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	015a      	lsls	r2, r3, #5
 800998c:	6a3b      	ldr	r3, [r7, #32]
 800998e:	4413      	add	r3, r2
 8009990:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	69fa      	ldr	r2, [r7, #28]
 8009998:	0151      	lsls	r1, r2, #5
 800999a:	6a3a      	ldr	r2, [r7, #32]
 800999c:	440a      	add	r2, r1
 800999e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80099a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099a6:	60d3      	str	r3, [r2, #12]
 80099a8:	e00f      	b.n	80099ca <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	791b      	ldrb	r3, [r3, #4]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d10b      	bne.n	80099ca <USB_HC_StartXfer+0x86>
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	795b      	ldrb	r3, [r3, #5]
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d107      	bne.n	80099ca <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	785b      	ldrb	r3, [r3, #1]
 80099be:	4619      	mov	r1, r3
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f000 fb6b 	bl	800a09c <USB_DoPing>
        return HAL_OK;
 80099c6:	2300      	movs	r3, #0
 80099c8:	e232      	b.n	8009e30 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	799b      	ldrb	r3, [r3, #6]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d158      	bne.n	8009a84 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80099d2:	2301      	movs	r3, #1
 80099d4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	78db      	ldrb	r3, [r3, #3]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d007      	beq.n	80099ee <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80099de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80099e0:	68ba      	ldr	r2, [r7, #8]
 80099e2:	8a92      	ldrh	r2, [r2, #20]
 80099e4:	fb03 f202 	mul.w	r2, r3, r2
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	61da      	str	r2, [r3, #28]
 80099ec:	e07c      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	7c9b      	ldrb	r3, [r3, #18]
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d130      	bne.n	8009a58 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	6a1b      	ldr	r3, [r3, #32]
 80099fa:	2bbc      	cmp	r3, #188	@ 0xbc
 80099fc:	d918      	bls.n	8009a30 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	8a9b      	ldrh	r3, [r3, #20]
 8009a02:	461a      	mov	r2, r3
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	69da      	ldr	r2, [r3, #28]
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d003      	beq.n	8009a20 <USB_HC_StartXfer+0xdc>
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	2b02      	cmp	r3, #2
 8009a1e:	d103      	bne.n	8009a28 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	2202      	movs	r2, #2
 8009a24:	60da      	str	r2, [r3, #12]
 8009a26:	e05f      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	60da      	str	r2, [r3, #12]
 8009a2e:	e05b      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	6a1a      	ldr	r2, [r3, #32]
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	68db      	ldr	r3, [r3, #12]
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d007      	beq.n	8009a50 <USB_HC_StartXfer+0x10c>
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	68db      	ldr	r3, [r3, #12]
 8009a44:	2b02      	cmp	r3, #2
 8009a46:	d003      	beq.n	8009a50 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	2204      	movs	r2, #4
 8009a4c:	60da      	str	r2, [r3, #12]
 8009a4e:	e04b      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	2203      	movs	r2, #3
 8009a54:	60da      	str	r2, [r3, #12]
 8009a56:	e047      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009a58:	79fb      	ldrb	r3, [r7, #7]
 8009a5a:	2b01      	cmp	r3, #1
 8009a5c:	d10d      	bne.n	8009a7a <USB_HC_StartXfer+0x136>
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	6a1b      	ldr	r3, [r3, #32]
 8009a62:	68ba      	ldr	r2, [r7, #8]
 8009a64:	8a92      	ldrh	r2, [r2, #20]
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d907      	bls.n	8009a7a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009a6a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009a6c:	68ba      	ldr	r2, [r7, #8]
 8009a6e:	8a92      	ldrh	r2, [r2, #20]
 8009a70:	fb03 f202 	mul.w	r2, r3, r2
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	61da      	str	r2, [r3, #28]
 8009a78:	e036      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	6a1a      	ldr	r2, [r3, #32]
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	61da      	str	r2, [r3, #28]
 8009a82:	e031      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	6a1b      	ldr	r3, [r3, #32]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d018      	beq.n	8009abe <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	6a1b      	ldr	r3, [r3, #32]
 8009a90:	68ba      	ldr	r2, [r7, #8]
 8009a92:	8a92      	ldrh	r2, [r2, #20]
 8009a94:	4413      	add	r3, r2
 8009a96:	3b01      	subs	r3, #1
 8009a98:	68ba      	ldr	r2, [r7, #8]
 8009a9a:	8a92      	ldrh	r2, [r2, #20]
 8009a9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009aa0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8009aa2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009aa4:	8b7b      	ldrh	r3, [r7, #26]
 8009aa6:	429a      	cmp	r2, r3
 8009aa8:	d90b      	bls.n	8009ac2 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8009aaa:	8b7b      	ldrh	r3, [r7, #26]
 8009aac:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009aae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009ab0:	68ba      	ldr	r2, [r7, #8]
 8009ab2:	8a92      	ldrh	r2, [r2, #20]
 8009ab4:	fb03 f202 	mul.w	r2, r3, r2
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	61da      	str	r2, [r3, #28]
 8009abc:	e001      	b.n	8009ac2 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	78db      	ldrb	r3, [r3, #3]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00a      	beq.n	8009ae0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009aca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009acc:	68ba      	ldr	r2, [r7, #8]
 8009ace:	8a92      	ldrh	r2, [r2, #20]
 8009ad0:	fb03 f202 	mul.w	r2, r3, r2
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	61da      	str	r2, [r3, #28]
 8009ad8:	e006      	b.n	8009ae8 <USB_HC_StartXfer+0x1a4>
 8009ada:	bf00      	nop
 8009adc:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	6a1a      	ldr	r2, [r3, #32]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	69db      	ldr	r3, [r3, #28]
 8009aec:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009af0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009af2:	04d9      	lsls	r1, r3, #19
 8009af4:	4ba3      	ldr	r3, [pc, #652]	@ (8009d84 <USB_HC_StartXfer+0x440>)
 8009af6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009af8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	7d9b      	ldrb	r3, [r3, #22]
 8009afe:	075b      	lsls	r3, r3, #29
 8009b00:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b04:	69f9      	ldr	r1, [r7, #28]
 8009b06:	0148      	lsls	r0, r1, #5
 8009b08:	6a39      	ldr	r1, [r7, #32]
 8009b0a:	4401      	add	r1, r0
 8009b0c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009b10:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b12:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009b14:	79fb      	ldrb	r3, [r7, #7]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d009      	beq.n	8009b2e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	6999      	ldr	r1, [r3, #24]
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	015a      	lsls	r2, r3, #5
 8009b22:	6a3b      	ldr	r3, [r7, #32]
 8009b24:	4413      	add	r3, r2
 8009b26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b2a:	460a      	mov	r2, r1
 8009b2c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009b2e:	6a3b      	ldr	r3, [r7, #32]
 8009b30:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b34:	689b      	ldr	r3, [r3, #8]
 8009b36:	f003 0301 	and.w	r3, r3, #1
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	bf0c      	ite	eq
 8009b3e:	2301      	moveq	r3, #1
 8009b40:	2300      	movne	r3, #0
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	015a      	lsls	r2, r3, #5
 8009b4a:	6a3b      	ldr	r3, [r7, #32]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	69fa      	ldr	r2, [r7, #28]
 8009b56:	0151      	lsls	r1, r2, #5
 8009b58:	6a3a      	ldr	r2, [r7, #32]
 8009b5a:	440a      	add	r2, r1
 8009b5c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b60:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009b64:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	015a      	lsls	r2, r3, #5
 8009b6a:	6a3b      	ldr	r3, [r7, #32]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	7e7b      	ldrb	r3, [r7, #25]
 8009b76:	075b      	lsls	r3, r3, #29
 8009b78:	69f9      	ldr	r1, [r7, #28]
 8009b7a:	0148      	lsls	r0, r1, #5
 8009b7c:	6a39      	ldr	r1, [r7, #32]
 8009b7e:	4401      	add	r1, r0
 8009b80:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8009b84:	4313      	orrs	r3, r2
 8009b86:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	799b      	ldrb	r3, [r3, #6]
 8009b8c:	2b01      	cmp	r3, #1
 8009b8e:	f040 80c3 	bne.w	8009d18 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	7c5b      	ldrb	r3, [r3, #17]
 8009b96:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009b98:	68ba      	ldr	r2, [r7, #8]
 8009b9a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009b9c:	4313      	orrs	r3, r2
 8009b9e:	69fa      	ldr	r2, [r7, #28]
 8009ba0:	0151      	lsls	r1, r2, #5
 8009ba2:	6a3a      	ldr	r2, [r7, #32]
 8009ba4:	440a      	add	r2, r1
 8009ba6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009baa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009bae:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	015a      	lsls	r2, r3, #5
 8009bb4:	6a3b      	ldr	r3, [r7, #32]
 8009bb6:	4413      	add	r3, r2
 8009bb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bbc:	68db      	ldr	r3, [r3, #12]
 8009bbe:	69fa      	ldr	r2, [r7, #28]
 8009bc0:	0151      	lsls	r1, r2, #5
 8009bc2:	6a3a      	ldr	r2, [r7, #32]
 8009bc4:	440a      	add	r2, r1
 8009bc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009bca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009bce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	79db      	ldrb	r3, [r3, #7]
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d123      	bne.n	8009c20 <USB_HC_StartXfer+0x2dc>
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	78db      	ldrb	r3, [r3, #3]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d11f      	bne.n	8009c20 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	015a      	lsls	r2, r3, #5
 8009be4:	6a3b      	ldr	r3, [r7, #32]
 8009be6:	4413      	add	r3, r2
 8009be8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	69fa      	ldr	r2, [r7, #28]
 8009bf0:	0151      	lsls	r1, r2, #5
 8009bf2:	6a3a      	ldr	r2, [r7, #32]
 8009bf4:	440a      	add	r2, r1
 8009bf6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009bfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009bfe:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	015a      	lsls	r2, r3, #5
 8009c04:	6a3b      	ldr	r3, [r7, #32]
 8009c06:	4413      	add	r3, r2
 8009c08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	69fa      	ldr	r2, [r7, #28]
 8009c10:	0151      	lsls	r1, r2, #5
 8009c12:	6a3a      	ldr	r2, [r7, #32]
 8009c14:	440a      	add	r2, r1
 8009c16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c1e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	7c9b      	ldrb	r3, [r3, #18]
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d003      	beq.n	8009c30 <USB_HC_StartXfer+0x2ec>
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	7c9b      	ldrb	r3, [r3, #18]
 8009c2c:	2b03      	cmp	r3, #3
 8009c2e:	d117      	bne.n	8009c60 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d113      	bne.n	8009c60 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	78db      	ldrb	r3, [r3, #3]
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	d10f      	bne.n	8009c60 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	015a      	lsls	r2, r3, #5
 8009c44:	6a3b      	ldr	r3, [r7, #32]
 8009c46:	4413      	add	r3, r2
 8009c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	69fa      	ldr	r2, [r7, #28]
 8009c50:	0151      	lsls	r1, r2, #5
 8009c52:	6a3a      	ldr	r2, [r7, #32]
 8009c54:	440a      	add	r2, r1
 8009c56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c5e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	7c9b      	ldrb	r3, [r3, #18]
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d162      	bne.n	8009d2e <USB_HC_StartXfer+0x3ea>
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	78db      	ldrb	r3, [r3, #3]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d15e      	bne.n	8009d2e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	68db      	ldr	r3, [r3, #12]
 8009c74:	3b01      	subs	r3, #1
 8009c76:	2b03      	cmp	r3, #3
 8009c78:	d858      	bhi.n	8009d2c <USB_HC_StartXfer+0x3e8>
 8009c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c80 <USB_HC_StartXfer+0x33c>)
 8009c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c80:	08009c91 	.word	0x08009c91
 8009c84:	08009cb3 	.word	0x08009cb3
 8009c88:	08009cd5 	.word	0x08009cd5
 8009c8c:	08009cf7 	.word	0x08009cf7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	015a      	lsls	r2, r3, #5
 8009c94:	6a3b      	ldr	r3, [r7, #32]
 8009c96:	4413      	add	r3, r2
 8009c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	69fa      	ldr	r2, [r7, #28]
 8009ca0:	0151      	lsls	r1, r2, #5
 8009ca2:	6a3a      	ldr	r2, [r7, #32]
 8009ca4:	440a      	add	r2, r1
 8009ca6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009caa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009cae:	6053      	str	r3, [r2, #4]
          break;
 8009cb0:	e03d      	b.n	8009d2e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8009cb2:	69fb      	ldr	r3, [r7, #28]
 8009cb4:	015a      	lsls	r2, r3, #5
 8009cb6:	6a3b      	ldr	r3, [r7, #32]
 8009cb8:	4413      	add	r3, r2
 8009cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	69fa      	ldr	r2, [r7, #28]
 8009cc2:	0151      	lsls	r1, r2, #5
 8009cc4:	6a3a      	ldr	r2, [r7, #32]
 8009cc6:	440a      	add	r2, r1
 8009cc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ccc:	f043 030e 	orr.w	r3, r3, #14
 8009cd0:	6053      	str	r3, [r2, #4]
          break;
 8009cd2:	e02c      	b.n	8009d2e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8009cd4:	69fb      	ldr	r3, [r7, #28]
 8009cd6:	015a      	lsls	r2, r3, #5
 8009cd8:	6a3b      	ldr	r3, [r7, #32]
 8009cda:	4413      	add	r3, r2
 8009cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	69fa      	ldr	r2, [r7, #28]
 8009ce4:	0151      	lsls	r1, r2, #5
 8009ce6:	6a3a      	ldr	r2, [r7, #32]
 8009ce8:	440a      	add	r2, r1
 8009cea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009cee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009cf2:	6053      	str	r3, [r2, #4]
          break;
 8009cf4:	e01b      	b.n	8009d2e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8009cf6:	69fb      	ldr	r3, [r7, #28]
 8009cf8:	015a      	lsls	r2, r3, #5
 8009cfa:	6a3b      	ldr	r3, [r7, #32]
 8009cfc:	4413      	add	r3, r2
 8009cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	69fa      	ldr	r2, [r7, #28]
 8009d06:	0151      	lsls	r1, r2, #5
 8009d08:	6a3a      	ldr	r2, [r7, #32]
 8009d0a:	440a      	add	r2, r1
 8009d0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009d14:	6053      	str	r3, [r2, #4]
          break;
 8009d16:	e00a      	b.n	8009d2e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	015a      	lsls	r2, r3, #5
 8009d1c:	6a3b      	ldr	r3, [r7, #32]
 8009d1e:	4413      	add	r3, r2
 8009d20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d24:	461a      	mov	r2, r3
 8009d26:	2300      	movs	r3, #0
 8009d28:	6053      	str	r3, [r2, #4]
 8009d2a:	e000      	b.n	8009d2e <USB_HC_StartXfer+0x3ea>
          break;
 8009d2c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009d2e:	69fb      	ldr	r3, [r7, #28]
 8009d30:	015a      	lsls	r2, r3, #5
 8009d32:	6a3b      	ldr	r3, [r7, #32]
 8009d34:	4413      	add	r3, r2
 8009d36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d44:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	78db      	ldrb	r3, [r3, #3]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d004      	beq.n	8009d58 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009d4e:	693b      	ldr	r3, [r7, #16]
 8009d50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d54:	613b      	str	r3, [r7, #16]
 8009d56:	e003      	b.n	8009d60 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009d5e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009d66:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009d68:	69fb      	ldr	r3, [r7, #28]
 8009d6a:	015a      	lsls	r2, r3, #5
 8009d6c:	6a3b      	ldr	r3, [r7, #32]
 8009d6e:	4413      	add	r3, r2
 8009d70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d74:	461a      	mov	r2, r3
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009d7a:	79fb      	ldrb	r3, [r7, #7]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d003      	beq.n	8009d88 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8009d80:	2300      	movs	r3, #0
 8009d82:	e055      	b.n	8009e30 <USB_HC_StartXfer+0x4ec>
 8009d84:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	78db      	ldrb	r3, [r3, #3]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d14e      	bne.n	8009e2e <USB_HC_StartXfer+0x4ea>
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	6a1b      	ldr	r3, [r3, #32]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d04a      	beq.n	8009e2e <USB_HC_StartXfer+0x4ea>
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	79db      	ldrb	r3, [r3, #7]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d146      	bne.n	8009e2e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	7c9b      	ldrb	r3, [r3, #18]
 8009da4:	2b03      	cmp	r3, #3
 8009da6:	d831      	bhi.n	8009e0c <USB_HC_StartXfer+0x4c8>
 8009da8:	a201      	add	r2, pc, #4	@ (adr r2, 8009db0 <USB_HC_StartXfer+0x46c>)
 8009daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dae:	bf00      	nop
 8009db0:	08009dc1 	.word	0x08009dc1
 8009db4:	08009de5 	.word	0x08009de5
 8009db8:	08009dc1 	.word	0x08009dc1
 8009dbc:	08009de5 	.word	0x08009de5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	6a1b      	ldr	r3, [r3, #32]
 8009dc4:	3303      	adds	r3, #3
 8009dc6:	089b      	lsrs	r3, r3, #2
 8009dc8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009dca:	8afa      	ldrh	r2, [r7, #22]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d91c      	bls.n	8009e10 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	699b      	ldr	r3, [r3, #24]
 8009dda:	f043 0220 	orr.w	r2, r3, #32
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	619a      	str	r2, [r3, #24]
        }
        break;
 8009de2:	e015      	b.n	8009e10 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	6a1b      	ldr	r3, [r3, #32]
 8009de8:	3303      	adds	r3, #3
 8009dea:	089b      	lsrs	r3, r3, #2
 8009dec:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009dee:	8afa      	ldrh	r2, [r7, #22]
 8009df0:	6a3b      	ldr	r3, [r7, #32]
 8009df2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009df6:	691b      	ldr	r3, [r3, #16]
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d90a      	bls.n	8009e14 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	699b      	ldr	r3, [r3, #24]
 8009e02:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	619a      	str	r2, [r3, #24]
        }
        break;
 8009e0a:	e003      	b.n	8009e14 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8009e0c:	bf00      	nop
 8009e0e:	e002      	b.n	8009e16 <USB_HC_StartXfer+0x4d2>
        break;
 8009e10:	bf00      	nop
 8009e12:	e000      	b.n	8009e16 <USB_HC_StartXfer+0x4d2>
        break;
 8009e14:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	6999      	ldr	r1, [r3, #24]
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	785a      	ldrb	r2, [r3, #1]
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	6a1b      	ldr	r3, [r3, #32]
 8009e22:	b29b      	uxth	r3, r3
 8009e24:	2000      	movs	r0, #0
 8009e26:	9000      	str	r0, [sp, #0]
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f7ff f9c3 	bl	80091b4 <USB_WritePacket>
  }

  return HAL_OK;
 8009e2e:	2300      	movs	r3, #0
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3728      	adds	r7, #40	@ 0x28
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e4a:	695b      	ldr	r3, [r3, #20]
 8009e4c:	b29b      	uxth	r3, r3
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3714      	adds	r7, #20
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr

08009e5a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009e5a:	b480      	push	{r7}
 8009e5c:	b089      	sub	sp, #36	@ 0x24
 8009e5e:	af00      	add	r7, sp, #0
 8009e60:	6078      	str	r0, [r7, #4]
 8009e62:	460b      	mov	r3, r1
 8009e64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009e6a:	78fb      	ldrb	r3, [r7, #3]
 8009e6c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	015a      	lsls	r2, r3, #5
 8009e76:	69fb      	ldr	r3, [r7, #28]
 8009e78:	4413      	add	r3, r2
 8009e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	0c9b      	lsrs	r3, r3, #18
 8009e82:	f003 0303 	and.w	r3, r3, #3
 8009e86:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	015a      	lsls	r2, r3, #5
 8009e8c:	69fb      	ldr	r3, [r7, #28]
 8009e8e:	4413      	add	r3, r2
 8009e90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	0fdb      	lsrs	r3, r3, #31
 8009e98:	f003 0301 	and.w	r3, r3, #1
 8009e9c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8009e9e:	69bb      	ldr	r3, [r7, #24]
 8009ea0:	015a      	lsls	r2, r3, #5
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	4413      	add	r3, r2
 8009ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	0fdb      	lsrs	r3, r3, #31
 8009eae:	f003 0301 	and.w	r3, r3, #1
 8009eb2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	f003 0320 	and.w	r3, r3, #32
 8009ebc:	2b20      	cmp	r3, #32
 8009ebe:	d10d      	bne.n	8009edc <USB_HC_Halt+0x82>
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d10a      	bne.n	8009edc <USB_HC_Halt+0x82>
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d005      	beq.n	8009ed8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	2b01      	cmp	r3, #1
 8009ed0:	d002      	beq.n	8009ed8 <USB_HC_Halt+0x7e>
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	2b03      	cmp	r3, #3
 8009ed6:	d101      	bne.n	8009edc <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	e0d8      	b.n	800a08e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d002      	beq.n	8009ee8 <USB_HC_Halt+0x8e>
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	d173      	bne.n	8009fd0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	015a      	lsls	r2, r3, #5
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	4413      	add	r3, r2
 8009ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	69ba      	ldr	r2, [r7, #24]
 8009ef8:	0151      	lsls	r1, r2, #5
 8009efa:	69fa      	ldr	r2, [r7, #28]
 8009efc:	440a      	add	r2, r1
 8009efe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009f06:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	689b      	ldr	r3, [r3, #8]
 8009f0c:	f003 0320 	and.w	r3, r3, #32
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d14a      	bne.n	8009faa <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d133      	bne.n	8009f88 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009f20:	69bb      	ldr	r3, [r7, #24]
 8009f22:	015a      	lsls	r2, r3, #5
 8009f24:	69fb      	ldr	r3, [r7, #28]
 8009f26:	4413      	add	r3, r2
 8009f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	69ba      	ldr	r2, [r7, #24]
 8009f30:	0151      	lsls	r1, r2, #5
 8009f32:	69fa      	ldr	r2, [r7, #28]
 8009f34:	440a      	add	r2, r1
 8009f36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f3e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	015a      	lsls	r2, r3, #5
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	69ba      	ldr	r2, [r7, #24]
 8009f50:	0151      	lsls	r1, r2, #5
 8009f52:	69fa      	ldr	r2, [r7, #28]
 8009f54:	440a      	add	r2, r1
 8009f56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f5e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	3301      	adds	r3, #1
 8009f64:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009f6c:	d82e      	bhi.n	8009fcc <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009f6e:	69bb      	ldr	r3, [r7, #24]
 8009f70:	015a      	lsls	r2, r3, #5
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	4413      	add	r3, r2
 8009f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f84:	d0ec      	beq.n	8009f60 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009f86:	e081      	b.n	800a08c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009f88:	69bb      	ldr	r3, [r7, #24]
 8009f8a:	015a      	lsls	r2, r3, #5
 8009f8c:	69fb      	ldr	r3, [r7, #28]
 8009f8e:	4413      	add	r3, r2
 8009f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	69ba      	ldr	r2, [r7, #24]
 8009f98:	0151      	lsls	r1, r2, #5
 8009f9a:	69fa      	ldr	r2, [r7, #28]
 8009f9c:	440a      	add	r2, r1
 8009f9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009fa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009fa6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009fa8:	e070      	b.n	800a08c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009faa:	69bb      	ldr	r3, [r7, #24]
 8009fac:	015a      	lsls	r2, r3, #5
 8009fae:	69fb      	ldr	r3, [r7, #28]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	69ba      	ldr	r2, [r7, #24]
 8009fba:	0151      	lsls	r1, r2, #5
 8009fbc:	69fa      	ldr	r2, [r7, #28]
 8009fbe:	440a      	add	r2, r1
 8009fc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009fc4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009fc8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009fca:	e05f      	b.n	800a08c <USB_HC_Halt+0x232>
            break;
 8009fcc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009fce:	e05d      	b.n	800a08c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009fd0:	69bb      	ldr	r3, [r7, #24]
 8009fd2:	015a      	lsls	r2, r3, #5
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	69ba      	ldr	r2, [r7, #24]
 8009fe0:	0151      	lsls	r1, r2, #5
 8009fe2:	69fa      	ldr	r2, [r7, #28]
 8009fe4:	440a      	add	r2, r1
 8009fe6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009fea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009fee:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ff6:	691b      	ldr	r3, [r3, #16]
 8009ff8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d133      	bne.n	800a068 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a000:	69bb      	ldr	r3, [r7, #24]
 800a002:	015a      	lsls	r2, r3, #5
 800a004:	69fb      	ldr	r3, [r7, #28]
 800a006:	4413      	add	r3, r2
 800a008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	69ba      	ldr	r2, [r7, #24]
 800a010:	0151      	lsls	r1, r2, #5
 800a012:	69fa      	ldr	r2, [r7, #28]
 800a014:	440a      	add	r2, r1
 800a016:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a01a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a01e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	015a      	lsls	r2, r3, #5
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	4413      	add	r3, r2
 800a028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	69ba      	ldr	r2, [r7, #24]
 800a030:	0151      	lsls	r1, r2, #5
 800a032:	69fa      	ldr	r2, [r7, #28]
 800a034:	440a      	add	r2, r1
 800a036:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a03a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a03e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	3301      	adds	r3, #1
 800a044:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a04c:	d81d      	bhi.n	800a08a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a04e:	69bb      	ldr	r3, [r7, #24]
 800a050:	015a      	lsls	r2, r3, #5
 800a052:	69fb      	ldr	r3, [r7, #28]
 800a054:	4413      	add	r3, r2
 800a056:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a060:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a064:	d0ec      	beq.n	800a040 <USB_HC_Halt+0x1e6>
 800a066:	e011      	b.n	800a08c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	015a      	lsls	r2, r3, #5
 800a06c:	69fb      	ldr	r3, [r7, #28]
 800a06e:	4413      	add	r3, r2
 800a070:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	69ba      	ldr	r2, [r7, #24]
 800a078:	0151      	lsls	r1, r2, #5
 800a07a:	69fa      	ldr	r2, [r7, #28]
 800a07c:	440a      	add	r2, r1
 800a07e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a082:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a086:	6013      	str	r3, [r2, #0]
 800a088:	e000      	b.n	800a08c <USB_HC_Halt+0x232>
          break;
 800a08a:	bf00      	nop
    }
  }

  return HAL_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3724      	adds	r7, #36	@ 0x24
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
	...

0800a09c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b087      	sub	sp, #28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a0ac:	78fb      	ldrb	r3, [r7, #3]
 800a0ae:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	04da      	lsls	r2, r3, #19
 800a0b8:	4b15      	ldr	r3, [pc, #84]	@ (800a110 <USB_DoPing+0x74>)
 800a0ba:	4013      	ands	r3, r2
 800a0bc:	693a      	ldr	r2, [r7, #16]
 800a0be:	0151      	lsls	r1, r2, #5
 800a0c0:	697a      	ldr	r2, [r7, #20]
 800a0c2:	440a      	add	r2, r1
 800a0c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0c8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a0cc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	015a      	lsls	r2, r3, #5
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	4413      	add	r3, r2
 800a0d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a0e4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a0ec:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	015a      	lsls	r2, r3, #5
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	4413      	add	r3, r2
 800a0f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	4618      	mov	r0, r3
 800a104:	371c      	adds	r7, #28
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr
 800a10e:	bf00      	nop
 800a110:	1ff80000 	.word	0x1ff80000

0800a114 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b088      	sub	sp, #32
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a11c:	2300      	movs	r3, #0
 800a11e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a124:	2300      	movs	r3, #0
 800a126:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f7fe ff86 	bl	800903a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a12e:	2110      	movs	r1, #16
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f7fe ffdf 	bl	80090f4 <USB_FlushTxFifo>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d001      	beq.n	800a140 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a13c:	2301      	movs	r3, #1
 800a13e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f7ff f809 	bl	8009158 <USB_FlushRxFifo>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d001      	beq.n	800a150 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a14c:	2301      	movs	r3, #1
 800a14e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a150:	2300      	movs	r3, #0
 800a152:	61bb      	str	r3, [r7, #24]
 800a154:	e01f      	b.n	800a196 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a156:	69bb      	ldr	r3, [r7, #24]
 800a158:	015a      	lsls	r2, r3, #5
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	4413      	add	r3, r2
 800a15e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a16c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a174:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a17c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a17e:	69bb      	ldr	r3, [r7, #24]
 800a180:	015a      	lsls	r2, r3, #5
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	4413      	add	r3, r2
 800a186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a18a:	461a      	mov	r2, r3
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	3301      	adds	r3, #1
 800a194:	61bb      	str	r3, [r7, #24]
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	2b0f      	cmp	r3, #15
 800a19a:	d9dc      	bls.n	800a156 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a19c:	2300      	movs	r3, #0
 800a19e:	61bb      	str	r3, [r7, #24]
 800a1a0:	e034      	b.n	800a20c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a1a2:	69bb      	ldr	r3, [r7, #24]
 800a1a4:	015a      	lsls	r2, r3, #5
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1b8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a1c0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a1c8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a1ca:	69bb      	ldr	r3, [r7, #24]
 800a1cc:	015a      	lsls	r2, r3, #5
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	4413      	add	r3, r2
 800a1d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a1e8:	d80c      	bhi.n	800a204 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	015a      	lsls	r2, r3, #5
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	4413      	add	r3, r2
 800a1f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a1fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a200:	d0ec      	beq.n	800a1dc <USB_StopHost+0xc8>
 800a202:	e000      	b.n	800a206 <USB_StopHost+0xf2>
        break;
 800a204:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	3301      	adds	r3, #1
 800a20a:	61bb      	str	r3, [r7, #24]
 800a20c:	69bb      	ldr	r3, [r7, #24]
 800a20e:	2b0f      	cmp	r3, #15
 800a210:	d9c7      	bls.n	800a1a2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a218:	461a      	mov	r2, r3
 800a21a:	f04f 33ff 	mov.w	r3, #4294967295
 800a21e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f04f 32ff 	mov.w	r2, #4294967295
 800a226:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f7fe fef5 	bl	8009018 <USB_EnableGlobalInt>

  return ret;
 800a22e:	7ffb      	ldrb	r3, [r7, #31]
}
 800a230:	4618      	mov	r0, r3
 800a232:	3720      	adds	r7, #32
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a238:	b590      	push	{r4, r7, lr}
 800a23a:	b089      	sub	sp, #36	@ 0x24
 800a23c:	af04      	add	r7, sp, #16
 800a23e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a240:	2301      	movs	r3, #1
 800a242:	2202      	movs	r2, #2
 800a244:	2102      	movs	r1, #2
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f000 fc83 	bl	800ab52 <USBH_FindInterface>
 800a24c:	4603      	mov	r3, r0
 800a24e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a250:	7bfb      	ldrb	r3, [r7, #15]
 800a252:	2bff      	cmp	r3, #255	@ 0xff
 800a254:	d002      	beq.n	800a25c <USBH_CDC_InterfaceInit+0x24>
 800a256:	7bfb      	ldrb	r3, [r7, #15]
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d901      	bls.n	800a260 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a25c:	2302      	movs	r3, #2
 800a25e:	e13d      	b.n	800a4dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a260:	7bfb      	ldrb	r3, [r7, #15]
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 fc58 	bl	800ab1a <USBH_SelectInterface>
 800a26a:	4603      	mov	r3, r0
 800a26c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a26e:	7bbb      	ldrb	r3, [r7, #14]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d001      	beq.n	800a278 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a274:	2302      	movs	r3, #2
 800a276:	e131      	b.n	800a4dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800a27e:	2050      	movs	r0, #80	@ 0x50
 800a280:	f002 ff38 	bl	800d0f4 <malloc>
 800a284:	4603      	mov	r3, r0
 800a286:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a28e:	69db      	ldr	r3, [r3, #28]
 800a290:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d101      	bne.n	800a29c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a298:	2302      	movs	r3, #2
 800a29a:	e11f      	b.n	800a4dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a29c:	2250      	movs	r2, #80	@ 0x50
 800a29e:	2100      	movs	r1, #0
 800a2a0:	68b8      	ldr	r0, [r7, #8]
 800a2a2:	f004 fc0a 	bl	800eaba <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a2a6:	7bfb      	ldrb	r3, [r7, #15]
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	211a      	movs	r1, #26
 800a2ac:	fb01 f303 	mul.w	r3, r1, r3
 800a2b0:	4413      	add	r3, r2
 800a2b2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	b25b      	sxtb	r3, r3
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	da15      	bge.n	800a2ea <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a2be:	7bfb      	ldrb	r3, [r7, #15]
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	211a      	movs	r1, #26
 800a2c4:	fb01 f303 	mul.w	r3, r1, r3
 800a2c8:	4413      	add	r3, r2
 800a2ca:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a2ce:	781a      	ldrb	r2, [r3, #0]
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a2d4:	7bfb      	ldrb	r3, [r7, #15]
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	211a      	movs	r1, #26
 800a2da:	fb01 f303 	mul.w	r3, r1, r3
 800a2de:	4413      	add	r3, r2
 800a2e0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a2e4:	881a      	ldrh	r2, [r3, #0]
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	785b      	ldrb	r3, [r3, #1]
 800a2ee:	4619      	mov	r1, r3
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f001 ffc4 	bl	800c27e <USBH_AllocPipe>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	7819      	ldrb	r1, [r3, #0]
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	7858      	ldrb	r0, [r3, #1]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a312:	68ba      	ldr	r2, [r7, #8]
 800a314:	8952      	ldrh	r2, [r2, #10]
 800a316:	9202      	str	r2, [sp, #8]
 800a318:	2203      	movs	r2, #3
 800a31a:	9201      	str	r2, [sp, #4]
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	4623      	mov	r3, r4
 800a320:	4602      	mov	r2, r0
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f001 ff7c 	bl	800c220 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	2200      	movs	r2, #0
 800a32e:	4619      	mov	r1, r3
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f002 fa8b 	bl	800c84c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a336:	2300      	movs	r3, #0
 800a338:	2200      	movs	r2, #0
 800a33a:	210a      	movs	r1, #10
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 fc08 	bl	800ab52 <USBH_FindInterface>
 800a342:	4603      	mov	r3, r0
 800a344:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a346:	7bfb      	ldrb	r3, [r7, #15]
 800a348:	2bff      	cmp	r3, #255	@ 0xff
 800a34a:	d002      	beq.n	800a352 <USBH_CDC_InterfaceInit+0x11a>
 800a34c:	7bfb      	ldrb	r3, [r7, #15]
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d901      	bls.n	800a356 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a352:	2302      	movs	r3, #2
 800a354:	e0c2      	b.n	800a4dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	687a      	ldr	r2, [r7, #4]
 800a35a:	211a      	movs	r1, #26
 800a35c:	fb01 f303 	mul.w	r3, r1, r3
 800a360:	4413      	add	r3, r2
 800a362:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a366:	781b      	ldrb	r3, [r3, #0]
 800a368:	b25b      	sxtb	r3, r3
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	da16      	bge.n	800a39c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a36e:	7bfb      	ldrb	r3, [r7, #15]
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	211a      	movs	r1, #26
 800a374:	fb01 f303 	mul.w	r3, r1, r3
 800a378:	4413      	add	r3, r2
 800a37a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a37e:	781a      	ldrb	r2, [r3, #0]
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a384:	7bfb      	ldrb	r3, [r7, #15]
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	211a      	movs	r1, #26
 800a38a:	fb01 f303 	mul.w	r3, r1, r3
 800a38e:	4413      	add	r3, r2
 800a390:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a394:	881a      	ldrh	r2, [r3, #0]
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	835a      	strh	r2, [r3, #26]
 800a39a:	e015      	b.n	800a3c8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a39c:	7bfb      	ldrb	r3, [r7, #15]
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	211a      	movs	r1, #26
 800a3a2:	fb01 f303 	mul.w	r3, r1, r3
 800a3a6:	4413      	add	r3, r2
 800a3a8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a3ac:	781a      	ldrb	r2, [r3, #0]
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a3b2:	7bfb      	ldrb	r3, [r7, #15]
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	211a      	movs	r1, #26
 800a3b8:	fb01 f303 	mul.w	r3, r1, r3
 800a3bc:	4413      	add	r3, r2
 800a3be:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a3c2:	881a      	ldrh	r2, [r3, #0]
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a3c8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	211a      	movs	r1, #26
 800a3ce:	fb01 f303 	mul.w	r3, r1, r3
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	b25b      	sxtb	r3, r3
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	da16      	bge.n	800a40e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a3e0:	7bfb      	ldrb	r3, [r7, #15]
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	211a      	movs	r1, #26
 800a3e6:	fb01 f303 	mul.w	r3, r1, r3
 800a3ea:	4413      	add	r3, r2
 800a3ec:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a3f0:	781a      	ldrb	r2, [r3, #0]
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a3f6:	7bfb      	ldrb	r3, [r7, #15]
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	211a      	movs	r1, #26
 800a3fc:	fb01 f303 	mul.w	r3, r1, r3
 800a400:	4413      	add	r3, r2
 800a402:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a406:	881a      	ldrh	r2, [r3, #0]
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	835a      	strh	r2, [r3, #26]
 800a40c:	e015      	b.n	800a43a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a40e:	7bfb      	ldrb	r3, [r7, #15]
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	211a      	movs	r1, #26
 800a414:	fb01 f303 	mul.w	r3, r1, r3
 800a418:	4413      	add	r3, r2
 800a41a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a41e:	781a      	ldrb	r2, [r3, #0]
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a424:	7bfb      	ldrb	r3, [r7, #15]
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	211a      	movs	r1, #26
 800a42a:	fb01 f303 	mul.w	r3, r1, r3
 800a42e:	4413      	add	r3, r2
 800a430:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a434:	881a      	ldrh	r2, [r3, #0]
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	7b9b      	ldrb	r3, [r3, #14]
 800a43e:	4619      	mov	r1, r3
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f001 ff1c 	bl	800c27e <USBH_AllocPipe>
 800a446:	4603      	mov	r3, r0
 800a448:	461a      	mov	r2, r3
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	7bdb      	ldrb	r3, [r3, #15]
 800a452:	4619      	mov	r1, r3
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f001 ff12 	bl	800c27e <USBH_AllocPipe>
 800a45a:	4603      	mov	r3, r0
 800a45c:	461a      	mov	r2, r3
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	7b59      	ldrb	r1, [r3, #13]
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	7b98      	ldrb	r0, [r3, #14]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a476:	68ba      	ldr	r2, [r7, #8]
 800a478:	8b12      	ldrh	r2, [r2, #24]
 800a47a:	9202      	str	r2, [sp, #8]
 800a47c:	2202      	movs	r2, #2
 800a47e:	9201      	str	r2, [sp, #4]
 800a480:	9300      	str	r3, [sp, #0]
 800a482:	4623      	mov	r3, r4
 800a484:	4602      	mov	r2, r0
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f001 feca 	bl	800c220 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	7b19      	ldrb	r1, [r3, #12]
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	7bd8      	ldrb	r0, [r3, #15]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a4a0:	68ba      	ldr	r2, [r7, #8]
 800a4a2:	8b52      	ldrh	r2, [r2, #26]
 800a4a4:	9202      	str	r2, [sp, #8]
 800a4a6:	2202      	movs	r2, #2
 800a4a8:	9201      	str	r2, [sp, #4]
 800a4aa:	9300      	str	r3, [sp, #0]
 800a4ac:	4623      	mov	r3, r4
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f001 feb5 	bl	800c220 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	7b5b      	ldrb	r3, [r3, #13]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f002 f9c0 	bl	800c84c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	7b1b      	ldrb	r3, [r3, #12]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f002 f9b9 	bl	800c84c <USBH_LL_SetToggle>

  return USBH_OK;
 800a4da:	2300      	movs	r3, #0
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3714      	adds	r7, #20
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd90      	pop	{r4, r7, pc}

0800a4e4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a4f2:	69db      	ldr	r3, [r3, #28]
 800a4f4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	781b      	ldrb	r3, [r3, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d00e      	beq.n	800a51c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	4619      	mov	r1, r3
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f001 feaa 	bl	800c25e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	781b      	ldrb	r3, [r3, #0]
 800a50e:	4619      	mov	r1, r3
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f001 fed5 	bl	800c2c0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	2200      	movs	r2, #0
 800a51a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	7b1b      	ldrb	r3, [r3, #12]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00e      	beq.n	800a542 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	7b1b      	ldrb	r3, [r3, #12]
 800a528:	4619      	mov	r1, r3
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f001 fe97 	bl	800c25e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	7b1b      	ldrb	r3, [r3, #12]
 800a534:	4619      	mov	r1, r3
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f001 fec2 	bl	800c2c0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2200      	movs	r2, #0
 800a540:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	7b5b      	ldrb	r3, [r3, #13]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d00e      	beq.n	800a568 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	7b5b      	ldrb	r3, [r3, #13]
 800a54e:	4619      	mov	r1, r3
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f001 fe84 	bl	800c25e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	7b5b      	ldrb	r3, [r3, #13]
 800a55a:	4619      	mov	r1, r3
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f001 feaf 	bl	800c2c0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2200      	movs	r2, #0
 800a566:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a56e:	69db      	ldr	r3, [r3, #28]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d00b      	beq.n	800a58c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a57a:	69db      	ldr	r3, [r3, #28]
 800a57c:	4618      	mov	r0, r3
 800a57e:	f002 fdc1 	bl	800d104 <free>
    phost->pActiveClass->pData = 0U;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a588:	2200      	movs	r2, #0
 800a58a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800a58c:	2300      	movs	r3, #0
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3710      	adds	r7, #16
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}

0800a596 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800a596:	b580      	push	{r7, lr}
 800a598:	b084      	sub	sp, #16
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a5a4:	69db      	ldr	r3, [r3, #28]
 800a5a6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	3340      	adds	r3, #64	@ 0x40
 800a5ac:	4619      	mov	r1, r3
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f8b1 	bl	800a716 <GetLineCoding>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800a5b8:	7afb      	ldrb	r3, [r7, #11]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d105      	bne.n	800a5ca <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a5c4:	2102      	movs	r1, #2
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800a5ca:	7afb      	ldrb	r3, [r7, #11]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3710      	adds	r7, #16
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a5ea:	69db      	ldr	r3, [r3, #28]
 800a5ec:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800a5f4:	2b04      	cmp	r3, #4
 800a5f6:	d877      	bhi.n	800a6e8 <USBH_CDC_Process+0x114>
 800a5f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a600 <USBH_CDC_Process+0x2c>)
 800a5fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5fe:	bf00      	nop
 800a600:	0800a615 	.word	0x0800a615
 800a604:	0800a61b 	.word	0x0800a61b
 800a608:	0800a64b 	.word	0x0800a64b
 800a60c:	0800a6bf 	.word	0x0800a6bf
 800a610:	0800a6cd 	.word	0x0800a6cd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800a614:	2300      	movs	r3, #0
 800a616:	73fb      	strb	r3, [r7, #15]
      break;
 800a618:	e06d      	b.n	800a6f6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a61e:	4619      	mov	r1, r3
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f000 f897 	bl	800a754 <SetLineCoding>
 800a626:	4603      	mov	r3, r0
 800a628:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a62a:	7bbb      	ldrb	r3, [r7, #14]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d104      	bne.n	800a63a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	2202      	movs	r2, #2
 800a634:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a638:	e058      	b.n	800a6ec <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800a63a:	7bbb      	ldrb	r3, [r7, #14]
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d055      	beq.n	800a6ec <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	2204      	movs	r2, #4
 800a644:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800a648:	e050      	b.n	800a6ec <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	3340      	adds	r3, #64	@ 0x40
 800a64e:	4619      	mov	r1, r3
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 f860 	bl	800a716 <GetLineCoding>
 800a656:	4603      	mov	r3, r0
 800a658:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a65a:	7bbb      	ldrb	r3, [r7, #14]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d126      	bne.n	800a6ae <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	2200      	movs	r2, #0
 800a664:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a672:	791b      	ldrb	r3, [r3, #4]
 800a674:	429a      	cmp	r2, r3
 800a676:	d13b      	bne.n	800a6f0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a682:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a684:	429a      	cmp	r2, r3
 800a686:	d133      	bne.n	800a6f0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a692:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a694:	429a      	cmp	r2, r3
 800a696:	d12b      	bne.n	800a6f0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6a0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d124      	bne.n	800a6f0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 f958 	bl	800a95c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a6ac:	e020      	b.n	800a6f0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800a6ae:	7bbb      	ldrb	r3, [r7, #14]
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d01d      	beq.n	800a6f0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	2204      	movs	r2, #4
 800a6b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800a6bc:	e018      	b.n	800a6f0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 f867 	bl	800a792 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 f8da 	bl	800a87e <CDC_ProcessReception>
      break;
 800a6ca:	e014      	b.n	800a6f6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f001 f81e 	bl	800b710 <USBH_ClrFeature>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a6d8:	7bbb      	ldrb	r3, [r7, #14]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10a      	bne.n	800a6f4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800a6e6:	e005      	b.n	800a6f4 <USBH_CDC_Process+0x120>

    default:
      break;
 800a6e8:	bf00      	nop
 800a6ea:	e004      	b.n	800a6f6 <USBH_CDC_Process+0x122>
      break;
 800a6ec:	bf00      	nop
 800a6ee:	e002      	b.n	800a6f6 <USBH_CDC_Process+0x122>
      break;
 800a6f0:	bf00      	nop
 800a6f2:	e000      	b.n	800a6f6 <USBH_CDC_Process+0x122>
      break;
 800a6f4:	bf00      	nop

  }

  return status;
 800a6f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3710      	adds	r7, #16
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}

0800a700 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800a708:	2300      	movs	r3, #0
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	370c      	adds	r7, #12
 800a70e:	46bd      	mov	sp, r7
 800a710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a714:	4770      	bx	lr

0800a716 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b082      	sub	sp, #8
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
 800a71e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	22a1      	movs	r2, #161	@ 0xa1
 800a724:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2221      	movs	r2, #33	@ 0x21
 800a72a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2200      	movs	r2, #0
 800a730:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2200      	movs	r2, #0
 800a736:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2207      	movs	r2, #7
 800a73c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	2207      	movs	r2, #7
 800a742:	4619      	mov	r1, r3
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f001 fb17 	bl	800bd78 <USBH_CtlReq>
 800a74a:	4603      	mov	r3, r0
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	3708      	adds	r7, #8
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2221      	movs	r2, #33	@ 0x21
 800a762:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2220      	movs	r2, #32
 800a768:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2200      	movs	r2, #0
 800a76e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2200      	movs	r2, #0
 800a774:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2207      	movs	r2, #7
 800a77a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	2207      	movs	r2, #7
 800a780:	4619      	mov	r1, r3
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f001 faf8 	bl	800bd78 <USBH_CtlReq>
 800a788:	4603      	mov	r3, r0
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3708      	adds	r7, #8
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}

0800a792 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800a792:	b580      	push	{r7, lr}
 800a794:	b086      	sub	sp, #24
 800a796:	af02      	add	r7, sp, #8
 800a798:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7a0:	69db      	ldr	r3, [r3, #28]
 800a7a2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d002      	beq.n	800a7b8 <CDC_ProcessTransmission+0x26>
 800a7b2:	2b02      	cmp	r3, #2
 800a7b4:	d023      	beq.n	800a7fe <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800a7b6:	e05e      	b.n	800a876 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7bc:	68fa      	ldr	r2, [r7, #12]
 800a7be:	8b12      	ldrh	r2, [r2, #24]
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d90b      	bls.n	800a7dc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	69d9      	ldr	r1, [r3, #28]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	8b1a      	ldrh	r2, [r3, #24]
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	7b5b      	ldrb	r3, [r3, #13]
 800a7d0:	2001      	movs	r0, #1
 800a7d2:	9000      	str	r0, [sp, #0]
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f001 fce0 	bl	800c19a <USBH_BulkSendData>
 800a7da:	e00b      	b.n	800a7f4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800a7e4:	b29a      	uxth	r2, r3
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	7b5b      	ldrb	r3, [r3, #13]
 800a7ea:	2001      	movs	r0, #1
 800a7ec:	9000      	str	r0, [sp, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f001 fcd3 	bl	800c19a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2202      	movs	r2, #2
 800a7f8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a7fc:	e03b      	b.n	800a876 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	7b5b      	ldrb	r3, [r3, #13]
 800a802:	4619      	mov	r1, r3
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f001 fff7 	bl	800c7f8 <USBH_LL_GetURBState>
 800a80a:	4603      	mov	r3, r0
 800a80c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800a80e:	7afb      	ldrb	r3, [r7, #11]
 800a810:	2b01      	cmp	r3, #1
 800a812:	d128      	bne.n	800a866 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a818:	68fa      	ldr	r2, [r7, #12]
 800a81a:	8b12      	ldrh	r2, [r2, #24]
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d90e      	bls.n	800a83e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a824:	68fa      	ldr	r2, [r7, #12]
 800a826:	8b12      	ldrh	r2, [r2, #24]
 800a828:	1a9a      	subs	r2, r3, r2
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	69db      	ldr	r3, [r3, #28]
 800a832:	68fa      	ldr	r2, [r7, #12]
 800a834:	8b12      	ldrh	r2, [r2, #24]
 800a836:	441a      	add	r2, r3
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	61da      	str	r2, [r3, #28]
 800a83c:	e002      	b.n	800a844 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d004      	beq.n	800a856 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a854:	e00e      	b.n	800a874 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2200      	movs	r2, #0
 800a85a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 f868 	bl	800a934 <USBH_CDC_TransmitCallback>
      break;
 800a864:	e006      	b.n	800a874 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800a866:	7afb      	ldrb	r3, [r7, #11]
 800a868:	2b02      	cmp	r3, #2
 800a86a:	d103      	bne.n	800a874 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2201      	movs	r2, #1
 800a870:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a874:	bf00      	nop
  }
}
 800a876:	bf00      	nop
 800a878:	3710      	adds	r7, #16
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}

0800a87e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800a87e:	b580      	push	{r7, lr}
 800a880:	b086      	sub	sp, #24
 800a882:	af00      	add	r7, sp, #0
 800a884:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a88c:	69db      	ldr	r3, [r3, #28]
 800a88e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a890:	2300      	movs	r3, #0
 800a892:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800a89a:	2b03      	cmp	r3, #3
 800a89c:	d002      	beq.n	800a8a4 <CDC_ProcessReception+0x26>
 800a89e:	2b04      	cmp	r3, #4
 800a8a0:	d00e      	beq.n	800a8c0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800a8a2:	e043      	b.n	800a92c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	6a19      	ldr	r1, [r3, #32]
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	8b5a      	ldrh	r2, [r3, #26]
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	7b1b      	ldrb	r3, [r3, #12]
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f001 fc97 	bl	800c1e4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	2204      	movs	r2, #4
 800a8ba:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a8be:	e035      	b.n	800a92c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	7b1b      	ldrb	r3, [r3, #12]
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f001 ff96 	bl	800c7f8 <USBH_LL_GetURBState>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800a8d0:	7cfb      	ldrb	r3, [r7, #19]
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d129      	bne.n	800a92a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800a8d6:	697b      	ldr	r3, [r7, #20]
 800a8d8:	7b1b      	ldrb	r3, [r3, #12]
 800a8da:	4619      	mov	r1, r3
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f001 fef9 	bl	800c6d4 <USBH_LL_GetLastXferSize>
 800a8e2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8e8:	68fa      	ldr	r2, [r7, #12]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d016      	beq.n	800a91c <CDC_ProcessReception+0x9e>
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	8b5b      	ldrh	r3, [r3, #26]
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d110      	bne.n	800a91c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	1ad2      	subs	r2, r2, r3
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	6a1a      	ldr	r2, [r3, #32]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	441a      	add	r2, r3
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	2203      	movs	r2, #3
 800a916:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a91a:	e006      	b.n	800a92a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	2200      	movs	r2, #0
 800a920:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f000 f80f 	bl	800a948 <USBH_CDC_ReceiveCallback>
      break;
 800a92a:	bf00      	nop
  }
}
 800a92c:	bf00      	nop
 800a92e:	3718      	adds	r7, #24
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800a934:	b480      	push	{r7}
 800a936:	b083      	sub	sp, #12
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a93c:	bf00      	nop
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr

0800a948 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b083      	sub	sp, #12
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a964:	bf00      	nop
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	4613      	mov	r3, r2
 800a97c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d101      	bne.n	800a988 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800a984:	2302      	movs	r3, #2
 800a986:	e029      	b.n	800a9dc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	79fa      	ldrb	r2, [r7, #7]
 800a98c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2200      	movs	r2, #0
 800a994:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2200      	movs	r2, #0
 800a99c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800a9a0:	68f8      	ldr	r0, [r7, #12]
 800a9a2:	f000 f81f 	bl	800a9e4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d003      	beq.n	800a9d4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	68ba      	ldr	r2, [r7, #8]
 800a9d0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800a9d4:	68f8      	ldr	r0, [r7, #12]
 800a9d6:	f001 fdc9 	bl	800c56c <USBH_LL_Init>

  return USBH_OK;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3710      	adds	r7, #16
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	60fb      	str	r3, [r7, #12]
 800a9f0:	e009      	b.n	800aa06 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	33e0      	adds	r3, #224	@ 0xe0
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	4413      	add	r3, r2
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	3301      	adds	r3, #1
 800aa04:	60fb      	str	r3, [r7, #12]
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2b0f      	cmp	r3, #15
 800aa0a:	d9f2      	bls.n	800a9f2 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	60fb      	str	r3, [r7, #12]
 800aa10:	e009      	b.n	800aa26 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	4413      	add	r3, r2
 800aa18:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	3301      	adds	r3, #1
 800aa24:	60fb      	str	r3, [r7, #12]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa2c:	d3f1      	bcc.n	800aa12 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2200      	movs	r2, #0
 800aa32:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2200      	movs	r2, #0
 800aa38:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2240      	movs	r2, #64	@ 0x40
 800aa52:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2200      	movs	r2, #0
 800aa58:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2201      	movs	r2, #1
 800aa66:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2200      	movs	r2, #0
 800aa76:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	331c      	adds	r3, #28
 800aa7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aa82:	2100      	movs	r1, #0
 800aa84:	4618      	mov	r0, r3
 800aa86:	f004 f818 	bl	800eaba <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800aa90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa94:	2100      	movs	r1, #0
 800aa96:	4618      	mov	r0, r3
 800aa98:	f004 f80f 	bl	800eaba <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800aaa2:	2212      	movs	r2, #18
 800aaa4:	2100      	movs	r1, #0
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f004 f807 	bl	800eaba <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800aab2:	223e      	movs	r2, #62	@ 0x3e
 800aab4:	2100      	movs	r1, #0
 800aab6:	4618      	mov	r0, r3
 800aab8:	f003 ffff 	bl	800eaba <memset>

  return USBH_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800aac6:	b480      	push	{r7}
 800aac8:	b085      	sub	sp, #20
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
 800aace:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800aad0:	2300      	movs	r3, #0
 800aad2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d016      	beq.n	800ab08 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d10e      	bne.n	800ab02 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800aaea:	1c59      	adds	r1, r3, #1
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	33de      	adds	r3, #222	@ 0xde
 800aaf6:	6839      	ldr	r1, [r7, #0]
 800aaf8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800aafc:	2300      	movs	r3, #0
 800aafe:	73fb      	strb	r3, [r7, #15]
 800ab00:	e004      	b.n	800ab0c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800ab02:	2302      	movs	r3, #2
 800ab04:	73fb      	strb	r3, [r7, #15]
 800ab06:	e001      	b.n	800ab0c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800ab08:	2302      	movs	r3, #2
 800ab0a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ab0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	3714      	adds	r7, #20
 800ab12:	46bd      	mov	sp, r7
 800ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab18:	4770      	bx	lr

0800ab1a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800ab1a:	b480      	push	{r7}
 800ab1c:	b085      	sub	sp, #20
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
 800ab22:	460b      	mov	r3, r1
 800ab24:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800ab26:	2300      	movs	r3, #0
 800ab28:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800ab30:	78fa      	ldrb	r2, [r7, #3]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d204      	bcs.n	800ab40 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	78fa      	ldrb	r2, [r7, #3]
 800ab3a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800ab3e:	e001      	b.n	800ab44 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800ab40:	2302      	movs	r3, #2
 800ab42:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ab44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3714      	adds	r7, #20
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr

0800ab52 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ab52:	b480      	push	{r7}
 800ab54:	b087      	sub	sp, #28
 800ab56:	af00      	add	r7, sp, #0
 800ab58:	6078      	str	r0, [r7, #4]
 800ab5a:	4608      	mov	r0, r1
 800ab5c:	4611      	mov	r1, r2
 800ab5e:	461a      	mov	r2, r3
 800ab60:	4603      	mov	r3, r0
 800ab62:	70fb      	strb	r3, [r7, #3]
 800ab64:	460b      	mov	r3, r1
 800ab66:	70bb      	strb	r3, [r7, #2]
 800ab68:	4613      	mov	r3, r2
 800ab6a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ab70:	2300      	movs	r3, #0
 800ab72:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ab7a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ab7c:	e025      	b.n	800abca <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ab7e:	7dfb      	ldrb	r3, [r7, #23]
 800ab80:	221a      	movs	r2, #26
 800ab82:	fb02 f303 	mul.w	r3, r2, r3
 800ab86:	3308      	adds	r3, #8
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	4413      	add	r3, r2
 800ab8c:	3302      	adds	r3, #2
 800ab8e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	795b      	ldrb	r3, [r3, #5]
 800ab94:	78fa      	ldrb	r2, [r7, #3]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d002      	beq.n	800aba0 <USBH_FindInterface+0x4e>
 800ab9a:	78fb      	ldrb	r3, [r7, #3]
 800ab9c:	2bff      	cmp	r3, #255	@ 0xff
 800ab9e:	d111      	bne.n	800abc4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800aba4:	78ba      	ldrb	r2, [r7, #2]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d002      	beq.n	800abb0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800abaa:	78bb      	ldrb	r3, [r7, #2]
 800abac:	2bff      	cmp	r3, #255	@ 0xff
 800abae:	d109      	bne.n	800abc4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800abb0:	693b      	ldr	r3, [r7, #16]
 800abb2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800abb4:	787a      	ldrb	r2, [r7, #1]
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d002      	beq.n	800abc0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800abba:	787b      	ldrb	r3, [r7, #1]
 800abbc:	2bff      	cmp	r3, #255	@ 0xff
 800abbe:	d101      	bne.n	800abc4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800abc0:	7dfb      	ldrb	r3, [r7, #23]
 800abc2:	e006      	b.n	800abd2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800abc4:	7dfb      	ldrb	r3, [r7, #23]
 800abc6:	3301      	adds	r3, #1
 800abc8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800abca:	7dfb      	ldrb	r3, [r7, #23]
 800abcc:	2b01      	cmp	r3, #1
 800abce:	d9d6      	bls.n	800ab7e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800abd0:	23ff      	movs	r3, #255	@ 0xff
}
 800abd2:	4618      	mov	r0, r3
 800abd4:	371c      	adds	r7, #28
 800abd6:	46bd      	mov	sp, r7
 800abd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abdc:	4770      	bx	lr

0800abde <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800abde:	b580      	push	{r7, lr}
 800abe0:	b082      	sub	sp, #8
 800abe2:	af00      	add	r7, sp, #0
 800abe4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800abe6:	6878      	ldr	r0, [r7, #4]
 800abe8:	f001 fcfc 	bl	800c5e4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800abec:	2101      	movs	r1, #1
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f001 fe15 	bl	800c81e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800abf4:	2300      	movs	r3, #0
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3708      	adds	r7, #8
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}
	...

0800ac00 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b088      	sub	sp, #32
 800ac04:	af04      	add	r7, sp, #16
 800ac06:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800ac08:	2302      	movs	r3, #2
 800ac0a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800ac16:	b2db      	uxtb	r3, r3
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	d102      	bne.n	800ac22 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2203      	movs	r2, #3
 800ac20:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	b2db      	uxtb	r3, r3
 800ac28:	2b0b      	cmp	r3, #11
 800ac2a:	f200 81bc 	bhi.w	800afa6 <USBH_Process+0x3a6>
 800ac2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac34 <USBH_Process+0x34>)
 800ac30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac34:	0800ac65 	.word	0x0800ac65
 800ac38:	0800ac97 	.word	0x0800ac97
 800ac3c:	0800ad01 	.word	0x0800ad01
 800ac40:	0800af41 	.word	0x0800af41
 800ac44:	0800afa7 	.word	0x0800afa7
 800ac48:	0800ada1 	.word	0x0800ada1
 800ac4c:	0800aee7 	.word	0x0800aee7
 800ac50:	0800add7 	.word	0x0800add7
 800ac54:	0800adf7 	.word	0x0800adf7
 800ac58:	0800ae15 	.word	0x0800ae15
 800ac5c:	0800ae59 	.word	0x0800ae59
 800ac60:	0800af29 	.word	0x0800af29
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	f000 819c 	beq.w	800afaa <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2201      	movs	r2, #1
 800ac76:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800ac78:	20c8      	movs	r0, #200	@ 0xc8
 800ac7a:	f001 fe1a 	bl	800c8b2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f001 fd0d 	bl	800c69e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800ac94:	e189      	b.n	800afaa <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800ac9c:	b2db      	uxtb	r3, r3
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d107      	bne.n	800acb2 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2200      	movs	r2, #0
 800aca6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2202      	movs	r2, #2
 800acae:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800acb0:	e18a      	b.n	800afc8 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800acb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800acbc:	d914      	bls.n	800ace8 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800acc4:	3301      	adds	r3, #1
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800acd4:	2b03      	cmp	r3, #3
 800acd6:	d903      	bls.n	800ace0 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	220d      	movs	r2, #13
 800acdc:	701a      	strb	r2, [r3, #0]
      break;
 800acde:	e173      	b.n	800afc8 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2200      	movs	r2, #0
 800ace4:	701a      	strb	r2, [r3, #0]
      break;
 800ace6:	e16f      	b.n	800afc8 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800acee:	f103 020a 	add.w	r2, r3, #10
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800acf8:	200a      	movs	r0, #10
 800acfa:	f001 fdda 	bl	800c8b2 <USBH_Delay>
      break;
 800acfe:	e163      	b.n	800afc8 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d005      	beq.n	800ad16 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ad10:	2104      	movs	r1, #4
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800ad16:	2064      	movs	r0, #100	@ 0x64
 800ad18:	f001 fdcb 	bl	800c8b2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f001 fc97 	bl	800c650 <USBH_LL_GetSpeed>
 800ad22:	4603      	mov	r3, r0
 800ad24:	461a      	mov	r2, r3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2205      	movs	r2, #5
 800ad30:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800ad32:	2100      	movs	r1, #0
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f001 faa2 	bl	800c27e <USBH_AllocPipe>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800ad42:	2180      	movs	r1, #128	@ 0x80
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f001 fa9a 	bl	800c27e <USBH_AllocPipe>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	7919      	ldrb	r1, [r3, #4]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ad66:	9202      	str	r2, [sp, #8]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	9201      	str	r2, [sp, #4]
 800ad6c:	9300      	str	r3, [sp, #0]
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2280      	movs	r2, #128	@ 0x80
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f001 fa54 	bl	800c220 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	7959      	ldrb	r1, [r3, #5]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ad8c:	9202      	str	r2, [sp, #8]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	9201      	str	r2, [sp, #4]
 800ad92:	9300      	str	r3, [sp, #0]
 800ad94:	4603      	mov	r3, r0
 800ad96:	2200      	movs	r2, #0
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f001 fa41 	bl	800c220 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ad9e:	e113      	b.n	800afc8 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 f917 	bl	800afd4 <USBH_HandleEnum>
 800ada6:	4603      	mov	r3, r0
 800ada8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800adaa:	7bbb      	ldrb	r3, [r7, #14]
 800adac:	b2db      	uxtb	r3, r3
 800adae:	2b00      	cmp	r3, #0
 800adb0:	f040 80fd 	bne.w	800afae <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2200      	movs	r2, #0
 800adb8:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800adc2:	2b01      	cmp	r3, #1
 800adc4:	d103      	bne.n	800adce <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2208      	movs	r2, #8
 800adca:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800adcc:	e0ef      	b.n	800afae <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2207      	movs	r2, #7
 800add2:	701a      	strb	r2, [r3, #0]
      break;
 800add4:	e0eb      	b.n	800afae <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800addc:	2b00      	cmp	r3, #0
 800adde:	f000 80e8 	beq.w	800afb2 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ade8:	2101      	movs	r1, #1
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2208      	movs	r2, #8
 800adf2:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800adf4:	e0dd      	b.n	800afb2 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800adfc:	4619      	mov	r1, r3
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 fc3f 	bl	800b682 <USBH_SetCfg>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	f040 80d5 	bne.w	800afb6 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2209      	movs	r2, #9
 800ae10:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ae12:	e0d0      	b.n	800afb6 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800ae1a:	f003 0320 	and.w	r3, r3, #32
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d016      	beq.n	800ae50 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800ae22:	2101      	movs	r1, #1
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fc4f 	bl	800b6c8 <USBH_SetFeature>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ae2e:	7bbb      	ldrb	r3, [r7, #14]
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d103      	bne.n	800ae3e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	220a      	movs	r2, #10
 800ae3a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ae3c:	e0bd      	b.n	800afba <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800ae3e:	7bbb      	ldrb	r3, [r7, #14]
 800ae40:	b2db      	uxtb	r3, r3
 800ae42:	2b03      	cmp	r3, #3
 800ae44:	f040 80b9 	bne.w	800afba <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	220a      	movs	r2, #10
 800ae4c:	701a      	strb	r2, [r3, #0]
      break;
 800ae4e:	e0b4      	b.n	800afba <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	220a      	movs	r2, #10
 800ae54:	701a      	strb	r2, [r3, #0]
      break;
 800ae56:	e0b0      	b.n	800afba <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	f000 80ad 	beq.w	800afbe <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2200      	movs	r2, #0
 800ae68:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	73fb      	strb	r3, [r7, #15]
 800ae70:	e016      	b.n	800aea0 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800ae72:	7bfa      	ldrb	r2, [r7, #15]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	32de      	adds	r2, #222	@ 0xde
 800ae78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae7c:	791a      	ldrb	r2, [r3, #4]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d108      	bne.n	800ae9a <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800ae88:	7bfa      	ldrb	r2, [r7, #15]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	32de      	adds	r2, #222	@ 0xde
 800ae8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800ae98:	e005      	b.n	800aea6 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ae9a:	7bfb      	ldrb	r3, [r7, #15]
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	73fb      	strb	r3, [r7, #15]
 800aea0:	7bfb      	ldrb	r3, [r7, #15]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d0e5      	beq.n	800ae72 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d016      	beq.n	800aede <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aeb6:	689b      	ldr	r3, [r3, #8]
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	4798      	blx	r3
 800aebc:	4603      	mov	r3, r0
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d109      	bne.n	800aed6 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2206      	movs	r2, #6
 800aec6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800aece:	2103      	movs	r1, #3
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800aed4:	e073      	b.n	800afbe <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	220d      	movs	r2, #13
 800aeda:	701a      	strb	r2, [r3, #0]
      break;
 800aedc:	e06f      	b.n	800afbe <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	220d      	movs	r2, #13
 800aee2:	701a      	strb	r2, [r3, #0]
      break;
 800aee4:	e06b      	b.n	800afbe <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d017      	beq.n	800af20 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aef6:	691b      	ldr	r3, [r3, #16]
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	4798      	blx	r3
 800aefc:	4603      	mov	r3, r0
 800aefe:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800af00:	7bbb      	ldrb	r3, [r7, #14]
 800af02:	b2db      	uxtb	r3, r3
 800af04:	2b00      	cmp	r3, #0
 800af06:	d103      	bne.n	800af10 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	220b      	movs	r2, #11
 800af0c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800af0e:	e058      	b.n	800afc2 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800af10:	7bbb      	ldrb	r3, [r7, #14]
 800af12:	b2db      	uxtb	r3, r3
 800af14:	2b02      	cmp	r3, #2
 800af16:	d154      	bne.n	800afc2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	220d      	movs	r2, #13
 800af1c:	701a      	strb	r2, [r3, #0]
      break;
 800af1e:	e050      	b.n	800afc2 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	220d      	movs	r2, #13
 800af24:	701a      	strb	r2, [r3, #0]
      break;
 800af26:	e04c      	b.n	800afc2 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d049      	beq.n	800afc6 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af38:	695b      	ldr	r3, [r3, #20]
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	4798      	blx	r3
      }
      break;
 800af3e:	e042      	b.n	800afc6 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2200      	movs	r2, #0
 800af44:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f7ff fd4b 	bl	800a9e4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af54:	2b00      	cmp	r3, #0
 800af56:	d009      	beq.n	800af6c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2200      	movs	r2, #0
 800af68:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800af72:	2b00      	cmp	r3, #0
 800af74:	d005      	beq.n	800af82 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800af7c:	2105      	movs	r1, #5
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d107      	bne.n	800af9e <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2200      	movs	r2, #0
 800af92:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f7ff fe21 	bl	800abde <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800af9c:	e014      	b.n	800afc8 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f001 fb20 	bl	800c5e4 <USBH_LL_Start>
      break;
 800afa4:	e010      	b.n	800afc8 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800afa6:	bf00      	nop
 800afa8:	e00e      	b.n	800afc8 <USBH_Process+0x3c8>
      break;
 800afaa:	bf00      	nop
 800afac:	e00c      	b.n	800afc8 <USBH_Process+0x3c8>
      break;
 800afae:	bf00      	nop
 800afb0:	e00a      	b.n	800afc8 <USBH_Process+0x3c8>
    break;
 800afb2:	bf00      	nop
 800afb4:	e008      	b.n	800afc8 <USBH_Process+0x3c8>
      break;
 800afb6:	bf00      	nop
 800afb8:	e006      	b.n	800afc8 <USBH_Process+0x3c8>
      break;
 800afba:	bf00      	nop
 800afbc:	e004      	b.n	800afc8 <USBH_Process+0x3c8>
      break;
 800afbe:	bf00      	nop
 800afc0:	e002      	b.n	800afc8 <USBH_Process+0x3c8>
      break;
 800afc2:	bf00      	nop
 800afc4:	e000      	b.n	800afc8 <USBH_Process+0x3c8>
      break;
 800afc6:	bf00      	nop
  }
  return USBH_OK;
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3710      	adds	r7, #16
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop

0800afd4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b088      	sub	sp, #32
 800afd8:	af04      	add	r7, sp, #16
 800afda:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800afdc:	2301      	movs	r3, #1
 800afde:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800afe0:	2301      	movs	r3, #1
 800afe2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	785b      	ldrb	r3, [r3, #1]
 800afe8:	2b07      	cmp	r3, #7
 800afea:	f200 81bd 	bhi.w	800b368 <USBH_HandleEnum+0x394>
 800afee:	a201      	add	r2, pc, #4	@ (adr r2, 800aff4 <USBH_HandleEnum+0x20>)
 800aff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff4:	0800b015 	.word	0x0800b015
 800aff8:	0800b0cf 	.word	0x0800b0cf
 800affc:	0800b139 	.word	0x0800b139
 800b000:	0800b1c3 	.word	0x0800b1c3
 800b004:	0800b22d 	.word	0x0800b22d
 800b008:	0800b29d 	.word	0x0800b29d
 800b00c:	0800b2e3 	.word	0x0800b2e3
 800b010:	0800b329 	.word	0x0800b329
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b014:	2108      	movs	r1, #8
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 fa50 	bl	800b4bc <USBH_Get_DevDesc>
 800b01c:	4603      	mov	r3, r0
 800b01e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b020:	7bbb      	ldrb	r3, [r7, #14]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d12e      	bne.n	800b084 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2201      	movs	r2, #1
 800b034:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	7919      	ldrb	r1, [r3, #4]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b046:	687a      	ldr	r2, [r7, #4]
 800b048:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b04a:	9202      	str	r2, [sp, #8]
 800b04c:	2200      	movs	r2, #0
 800b04e:	9201      	str	r2, [sp, #4]
 800b050:	9300      	str	r3, [sp, #0]
 800b052:	4603      	mov	r3, r0
 800b054:	2280      	movs	r2, #128	@ 0x80
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f001 f8e2 	bl	800c220 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	7959      	ldrb	r1, [r3, #5]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b070:	9202      	str	r2, [sp, #8]
 800b072:	2200      	movs	r2, #0
 800b074:	9201      	str	r2, [sp, #4]
 800b076:	9300      	str	r3, [sp, #0]
 800b078:	4603      	mov	r3, r0
 800b07a:	2200      	movs	r2, #0
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f001 f8cf 	bl	800c220 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b082:	e173      	b.n	800b36c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b084:	7bbb      	ldrb	r3, [r7, #14]
 800b086:	2b03      	cmp	r3, #3
 800b088:	f040 8170 	bne.w	800b36c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b092:	3301      	adds	r3, #1
 800b094:	b2da      	uxtb	r2, r3
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b0a2:	2b03      	cmp	r3, #3
 800b0a4:	d903      	bls.n	800b0ae <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	220d      	movs	r2, #13
 800b0aa:	701a      	strb	r2, [r3, #0]
      break;
 800b0ac:	e15e      	b.n	800b36c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	795b      	ldrb	r3, [r3, #5]
 800b0b2:	4619      	mov	r1, r3
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f001 f903 	bl	800c2c0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	791b      	ldrb	r3, [r3, #4]
 800b0be:	4619      	mov	r1, r3
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f001 f8fd 	bl	800c2c0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	701a      	strb	r2, [r3, #0]
      break;
 800b0cc:	e14e      	b.n	800b36c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b0ce:	2112      	movs	r1, #18
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f000 f9f3 	bl	800b4bc <USBH_Get_DevDesc>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b0da:	7bbb      	ldrb	r3, [r7, #14]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d103      	bne.n	800b0e8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2202      	movs	r2, #2
 800b0e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b0e6:	e143      	b.n	800b370 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b0e8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ea:	2b03      	cmp	r3, #3
 800b0ec:	f040 8140 	bne.w	800b370 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	b2da      	uxtb	r2, r3
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b106:	2b03      	cmp	r3, #3
 800b108:	d903      	bls.n	800b112 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	220d      	movs	r2, #13
 800b10e:	701a      	strb	r2, [r3, #0]
      break;
 800b110:	e12e      	b.n	800b370 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	795b      	ldrb	r3, [r3, #5]
 800b116:	4619      	mov	r1, r3
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f001 f8d1 	bl	800c2c0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	791b      	ldrb	r3, [r3, #4]
 800b122:	4619      	mov	r1, r3
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f001 f8cb 	bl	800c2c0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2200      	movs	r2, #0
 800b12e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2200      	movs	r2, #0
 800b134:	701a      	strb	r2, [r3, #0]
      break;
 800b136:	e11b      	b.n	800b370 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b138:	2101      	movs	r1, #1
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 fa7d 	bl	800b63a <USBH_SetAddress>
 800b140:	4603      	mov	r3, r0
 800b142:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b144:	7bbb      	ldrb	r3, [r7, #14]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d130      	bne.n	800b1ac <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800b14a:	2002      	movs	r0, #2
 800b14c:	f001 fbb1 	bl	800c8b2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2201      	movs	r2, #1
 800b154:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2203      	movs	r2, #3
 800b15c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	7919      	ldrb	r1, [r3, #4]
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b16e:	687a      	ldr	r2, [r7, #4]
 800b170:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b172:	9202      	str	r2, [sp, #8]
 800b174:	2200      	movs	r2, #0
 800b176:	9201      	str	r2, [sp, #4]
 800b178:	9300      	str	r3, [sp, #0]
 800b17a:	4603      	mov	r3, r0
 800b17c:	2280      	movs	r2, #128	@ 0x80
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f001 f84e 	bl	800c220 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	7959      	ldrb	r1, [r3, #5]
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b194:	687a      	ldr	r2, [r7, #4]
 800b196:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b198:	9202      	str	r2, [sp, #8]
 800b19a:	2200      	movs	r2, #0
 800b19c:	9201      	str	r2, [sp, #4]
 800b19e:	9300      	str	r3, [sp, #0]
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f001 f83b 	bl	800c220 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b1aa:	e0e3      	b.n	800b374 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b1ac:	7bbb      	ldrb	r3, [r7, #14]
 800b1ae:	2b03      	cmp	r3, #3
 800b1b0:	f040 80e0 	bne.w	800b374 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	220d      	movs	r2, #13
 800b1b8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	705a      	strb	r2, [r3, #1]
      break;
 800b1c0:	e0d8      	b.n	800b374 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b1c2:	2109      	movs	r1, #9
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f000 f9a5 	bl	800b514 <USBH_Get_CfgDesc>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b1ce:	7bbb      	ldrb	r3, [r7, #14]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d103      	bne.n	800b1dc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2204      	movs	r2, #4
 800b1d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b1da:	e0cd      	b.n	800b378 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b1dc:	7bbb      	ldrb	r3, [r7, #14]
 800b1de:	2b03      	cmp	r3, #3
 800b1e0:	f040 80ca 	bne.w	800b378 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	b2da      	uxtb	r2, r3
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b1fa:	2b03      	cmp	r3, #3
 800b1fc:	d903      	bls.n	800b206 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	220d      	movs	r2, #13
 800b202:	701a      	strb	r2, [r3, #0]
      break;
 800b204:	e0b8      	b.n	800b378 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	795b      	ldrb	r3, [r3, #5]
 800b20a:	4619      	mov	r1, r3
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f001 f857 	bl	800c2c0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	791b      	ldrb	r3, [r3, #4]
 800b216:	4619      	mov	r1, r3
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f001 f851 	bl	800c2c0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2200      	movs	r2, #0
 800b222:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2200      	movs	r2, #0
 800b228:	701a      	strb	r2, [r3, #0]
      break;
 800b22a:	e0a5      	b.n	800b378 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800b232:	4619      	mov	r1, r3
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 f96d 	bl	800b514 <USBH_Get_CfgDesc>
 800b23a:	4603      	mov	r3, r0
 800b23c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b23e:	7bbb      	ldrb	r3, [r7, #14]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d103      	bne.n	800b24c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2205      	movs	r2, #5
 800b248:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b24a:	e097      	b.n	800b37c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b24c:	7bbb      	ldrb	r3, [r7, #14]
 800b24e:	2b03      	cmp	r3, #3
 800b250:	f040 8094 	bne.w	800b37c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b25a:	3301      	adds	r3, #1
 800b25c:	b2da      	uxtb	r2, r3
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b26a:	2b03      	cmp	r3, #3
 800b26c:	d903      	bls.n	800b276 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	220d      	movs	r2, #13
 800b272:	701a      	strb	r2, [r3, #0]
      break;
 800b274:	e082      	b.n	800b37c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	795b      	ldrb	r3, [r3, #5]
 800b27a:	4619      	mov	r1, r3
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f001 f81f 	bl	800c2c0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	791b      	ldrb	r3, [r3, #4]
 800b286:	4619      	mov	r1, r3
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f001 f819 	bl	800c2c0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2200      	movs	r2, #0
 800b292:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2200      	movs	r2, #0
 800b298:	701a      	strb	r2, [r3, #0]
      break;
 800b29a:	e06f      	b.n	800b37c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d019      	beq.n	800b2da <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b2b2:	23ff      	movs	r3, #255	@ 0xff
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 f957 	bl	800b568 <USBH_Get_StringDesc>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b2be:	7bbb      	ldrb	r3, [r7, #14]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d103      	bne.n	800b2cc <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2206      	movs	r2, #6
 800b2c8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b2ca:	e059      	b.n	800b380 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b2cc:	7bbb      	ldrb	r3, [r7, #14]
 800b2ce:	2b03      	cmp	r3, #3
 800b2d0:	d156      	bne.n	800b380 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2206      	movs	r2, #6
 800b2d6:	705a      	strb	r2, [r3, #1]
      break;
 800b2d8:	e052      	b.n	800b380 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2206      	movs	r2, #6
 800b2de:	705a      	strb	r2, [r3, #1]
      break;
 800b2e0:	e04e      	b.n	800b380 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d019      	beq.n	800b320 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b2f8:	23ff      	movs	r3, #255	@ 0xff
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 f934 	bl	800b568 <USBH_Get_StringDesc>
 800b300:	4603      	mov	r3, r0
 800b302:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b304:	7bbb      	ldrb	r3, [r7, #14]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d103      	bne.n	800b312 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2207      	movs	r2, #7
 800b30e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b310:	e038      	b.n	800b384 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b312:	7bbb      	ldrb	r3, [r7, #14]
 800b314:	2b03      	cmp	r3, #3
 800b316:	d135      	bne.n	800b384 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2207      	movs	r2, #7
 800b31c:	705a      	strb	r2, [r3, #1]
      break;
 800b31e:	e031      	b.n	800b384 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2207      	movs	r2, #7
 800b324:	705a      	strb	r2, [r3, #1]
      break;
 800b326:	e02d      	b.n	800b384 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d017      	beq.n	800b362 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b33e:	23ff      	movs	r3, #255	@ 0xff
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f000 f911 	bl	800b568 <USBH_Get_StringDesc>
 800b346:	4603      	mov	r3, r0
 800b348:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b34a:	7bbb      	ldrb	r3, [r7, #14]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d102      	bne.n	800b356 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b350:	2300      	movs	r3, #0
 800b352:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b354:	e018      	b.n	800b388 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b356:	7bbb      	ldrb	r3, [r7, #14]
 800b358:	2b03      	cmp	r3, #3
 800b35a:	d115      	bne.n	800b388 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800b35c:	2300      	movs	r3, #0
 800b35e:	73fb      	strb	r3, [r7, #15]
      break;
 800b360:	e012      	b.n	800b388 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800b362:	2300      	movs	r3, #0
 800b364:	73fb      	strb	r3, [r7, #15]
      break;
 800b366:	e00f      	b.n	800b388 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800b368:	bf00      	nop
 800b36a:	e00e      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b36c:	bf00      	nop
 800b36e:	e00c      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b370:	bf00      	nop
 800b372:	e00a      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b374:	bf00      	nop
 800b376:	e008      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b378:	bf00      	nop
 800b37a:	e006      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b37c:	bf00      	nop
 800b37e:	e004      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b380:	bf00      	nop
 800b382:	e002      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b384:	bf00      	nop
 800b386:	e000      	b.n	800b38a <USBH_HandleEnum+0x3b6>
      break;
 800b388:	bf00      	nop
  }
  return Status;
 800b38a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3710      	adds	r7, #16
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}

0800b394 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b394:	b480      	push	{r7}
 800b396:	b083      	sub	sp, #12
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	683a      	ldr	r2, [r7, #0]
 800b3a2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800b3a6:	bf00      	nop
 800b3a8:	370c      	adds	r7, #12
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b3b2:	b580      	push	{r7, lr}
 800b3b4:	b082      	sub	sp, #8
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b3c0:	1c5a      	adds	r2, r3, #1
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f000 f804 	bl	800b3d6 <USBH_HandleSof>
}
 800b3ce:	bf00      	nop
 800b3d0:	3708      	adds	r7, #8
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b082      	sub	sp, #8
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	781b      	ldrb	r3, [r3, #0]
 800b3e2:	b2db      	uxtb	r3, r3
 800b3e4:	2b0b      	cmp	r3, #11
 800b3e6:	d10a      	bne.n	800b3fe <USBH_HandleSof+0x28>
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d005      	beq.n	800b3fe <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3f8:	699b      	ldr	r3, [r3, #24]
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	4798      	blx	r3
  }
}
 800b3fe:	bf00      	nop
 800b400:	3708      	adds	r7, #8
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}

0800b406 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b406:	b480      	push	{r7}
 800b408:	b083      	sub	sp, #12
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2201      	movs	r2, #1
 800b412:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800b416:	bf00      	nop
}
 800b418:	370c      	adds	r7, #12
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr

0800b422 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b422:	b480      	push	{r7}
 800b424:	b083      	sub	sp, #12
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2200      	movs	r2, #0
 800b42e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2201      	movs	r2, #1
 800b436:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800b43a:	bf00      	nop
}
 800b43c:	370c      	adds	r7, #12
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr

0800b446 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b446:	b480      	push	{r7}
 800b448:	b083      	sub	sp, #12
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2201      	movs	r2, #1
 800b452:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2200      	movs	r2, #0
 800b462:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b466:	2300      	movs	r3, #0
}
 800b468:	4618      	mov	r0, r3
 800b46a:	370c      	adds	r7, #12
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b082      	sub	sp, #8
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2201      	movs	r2, #1
 800b480:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f001 f8c0 	bl	800c61a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	791b      	ldrb	r3, [r3, #4]
 800b49e:	4619      	mov	r1, r3
 800b4a0:	6878      	ldr	r0, [r7, #4]
 800b4a2:	f000 ff0d 	bl	800c2c0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	795b      	ldrb	r3, [r3, #5]
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 ff07 	bl	800c2c0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b4b2:	2300      	movs	r3, #0
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3708      	adds	r7, #8
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b086      	sub	sp, #24
 800b4c0:	af02      	add	r7, sp, #8
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800b4c8:	887b      	ldrh	r3, [r7, #2]
 800b4ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4ce:	d901      	bls.n	800b4d4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b4d0:	2303      	movs	r3, #3
 800b4d2:	e01b      	b.n	800b50c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b4da:	887b      	ldrh	r3, [r7, #2]
 800b4dc:	9300      	str	r3, [sp, #0]
 800b4de:	4613      	mov	r3, r2
 800b4e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b4e4:	2100      	movs	r1, #0
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	f000 f872 	bl	800b5d0 <USBH_GetDescriptor>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800b4f0:	7bfb      	ldrb	r3, [r7, #15]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d109      	bne.n	800b50a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b4fc:	887a      	ldrh	r2, [r7, #2]
 800b4fe:	4619      	mov	r1, r3
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f000 f929 	bl	800b758 <USBH_ParseDevDesc>
 800b506:	4603      	mov	r3, r0
 800b508:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3710      	adds	r7, #16
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b086      	sub	sp, #24
 800b518:	af02      	add	r7, sp, #8
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	460b      	mov	r3, r1
 800b51e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	331c      	adds	r3, #28
 800b524:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800b526:	887b      	ldrh	r3, [r7, #2]
 800b528:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b52c:	d901      	bls.n	800b532 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b52e:	2303      	movs	r3, #3
 800b530:	e016      	b.n	800b560 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b532:	887b      	ldrh	r3, [r7, #2]
 800b534:	9300      	str	r3, [sp, #0]
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b53c:	2100      	movs	r1, #0
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 f846 	bl	800b5d0 <USBH_GetDescriptor>
 800b544:	4603      	mov	r3, r0
 800b546:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800b548:	7bfb      	ldrb	r3, [r7, #15]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d107      	bne.n	800b55e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800b54e:	887b      	ldrh	r3, [r7, #2]
 800b550:	461a      	mov	r2, r3
 800b552:	68b9      	ldr	r1, [r7, #8]
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f000 f9af 	bl	800b8b8 <USBH_ParseCfgDesc>
 800b55a:	4603      	mov	r3, r0
 800b55c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b55e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b560:	4618      	mov	r0, r3
 800b562:	3710      	adds	r7, #16
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}

0800b568 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b088      	sub	sp, #32
 800b56c:	af02      	add	r7, sp, #8
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	607a      	str	r2, [r7, #4]
 800b572:	461a      	mov	r2, r3
 800b574:	460b      	mov	r3, r1
 800b576:	72fb      	strb	r3, [r7, #11]
 800b578:	4613      	mov	r3, r2
 800b57a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800b57c:	893b      	ldrh	r3, [r7, #8]
 800b57e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b582:	d802      	bhi.n	800b58a <USBH_Get_StringDesc+0x22>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d101      	bne.n	800b58e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b58a:	2303      	movs	r3, #3
 800b58c:	e01c      	b.n	800b5c8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800b58e:	7afb      	ldrb	r3, [r7, #11]
 800b590:	b29b      	uxth	r3, r3
 800b592:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800b596:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b59e:	893b      	ldrh	r3, [r7, #8]
 800b5a0:	9300      	str	r3, [sp, #0]
 800b5a2:	460b      	mov	r3, r1
 800b5a4:	2100      	movs	r1, #0
 800b5a6:	68f8      	ldr	r0, [r7, #12]
 800b5a8:	f000 f812 	bl	800b5d0 <USBH_GetDescriptor>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800b5b0:	7dfb      	ldrb	r3, [r7, #23]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d107      	bne.n	800b5c6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b5bc:	893a      	ldrh	r2, [r7, #8]
 800b5be:	6879      	ldr	r1, [r7, #4]
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f000 fb8c 	bl	800bcde <USBH_ParseStringDesc>
  }

  return status;
 800b5c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3718      	adds	r7, #24
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}

0800b5d0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	60f8      	str	r0, [r7, #12]
 800b5d8:	607b      	str	r3, [r7, #4]
 800b5da:	460b      	mov	r3, r1
 800b5dc:	72fb      	strb	r3, [r7, #11]
 800b5de:	4613      	mov	r3, r2
 800b5e0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	789b      	ldrb	r3, [r3, #2]
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	d11c      	bne.n	800b624 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b5ea:	7afb      	ldrb	r3, [r7, #11]
 800b5ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b5f0:	b2da      	uxtb	r2, r3
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2206      	movs	r2, #6
 800b5fa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	893a      	ldrh	r2, [r7, #8]
 800b600:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b602:	893b      	ldrh	r3, [r7, #8]
 800b604:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b608:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b60c:	d104      	bne.n	800b618 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	f240 4209 	movw	r2, #1033	@ 0x409
 800b614:	829a      	strh	r2, [r3, #20]
 800b616:	e002      	b.n	800b61e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	2200      	movs	r2, #0
 800b61c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	8b3a      	ldrh	r2, [r7, #24]
 800b622:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800b624:	8b3b      	ldrh	r3, [r7, #24]
 800b626:	461a      	mov	r2, r3
 800b628:	6879      	ldr	r1, [r7, #4]
 800b62a:	68f8      	ldr	r0, [r7, #12]
 800b62c:	f000 fba4 	bl	800bd78 <USBH_CtlReq>
 800b630:	4603      	mov	r3, r0
}
 800b632:	4618      	mov	r0, r3
 800b634:	3710      	adds	r7, #16
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}

0800b63a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b63a:	b580      	push	{r7, lr}
 800b63c:	b082      	sub	sp, #8
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
 800b642:	460b      	mov	r3, r1
 800b644:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	789b      	ldrb	r3, [r3, #2]
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	d10f      	bne.n	800b66e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2200      	movs	r2, #0
 800b652:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2205      	movs	r2, #5
 800b658:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b65a:	78fb      	ldrb	r3, [r7, #3]
 800b65c:	b29a      	uxth	r2, r3
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2200      	movs	r2, #0
 800b666:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2200      	movs	r2, #0
 800b66c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b66e:	2200      	movs	r2, #0
 800b670:	2100      	movs	r1, #0
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f000 fb80 	bl	800bd78 <USBH_CtlReq>
 800b678:	4603      	mov	r3, r0
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3708      	adds	r7, #8
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}

0800b682 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b682:	b580      	push	{r7, lr}
 800b684:	b082      	sub	sp, #8
 800b686:	af00      	add	r7, sp, #0
 800b688:	6078      	str	r0, [r7, #4]
 800b68a:	460b      	mov	r3, r1
 800b68c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	789b      	ldrb	r3, [r3, #2]
 800b692:	2b01      	cmp	r3, #1
 800b694:	d10e      	bne.n	800b6b4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2200      	movs	r2, #0
 800b69a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2209      	movs	r2, #9
 800b6a0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	887a      	ldrh	r2, [r7, #2]
 800b6a6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	2100      	movs	r1, #0
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f000 fb5d 	bl	800bd78 <USBH_CtlReq>
 800b6be:	4603      	mov	r3, r0
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	3708      	adds	r7, #8
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd80      	pop	{r7, pc}

0800b6c8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b082      	sub	sp, #8
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
 800b6d0:	460b      	mov	r3, r1
 800b6d2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	789b      	ldrb	r3, [r3, #2]
 800b6d8:	2b01      	cmp	r3, #1
 800b6da:	d10f      	bne.n	800b6fc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2203      	movs	r2, #3
 800b6e6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b6e8:	78fb      	ldrb	r3, [r7, #3]
 800b6ea:	b29a      	uxth	r2, r3
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	2100      	movs	r1, #0
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f000 fb39 	bl	800bd78 <USBH_CtlReq>
 800b706:	4603      	mov	r3, r0
}
 800b708:	4618      	mov	r0, r3
 800b70a:	3708      	adds	r7, #8
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}

0800b710 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b082      	sub	sp, #8
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
 800b718:	460b      	mov	r3, r1
 800b71a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	789b      	ldrb	r3, [r3, #2]
 800b720:	2b01      	cmp	r3, #1
 800b722:	d10f      	bne.n	800b744 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2202      	movs	r2, #2
 800b728:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2201      	movs	r2, #1
 800b72e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2200      	movs	r2, #0
 800b734:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b736:	78fb      	ldrb	r3, [r7, #3]
 800b738:	b29a      	uxth	r2, r3
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2200      	movs	r2, #0
 800b742:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b744:	2200      	movs	r2, #0
 800b746:	2100      	movs	r1, #0
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f000 fb15 	bl	800bd78 <USBH_CtlReq>
 800b74e:	4603      	mov	r3, r0
}
 800b750:	4618      	mov	r0, r3
 800b752:	3708      	adds	r7, #8
 800b754:	46bd      	mov	sp, r7
 800b756:	bd80      	pop	{r7, pc}

0800b758 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b758:	b480      	push	{r7}
 800b75a:	b087      	sub	sp, #28
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	60f8      	str	r0, [r7, #12]
 800b760:	60b9      	str	r1, [r7, #8]
 800b762:	4613      	mov	r3, r2
 800b764:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800b76c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800b76e:	2300      	movs	r3, #0
 800b770:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d101      	bne.n	800b77c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800b778:	2302      	movs	r3, #2
 800b77a:	e094      	b.n	800b8a6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	781a      	ldrb	r2, [r3, #0]
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	785a      	ldrb	r2, [r3, #1]
 800b788:	693b      	ldr	r3, [r7, #16]
 800b78a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	3302      	adds	r3, #2
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	461a      	mov	r2, r3
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	3303      	adds	r3, #3
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	021b      	lsls	r3, r3, #8
 800b79c:	b29b      	uxth	r3, r3
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	b29a      	uxth	r2, r3
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	791a      	ldrb	r2, [r3, #4]
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	795a      	ldrb	r2, [r3, #5]
 800b7b2:	693b      	ldr	r3, [r7, #16]
 800b7b4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	799a      	ldrb	r2, [r3, #6]
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800b7be:	68bb      	ldr	r3, [r7, #8]
 800b7c0:	79da      	ldrb	r2, [r3, #7]
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d004      	beq.n	800b7da <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	d11b      	bne.n	800b812 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800b7da:	693b      	ldr	r3, [r7, #16]
 800b7dc:	79db      	ldrb	r3, [r3, #7]
 800b7de:	2b20      	cmp	r3, #32
 800b7e0:	dc0f      	bgt.n	800b802 <USBH_ParseDevDesc+0xaa>
 800b7e2:	2b08      	cmp	r3, #8
 800b7e4:	db0f      	blt.n	800b806 <USBH_ParseDevDesc+0xae>
 800b7e6:	3b08      	subs	r3, #8
 800b7e8:	4a32      	ldr	r2, [pc, #200]	@ (800b8b4 <USBH_ParseDevDesc+0x15c>)
 800b7ea:	fa22 f303 	lsr.w	r3, r2, r3
 800b7ee:	f003 0301 	and.w	r3, r3, #1
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	bf14      	ite	ne
 800b7f6:	2301      	movne	r3, #1
 800b7f8:	2300      	moveq	r3, #0
 800b7fa:	b2db      	uxtb	r3, r3
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d106      	bne.n	800b80e <USBH_ParseDevDesc+0xb6>
 800b800:	e001      	b.n	800b806 <USBH_ParseDevDesc+0xae>
 800b802:	2b40      	cmp	r3, #64	@ 0x40
 800b804:	d003      	beq.n	800b80e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800b806:	693b      	ldr	r3, [r7, #16]
 800b808:	2208      	movs	r2, #8
 800b80a:	71da      	strb	r2, [r3, #7]
        break;
 800b80c:	e000      	b.n	800b810 <USBH_ParseDevDesc+0xb8>
        break;
 800b80e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800b810:	e00e      	b.n	800b830 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b818:	2b02      	cmp	r3, #2
 800b81a:	d107      	bne.n	800b82c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	79db      	ldrb	r3, [r3, #7]
 800b820:	2b08      	cmp	r3, #8
 800b822:	d005      	beq.n	800b830 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	2208      	movs	r2, #8
 800b828:	71da      	strb	r2, [r3, #7]
 800b82a:	e001      	b.n	800b830 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b82c:	2303      	movs	r3, #3
 800b82e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800b830:	88fb      	ldrh	r3, [r7, #6]
 800b832:	2b08      	cmp	r3, #8
 800b834:	d936      	bls.n	800b8a4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	3308      	adds	r3, #8
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	461a      	mov	r2, r3
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	3309      	adds	r3, #9
 800b842:	781b      	ldrb	r3, [r3, #0]
 800b844:	021b      	lsls	r3, r3, #8
 800b846:	b29b      	uxth	r3, r3
 800b848:	4313      	orrs	r3, r2
 800b84a:	b29a      	uxth	r2, r3
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	330a      	adds	r3, #10
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	461a      	mov	r2, r3
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	330b      	adds	r3, #11
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	021b      	lsls	r3, r3, #8
 800b860:	b29b      	uxth	r3, r3
 800b862:	4313      	orrs	r3, r2
 800b864:	b29a      	uxth	r2, r3
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	330c      	adds	r3, #12
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	461a      	mov	r2, r3
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	330d      	adds	r3, #13
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	021b      	lsls	r3, r3, #8
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	4313      	orrs	r3, r2
 800b87e:	b29a      	uxth	r2, r3
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	7b9a      	ldrb	r2, [r3, #14]
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	7bda      	ldrb	r2, [r3, #15]
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	7c1a      	ldrb	r2, [r3, #16]
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	7c5a      	ldrb	r2, [r3, #17]
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800b8a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	371c      	adds	r7, #28
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr
 800b8b2:	bf00      	nop
 800b8b4:	01000101 	.word	0x01000101

0800b8b8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b08c      	sub	sp, #48	@ 0x30
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	4613      	mov	r3, r2
 800b8c4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b8cc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d101      	bne.n	800b8ea <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800b8e6:	2302      	movs	r3, #2
 800b8e8:	e0de      	b.n	800baa8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800b8ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f0:	781b      	ldrb	r3, [r3, #0]
 800b8f2:	2b09      	cmp	r3, #9
 800b8f4:	d002      	beq.n	800b8fc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800b8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f8:	2209      	movs	r2, #9
 800b8fa:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	781a      	ldrb	r2, [r3, #0]
 800b900:	6a3b      	ldr	r3, [r7, #32]
 800b902:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	785a      	ldrb	r2, [r3, #1]
 800b908:	6a3b      	ldr	r3, [r7, #32]
 800b90a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	3302      	adds	r3, #2
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	461a      	mov	r2, r3
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	3303      	adds	r3, #3
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	021b      	lsls	r3, r3, #8
 800b91c:	b29b      	uxth	r3, r3
 800b91e:	4313      	orrs	r3, r2
 800b920:	b29b      	uxth	r3, r3
 800b922:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b926:	bf28      	it	cs
 800b928:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800b92c:	b29a      	uxth	r2, r3
 800b92e:	6a3b      	ldr	r3, [r7, #32]
 800b930:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	791a      	ldrb	r2, [r3, #4]
 800b936:	6a3b      	ldr	r3, [r7, #32]
 800b938:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	795a      	ldrb	r2, [r3, #5]
 800b93e:	6a3b      	ldr	r3, [r7, #32]
 800b940:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	799a      	ldrb	r2, [r3, #6]
 800b946:	6a3b      	ldr	r3, [r7, #32]
 800b948:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	79da      	ldrb	r2, [r3, #7]
 800b94e:	6a3b      	ldr	r3, [r7, #32]
 800b950:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	7a1a      	ldrb	r2, [r3, #8]
 800b956:	6a3b      	ldr	r3, [r7, #32]
 800b958:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b95a:	88fb      	ldrh	r3, [r7, #6]
 800b95c:	2b09      	cmp	r3, #9
 800b95e:	f240 80a1 	bls.w	800baa4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800b962:	2309      	movs	r3, #9
 800b964:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b966:	2300      	movs	r3, #0
 800b968:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b96a:	e085      	b.n	800ba78 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b96c:	f107 0316 	add.w	r3, r7, #22
 800b970:	4619      	mov	r1, r3
 800b972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b974:	f000 f9e6 	bl	800bd44 <USBH_GetNextDesc>
 800b978:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800b97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97c:	785b      	ldrb	r3, [r3, #1]
 800b97e:	2b04      	cmp	r3, #4
 800b980:	d17a      	bne.n	800ba78 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800b982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b984:	781b      	ldrb	r3, [r3, #0]
 800b986:	2b09      	cmp	r3, #9
 800b988:	d002      	beq.n	800b990 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800b98a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b98c:	2209      	movs	r2, #9
 800b98e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800b990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b994:	221a      	movs	r2, #26
 800b996:	fb02 f303 	mul.w	r3, r2, r3
 800b99a:	3308      	adds	r3, #8
 800b99c:	6a3a      	ldr	r2, [r7, #32]
 800b99e:	4413      	add	r3, r2
 800b9a0:	3302      	adds	r3, #2
 800b9a2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b9a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b9a6:	69f8      	ldr	r0, [r7, #28]
 800b9a8:	f000 f882 	bl	800bab0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b9b6:	e043      	b.n	800ba40 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b9b8:	f107 0316 	add.w	r3, r7, #22
 800b9bc:	4619      	mov	r1, r3
 800b9be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9c0:	f000 f9c0 	bl	800bd44 <USBH_GetNextDesc>
 800b9c4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b9c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c8:	785b      	ldrb	r3, [r3, #1]
 800b9ca:	2b05      	cmp	r3, #5
 800b9cc:	d138      	bne.n	800ba40 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800b9ce:	69fb      	ldr	r3, [r7, #28]
 800b9d0:	795b      	ldrb	r3, [r3, #5]
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d113      	bne.n	800b9fe <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b9d6:	69fb      	ldr	r3, [r7, #28]
 800b9d8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800b9da:	2b02      	cmp	r3, #2
 800b9dc:	d003      	beq.n	800b9e6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b9de:	69fb      	ldr	r3, [r7, #28]
 800b9e0:	799b      	ldrb	r3, [r3, #6]
 800b9e2:	2b03      	cmp	r3, #3
 800b9e4:	d10b      	bne.n	800b9fe <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b9e6:	69fb      	ldr	r3, [r7, #28]
 800b9e8:	79db      	ldrb	r3, [r3, #7]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d10b      	bne.n	800ba06 <USBH_ParseCfgDesc+0x14e>
 800b9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	2b09      	cmp	r3, #9
 800b9f4:	d007      	beq.n	800ba06 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800b9f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f8:	2209      	movs	r2, #9
 800b9fa:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b9fc:	e003      	b.n	800ba06 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800b9fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba00:	2207      	movs	r2, #7
 800ba02:	701a      	strb	r2, [r3, #0]
 800ba04:	e000      	b.n	800ba08 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ba06:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ba08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba0c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ba10:	3201      	adds	r2, #1
 800ba12:	00d2      	lsls	r2, r2, #3
 800ba14:	211a      	movs	r1, #26
 800ba16:	fb01 f303 	mul.w	r3, r1, r3
 800ba1a:	4413      	add	r3, r2
 800ba1c:	3308      	adds	r3, #8
 800ba1e:	6a3a      	ldr	r2, [r7, #32]
 800ba20:	4413      	add	r3, r2
 800ba22:	3304      	adds	r3, #4
 800ba24:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800ba26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba28:	69b9      	ldr	r1, [r7, #24]
 800ba2a:	68f8      	ldr	r0, [r7, #12]
 800ba2c:	f000 f86f 	bl	800bb0e <USBH_ParseEPDesc>
 800ba30:	4603      	mov	r3, r0
 800ba32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800ba36:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ba40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ba44:	2b01      	cmp	r3, #1
 800ba46:	d80a      	bhi.n	800ba5e <USBH_ParseCfgDesc+0x1a6>
 800ba48:	69fb      	ldr	r3, [r7, #28]
 800ba4a:	791b      	ldrb	r3, [r3, #4]
 800ba4c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ba50:	429a      	cmp	r2, r3
 800ba52:	d204      	bcs.n	800ba5e <USBH_ParseCfgDesc+0x1a6>
 800ba54:	6a3b      	ldr	r3, [r7, #32]
 800ba56:	885a      	ldrh	r2, [r3, #2]
 800ba58:	8afb      	ldrh	r3, [r7, #22]
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d8ac      	bhi.n	800b9b8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800ba5e:	69fb      	ldr	r3, [r7, #28]
 800ba60:	791b      	ldrb	r3, [r3, #4]
 800ba62:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d201      	bcs.n	800ba6e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800ba6a:	2303      	movs	r3, #3
 800ba6c:	e01c      	b.n	800baa8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800ba6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba72:	3301      	adds	r3, #1
 800ba74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ba78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d805      	bhi.n	800ba8c <USBH_ParseCfgDesc+0x1d4>
 800ba80:	6a3b      	ldr	r3, [r7, #32]
 800ba82:	885a      	ldrh	r2, [r3, #2]
 800ba84:	8afb      	ldrh	r3, [r7, #22]
 800ba86:	429a      	cmp	r2, r3
 800ba88:	f63f af70 	bhi.w	800b96c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800ba8c:	6a3b      	ldr	r3, [r7, #32]
 800ba8e:	791b      	ldrb	r3, [r3, #4]
 800ba90:	2b02      	cmp	r3, #2
 800ba92:	bf28      	it	cs
 800ba94:	2302      	movcs	r3, #2
 800ba96:	b2db      	uxtb	r3, r3
 800ba98:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d201      	bcs.n	800baa4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800baa0:	2303      	movs	r3, #3
 800baa2:	e001      	b.n	800baa8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800baa4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800baa8:	4618      	mov	r0, r3
 800baaa:	3730      	adds	r7, #48	@ 0x30
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	781a      	ldrb	r2, [r3, #0]
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	785a      	ldrb	r2, [r3, #1]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	789a      	ldrb	r2, [r3, #2]
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	78da      	ldrb	r2, [r3, #3]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	791a      	ldrb	r2, [r3, #4]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	795a      	ldrb	r2, [r3, #5]
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	799a      	ldrb	r2, [r3, #6]
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	79da      	ldrb	r2, [r3, #7]
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	7a1a      	ldrb	r2, [r3, #8]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	721a      	strb	r2, [r3, #8]
}
 800bb02:	bf00      	nop
 800bb04:	370c      	adds	r7, #12
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr

0800bb0e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800bb0e:	b480      	push	{r7}
 800bb10:	b087      	sub	sp, #28
 800bb12:	af00      	add	r7, sp, #0
 800bb14:	60f8      	str	r0, [r7, #12]
 800bb16:	60b9      	str	r1, [r7, #8]
 800bb18:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	781a      	ldrb	r2, [r3, #0]
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	785a      	ldrb	r2, [r3, #1]
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	789a      	ldrb	r2, [r3, #2]
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	78da      	ldrb	r2, [r3, #3]
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	3304      	adds	r3, #4
 800bb42:	781b      	ldrb	r3, [r3, #0]
 800bb44:	461a      	mov	r2, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	3305      	adds	r3, #5
 800bb4a:	781b      	ldrb	r3, [r3, #0]
 800bb4c:	021b      	lsls	r3, r3, #8
 800bb4e:	b29b      	uxth	r3, r3
 800bb50:	4313      	orrs	r3, r2
 800bb52:	b29a      	uxth	r2, r3
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	799a      	ldrb	r2, [r3, #6]
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	889b      	ldrh	r3, [r3, #4]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d009      	beq.n	800bb7c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800bb6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb70:	d804      	bhi.n	800bb7c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800bb76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb7a:	d901      	bls.n	800bb80 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800bb7c:	2303      	movs	r3, #3
 800bb7e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d136      	bne.n	800bbf8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	78db      	ldrb	r3, [r3, #3]
 800bb8e:	f003 0303 	and.w	r3, r3, #3
 800bb92:	2b02      	cmp	r3, #2
 800bb94:	d108      	bne.n	800bba8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	889b      	ldrh	r3, [r3, #4]
 800bb9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb9e:	f240 8097 	bls.w	800bcd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bba2:	2303      	movs	r3, #3
 800bba4:	75fb      	strb	r3, [r7, #23]
 800bba6:	e093      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	78db      	ldrb	r3, [r3, #3]
 800bbac:	f003 0303 	and.w	r3, r3, #3
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d107      	bne.n	800bbc4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	889b      	ldrh	r3, [r3, #4]
 800bbb8:	2b40      	cmp	r3, #64	@ 0x40
 800bbba:	f240 8089 	bls.w	800bcd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bbbe:	2303      	movs	r3, #3
 800bbc0:	75fb      	strb	r3, [r7, #23]
 800bbc2:	e085      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	78db      	ldrb	r3, [r3, #3]
 800bbc8:	f003 0303 	and.w	r3, r3, #3
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d005      	beq.n	800bbdc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	78db      	ldrb	r3, [r3, #3]
 800bbd4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800bbd8:	2b03      	cmp	r3, #3
 800bbda:	d10a      	bne.n	800bbf2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	799b      	ldrb	r3, [r3, #6]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d003      	beq.n	800bbec <USBH_ParseEPDesc+0xde>
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	799b      	ldrb	r3, [r3, #6]
 800bbe8:	2b10      	cmp	r3, #16
 800bbea:	d970      	bls.n	800bcce <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800bbec:	2303      	movs	r3, #3
 800bbee:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bbf0:	e06d      	b.n	800bcce <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	75fb      	strb	r3, [r7, #23]
 800bbf6:	e06b      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bbfe:	2b01      	cmp	r3, #1
 800bc00:	d13c      	bne.n	800bc7c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	78db      	ldrb	r3, [r3, #3]
 800bc06:	f003 0303 	and.w	r3, r3, #3
 800bc0a:	2b02      	cmp	r3, #2
 800bc0c:	d005      	beq.n	800bc1a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	78db      	ldrb	r3, [r3, #3]
 800bc12:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d106      	bne.n	800bc28 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	889b      	ldrh	r3, [r3, #4]
 800bc1e:	2b40      	cmp	r3, #64	@ 0x40
 800bc20:	d956      	bls.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc22:	2303      	movs	r3, #3
 800bc24:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bc26:	e053      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	78db      	ldrb	r3, [r3, #3]
 800bc2c:	f003 0303 	and.w	r3, r3, #3
 800bc30:	2b01      	cmp	r3, #1
 800bc32:	d10e      	bne.n	800bc52 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800bc34:	68bb      	ldr	r3, [r7, #8]
 800bc36:	799b      	ldrb	r3, [r3, #6]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d007      	beq.n	800bc4c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800bc40:	2b10      	cmp	r3, #16
 800bc42:	d803      	bhi.n	800bc4c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800bc48:	2b40      	cmp	r3, #64	@ 0x40
 800bc4a:	d941      	bls.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc4c:	2303      	movs	r3, #3
 800bc4e:	75fb      	strb	r3, [r7, #23]
 800bc50:	e03e      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	78db      	ldrb	r3, [r3, #3]
 800bc56:	f003 0303 	and.w	r3, r3, #3
 800bc5a:	2b03      	cmp	r3, #3
 800bc5c:	d10b      	bne.n	800bc76 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	799b      	ldrb	r3, [r3, #6]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d004      	beq.n	800bc70 <USBH_ParseEPDesc+0x162>
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	889b      	ldrh	r3, [r3, #4]
 800bc6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc6e:	d32f      	bcc.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc70:	2303      	movs	r3, #3
 800bc72:	75fb      	strb	r3, [r7, #23]
 800bc74:	e02c      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bc76:	2303      	movs	r3, #3
 800bc78:	75fb      	strb	r3, [r7, #23]
 800bc7a:	e029      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bc82:	2b02      	cmp	r3, #2
 800bc84:	d120      	bne.n	800bcc8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	78db      	ldrb	r3, [r3, #3]
 800bc8a:	f003 0303 	and.w	r3, r3, #3
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d106      	bne.n	800bca0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	889b      	ldrh	r3, [r3, #4]
 800bc96:	2b08      	cmp	r3, #8
 800bc98:	d01a      	beq.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc9a:	2303      	movs	r3, #3
 800bc9c:	75fb      	strb	r3, [r7, #23]
 800bc9e:	e017      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	78db      	ldrb	r3, [r3, #3]
 800bca4:	f003 0303 	and.w	r3, r3, #3
 800bca8:	2b03      	cmp	r3, #3
 800bcaa:	d10a      	bne.n	800bcc2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800bcac:	68bb      	ldr	r3, [r7, #8]
 800bcae:	799b      	ldrb	r3, [r3, #6]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d003      	beq.n	800bcbc <USBH_ParseEPDesc+0x1ae>
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	889b      	ldrh	r3, [r3, #4]
 800bcb8:	2b08      	cmp	r3, #8
 800bcba:	d909      	bls.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bcbc:	2303      	movs	r3, #3
 800bcbe:	75fb      	strb	r3, [r7, #23]
 800bcc0:	e006      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bcc2:	2303      	movs	r3, #3
 800bcc4:	75fb      	strb	r3, [r7, #23]
 800bcc6:	e003      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800bcc8:	2303      	movs	r3, #3
 800bcca:	75fb      	strb	r3, [r7, #23]
 800bccc:	e000      	b.n	800bcd0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bcce:	bf00      	nop
  }

  return status;
 800bcd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	371c      	adds	r7, #28
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcdc:	4770      	bx	lr

0800bcde <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800bcde:	b480      	push	{r7}
 800bce0:	b087      	sub	sp, #28
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	60f8      	str	r0, [r7, #12]
 800bce6:	60b9      	str	r1, [r7, #8]
 800bce8:	4613      	mov	r3, r2
 800bcea:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	3301      	adds	r3, #1
 800bcf0:	781b      	ldrb	r3, [r3, #0]
 800bcf2:	2b03      	cmp	r3, #3
 800bcf4:	d120      	bne.n	800bd38 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	1e9a      	subs	r2, r3, #2
 800bcfc:	88fb      	ldrh	r3, [r7, #6]
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	bf28      	it	cs
 800bd02:	4613      	movcs	r3, r2
 800bd04:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	3302      	adds	r3, #2
 800bd0a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	82fb      	strh	r3, [r7, #22]
 800bd10:	e00b      	b.n	800bd2a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800bd12:	8afb      	ldrh	r3, [r7, #22]
 800bd14:	68fa      	ldr	r2, [r7, #12]
 800bd16:	4413      	add	r3, r2
 800bd18:	781a      	ldrb	r2, [r3, #0]
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	3301      	adds	r3, #1
 800bd22:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800bd24:	8afb      	ldrh	r3, [r7, #22]
 800bd26:	3302      	adds	r3, #2
 800bd28:	82fb      	strh	r3, [r7, #22]
 800bd2a:	8afa      	ldrh	r2, [r7, #22]
 800bd2c:	8abb      	ldrh	r3, [r7, #20]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d3ef      	bcc.n	800bd12 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	2200      	movs	r2, #0
 800bd36:	701a      	strb	r2, [r3, #0]
  }
}
 800bd38:	bf00      	nop
 800bd3a:	371c      	adds	r7, #28
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd42:	4770      	bx	lr

0800bd44 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bd44:	b480      	push	{r7}
 800bd46:	b085      	sub	sp, #20
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	881b      	ldrh	r3, [r3, #0]
 800bd52:	687a      	ldr	r2, [r7, #4]
 800bd54:	7812      	ldrb	r2, [r2, #0]
 800bd56:	4413      	add	r3, r2
 800bd58:	b29a      	uxth	r2, r3
 800bd5a:	683b      	ldr	r3, [r7, #0]
 800bd5c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	4413      	add	r3, r2
 800bd68:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bd6a:	68fb      	ldr	r3, [r7, #12]
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3714      	adds	r7, #20
 800bd70:	46bd      	mov	sp, r7
 800bd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd76:	4770      	bx	lr

0800bd78 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b086      	sub	sp, #24
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	60f8      	str	r0, [r7, #12]
 800bd80:	60b9      	str	r1, [r7, #8]
 800bd82:	4613      	mov	r3, r2
 800bd84:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800bd86:	2301      	movs	r3, #1
 800bd88:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	789b      	ldrb	r3, [r3, #2]
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	d002      	beq.n	800bd98 <USBH_CtlReq+0x20>
 800bd92:	2b02      	cmp	r3, #2
 800bd94:	d00f      	beq.n	800bdb6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800bd96:	e027      	b.n	800bde8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	68ba      	ldr	r2, [r7, #8]
 800bd9c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	88fa      	ldrh	r2, [r7, #6]
 800bda2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2201      	movs	r2, #1
 800bda8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2202      	movs	r2, #2
 800bdae:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	75fb      	strb	r3, [r7, #23]
      break;
 800bdb4:	e018      	b.n	800bde8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800bdb6:	68f8      	ldr	r0, [r7, #12]
 800bdb8:	f000 f81c 	bl	800bdf4 <USBH_HandleControl>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800bdc0:	7dfb      	ldrb	r3, [r7, #23]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d002      	beq.n	800bdcc <USBH_CtlReq+0x54>
 800bdc6:	7dfb      	ldrb	r3, [r7, #23]
 800bdc8:	2b03      	cmp	r3, #3
 800bdca:	d106      	bne.n	800bdda <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2201      	movs	r2, #1
 800bdd0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	761a      	strb	r2, [r3, #24]
      break;
 800bdd8:	e005      	b.n	800bde6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800bdda:	7dfb      	ldrb	r3, [r7, #23]
 800bddc:	2b02      	cmp	r3, #2
 800bdde:	d102      	bne.n	800bde6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	2201      	movs	r2, #1
 800bde4:	709a      	strb	r2, [r3, #2]
      break;
 800bde6:	bf00      	nop
  }
  return status;
 800bde8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdea:	4618      	mov	r0, r3
 800bdec:	3718      	adds	r7, #24
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}
	...

0800bdf4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b086      	sub	sp, #24
 800bdf8:	af02      	add	r7, sp, #8
 800bdfa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800be00:	2300      	movs	r3, #0
 800be02:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	7e1b      	ldrb	r3, [r3, #24]
 800be08:	3b01      	subs	r3, #1
 800be0a:	2b0a      	cmp	r3, #10
 800be0c:	f200 8157 	bhi.w	800c0be <USBH_HandleControl+0x2ca>
 800be10:	a201      	add	r2, pc, #4	@ (adr r2, 800be18 <USBH_HandleControl+0x24>)
 800be12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be16:	bf00      	nop
 800be18:	0800be45 	.word	0x0800be45
 800be1c:	0800be5f 	.word	0x0800be5f
 800be20:	0800bec9 	.word	0x0800bec9
 800be24:	0800beef 	.word	0x0800beef
 800be28:	0800bf29 	.word	0x0800bf29
 800be2c:	0800bf53 	.word	0x0800bf53
 800be30:	0800bfa5 	.word	0x0800bfa5
 800be34:	0800bfc7 	.word	0x0800bfc7
 800be38:	0800c003 	.word	0x0800c003
 800be3c:	0800c029 	.word	0x0800c029
 800be40:	0800c067 	.word	0x0800c067
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f103 0110 	add.w	r1, r3, #16
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	795b      	ldrb	r3, [r3, #5]
 800be4e:	461a      	mov	r2, r3
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 f945 	bl	800c0e0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2202      	movs	r2, #2
 800be5a:	761a      	strb	r2, [r3, #24]
      break;
 800be5c:	e13a      	b.n	800c0d4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	795b      	ldrb	r3, [r3, #5]
 800be62:	4619      	mov	r1, r3
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f000 fcc7 	bl	800c7f8 <USBH_LL_GetURBState>
 800be6a:	4603      	mov	r3, r0
 800be6c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800be6e:	7bbb      	ldrb	r3, [r7, #14]
 800be70:	2b01      	cmp	r3, #1
 800be72:	d11e      	bne.n	800beb2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	7c1b      	ldrb	r3, [r3, #16]
 800be78:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800be7c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	8adb      	ldrh	r3, [r3, #22]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d00a      	beq.n	800be9c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800be86:	7b7b      	ldrb	r3, [r7, #13]
 800be88:	2b80      	cmp	r3, #128	@ 0x80
 800be8a:	d103      	bne.n	800be94 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2203      	movs	r2, #3
 800be90:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800be92:	e116      	b.n	800c0c2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2205      	movs	r2, #5
 800be98:	761a      	strb	r2, [r3, #24]
      break;
 800be9a:	e112      	b.n	800c0c2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800be9c:	7b7b      	ldrb	r3, [r7, #13]
 800be9e:	2b80      	cmp	r3, #128	@ 0x80
 800bea0:	d103      	bne.n	800beaa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2209      	movs	r2, #9
 800bea6:	761a      	strb	r2, [r3, #24]
      break;
 800bea8:	e10b      	b.n	800c0c2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2207      	movs	r2, #7
 800beae:	761a      	strb	r2, [r3, #24]
      break;
 800beb0:	e107      	b.n	800c0c2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800beb2:	7bbb      	ldrb	r3, [r7, #14]
 800beb4:	2b04      	cmp	r3, #4
 800beb6:	d003      	beq.n	800bec0 <USBH_HandleControl+0xcc>
 800beb8:	7bbb      	ldrb	r3, [r7, #14]
 800beba:	2b02      	cmp	r3, #2
 800bebc:	f040 8101 	bne.w	800c0c2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	220b      	movs	r2, #11
 800bec4:	761a      	strb	r2, [r3, #24]
      break;
 800bec6:	e0fc      	b.n	800c0c2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bece:	b29a      	uxth	r2, r3
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6899      	ldr	r1, [r3, #8]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	899a      	ldrh	r2, [r3, #12]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	791b      	ldrb	r3, [r3, #4]
 800bee0:	6878      	ldr	r0, [r7, #4]
 800bee2:	f000 f93c 	bl	800c15e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2204      	movs	r2, #4
 800beea:	761a      	strb	r2, [r3, #24]
      break;
 800beec:	e0f2      	b.n	800c0d4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	791b      	ldrb	r3, [r3, #4]
 800bef2:	4619      	mov	r1, r3
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f000 fc7f 	bl	800c7f8 <USBH_LL_GetURBState>
 800befa:	4603      	mov	r3, r0
 800befc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800befe:	7bbb      	ldrb	r3, [r7, #14]
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	d103      	bne.n	800bf0c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2209      	movs	r2, #9
 800bf08:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800bf0a:	e0dc      	b.n	800c0c6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800bf0c:	7bbb      	ldrb	r3, [r7, #14]
 800bf0e:	2b05      	cmp	r3, #5
 800bf10:	d102      	bne.n	800bf18 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800bf12:	2303      	movs	r3, #3
 800bf14:	73fb      	strb	r3, [r7, #15]
      break;
 800bf16:	e0d6      	b.n	800c0c6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800bf18:	7bbb      	ldrb	r3, [r7, #14]
 800bf1a:	2b04      	cmp	r3, #4
 800bf1c:	f040 80d3 	bne.w	800c0c6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	220b      	movs	r2, #11
 800bf24:	761a      	strb	r2, [r3, #24]
      break;
 800bf26:	e0ce      	b.n	800c0c6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6899      	ldr	r1, [r3, #8]
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	899a      	ldrh	r2, [r3, #12]
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	795b      	ldrb	r3, [r3, #5]
 800bf34:	2001      	movs	r0, #1
 800bf36:	9000      	str	r0, [sp, #0]
 800bf38:	6878      	ldr	r0, [r7, #4]
 800bf3a:	f000 f8eb 	bl	800c114 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bf44:	b29a      	uxth	r2, r3
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2206      	movs	r2, #6
 800bf4e:	761a      	strb	r2, [r3, #24]
      break;
 800bf50:	e0c0      	b.n	800c0d4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	795b      	ldrb	r3, [r3, #5]
 800bf56:	4619      	mov	r1, r3
 800bf58:	6878      	ldr	r0, [r7, #4]
 800bf5a:	f000 fc4d 	bl	800c7f8 <USBH_LL_GetURBState>
 800bf5e:	4603      	mov	r3, r0
 800bf60:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800bf62:	7bbb      	ldrb	r3, [r7, #14]
 800bf64:	2b01      	cmp	r3, #1
 800bf66:	d103      	bne.n	800bf70 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2207      	movs	r2, #7
 800bf6c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800bf6e:	e0ac      	b.n	800c0ca <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800bf70:	7bbb      	ldrb	r3, [r7, #14]
 800bf72:	2b05      	cmp	r3, #5
 800bf74:	d105      	bne.n	800bf82 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	220c      	movs	r2, #12
 800bf7a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800bf7c:	2303      	movs	r3, #3
 800bf7e:	73fb      	strb	r3, [r7, #15]
      break;
 800bf80:	e0a3      	b.n	800c0ca <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bf82:	7bbb      	ldrb	r3, [r7, #14]
 800bf84:	2b02      	cmp	r3, #2
 800bf86:	d103      	bne.n	800bf90 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2205      	movs	r2, #5
 800bf8c:	761a      	strb	r2, [r3, #24]
      break;
 800bf8e:	e09c      	b.n	800c0ca <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800bf90:	7bbb      	ldrb	r3, [r7, #14]
 800bf92:	2b04      	cmp	r3, #4
 800bf94:	f040 8099 	bne.w	800c0ca <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	220b      	movs	r2, #11
 800bf9c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800bf9e:	2302      	movs	r3, #2
 800bfa0:	73fb      	strb	r3, [r7, #15]
      break;
 800bfa2:	e092      	b.n	800c0ca <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	791b      	ldrb	r3, [r3, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	2100      	movs	r1, #0
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 f8d6 	bl	800c15e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bfb8:	b29a      	uxth	r2, r3
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2208      	movs	r2, #8
 800bfc2:	761a      	strb	r2, [r3, #24]

      break;
 800bfc4:	e086      	b.n	800c0d4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	791b      	ldrb	r3, [r3, #4]
 800bfca:	4619      	mov	r1, r3
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f000 fc13 	bl	800c7f8 <USBH_LL_GetURBState>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800bfd6:	7bbb      	ldrb	r3, [r7, #14]
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d105      	bne.n	800bfe8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	220d      	movs	r2, #13
 800bfe0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800bfe6:	e072      	b.n	800c0ce <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800bfe8:	7bbb      	ldrb	r3, [r7, #14]
 800bfea:	2b04      	cmp	r3, #4
 800bfec:	d103      	bne.n	800bff6 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	220b      	movs	r2, #11
 800bff2:	761a      	strb	r2, [r3, #24]
      break;
 800bff4:	e06b      	b.n	800c0ce <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800bff6:	7bbb      	ldrb	r3, [r7, #14]
 800bff8:	2b05      	cmp	r3, #5
 800bffa:	d168      	bne.n	800c0ce <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800bffc:	2303      	movs	r3, #3
 800bffe:	73fb      	strb	r3, [r7, #15]
      break;
 800c000:	e065      	b.n	800c0ce <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	795b      	ldrb	r3, [r3, #5]
 800c006:	2201      	movs	r2, #1
 800c008:	9200      	str	r2, [sp, #0]
 800c00a:	2200      	movs	r2, #0
 800c00c:	2100      	movs	r1, #0
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 f880 	bl	800c114 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c01a:	b29a      	uxth	r2, r3
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	220a      	movs	r2, #10
 800c024:	761a      	strb	r2, [r3, #24]
      break;
 800c026:	e055      	b.n	800c0d4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	795b      	ldrb	r3, [r3, #5]
 800c02c:	4619      	mov	r1, r3
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f000 fbe2 	bl	800c7f8 <USBH_LL_GetURBState>
 800c034:	4603      	mov	r3, r0
 800c036:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c038:	7bbb      	ldrb	r3, [r7, #14]
 800c03a:	2b01      	cmp	r3, #1
 800c03c:	d105      	bne.n	800c04a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800c03e:	2300      	movs	r3, #0
 800c040:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	220d      	movs	r2, #13
 800c046:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c048:	e043      	b.n	800c0d2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c04a:	7bbb      	ldrb	r3, [r7, #14]
 800c04c:	2b02      	cmp	r3, #2
 800c04e:	d103      	bne.n	800c058 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2209      	movs	r2, #9
 800c054:	761a      	strb	r2, [r3, #24]
      break;
 800c056:	e03c      	b.n	800c0d2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800c058:	7bbb      	ldrb	r3, [r7, #14]
 800c05a:	2b04      	cmp	r3, #4
 800c05c:	d139      	bne.n	800c0d2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	220b      	movs	r2, #11
 800c062:	761a      	strb	r2, [r3, #24]
      break;
 800c064:	e035      	b.n	800c0d2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	7e5b      	ldrb	r3, [r3, #25]
 800c06a:	3301      	adds	r3, #1
 800c06c:	b2da      	uxtb	r2, r3
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	765a      	strb	r2, [r3, #25]
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	7e5b      	ldrb	r3, [r3, #25]
 800c076:	2b02      	cmp	r3, #2
 800c078:	d806      	bhi.n	800c088 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2201      	movs	r2, #1
 800c07e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2201      	movs	r2, #1
 800c084:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c086:	e025      	b.n	800c0d4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c08e:	2106      	movs	r1, #6
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2200      	movs	r2, #0
 800c098:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	795b      	ldrb	r3, [r3, #5]
 800c09e:	4619      	mov	r1, r3
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f000 f90d 	bl	800c2c0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	791b      	ldrb	r3, [r3, #4]
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f000 f907 	bl	800c2c0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c0b8:	2302      	movs	r3, #2
 800c0ba:	73fb      	strb	r3, [r7, #15]
      break;
 800c0bc:	e00a      	b.n	800c0d4 <USBH_HandleControl+0x2e0>

    default:
      break;
 800c0be:	bf00      	nop
 800c0c0:	e008      	b.n	800c0d4 <USBH_HandleControl+0x2e0>
      break;
 800c0c2:	bf00      	nop
 800c0c4:	e006      	b.n	800c0d4 <USBH_HandleControl+0x2e0>
      break;
 800c0c6:	bf00      	nop
 800c0c8:	e004      	b.n	800c0d4 <USBH_HandleControl+0x2e0>
      break;
 800c0ca:	bf00      	nop
 800c0cc:	e002      	b.n	800c0d4 <USBH_HandleControl+0x2e0>
      break;
 800c0ce:	bf00      	nop
 800c0d0:	e000      	b.n	800c0d4 <USBH_HandleControl+0x2e0>
      break;
 800c0d2:	bf00      	nop
  }

  return status;
 800c0d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3710      	adds	r7, #16
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}
 800c0de:	bf00      	nop

0800c0e0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b088      	sub	sp, #32
 800c0e4:	af04      	add	r7, sp, #16
 800c0e6:	60f8      	str	r0, [r7, #12]
 800c0e8:	60b9      	str	r1, [r7, #8]
 800c0ea:	4613      	mov	r3, r2
 800c0ec:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c0ee:	79f9      	ldrb	r1, [r7, #7]
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	9303      	str	r3, [sp, #12]
 800c0f4:	2308      	movs	r3, #8
 800c0f6:	9302      	str	r3, [sp, #8]
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	9301      	str	r3, [sp, #4]
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	9300      	str	r3, [sp, #0]
 800c100:	2300      	movs	r3, #0
 800c102:	2200      	movs	r2, #0
 800c104:	68f8      	ldr	r0, [r7, #12]
 800c106:	f000 fb46 	bl	800c796 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c10a:	2300      	movs	r3, #0
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3710      	adds	r7, #16
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}

0800c114 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b088      	sub	sp, #32
 800c118:	af04      	add	r7, sp, #16
 800c11a:	60f8      	str	r0, [r7, #12]
 800c11c:	60b9      	str	r1, [r7, #8]
 800c11e:	4611      	mov	r1, r2
 800c120:	461a      	mov	r2, r3
 800c122:	460b      	mov	r3, r1
 800c124:	80fb      	strh	r3, [r7, #6]
 800c126:	4613      	mov	r3, r2
 800c128:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c130:	2b00      	cmp	r3, #0
 800c132:	d001      	beq.n	800c138 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c134:	2300      	movs	r3, #0
 800c136:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c138:	7979      	ldrb	r1, [r7, #5]
 800c13a:	7e3b      	ldrb	r3, [r7, #24]
 800c13c:	9303      	str	r3, [sp, #12]
 800c13e:	88fb      	ldrh	r3, [r7, #6]
 800c140:	9302      	str	r3, [sp, #8]
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	9301      	str	r3, [sp, #4]
 800c146:	2301      	movs	r3, #1
 800c148:	9300      	str	r3, [sp, #0]
 800c14a:	2300      	movs	r3, #0
 800c14c:	2200      	movs	r2, #0
 800c14e:	68f8      	ldr	r0, [r7, #12]
 800c150:	f000 fb21 	bl	800c796 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c154:	2300      	movs	r3, #0
}
 800c156:	4618      	mov	r0, r3
 800c158:	3710      	adds	r7, #16
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}

0800c15e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c15e:	b580      	push	{r7, lr}
 800c160:	b088      	sub	sp, #32
 800c162:	af04      	add	r7, sp, #16
 800c164:	60f8      	str	r0, [r7, #12]
 800c166:	60b9      	str	r1, [r7, #8]
 800c168:	4611      	mov	r1, r2
 800c16a:	461a      	mov	r2, r3
 800c16c:	460b      	mov	r3, r1
 800c16e:	80fb      	strh	r3, [r7, #6]
 800c170:	4613      	mov	r3, r2
 800c172:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c174:	7979      	ldrb	r1, [r7, #5]
 800c176:	2300      	movs	r3, #0
 800c178:	9303      	str	r3, [sp, #12]
 800c17a:	88fb      	ldrh	r3, [r7, #6]
 800c17c:	9302      	str	r3, [sp, #8]
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	9301      	str	r3, [sp, #4]
 800c182:	2301      	movs	r3, #1
 800c184:	9300      	str	r3, [sp, #0]
 800c186:	2300      	movs	r3, #0
 800c188:	2201      	movs	r2, #1
 800c18a:	68f8      	ldr	r0, [r7, #12]
 800c18c:	f000 fb03 	bl	800c796 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c190:	2300      	movs	r3, #0

}
 800c192:	4618      	mov	r0, r3
 800c194:	3710      	adds	r7, #16
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}

0800c19a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c19a:	b580      	push	{r7, lr}
 800c19c:	b088      	sub	sp, #32
 800c19e:	af04      	add	r7, sp, #16
 800c1a0:	60f8      	str	r0, [r7, #12]
 800c1a2:	60b9      	str	r1, [r7, #8]
 800c1a4:	4611      	mov	r1, r2
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	460b      	mov	r3, r1
 800c1aa:	80fb      	strh	r3, [r7, #6]
 800c1ac:	4613      	mov	r3, r2
 800c1ae:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d001      	beq.n	800c1be <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c1be:	7979      	ldrb	r1, [r7, #5]
 800c1c0:	7e3b      	ldrb	r3, [r7, #24]
 800c1c2:	9303      	str	r3, [sp, #12]
 800c1c4:	88fb      	ldrh	r3, [r7, #6]
 800c1c6:	9302      	str	r3, [sp, #8]
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	9301      	str	r3, [sp, #4]
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	9300      	str	r3, [sp, #0]
 800c1d0:	2302      	movs	r3, #2
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	68f8      	ldr	r0, [r7, #12]
 800c1d6:	f000 fade 	bl	800c796 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c1da:	2300      	movs	r3, #0
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3710      	adds	r7, #16
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b088      	sub	sp, #32
 800c1e8:	af04      	add	r7, sp, #16
 800c1ea:	60f8      	str	r0, [r7, #12]
 800c1ec:	60b9      	str	r1, [r7, #8]
 800c1ee:	4611      	mov	r1, r2
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	80fb      	strh	r3, [r7, #6]
 800c1f6:	4613      	mov	r3, r2
 800c1f8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c1fa:	7979      	ldrb	r1, [r7, #5]
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	9303      	str	r3, [sp, #12]
 800c200:	88fb      	ldrh	r3, [r7, #6]
 800c202:	9302      	str	r3, [sp, #8]
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	9301      	str	r3, [sp, #4]
 800c208:	2301      	movs	r3, #1
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	2302      	movs	r3, #2
 800c20e:	2201      	movs	r2, #1
 800c210:	68f8      	ldr	r0, [r7, #12]
 800c212:	f000 fac0 	bl	800c796 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c216:	2300      	movs	r3, #0
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3710      	adds	r7, #16
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b086      	sub	sp, #24
 800c224:	af04      	add	r7, sp, #16
 800c226:	6078      	str	r0, [r7, #4]
 800c228:	4608      	mov	r0, r1
 800c22a:	4611      	mov	r1, r2
 800c22c:	461a      	mov	r2, r3
 800c22e:	4603      	mov	r3, r0
 800c230:	70fb      	strb	r3, [r7, #3]
 800c232:	460b      	mov	r3, r1
 800c234:	70bb      	strb	r3, [r7, #2]
 800c236:	4613      	mov	r3, r2
 800c238:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c23a:	7878      	ldrb	r0, [r7, #1]
 800c23c:	78ba      	ldrb	r2, [r7, #2]
 800c23e:	78f9      	ldrb	r1, [r7, #3]
 800c240:	8b3b      	ldrh	r3, [r7, #24]
 800c242:	9302      	str	r3, [sp, #8]
 800c244:	7d3b      	ldrb	r3, [r7, #20]
 800c246:	9301      	str	r3, [sp, #4]
 800c248:	7c3b      	ldrb	r3, [r7, #16]
 800c24a:	9300      	str	r3, [sp, #0]
 800c24c:	4603      	mov	r3, r0
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 fa53 	bl	800c6fa <USBH_LL_OpenPipe>

  return USBH_OK;
 800c254:	2300      	movs	r3, #0
}
 800c256:	4618      	mov	r0, r3
 800c258:	3708      	adds	r7, #8
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c25e:	b580      	push	{r7, lr}
 800c260:	b082      	sub	sp, #8
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
 800c266:	460b      	mov	r3, r1
 800c268:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800c26a:	78fb      	ldrb	r3, [r7, #3]
 800c26c:	4619      	mov	r1, r3
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 fa72 	bl	800c758 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c274:	2300      	movs	r3, #0
}
 800c276:	4618      	mov	r0, r3
 800c278:	3708      	adds	r7, #8
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd80      	pop	{r7, pc}

0800c27e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c27e:	b580      	push	{r7, lr}
 800c280:	b084      	sub	sp, #16
 800c282:	af00      	add	r7, sp, #0
 800c284:	6078      	str	r0, [r7, #4]
 800c286:	460b      	mov	r3, r1
 800c288:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f000 f836 	bl	800c2fc <USBH_GetFreePipe>
 800c290:	4603      	mov	r3, r0
 800c292:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c294:	89fb      	ldrh	r3, [r7, #14]
 800c296:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d00a      	beq.n	800c2b4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800c29e:	78fa      	ldrb	r2, [r7, #3]
 800c2a0:	89fb      	ldrh	r3, [r7, #14]
 800c2a2:	f003 030f 	and.w	r3, r3, #15
 800c2a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c2aa:	6879      	ldr	r1, [r7, #4]
 800c2ac:	33e0      	adds	r3, #224	@ 0xe0
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	440b      	add	r3, r1
 800c2b2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c2b4:	89fb      	ldrh	r3, [r7, #14]
 800c2b6:	b2db      	uxtb	r3, r3
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3710      	adds	r7, #16
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b083      	sub	sp, #12
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800c2cc:	78fb      	ldrb	r3, [r7, #3]
 800c2ce:	2b0f      	cmp	r3, #15
 800c2d0:	d80d      	bhi.n	800c2ee <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c2d2:	78fb      	ldrb	r3, [r7, #3]
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	33e0      	adds	r3, #224	@ 0xe0
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	4413      	add	r3, r2
 800c2dc:	685a      	ldr	r2, [r3, #4]
 800c2de:	78fb      	ldrb	r3, [r7, #3]
 800c2e0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c2e4:	6879      	ldr	r1, [r7, #4]
 800c2e6:	33e0      	adds	r3, #224	@ 0xe0
 800c2e8:	009b      	lsls	r3, r3, #2
 800c2ea:	440b      	add	r3, r1
 800c2ec:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c2ee:	2300      	movs	r3, #0
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	370c      	adds	r7, #12
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fa:	4770      	bx	lr

0800c2fc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b085      	sub	sp, #20
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c304:	2300      	movs	r3, #0
 800c306:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c308:	2300      	movs	r3, #0
 800c30a:	73fb      	strb	r3, [r7, #15]
 800c30c:	e00f      	b.n	800c32e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c30e:	7bfb      	ldrb	r3, [r7, #15]
 800c310:	687a      	ldr	r2, [r7, #4]
 800c312:	33e0      	adds	r3, #224	@ 0xe0
 800c314:	009b      	lsls	r3, r3, #2
 800c316:	4413      	add	r3, r2
 800c318:	685b      	ldr	r3, [r3, #4]
 800c31a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d102      	bne.n	800c328 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c322:	7bfb      	ldrb	r3, [r7, #15]
 800c324:	b29b      	uxth	r3, r3
 800c326:	e007      	b.n	800c338 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c328:	7bfb      	ldrb	r3, [r7, #15]
 800c32a:	3301      	adds	r3, #1
 800c32c:	73fb      	strb	r3, [r7, #15]
 800c32e:	7bfb      	ldrb	r3, [r7, #15]
 800c330:	2b0f      	cmp	r3, #15
 800c332:	d9ec      	bls.n	800c30e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c334:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3714      	adds	r7, #20
 800c33c:	46bd      	mov	sp, r7
 800c33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c342:	4770      	bx	lr

0800c344 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c348:	2201      	movs	r2, #1
 800c34a:	490e      	ldr	r1, [pc, #56]	@ (800c384 <MX_USB_HOST_Init+0x40>)
 800c34c:	480e      	ldr	r0, [pc, #56]	@ (800c388 <MX_USB_HOST_Init+0x44>)
 800c34e:	f7fe fb0f 	bl	800a970 <USBH_Init>
 800c352:	4603      	mov	r3, r0
 800c354:	2b00      	cmp	r3, #0
 800c356:	d001      	beq.n	800c35c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c358:	f7f5 fec8 	bl	80020ec <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c35c:	490b      	ldr	r1, [pc, #44]	@ (800c38c <MX_USB_HOST_Init+0x48>)
 800c35e:	480a      	ldr	r0, [pc, #40]	@ (800c388 <MX_USB_HOST_Init+0x44>)
 800c360:	f7fe fbb1 	bl	800aac6 <USBH_RegisterClass>
 800c364:	4603      	mov	r3, r0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d001      	beq.n	800c36e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c36a:	f7f5 febf 	bl	80020ec <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c36e:	4806      	ldr	r0, [pc, #24]	@ (800c388 <MX_USB_HOST_Init+0x44>)
 800c370:	f7fe fc35 	bl	800abde <USBH_Start>
 800c374:	4603      	mov	r3, r0
 800c376:	2b00      	cmp	r3, #0
 800c378:	d001      	beq.n	800c37e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c37a:	f7f5 feb7 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c37e:	bf00      	nop
 800c380:	bd80      	pop	{r7, pc}
 800c382:	bf00      	nop
 800c384:	0800c3a5 	.word	0x0800c3a5
 800c388:	200005f0 	.word	0x200005f0
 800c38c:	2000000c 	.word	0x2000000c

0800c390 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c394:	4802      	ldr	r0, [pc, #8]	@ (800c3a0 <MX_USB_HOST_Process+0x10>)
 800c396:	f7fe fc33 	bl	800ac00 <USBH_Process>
}
 800c39a:	bf00      	nop
 800c39c:	bd80      	pop	{r7, pc}
 800c39e:	bf00      	nop
 800c3a0:	200005f0 	.word	0x200005f0

0800c3a4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b083      	sub	sp, #12
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c3b0:	78fb      	ldrb	r3, [r7, #3]
 800c3b2:	3b01      	subs	r3, #1
 800c3b4:	2b04      	cmp	r3, #4
 800c3b6:	d819      	bhi.n	800c3ec <USBH_UserProcess+0x48>
 800c3b8:	a201      	add	r2, pc, #4	@ (adr r2, 800c3c0 <USBH_UserProcess+0x1c>)
 800c3ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3be:	bf00      	nop
 800c3c0:	0800c3ed 	.word	0x0800c3ed
 800c3c4:	0800c3dd 	.word	0x0800c3dd
 800c3c8:	0800c3ed 	.word	0x0800c3ed
 800c3cc:	0800c3e5 	.word	0x0800c3e5
 800c3d0:	0800c3d5 	.word	0x0800c3d5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c3d4:	4b09      	ldr	r3, [pc, #36]	@ (800c3fc <USBH_UserProcess+0x58>)
 800c3d6:	2203      	movs	r2, #3
 800c3d8:	701a      	strb	r2, [r3, #0]
  break;
 800c3da:	e008      	b.n	800c3ee <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c3dc:	4b07      	ldr	r3, [pc, #28]	@ (800c3fc <USBH_UserProcess+0x58>)
 800c3de:	2202      	movs	r2, #2
 800c3e0:	701a      	strb	r2, [r3, #0]
  break;
 800c3e2:	e004      	b.n	800c3ee <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c3e4:	4b05      	ldr	r3, [pc, #20]	@ (800c3fc <USBH_UserProcess+0x58>)
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	701a      	strb	r2, [r3, #0]
  break;
 800c3ea:	e000      	b.n	800c3ee <USBH_UserProcess+0x4a>

  default:
  break;
 800c3ec:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c3ee:	bf00      	nop
 800c3f0:	370c      	adds	r7, #12
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f8:	4770      	bx	lr
 800c3fa:	bf00      	nop
 800c3fc:	200009c8 	.word	0x200009c8

0800c400 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b08a      	sub	sp, #40	@ 0x28
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c408:	f107 0314 	add.w	r3, r7, #20
 800c40c:	2200      	movs	r2, #0
 800c40e:	601a      	str	r2, [r3, #0]
 800c410:	605a      	str	r2, [r3, #4]
 800c412:	609a      	str	r2, [r3, #8]
 800c414:	60da      	str	r2, [r3, #12]
 800c416:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c420:	d147      	bne.n	800c4b2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c422:	2300      	movs	r3, #0
 800c424:	613b      	str	r3, [r7, #16]
 800c426:	4b25      	ldr	r3, [pc, #148]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c42a:	4a24      	ldr	r2, [pc, #144]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c42c:	f043 0301 	orr.w	r3, r3, #1
 800c430:	6313      	str	r3, [r2, #48]	@ 0x30
 800c432:	4b22      	ldr	r3, [pc, #136]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c436:	f003 0301 	and.w	r3, r3, #1
 800c43a:	613b      	str	r3, [r7, #16]
 800c43c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c43e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c442:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c444:	2300      	movs	r3, #0
 800c446:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c448:	2300      	movs	r3, #0
 800c44a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c44c:	f107 0314 	add.w	r3, r7, #20
 800c450:	4619      	mov	r1, r3
 800c452:	481b      	ldr	r0, [pc, #108]	@ (800c4c0 <HAL_HCD_MspInit+0xc0>)
 800c454:	f7f6 ff28 	bl	80032a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c458:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800c45c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c45e:	2302      	movs	r3, #2
 800c460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c462:	2300      	movs	r3, #0
 800c464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c466:	2300      	movs	r3, #0
 800c468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c46a:	230a      	movs	r3, #10
 800c46c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c46e:	f107 0314 	add.w	r3, r7, #20
 800c472:	4619      	mov	r1, r3
 800c474:	4812      	ldr	r0, [pc, #72]	@ (800c4c0 <HAL_HCD_MspInit+0xc0>)
 800c476:	f7f6 ff17 	bl	80032a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c47a:	4b10      	ldr	r3, [pc, #64]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c47c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c47e:	4a0f      	ldr	r2, [pc, #60]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c480:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c484:	6353      	str	r3, [r2, #52]	@ 0x34
 800c486:	2300      	movs	r3, #0
 800c488:	60fb      	str	r3, [r7, #12]
 800c48a:	4b0c      	ldr	r3, [pc, #48]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c48c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c48e:	4a0b      	ldr	r2, [pc, #44]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c490:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c494:	6453      	str	r3, [r2, #68]	@ 0x44
 800c496:	4b09      	ldr	r3, [pc, #36]	@ (800c4bc <HAL_HCD_MspInit+0xbc>)
 800c498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c49a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c49e:	60fb      	str	r3, [r7, #12]
 800c4a0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	2100      	movs	r1, #0
 800c4a6:	2043      	movs	r0, #67	@ 0x43
 800c4a8:	f7f6 fe35 	bl	8003116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c4ac:	2043      	movs	r0, #67	@ 0x43
 800c4ae:	f7f6 fe4e 	bl	800314e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c4b2:	bf00      	nop
 800c4b4:	3728      	adds	r7, #40	@ 0x28
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	40023800 	.word	0x40023800
 800c4c0:	40020000 	.word	0x40020000

0800c4c4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b082      	sub	sp, #8
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f7fe ff6d 	bl	800b3b2 <USBH_LL_IncTimer>
}
 800c4d8:	bf00      	nop
 800c4da:	3708      	adds	r7, #8
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	bd80      	pop	{r7, pc}

0800c4e0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b082      	sub	sp, #8
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f7fe ffa9 	bl	800b446 <USBH_LL_Connect>
}
 800c4f4:	bf00      	nop
 800c4f6:	3708      	adds	r7, #8
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c50a:	4618      	mov	r0, r3
 800c50c:	f7fe ffb2 	bl	800b474 <USBH_LL_Disconnect>
}
 800c510:	bf00      	nop
 800c512:	3708      	adds	r7, #8
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c518:	b480      	push	{r7}
 800c51a:	b083      	sub	sp, #12
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
 800c520:	460b      	mov	r3, r1
 800c522:	70fb      	strb	r3, [r7, #3]
 800c524:	4613      	mov	r3, r2
 800c526:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c528:	bf00      	nop
 800c52a:	370c      	adds	r7, #12
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr

0800c534 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b082      	sub	sp, #8
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c542:	4618      	mov	r0, r3
 800c544:	f7fe ff5f 	bl	800b406 <USBH_LL_PortEnabled>
}
 800c548:	bf00      	nop
 800c54a:	3708      	adds	r7, #8
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c55e:	4618      	mov	r0, r3
 800c560:	f7fe ff5f 	bl	800b422 <USBH_LL_PortDisabled>
}
 800c564:	bf00      	nop
 800c566:	3708      	adds	r7, #8
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}

0800c56c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c57a:	2b01      	cmp	r3, #1
 800c57c:	d12a      	bne.n	800c5d4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c57e:	4a18      	ldr	r2, [pc, #96]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	4a15      	ldr	r2, [pc, #84]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c58a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c58e:	4b14      	ldr	r3, [pc, #80]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c590:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c594:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c596:	4b12      	ldr	r3, [pc, #72]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c598:	2208      	movs	r2, #8
 800c59a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c59c:	4b10      	ldr	r3, [pc, #64]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c59e:	2201      	movs	r2, #1
 800c5a0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c5a2:	4b0f      	ldr	r3, [pc, #60]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c5a8:	4b0d      	ldr	r3, [pc, #52]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c5aa:	2202      	movs	r2, #2
 800c5ac:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c5ae:	4b0c      	ldr	r3, [pc, #48]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c5b4:	480a      	ldr	r0, [pc, #40]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c5b6:	f7f7 f82c 	bl	8003612 <HAL_HCD_Init>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d001      	beq.n	800c5c4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c5c0:	f7f5 fd94 	bl	80020ec <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c5c4:	4806      	ldr	r0, [pc, #24]	@ (800c5e0 <USBH_LL_Init+0x74>)
 800c5c6:	f7f7 fc8d 	bl	8003ee4 <HAL_HCD_GetCurrentFrame>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f7fe fee0 	bl	800b394 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c5d4:	2300      	movs	r3, #0
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3708      	adds	r7, #8
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
 800c5de:	bf00      	nop
 800c5e0:	200009cc 	.word	0x200009cc

0800c5e4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b084      	sub	sp, #16
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f7f7 fbfa 	bl	8003df4 <HAL_HCD_Start>
 800c600:	4603      	mov	r3, r0
 800c602:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c604:	7bfb      	ldrb	r3, [r7, #15]
 800c606:	4618      	mov	r0, r3
 800c608:	f000 f95e 	bl	800c8c8 <USBH_Get_USB_Status>
 800c60c:	4603      	mov	r3, r0
 800c60e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c610:	7bbb      	ldrb	r3, [r7, #14]
}
 800c612:	4618      	mov	r0, r3
 800c614:	3710      	adds	r7, #16
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}

0800c61a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c61a:	b580      	push	{r7, lr}
 800c61c:	b084      	sub	sp, #16
 800c61e:	af00      	add	r7, sp, #0
 800c620:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c622:	2300      	movs	r3, #0
 800c624:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c626:	2300      	movs	r3, #0
 800c628:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c630:	4618      	mov	r0, r3
 800c632:	f7f7 fc02 	bl	8003e3a <HAL_HCD_Stop>
 800c636:	4603      	mov	r3, r0
 800c638:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c63a:	7bfb      	ldrb	r3, [r7, #15]
 800c63c:	4618      	mov	r0, r3
 800c63e:	f000 f943 	bl	800c8c8 <USBH_Get_USB_Status>
 800c642:	4603      	mov	r3, r0
 800c644:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c646:	7bbb      	ldrb	r3, [r7, #14]
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3710      	adds	r7, #16
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}

0800c650 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b084      	sub	sp, #16
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c658:	2301      	movs	r3, #1
 800c65a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c662:	4618      	mov	r0, r3
 800c664:	f7f7 fc4c 	bl	8003f00 <HAL_HCD_GetCurrentSpeed>
 800c668:	4603      	mov	r3, r0
 800c66a:	2b02      	cmp	r3, #2
 800c66c:	d00c      	beq.n	800c688 <USBH_LL_GetSpeed+0x38>
 800c66e:	2b02      	cmp	r3, #2
 800c670:	d80d      	bhi.n	800c68e <USBH_LL_GetSpeed+0x3e>
 800c672:	2b00      	cmp	r3, #0
 800c674:	d002      	beq.n	800c67c <USBH_LL_GetSpeed+0x2c>
 800c676:	2b01      	cmp	r3, #1
 800c678:	d003      	beq.n	800c682 <USBH_LL_GetSpeed+0x32>
 800c67a:	e008      	b.n	800c68e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c67c:	2300      	movs	r3, #0
 800c67e:	73fb      	strb	r3, [r7, #15]
    break;
 800c680:	e008      	b.n	800c694 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c682:	2301      	movs	r3, #1
 800c684:	73fb      	strb	r3, [r7, #15]
    break;
 800c686:	e005      	b.n	800c694 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c688:	2302      	movs	r3, #2
 800c68a:	73fb      	strb	r3, [r7, #15]
    break;
 800c68c:	e002      	b.n	800c694 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c68e:	2301      	movs	r3, #1
 800c690:	73fb      	strb	r3, [r7, #15]
    break;
 800c692:	bf00      	nop
  }
  return  speed;
 800c694:	7bfb      	ldrb	r3, [r7, #15]
}
 800c696:	4618      	mov	r0, r3
 800c698:	3710      	adds	r7, #16
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}

0800c69e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c69e:	b580      	push	{r7, lr}
 800c6a0:	b084      	sub	sp, #16
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	f7f7 fbdd 	bl	8003e74 <HAL_HCD_ResetPort>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c6be:	7bfb      	ldrb	r3, [r7, #15]
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	f000 f901 	bl	800c8c8 <USBH_Get_USB_Status>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c6ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	3710      	adds	r7, #16
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	bd80      	pop	{r7, pc}

0800c6d4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b082      	sub	sp, #8
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	6078      	str	r0, [r7, #4]
 800c6dc:	460b      	mov	r3, r1
 800c6de:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c6e6:	78fa      	ldrb	r2, [r7, #3]
 800c6e8:	4611      	mov	r1, r2
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7f7 fbe5 	bl	8003eba <HAL_HCD_HC_GetXferCount>
 800c6f0:	4603      	mov	r3, r0
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3708      	adds	r7, #8
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bd80      	pop	{r7, pc}

0800c6fa <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c6fa:	b590      	push	{r4, r7, lr}
 800c6fc:	b089      	sub	sp, #36	@ 0x24
 800c6fe:	af04      	add	r7, sp, #16
 800c700:	6078      	str	r0, [r7, #4]
 800c702:	4608      	mov	r0, r1
 800c704:	4611      	mov	r1, r2
 800c706:	461a      	mov	r2, r3
 800c708:	4603      	mov	r3, r0
 800c70a:	70fb      	strb	r3, [r7, #3]
 800c70c:	460b      	mov	r3, r1
 800c70e:	70bb      	strb	r3, [r7, #2]
 800c710:	4613      	mov	r3, r2
 800c712:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c714:	2300      	movs	r3, #0
 800c716:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c718:	2300      	movs	r3, #0
 800c71a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c722:	787c      	ldrb	r4, [r7, #1]
 800c724:	78ba      	ldrb	r2, [r7, #2]
 800c726:	78f9      	ldrb	r1, [r7, #3]
 800c728:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c72a:	9302      	str	r3, [sp, #8]
 800c72c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c730:	9301      	str	r3, [sp, #4]
 800c732:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c736:	9300      	str	r3, [sp, #0]
 800c738:	4623      	mov	r3, r4
 800c73a:	f7f6 ffd1 	bl	80036e0 <HAL_HCD_HC_Init>
 800c73e:	4603      	mov	r3, r0
 800c740:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c742:	7bfb      	ldrb	r3, [r7, #15]
 800c744:	4618      	mov	r0, r3
 800c746:	f000 f8bf 	bl	800c8c8 <USBH_Get_USB_Status>
 800c74a:	4603      	mov	r3, r0
 800c74c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c74e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c750:	4618      	mov	r0, r3
 800c752:	3714      	adds	r7, #20
 800c754:	46bd      	mov	sp, r7
 800c756:	bd90      	pop	{r4, r7, pc}

0800c758 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b084      	sub	sp, #16
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	460b      	mov	r3, r1
 800c762:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c764:	2300      	movs	r3, #0
 800c766:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c768:	2300      	movs	r3, #0
 800c76a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c772:	78fa      	ldrb	r2, [r7, #3]
 800c774:	4611      	mov	r1, r2
 800c776:	4618      	mov	r0, r3
 800c778:	f7f7 f86a 	bl	8003850 <HAL_HCD_HC_Halt>
 800c77c:	4603      	mov	r3, r0
 800c77e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c780:	7bfb      	ldrb	r3, [r7, #15]
 800c782:	4618      	mov	r0, r3
 800c784:	f000 f8a0 	bl	800c8c8 <USBH_Get_USB_Status>
 800c788:	4603      	mov	r3, r0
 800c78a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c78c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3710      	adds	r7, #16
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}

0800c796 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c796:	b590      	push	{r4, r7, lr}
 800c798:	b089      	sub	sp, #36	@ 0x24
 800c79a:	af04      	add	r7, sp, #16
 800c79c:	6078      	str	r0, [r7, #4]
 800c79e:	4608      	mov	r0, r1
 800c7a0:	4611      	mov	r1, r2
 800c7a2:	461a      	mov	r2, r3
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	70fb      	strb	r3, [r7, #3]
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	70bb      	strb	r3, [r7, #2]
 800c7ac:	4613      	mov	r3, r2
 800c7ae:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c7be:	787c      	ldrb	r4, [r7, #1]
 800c7c0:	78ba      	ldrb	r2, [r7, #2]
 800c7c2:	78f9      	ldrb	r1, [r7, #3]
 800c7c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c7c8:	9303      	str	r3, [sp, #12]
 800c7ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c7cc:	9302      	str	r3, [sp, #8]
 800c7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d0:	9301      	str	r3, [sp, #4]
 800c7d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c7d6:	9300      	str	r3, [sp, #0]
 800c7d8:	4623      	mov	r3, r4
 800c7da:	f7f7 f85d 	bl	8003898 <HAL_HCD_HC_SubmitRequest>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c7e2:	7bfb      	ldrb	r3, [r7, #15]
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f000 f86f 	bl	800c8c8 <USBH_Get_USB_Status>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3714      	adds	r7, #20
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd90      	pop	{r4, r7, pc}

0800c7f8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b082      	sub	sp, #8
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
 800c800:	460b      	mov	r3, r1
 800c802:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c80a:	78fa      	ldrb	r2, [r7, #3]
 800c80c:	4611      	mov	r1, r2
 800c80e:	4618      	mov	r0, r3
 800c810:	f7f7 fb3e 	bl	8003e90 <HAL_HCD_HC_GetURBState>
 800c814:	4603      	mov	r3, r0
}
 800c816:	4618      	mov	r0, r3
 800c818:	3708      	adds	r7, #8
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}

0800c81e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c81e:	b580      	push	{r7, lr}
 800c820:	b082      	sub	sp, #8
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
 800c826:	460b      	mov	r3, r1
 800c828:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c830:	2b01      	cmp	r3, #1
 800c832:	d103      	bne.n	800c83c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c834:	78fb      	ldrb	r3, [r7, #3]
 800c836:	4618      	mov	r0, r3
 800c838:	f000 f872 	bl	800c920 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c83c:	20c8      	movs	r0, #200	@ 0xc8
 800c83e:	f7f6 fb6b 	bl	8002f18 <HAL_Delay>
  return USBH_OK;
 800c842:	2300      	movs	r3, #0
}
 800c844:	4618      	mov	r0, r3
 800c846:	3708      	adds	r7, #8
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b085      	sub	sp, #20
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	460b      	mov	r3, r1
 800c856:	70fb      	strb	r3, [r7, #3]
 800c858:	4613      	mov	r3, r2
 800c85a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c862:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c864:	78fa      	ldrb	r2, [r7, #3]
 800c866:	68f9      	ldr	r1, [r7, #12]
 800c868:	4613      	mov	r3, r2
 800c86a:	011b      	lsls	r3, r3, #4
 800c86c:	1a9b      	subs	r3, r3, r2
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	440b      	add	r3, r1
 800c872:	3317      	adds	r3, #23
 800c874:	781b      	ldrb	r3, [r3, #0]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d00a      	beq.n	800c890 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c87a:	78fa      	ldrb	r2, [r7, #3]
 800c87c:	68f9      	ldr	r1, [r7, #12]
 800c87e:	4613      	mov	r3, r2
 800c880:	011b      	lsls	r3, r3, #4
 800c882:	1a9b      	subs	r3, r3, r2
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	440b      	add	r3, r1
 800c888:	333c      	adds	r3, #60	@ 0x3c
 800c88a:	78ba      	ldrb	r2, [r7, #2]
 800c88c:	701a      	strb	r2, [r3, #0]
 800c88e:	e009      	b.n	800c8a4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c890:	78fa      	ldrb	r2, [r7, #3]
 800c892:	68f9      	ldr	r1, [r7, #12]
 800c894:	4613      	mov	r3, r2
 800c896:	011b      	lsls	r3, r3, #4
 800c898:	1a9b      	subs	r3, r3, r2
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	440b      	add	r3, r1
 800c89e:	333d      	adds	r3, #61	@ 0x3d
 800c8a0:	78ba      	ldrb	r2, [r7, #2]
 800c8a2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c8a4:	2300      	movs	r3, #0
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3714      	adds	r7, #20
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr

0800c8b2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c8b2:	b580      	push	{r7, lr}
 800c8b4:	b082      	sub	sp, #8
 800c8b6:	af00      	add	r7, sp, #0
 800c8b8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f7f6 fb2c 	bl	8002f18 <HAL_Delay>
}
 800c8c0:	bf00      	nop
 800c8c2:	3708      	adds	r7, #8
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b085      	sub	sp, #20
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c8d6:	79fb      	ldrb	r3, [r7, #7]
 800c8d8:	2b03      	cmp	r3, #3
 800c8da:	d817      	bhi.n	800c90c <USBH_Get_USB_Status+0x44>
 800c8dc:	a201      	add	r2, pc, #4	@ (adr r2, 800c8e4 <USBH_Get_USB_Status+0x1c>)
 800c8de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8e2:	bf00      	nop
 800c8e4:	0800c8f5 	.word	0x0800c8f5
 800c8e8:	0800c8fb 	.word	0x0800c8fb
 800c8ec:	0800c901 	.word	0x0800c901
 800c8f0:	0800c907 	.word	0x0800c907
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	73fb      	strb	r3, [r7, #15]
    break;
 800c8f8:	e00b      	b.n	800c912 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c8fa:	2302      	movs	r3, #2
 800c8fc:	73fb      	strb	r3, [r7, #15]
    break;
 800c8fe:	e008      	b.n	800c912 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c900:	2301      	movs	r3, #1
 800c902:	73fb      	strb	r3, [r7, #15]
    break;
 800c904:	e005      	b.n	800c912 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c906:	2302      	movs	r3, #2
 800c908:	73fb      	strb	r3, [r7, #15]
    break;
 800c90a:	e002      	b.n	800c912 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c90c:	2302      	movs	r3, #2
 800c90e:	73fb      	strb	r3, [r7, #15]
    break;
 800c910:	bf00      	nop
  }
  return usb_status;
 800c912:	7bfb      	ldrb	r3, [r7, #15]
}
 800c914:	4618      	mov	r0, r3
 800c916:	3714      	adds	r7, #20
 800c918:	46bd      	mov	sp, r7
 800c91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91e:	4770      	bx	lr

0800c920 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b084      	sub	sp, #16
 800c924:	af00      	add	r7, sp, #0
 800c926:	4603      	mov	r3, r0
 800c928:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c92a:	79fb      	ldrb	r3, [r7, #7]
 800c92c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c92e:	79fb      	ldrb	r3, [r7, #7]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d102      	bne.n	800c93a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c934:	2300      	movs	r3, #0
 800c936:	73fb      	strb	r3, [r7, #15]
 800c938:	e001      	b.n	800c93e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c93a:	2301      	movs	r3, #1
 800c93c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c93e:	7bfb      	ldrb	r3, [r7, #15]
 800c940:	461a      	mov	r2, r3
 800c942:	2101      	movs	r1, #1
 800c944:	4803      	ldr	r0, [pc, #12]	@ (800c954 <MX_DriverVbusFS+0x34>)
 800c946:	f7f6 fe4b 	bl	80035e0 <HAL_GPIO_WritePin>
}
 800c94a:	bf00      	nop
 800c94c:	3710      	adds	r7, #16
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
 800c952:	bf00      	nop
 800c954:	40020800 	.word	0x40020800

0800c958 <powf>:
 800c958:	b508      	push	{r3, lr}
 800c95a:	ed2d 8b04 	vpush	{d8-d9}
 800c95e:	eeb0 8a60 	vmov.f32	s16, s1
 800c962:	eeb0 9a40 	vmov.f32	s18, s0
 800c966:	f000 f859 	bl	800ca1c <__ieee754_powf>
 800c96a:	eeb4 8a48 	vcmp.f32	s16, s16
 800c96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c972:	eef0 8a40 	vmov.f32	s17, s0
 800c976:	d63e      	bvs.n	800c9f6 <powf+0x9e>
 800c978:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c980:	d112      	bne.n	800c9a8 <powf+0x50>
 800c982:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c98a:	d039      	beq.n	800ca00 <powf+0xa8>
 800c98c:	eeb0 0a48 	vmov.f32	s0, s16
 800c990:	f000 f839 	bl	800ca06 <finitef>
 800c994:	b378      	cbz	r0, 800c9f6 <powf+0x9e>
 800c996:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c99a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c99e:	d52a      	bpl.n	800c9f6 <powf+0x9e>
 800c9a0:	f002 f96e 	bl	800ec80 <__errno>
 800c9a4:	2322      	movs	r3, #34	@ 0x22
 800c9a6:	e014      	b.n	800c9d2 <powf+0x7a>
 800c9a8:	f000 f82d 	bl	800ca06 <finitef>
 800c9ac:	b998      	cbnz	r0, 800c9d6 <powf+0x7e>
 800c9ae:	eeb0 0a49 	vmov.f32	s0, s18
 800c9b2:	f000 f828 	bl	800ca06 <finitef>
 800c9b6:	b170      	cbz	r0, 800c9d6 <powf+0x7e>
 800c9b8:	eeb0 0a48 	vmov.f32	s0, s16
 800c9bc:	f000 f823 	bl	800ca06 <finitef>
 800c9c0:	b148      	cbz	r0, 800c9d6 <powf+0x7e>
 800c9c2:	eef4 8a68 	vcmp.f32	s17, s17
 800c9c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9ca:	d7e9      	bvc.n	800c9a0 <powf+0x48>
 800c9cc:	f002 f958 	bl	800ec80 <__errno>
 800c9d0:	2321      	movs	r3, #33	@ 0x21
 800c9d2:	6003      	str	r3, [r0, #0]
 800c9d4:	e00f      	b.n	800c9f6 <powf+0x9e>
 800c9d6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800c9da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9de:	d10a      	bne.n	800c9f6 <powf+0x9e>
 800c9e0:	eeb0 0a49 	vmov.f32	s0, s18
 800c9e4:	f000 f80f 	bl	800ca06 <finitef>
 800c9e8:	b128      	cbz	r0, 800c9f6 <powf+0x9e>
 800c9ea:	eeb0 0a48 	vmov.f32	s0, s16
 800c9ee:	f000 f80a 	bl	800ca06 <finitef>
 800c9f2:	2800      	cmp	r0, #0
 800c9f4:	d1d4      	bne.n	800c9a0 <powf+0x48>
 800c9f6:	eeb0 0a68 	vmov.f32	s0, s17
 800c9fa:	ecbd 8b04 	vpop	{d8-d9}
 800c9fe:	bd08      	pop	{r3, pc}
 800ca00:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800ca04:	e7f7      	b.n	800c9f6 <powf+0x9e>

0800ca06 <finitef>:
 800ca06:	ee10 3a10 	vmov	r3, s0
 800ca0a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800ca0e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800ca12:	bfac      	ite	ge
 800ca14:	2000      	movge	r0, #0
 800ca16:	2001      	movlt	r0, #1
 800ca18:	4770      	bx	lr
	...

0800ca1c <__ieee754_powf>:
 800ca1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca20:	ee10 4a90 	vmov	r4, s1
 800ca24:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800ca28:	ed2d 8b02 	vpush	{d8}
 800ca2c:	ee10 6a10 	vmov	r6, s0
 800ca30:	eeb0 8a40 	vmov.f32	s16, s0
 800ca34:	eef0 8a60 	vmov.f32	s17, s1
 800ca38:	d10c      	bne.n	800ca54 <__ieee754_powf+0x38>
 800ca3a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800ca3e:	0076      	lsls	r6, r6, #1
 800ca40:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800ca44:	f240 8274 	bls.w	800cf30 <__ieee754_powf+0x514>
 800ca48:	ee38 0a28 	vadd.f32	s0, s16, s17
 800ca4c:	ecbd 8b02 	vpop	{d8}
 800ca50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca54:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800ca58:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800ca5c:	d802      	bhi.n	800ca64 <__ieee754_powf+0x48>
 800ca5e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800ca62:	d908      	bls.n	800ca76 <__ieee754_powf+0x5a>
 800ca64:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800ca68:	d1ee      	bne.n	800ca48 <__ieee754_powf+0x2c>
 800ca6a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800ca6e:	0064      	lsls	r4, r4, #1
 800ca70:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800ca74:	e7e6      	b.n	800ca44 <__ieee754_powf+0x28>
 800ca76:	2e00      	cmp	r6, #0
 800ca78:	da1f      	bge.n	800caba <__ieee754_powf+0x9e>
 800ca7a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800ca7e:	f080 8260 	bcs.w	800cf42 <__ieee754_powf+0x526>
 800ca82:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800ca86:	d32f      	bcc.n	800cae8 <__ieee754_powf+0xcc>
 800ca88:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800ca8c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800ca90:	fa49 f503 	asr.w	r5, r9, r3
 800ca94:	fa05 f303 	lsl.w	r3, r5, r3
 800ca98:	454b      	cmp	r3, r9
 800ca9a:	d123      	bne.n	800cae4 <__ieee754_powf+0xc8>
 800ca9c:	f005 0501 	and.w	r5, r5, #1
 800caa0:	f1c5 0502 	rsb	r5, r5, #2
 800caa4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800caa8:	d11f      	bne.n	800caea <__ieee754_powf+0xce>
 800caaa:	2c00      	cmp	r4, #0
 800caac:	f280 8246 	bge.w	800cf3c <__ieee754_powf+0x520>
 800cab0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cab4:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800cab8:	e7c8      	b.n	800ca4c <__ieee754_powf+0x30>
 800caba:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800cabe:	d111      	bne.n	800cae4 <__ieee754_powf+0xc8>
 800cac0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800cac4:	f000 8234 	beq.w	800cf30 <__ieee754_powf+0x514>
 800cac8:	d906      	bls.n	800cad8 <__ieee754_powf+0xbc>
 800caca:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800cde0 <__ieee754_powf+0x3c4>
 800cace:	2c00      	cmp	r4, #0
 800cad0:	bfa8      	it	ge
 800cad2:	eeb0 0a68 	vmovge.f32	s0, s17
 800cad6:	e7b9      	b.n	800ca4c <__ieee754_powf+0x30>
 800cad8:	2c00      	cmp	r4, #0
 800cada:	f280 822c 	bge.w	800cf36 <__ieee754_powf+0x51a>
 800cade:	eeb1 0a68 	vneg.f32	s0, s17
 800cae2:	e7b3      	b.n	800ca4c <__ieee754_powf+0x30>
 800cae4:	2500      	movs	r5, #0
 800cae6:	e7dd      	b.n	800caa4 <__ieee754_powf+0x88>
 800cae8:	2500      	movs	r5, #0
 800caea:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800caee:	d102      	bne.n	800caf6 <__ieee754_powf+0xda>
 800caf0:	ee28 0a08 	vmul.f32	s0, s16, s16
 800caf4:	e7aa      	b.n	800ca4c <__ieee754_powf+0x30>
 800caf6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800cafa:	f040 8227 	bne.w	800cf4c <__ieee754_powf+0x530>
 800cafe:	2e00      	cmp	r6, #0
 800cb00:	f2c0 8224 	blt.w	800cf4c <__ieee754_powf+0x530>
 800cb04:	eeb0 0a48 	vmov.f32	s0, s16
 800cb08:	ecbd 8b02 	vpop	{d8}
 800cb0c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb10:	f000 bae6 	b.w	800d0e0 <__ieee754_sqrtf>
 800cb14:	2d01      	cmp	r5, #1
 800cb16:	d199      	bne.n	800ca4c <__ieee754_powf+0x30>
 800cb18:	eeb1 0a40 	vneg.f32	s0, s0
 800cb1c:	e796      	b.n	800ca4c <__ieee754_powf+0x30>
 800cb1e:	0ff0      	lsrs	r0, r6, #31
 800cb20:	3801      	subs	r0, #1
 800cb22:	ea55 0300 	orrs.w	r3, r5, r0
 800cb26:	d104      	bne.n	800cb32 <__ieee754_powf+0x116>
 800cb28:	ee38 8a48 	vsub.f32	s16, s16, s16
 800cb2c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800cb30:	e78c      	b.n	800ca4c <__ieee754_powf+0x30>
 800cb32:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800cb36:	d96d      	bls.n	800cc14 <__ieee754_powf+0x1f8>
 800cb38:	4baa      	ldr	r3, [pc, #680]	@ (800cde4 <__ieee754_powf+0x3c8>)
 800cb3a:	4598      	cmp	r8, r3
 800cb3c:	d808      	bhi.n	800cb50 <__ieee754_powf+0x134>
 800cb3e:	2c00      	cmp	r4, #0
 800cb40:	da0b      	bge.n	800cb5a <__ieee754_powf+0x13e>
 800cb42:	2000      	movs	r0, #0
 800cb44:	ecbd 8b02 	vpop	{d8}
 800cb48:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb4c:	f000 bac2 	b.w	800d0d4 <__math_oflowf>
 800cb50:	4ba5      	ldr	r3, [pc, #660]	@ (800cde8 <__ieee754_powf+0x3cc>)
 800cb52:	4598      	cmp	r8, r3
 800cb54:	d908      	bls.n	800cb68 <__ieee754_powf+0x14c>
 800cb56:	2c00      	cmp	r4, #0
 800cb58:	dcf3      	bgt.n	800cb42 <__ieee754_powf+0x126>
 800cb5a:	2000      	movs	r0, #0
 800cb5c:	ecbd 8b02 	vpop	{d8}
 800cb60:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb64:	f000 bab0 	b.w	800d0c8 <__math_uflowf>
 800cb68:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cb6c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cb70:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800cdec <__ieee754_powf+0x3d0>
 800cb74:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800cb78:	eee0 6a67 	vfms.f32	s13, s0, s15
 800cb7c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cb80:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800cb84:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cb88:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800cdf0 <__ieee754_powf+0x3d4>
 800cb8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb90:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800cdf4 <__ieee754_powf+0x3d8>
 800cb94:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800cb98:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800cdf8 <__ieee754_powf+0x3dc>
 800cb9c:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cba0:	eeb0 7a67 	vmov.f32	s14, s15
 800cba4:	eea0 7a26 	vfma.f32	s14, s0, s13
 800cba8:	ee17 3a10 	vmov	r3, s14
 800cbac:	f36f 030b 	bfc	r3, #0, #12
 800cbb0:	ee07 3a10 	vmov	s14, r3
 800cbb4:	eeb0 6a47 	vmov.f32	s12, s14
 800cbb8:	eea0 6a66 	vfms.f32	s12, s0, s13
 800cbbc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800cbc0:	3d01      	subs	r5, #1
 800cbc2:	4305      	orrs	r5, r0
 800cbc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbc8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800cbcc:	f36f 040b 	bfc	r4, #0, #12
 800cbd0:	bf18      	it	ne
 800cbd2:	eeb0 8a66 	vmovne.f32	s16, s13
 800cbd6:	ee06 4a90 	vmov	s13, r4
 800cbda:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800cbde:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800cbe2:	ee67 7a26 	vmul.f32	s15, s14, s13
 800cbe6:	eee6 0a07 	vfma.f32	s1, s12, s14
 800cbea:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800cbee:	ee17 1a10 	vmov	r1, s14
 800cbf2:	2900      	cmp	r1, #0
 800cbf4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800cbf8:	f340 80dd 	ble.w	800cdb6 <__ieee754_powf+0x39a>
 800cbfc:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800cc00:	f240 80ca 	bls.w	800cd98 <__ieee754_powf+0x37c>
 800cc04:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cc08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc0c:	bf4c      	ite	mi
 800cc0e:	2001      	movmi	r0, #1
 800cc10:	2000      	movpl	r0, #0
 800cc12:	e797      	b.n	800cb44 <__ieee754_powf+0x128>
 800cc14:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800cc18:	bf01      	itttt	eq
 800cc1a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800cdfc <__ieee754_powf+0x3e0>
 800cc1e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800cc22:	f06f 0317 	mvneq.w	r3, #23
 800cc26:	ee17 7a90 	vmoveq	r7, s15
 800cc2a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800cc2e:	bf18      	it	ne
 800cc30:	2300      	movne	r3, #0
 800cc32:	3a7f      	subs	r2, #127	@ 0x7f
 800cc34:	441a      	add	r2, r3
 800cc36:	4b72      	ldr	r3, [pc, #456]	@ (800ce00 <__ieee754_powf+0x3e4>)
 800cc38:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800cc3c:	429f      	cmp	r7, r3
 800cc3e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800cc42:	dd06      	ble.n	800cc52 <__ieee754_powf+0x236>
 800cc44:	4b6f      	ldr	r3, [pc, #444]	@ (800ce04 <__ieee754_powf+0x3e8>)
 800cc46:	429f      	cmp	r7, r3
 800cc48:	f340 80a4 	ble.w	800cd94 <__ieee754_powf+0x378>
 800cc4c:	3201      	adds	r2, #1
 800cc4e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800cc52:	2600      	movs	r6, #0
 800cc54:	4b6c      	ldr	r3, [pc, #432]	@ (800ce08 <__ieee754_powf+0x3ec>)
 800cc56:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800cc5a:	ee07 1a10 	vmov	s14, r1
 800cc5e:	edd3 5a00 	vldr	s11, [r3]
 800cc62:	4b6a      	ldr	r3, [pc, #424]	@ (800ce0c <__ieee754_powf+0x3f0>)
 800cc64:	ee75 7a87 	vadd.f32	s15, s11, s14
 800cc68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc6c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800cc70:	1049      	asrs	r1, r1, #1
 800cc72:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800cc76:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800cc7a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800cc7e:	ee37 6a65 	vsub.f32	s12, s14, s11
 800cc82:	ee07 1a90 	vmov	s15, r1
 800cc86:	ee26 5a24 	vmul.f32	s10, s12, s9
 800cc8a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800cc8e:	ee15 7a10 	vmov	r7, s10
 800cc92:	401f      	ands	r7, r3
 800cc94:	ee06 7a90 	vmov	s13, r7
 800cc98:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800cc9c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800cca0:	ee65 7a05 	vmul.f32	s15, s10, s10
 800cca4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800cca8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800ce10 <__ieee754_powf+0x3f4>
 800ccac:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800ce14 <__ieee754_powf+0x3f8>
 800ccb0:	eee7 5a87 	vfma.f32	s11, s15, s14
 800ccb4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800ce18 <__ieee754_powf+0x3fc>
 800ccb8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ccbc:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800cdec <__ieee754_powf+0x3d0>
 800ccc0:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ccc4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800ce1c <__ieee754_powf+0x400>
 800ccc8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cccc:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800ce20 <__ieee754_powf+0x404>
 800ccd0:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ccd4:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ccd8:	ee35 7a26 	vadd.f32	s14, s10, s13
 800ccdc:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800cce0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800cce4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800cce8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800ccec:	eef0 5a67 	vmov.f32	s11, s15
 800ccf0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800ccf4:	ee75 5a87 	vadd.f32	s11, s11, s14
 800ccf8:	ee15 1a90 	vmov	r1, s11
 800ccfc:	4019      	ands	r1, r3
 800ccfe:	ee05 1a90 	vmov	s11, r1
 800cd02:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800cd06:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800cd0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd0e:	ee67 7a85 	vmul.f32	s15, s15, s10
 800cd12:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cd16:	eeb0 6a67 	vmov.f32	s12, s15
 800cd1a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800cd1e:	ee16 1a10 	vmov	r1, s12
 800cd22:	4019      	ands	r1, r3
 800cd24:	ee06 1a10 	vmov	s12, r1
 800cd28:	eeb0 7a46 	vmov.f32	s14, s12
 800cd2c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800cd30:	493c      	ldr	r1, [pc, #240]	@ (800ce24 <__ieee754_powf+0x408>)
 800cd32:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800cd36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd3a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800ce28 <__ieee754_powf+0x40c>
 800cd3e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800ce2c <__ieee754_powf+0x410>
 800cd42:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd46:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800ce30 <__ieee754_powf+0x414>
 800cd4a:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cd4e:	ed91 7a00 	vldr	s14, [r1]
 800cd52:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd56:	ee07 2a10 	vmov	s14, r2
 800cd5a:	4a36      	ldr	r2, [pc, #216]	@ (800ce34 <__ieee754_powf+0x418>)
 800cd5c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800cd60:	eeb0 7a67 	vmov.f32	s14, s15
 800cd64:	eea6 7a25 	vfma.f32	s14, s12, s11
 800cd68:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800cd6c:	ed92 5a00 	vldr	s10, [r2]
 800cd70:	ee37 7a05 	vadd.f32	s14, s14, s10
 800cd74:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cd78:	ee17 2a10 	vmov	r2, s14
 800cd7c:	401a      	ands	r2, r3
 800cd7e:	ee07 2a10 	vmov	s14, r2
 800cd82:	ee77 6a66 	vsub.f32	s13, s14, s13
 800cd86:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800cd8a:	eee6 6a65 	vfms.f32	s13, s12, s11
 800cd8e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cd92:	e715      	b.n	800cbc0 <__ieee754_powf+0x1a4>
 800cd94:	2601      	movs	r6, #1
 800cd96:	e75d      	b.n	800cc54 <__ieee754_powf+0x238>
 800cd98:	d152      	bne.n	800ce40 <__ieee754_powf+0x424>
 800cd9a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800ce38 <__ieee754_powf+0x41c>
 800cd9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cda2:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800cda6:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cdaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdae:	f73f af29 	bgt.w	800cc04 <__ieee754_powf+0x1e8>
 800cdb2:	2386      	movs	r3, #134	@ 0x86
 800cdb4:	e048      	b.n	800ce48 <__ieee754_powf+0x42c>
 800cdb6:	4a21      	ldr	r2, [pc, #132]	@ (800ce3c <__ieee754_powf+0x420>)
 800cdb8:	4293      	cmp	r3, r2
 800cdba:	d907      	bls.n	800cdcc <__ieee754_powf+0x3b0>
 800cdbc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cdc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdc4:	bf4c      	ite	mi
 800cdc6:	2001      	movmi	r0, #1
 800cdc8:	2000      	movpl	r0, #0
 800cdca:	e6c7      	b.n	800cb5c <__ieee754_powf+0x140>
 800cdcc:	d138      	bne.n	800ce40 <__ieee754_powf+0x424>
 800cdce:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cdd2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800cdd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdda:	dbea      	blt.n	800cdb2 <__ieee754_powf+0x396>
 800cddc:	e7ee      	b.n	800cdbc <__ieee754_powf+0x3a0>
 800cdde:	bf00      	nop
 800cde0:	00000000 	.word	0x00000000
 800cde4:	3f7ffff3 	.word	0x3f7ffff3
 800cde8:	3f800007 	.word	0x3f800007
 800cdec:	3eaaaaab 	.word	0x3eaaaaab
 800cdf0:	3fb8aa00 	.word	0x3fb8aa00
 800cdf4:	3fb8aa3b 	.word	0x3fb8aa3b
 800cdf8:	36eca570 	.word	0x36eca570
 800cdfc:	4b800000 	.word	0x4b800000
 800ce00:	001cc471 	.word	0x001cc471
 800ce04:	005db3d6 	.word	0x005db3d6
 800ce08:	0801158c 	.word	0x0801158c
 800ce0c:	fffff000 	.word	0xfffff000
 800ce10:	3e6c3255 	.word	0x3e6c3255
 800ce14:	3e53f142 	.word	0x3e53f142
 800ce18:	3e8ba305 	.word	0x3e8ba305
 800ce1c:	3edb6db7 	.word	0x3edb6db7
 800ce20:	3f19999a 	.word	0x3f19999a
 800ce24:	0801157c 	.word	0x0801157c
 800ce28:	3f76384f 	.word	0x3f76384f
 800ce2c:	3f763800 	.word	0x3f763800
 800ce30:	369dc3a0 	.word	0x369dc3a0
 800ce34:	08011584 	.word	0x08011584
 800ce38:	3338aa3c 	.word	0x3338aa3c
 800ce3c:	43160000 	.word	0x43160000
 800ce40:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800ce44:	d96f      	bls.n	800cf26 <__ieee754_powf+0x50a>
 800ce46:	15db      	asrs	r3, r3, #23
 800ce48:	3b7e      	subs	r3, #126	@ 0x7e
 800ce4a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800ce4e:	4118      	asrs	r0, r3
 800ce50:	4408      	add	r0, r1
 800ce52:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ce56:	4a4e      	ldr	r2, [pc, #312]	@ (800cf90 <__ieee754_powf+0x574>)
 800ce58:	3b7f      	subs	r3, #127	@ 0x7f
 800ce5a:	411a      	asrs	r2, r3
 800ce5c:	4002      	ands	r2, r0
 800ce5e:	ee07 2a10 	vmov	s14, r2
 800ce62:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800ce66:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800ce6a:	f1c3 0317 	rsb	r3, r3, #23
 800ce6e:	4118      	asrs	r0, r3
 800ce70:	2900      	cmp	r1, #0
 800ce72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce76:	bfb8      	it	lt
 800ce78:	4240      	neglt	r0, r0
 800ce7a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800ce7e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800cf94 <__ieee754_powf+0x578>
 800ce82:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800cf98 <__ieee754_powf+0x57c>
 800ce86:	ee16 3a90 	vmov	r3, s13
 800ce8a:	f36f 030b 	bfc	r3, #0, #12
 800ce8e:	ee06 3a90 	vmov	s13, r3
 800ce92:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ce96:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ce9a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ce9e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800cf9c <__ieee754_powf+0x580>
 800cea2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cea6:	eee0 7a87 	vfma.f32	s15, s1, s14
 800ceaa:	eeb0 7a67 	vmov.f32	s14, s15
 800ceae:	eea6 7a86 	vfma.f32	s14, s13, s12
 800ceb2:	eef0 5a47 	vmov.f32	s11, s14
 800ceb6:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800ceba:	ee67 6a07 	vmul.f32	s13, s14, s14
 800cebe:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800cec2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800cfa0 <__ieee754_powf+0x584>
 800cec6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800cfa4 <__ieee754_powf+0x588>
 800ceca:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800cece:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800cfa8 <__ieee754_powf+0x58c>
 800ced2:	eee6 5a26 	vfma.f32	s11, s12, s13
 800ced6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800cfac <__ieee754_powf+0x590>
 800ceda:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800cede:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800cfb0 <__ieee754_powf+0x594>
 800cee2:	eee6 5a26 	vfma.f32	s11, s12, s13
 800cee6:	eeb0 6a47 	vmov.f32	s12, s14
 800ceea:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800ceee:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800cef2:	ee67 5a06 	vmul.f32	s11, s14, s12
 800cef6:	ee36 6a66 	vsub.f32	s12, s12, s13
 800cefa:	eee7 7a27 	vfma.f32	s15, s14, s15
 800cefe:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800cf02:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cf06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf0a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cf0e:	ee10 3a10 	vmov	r3, s0
 800cf12:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800cf16:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cf1a:	da06      	bge.n	800cf2a <__ieee754_powf+0x50e>
 800cf1c:	f000 f854 	bl	800cfc8 <scalbnf>
 800cf20:	ee20 0a08 	vmul.f32	s0, s0, s16
 800cf24:	e592      	b.n	800ca4c <__ieee754_powf+0x30>
 800cf26:	2000      	movs	r0, #0
 800cf28:	e7a7      	b.n	800ce7a <__ieee754_powf+0x45e>
 800cf2a:	ee00 3a10 	vmov	s0, r3
 800cf2e:	e7f7      	b.n	800cf20 <__ieee754_powf+0x504>
 800cf30:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cf34:	e58a      	b.n	800ca4c <__ieee754_powf+0x30>
 800cf36:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800cfb4 <__ieee754_powf+0x598>
 800cf3a:	e587      	b.n	800ca4c <__ieee754_powf+0x30>
 800cf3c:	eeb0 0a48 	vmov.f32	s0, s16
 800cf40:	e584      	b.n	800ca4c <__ieee754_powf+0x30>
 800cf42:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800cf46:	f43f adbb 	beq.w	800cac0 <__ieee754_powf+0xa4>
 800cf4a:	2502      	movs	r5, #2
 800cf4c:	eeb0 0a48 	vmov.f32	s0, s16
 800cf50:	f000 f832 	bl	800cfb8 <fabsf>
 800cf54:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800cf58:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800cf5c:	4647      	mov	r7, r8
 800cf5e:	d003      	beq.n	800cf68 <__ieee754_powf+0x54c>
 800cf60:	f1b8 0f00 	cmp.w	r8, #0
 800cf64:	f47f addb 	bne.w	800cb1e <__ieee754_powf+0x102>
 800cf68:	2c00      	cmp	r4, #0
 800cf6a:	bfbc      	itt	lt
 800cf6c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800cf70:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800cf74:	2e00      	cmp	r6, #0
 800cf76:	f6bf ad69 	bge.w	800ca4c <__ieee754_powf+0x30>
 800cf7a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800cf7e:	ea58 0805 	orrs.w	r8, r8, r5
 800cf82:	f47f adc7 	bne.w	800cb14 <__ieee754_powf+0xf8>
 800cf86:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cf8a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800cf8e:	e55d      	b.n	800ca4c <__ieee754_powf+0x30>
 800cf90:	ff800000 	.word	0xff800000
 800cf94:	3f317218 	.word	0x3f317218
 800cf98:	3f317200 	.word	0x3f317200
 800cf9c:	35bfbe8c 	.word	0x35bfbe8c
 800cfa0:	b5ddea0e 	.word	0xb5ddea0e
 800cfa4:	3331bb4c 	.word	0x3331bb4c
 800cfa8:	388ab355 	.word	0x388ab355
 800cfac:	bb360b61 	.word	0xbb360b61
 800cfb0:	3e2aaaab 	.word	0x3e2aaaab
 800cfb4:	00000000 	.word	0x00000000

0800cfb8 <fabsf>:
 800cfb8:	ee10 3a10 	vmov	r3, s0
 800cfbc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cfc0:	ee00 3a10 	vmov	s0, r3
 800cfc4:	4770      	bx	lr
	...

0800cfc8 <scalbnf>:
 800cfc8:	ee10 3a10 	vmov	r3, s0
 800cfcc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800cfd0:	d02b      	beq.n	800d02a <scalbnf+0x62>
 800cfd2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800cfd6:	d302      	bcc.n	800cfde <scalbnf+0x16>
 800cfd8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cfdc:	4770      	bx	lr
 800cfde:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800cfe2:	d123      	bne.n	800d02c <scalbnf+0x64>
 800cfe4:	4b24      	ldr	r3, [pc, #144]	@ (800d078 <scalbnf+0xb0>)
 800cfe6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d07c <scalbnf+0xb4>
 800cfea:	4298      	cmp	r0, r3
 800cfec:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cff0:	db17      	blt.n	800d022 <scalbnf+0x5a>
 800cff2:	ee10 3a10 	vmov	r3, s0
 800cff6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cffa:	3a19      	subs	r2, #25
 800cffc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d000:	4288      	cmp	r0, r1
 800d002:	dd15      	ble.n	800d030 <scalbnf+0x68>
 800d004:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d080 <scalbnf+0xb8>
 800d008:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d084 <scalbnf+0xbc>
 800d00c:	ee10 3a10 	vmov	r3, s0
 800d010:	eeb0 7a67 	vmov.f32	s14, s15
 800d014:	2b00      	cmp	r3, #0
 800d016:	bfb8      	it	lt
 800d018:	eef0 7a66 	vmovlt.f32	s15, s13
 800d01c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d020:	4770      	bx	lr
 800d022:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d088 <scalbnf+0xc0>
 800d026:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d02a:	4770      	bx	lr
 800d02c:	0dd2      	lsrs	r2, r2, #23
 800d02e:	e7e5      	b.n	800cffc <scalbnf+0x34>
 800d030:	4410      	add	r0, r2
 800d032:	28fe      	cmp	r0, #254	@ 0xfe
 800d034:	dce6      	bgt.n	800d004 <scalbnf+0x3c>
 800d036:	2800      	cmp	r0, #0
 800d038:	dd06      	ble.n	800d048 <scalbnf+0x80>
 800d03a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d03e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d042:	ee00 3a10 	vmov	s0, r3
 800d046:	4770      	bx	lr
 800d048:	f110 0f16 	cmn.w	r0, #22
 800d04c:	da09      	bge.n	800d062 <scalbnf+0x9a>
 800d04e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d088 <scalbnf+0xc0>
 800d052:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d08c <scalbnf+0xc4>
 800d056:	ee10 3a10 	vmov	r3, s0
 800d05a:	eeb0 7a67 	vmov.f32	s14, s15
 800d05e:	2b00      	cmp	r3, #0
 800d060:	e7d9      	b.n	800d016 <scalbnf+0x4e>
 800d062:	3019      	adds	r0, #25
 800d064:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d068:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d06c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d090 <scalbnf+0xc8>
 800d070:	ee07 3a90 	vmov	s15, r3
 800d074:	e7d7      	b.n	800d026 <scalbnf+0x5e>
 800d076:	bf00      	nop
 800d078:	ffff3cb0 	.word	0xffff3cb0
 800d07c:	4c000000 	.word	0x4c000000
 800d080:	7149f2ca 	.word	0x7149f2ca
 800d084:	f149f2ca 	.word	0xf149f2ca
 800d088:	0da24260 	.word	0x0da24260
 800d08c:	8da24260 	.word	0x8da24260
 800d090:	33000000 	.word	0x33000000

0800d094 <with_errnof>:
 800d094:	b510      	push	{r4, lr}
 800d096:	ed2d 8b02 	vpush	{d8}
 800d09a:	eeb0 8a40 	vmov.f32	s16, s0
 800d09e:	4604      	mov	r4, r0
 800d0a0:	f001 fdee 	bl	800ec80 <__errno>
 800d0a4:	eeb0 0a48 	vmov.f32	s0, s16
 800d0a8:	ecbd 8b02 	vpop	{d8}
 800d0ac:	6004      	str	r4, [r0, #0]
 800d0ae:	bd10      	pop	{r4, pc}

0800d0b0 <xflowf>:
 800d0b0:	b130      	cbz	r0, 800d0c0 <xflowf+0x10>
 800d0b2:	eef1 7a40 	vneg.f32	s15, s0
 800d0b6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d0ba:	2022      	movs	r0, #34	@ 0x22
 800d0bc:	f7ff bfea 	b.w	800d094 <with_errnof>
 800d0c0:	eef0 7a40 	vmov.f32	s15, s0
 800d0c4:	e7f7      	b.n	800d0b6 <xflowf+0x6>
	...

0800d0c8 <__math_uflowf>:
 800d0c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d0d0 <__math_uflowf+0x8>
 800d0cc:	f7ff bff0 	b.w	800d0b0 <xflowf>
 800d0d0:	10000000 	.word	0x10000000

0800d0d4 <__math_oflowf>:
 800d0d4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d0dc <__math_oflowf+0x8>
 800d0d8:	f7ff bfea 	b.w	800d0b0 <xflowf>
 800d0dc:	70000000 	.word	0x70000000

0800d0e0 <__ieee754_sqrtf>:
 800d0e0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d0e4:	4770      	bx	lr

0800d0e6 <atof>:
 800d0e6:	2100      	movs	r1, #0
 800d0e8:	f000 bec6 	b.w	800de78 <strtod>

0800d0ec <atoi>:
 800d0ec:	220a      	movs	r2, #10
 800d0ee:	2100      	movs	r1, #0
 800d0f0:	f000 bf48 	b.w	800df84 <strtol>

0800d0f4 <malloc>:
 800d0f4:	4b02      	ldr	r3, [pc, #8]	@ (800d100 <malloc+0xc>)
 800d0f6:	4601      	mov	r1, r0
 800d0f8:	6818      	ldr	r0, [r3, #0]
 800d0fa:	f000 b82d 	b.w	800d158 <_malloc_r>
 800d0fe:	bf00      	nop
 800d100:	200001a4 	.word	0x200001a4

0800d104 <free>:
 800d104:	4b02      	ldr	r3, [pc, #8]	@ (800d110 <free+0xc>)
 800d106:	4601      	mov	r1, r0
 800d108:	6818      	ldr	r0, [r3, #0]
 800d10a:	f002 bc75 	b.w	800f9f8 <_free_r>
 800d10e:	bf00      	nop
 800d110:	200001a4 	.word	0x200001a4

0800d114 <sbrk_aligned>:
 800d114:	b570      	push	{r4, r5, r6, lr}
 800d116:	4e0f      	ldr	r6, [pc, #60]	@ (800d154 <sbrk_aligned+0x40>)
 800d118:	460c      	mov	r4, r1
 800d11a:	6831      	ldr	r1, [r6, #0]
 800d11c:	4605      	mov	r5, r0
 800d11e:	b911      	cbnz	r1, 800d126 <sbrk_aligned+0x12>
 800d120:	f001 fd8c 	bl	800ec3c <_sbrk_r>
 800d124:	6030      	str	r0, [r6, #0]
 800d126:	4621      	mov	r1, r4
 800d128:	4628      	mov	r0, r5
 800d12a:	f001 fd87 	bl	800ec3c <_sbrk_r>
 800d12e:	1c43      	adds	r3, r0, #1
 800d130:	d103      	bne.n	800d13a <sbrk_aligned+0x26>
 800d132:	f04f 34ff 	mov.w	r4, #4294967295
 800d136:	4620      	mov	r0, r4
 800d138:	bd70      	pop	{r4, r5, r6, pc}
 800d13a:	1cc4      	adds	r4, r0, #3
 800d13c:	f024 0403 	bic.w	r4, r4, #3
 800d140:	42a0      	cmp	r0, r4
 800d142:	d0f8      	beq.n	800d136 <sbrk_aligned+0x22>
 800d144:	1a21      	subs	r1, r4, r0
 800d146:	4628      	mov	r0, r5
 800d148:	f001 fd78 	bl	800ec3c <_sbrk_r>
 800d14c:	3001      	adds	r0, #1
 800d14e:	d1f2      	bne.n	800d136 <sbrk_aligned+0x22>
 800d150:	e7ef      	b.n	800d132 <sbrk_aligned+0x1e>
 800d152:	bf00      	nop
 800d154:	20000dac 	.word	0x20000dac

0800d158 <_malloc_r>:
 800d158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d15c:	1ccd      	adds	r5, r1, #3
 800d15e:	f025 0503 	bic.w	r5, r5, #3
 800d162:	3508      	adds	r5, #8
 800d164:	2d0c      	cmp	r5, #12
 800d166:	bf38      	it	cc
 800d168:	250c      	movcc	r5, #12
 800d16a:	2d00      	cmp	r5, #0
 800d16c:	4606      	mov	r6, r0
 800d16e:	db01      	blt.n	800d174 <_malloc_r+0x1c>
 800d170:	42a9      	cmp	r1, r5
 800d172:	d904      	bls.n	800d17e <_malloc_r+0x26>
 800d174:	230c      	movs	r3, #12
 800d176:	6033      	str	r3, [r6, #0]
 800d178:	2000      	movs	r0, #0
 800d17a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d17e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d254 <_malloc_r+0xfc>
 800d182:	f000 f869 	bl	800d258 <__malloc_lock>
 800d186:	f8d8 3000 	ldr.w	r3, [r8]
 800d18a:	461c      	mov	r4, r3
 800d18c:	bb44      	cbnz	r4, 800d1e0 <_malloc_r+0x88>
 800d18e:	4629      	mov	r1, r5
 800d190:	4630      	mov	r0, r6
 800d192:	f7ff ffbf 	bl	800d114 <sbrk_aligned>
 800d196:	1c43      	adds	r3, r0, #1
 800d198:	4604      	mov	r4, r0
 800d19a:	d158      	bne.n	800d24e <_malloc_r+0xf6>
 800d19c:	f8d8 4000 	ldr.w	r4, [r8]
 800d1a0:	4627      	mov	r7, r4
 800d1a2:	2f00      	cmp	r7, #0
 800d1a4:	d143      	bne.n	800d22e <_malloc_r+0xd6>
 800d1a6:	2c00      	cmp	r4, #0
 800d1a8:	d04b      	beq.n	800d242 <_malloc_r+0xea>
 800d1aa:	6823      	ldr	r3, [r4, #0]
 800d1ac:	4639      	mov	r1, r7
 800d1ae:	4630      	mov	r0, r6
 800d1b0:	eb04 0903 	add.w	r9, r4, r3
 800d1b4:	f001 fd42 	bl	800ec3c <_sbrk_r>
 800d1b8:	4581      	cmp	r9, r0
 800d1ba:	d142      	bne.n	800d242 <_malloc_r+0xea>
 800d1bc:	6821      	ldr	r1, [r4, #0]
 800d1be:	1a6d      	subs	r5, r5, r1
 800d1c0:	4629      	mov	r1, r5
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	f7ff ffa6 	bl	800d114 <sbrk_aligned>
 800d1c8:	3001      	adds	r0, #1
 800d1ca:	d03a      	beq.n	800d242 <_malloc_r+0xea>
 800d1cc:	6823      	ldr	r3, [r4, #0]
 800d1ce:	442b      	add	r3, r5
 800d1d0:	6023      	str	r3, [r4, #0]
 800d1d2:	f8d8 3000 	ldr.w	r3, [r8]
 800d1d6:	685a      	ldr	r2, [r3, #4]
 800d1d8:	bb62      	cbnz	r2, 800d234 <_malloc_r+0xdc>
 800d1da:	f8c8 7000 	str.w	r7, [r8]
 800d1de:	e00f      	b.n	800d200 <_malloc_r+0xa8>
 800d1e0:	6822      	ldr	r2, [r4, #0]
 800d1e2:	1b52      	subs	r2, r2, r5
 800d1e4:	d420      	bmi.n	800d228 <_malloc_r+0xd0>
 800d1e6:	2a0b      	cmp	r2, #11
 800d1e8:	d917      	bls.n	800d21a <_malloc_r+0xc2>
 800d1ea:	1961      	adds	r1, r4, r5
 800d1ec:	42a3      	cmp	r3, r4
 800d1ee:	6025      	str	r5, [r4, #0]
 800d1f0:	bf18      	it	ne
 800d1f2:	6059      	strne	r1, [r3, #4]
 800d1f4:	6863      	ldr	r3, [r4, #4]
 800d1f6:	bf08      	it	eq
 800d1f8:	f8c8 1000 	streq.w	r1, [r8]
 800d1fc:	5162      	str	r2, [r4, r5]
 800d1fe:	604b      	str	r3, [r1, #4]
 800d200:	4630      	mov	r0, r6
 800d202:	f000 f82f 	bl	800d264 <__malloc_unlock>
 800d206:	f104 000b 	add.w	r0, r4, #11
 800d20a:	1d23      	adds	r3, r4, #4
 800d20c:	f020 0007 	bic.w	r0, r0, #7
 800d210:	1ac2      	subs	r2, r0, r3
 800d212:	bf1c      	itt	ne
 800d214:	1a1b      	subne	r3, r3, r0
 800d216:	50a3      	strne	r3, [r4, r2]
 800d218:	e7af      	b.n	800d17a <_malloc_r+0x22>
 800d21a:	6862      	ldr	r2, [r4, #4]
 800d21c:	42a3      	cmp	r3, r4
 800d21e:	bf0c      	ite	eq
 800d220:	f8c8 2000 	streq.w	r2, [r8]
 800d224:	605a      	strne	r2, [r3, #4]
 800d226:	e7eb      	b.n	800d200 <_malloc_r+0xa8>
 800d228:	4623      	mov	r3, r4
 800d22a:	6864      	ldr	r4, [r4, #4]
 800d22c:	e7ae      	b.n	800d18c <_malloc_r+0x34>
 800d22e:	463c      	mov	r4, r7
 800d230:	687f      	ldr	r7, [r7, #4]
 800d232:	e7b6      	b.n	800d1a2 <_malloc_r+0x4a>
 800d234:	461a      	mov	r2, r3
 800d236:	685b      	ldr	r3, [r3, #4]
 800d238:	42a3      	cmp	r3, r4
 800d23a:	d1fb      	bne.n	800d234 <_malloc_r+0xdc>
 800d23c:	2300      	movs	r3, #0
 800d23e:	6053      	str	r3, [r2, #4]
 800d240:	e7de      	b.n	800d200 <_malloc_r+0xa8>
 800d242:	230c      	movs	r3, #12
 800d244:	6033      	str	r3, [r6, #0]
 800d246:	4630      	mov	r0, r6
 800d248:	f000 f80c 	bl	800d264 <__malloc_unlock>
 800d24c:	e794      	b.n	800d178 <_malloc_r+0x20>
 800d24e:	6005      	str	r5, [r0, #0]
 800d250:	e7d6      	b.n	800d200 <_malloc_r+0xa8>
 800d252:	bf00      	nop
 800d254:	20000db0 	.word	0x20000db0

0800d258 <__malloc_lock>:
 800d258:	4801      	ldr	r0, [pc, #4]	@ (800d260 <__malloc_lock+0x8>)
 800d25a:	f001 bd3c 	b.w	800ecd6 <__retarget_lock_acquire_recursive>
 800d25e:	bf00      	nop
 800d260:	20000ef4 	.word	0x20000ef4

0800d264 <__malloc_unlock>:
 800d264:	4801      	ldr	r0, [pc, #4]	@ (800d26c <__malloc_unlock+0x8>)
 800d266:	f001 bd37 	b.w	800ecd8 <__retarget_lock_release_recursive>
 800d26a:	bf00      	nop
 800d26c:	20000ef4 	.word	0x20000ef4

0800d270 <sulp>:
 800d270:	b570      	push	{r4, r5, r6, lr}
 800d272:	4604      	mov	r4, r0
 800d274:	460d      	mov	r5, r1
 800d276:	ec45 4b10 	vmov	d0, r4, r5
 800d27a:	4616      	mov	r6, r2
 800d27c:	f003 fabe 	bl	80107fc <__ulp>
 800d280:	ec51 0b10 	vmov	r0, r1, d0
 800d284:	b17e      	cbz	r6, 800d2a6 <sulp+0x36>
 800d286:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d28a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d28e:	2b00      	cmp	r3, #0
 800d290:	dd09      	ble.n	800d2a6 <sulp+0x36>
 800d292:	051b      	lsls	r3, r3, #20
 800d294:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d298:	2400      	movs	r4, #0
 800d29a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d29e:	4622      	mov	r2, r4
 800d2a0:	462b      	mov	r3, r5
 800d2a2:	f7f3 f9a9 	bl	80005f8 <__aeabi_dmul>
 800d2a6:	ec41 0b10 	vmov	d0, r0, r1
 800d2aa:	bd70      	pop	{r4, r5, r6, pc}
 800d2ac:	0000      	movs	r0, r0
	...

0800d2b0 <_strtod_l>:
 800d2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b4:	b09f      	sub	sp, #124	@ 0x7c
 800d2b6:	460c      	mov	r4, r1
 800d2b8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	921a      	str	r2, [sp, #104]	@ 0x68
 800d2be:	9005      	str	r0, [sp, #20]
 800d2c0:	f04f 0a00 	mov.w	sl, #0
 800d2c4:	f04f 0b00 	mov.w	fp, #0
 800d2c8:	460a      	mov	r2, r1
 800d2ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800d2cc:	7811      	ldrb	r1, [r2, #0]
 800d2ce:	292b      	cmp	r1, #43	@ 0x2b
 800d2d0:	d04a      	beq.n	800d368 <_strtod_l+0xb8>
 800d2d2:	d838      	bhi.n	800d346 <_strtod_l+0x96>
 800d2d4:	290d      	cmp	r1, #13
 800d2d6:	d832      	bhi.n	800d33e <_strtod_l+0x8e>
 800d2d8:	2908      	cmp	r1, #8
 800d2da:	d832      	bhi.n	800d342 <_strtod_l+0x92>
 800d2dc:	2900      	cmp	r1, #0
 800d2de:	d03b      	beq.n	800d358 <_strtod_l+0xa8>
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	920e      	str	r2, [sp, #56]	@ 0x38
 800d2e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d2e6:	782a      	ldrb	r2, [r5, #0]
 800d2e8:	2a30      	cmp	r2, #48	@ 0x30
 800d2ea:	f040 80b2 	bne.w	800d452 <_strtod_l+0x1a2>
 800d2ee:	786a      	ldrb	r2, [r5, #1]
 800d2f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d2f4:	2a58      	cmp	r2, #88	@ 0x58
 800d2f6:	d16e      	bne.n	800d3d6 <_strtod_l+0x126>
 800d2f8:	9302      	str	r3, [sp, #8]
 800d2fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2fc:	9301      	str	r3, [sp, #4]
 800d2fe:	ab1a      	add	r3, sp, #104	@ 0x68
 800d300:	9300      	str	r3, [sp, #0]
 800d302:	4a8f      	ldr	r2, [pc, #572]	@ (800d540 <_strtod_l+0x290>)
 800d304:	9805      	ldr	r0, [sp, #20]
 800d306:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d308:	a919      	add	r1, sp, #100	@ 0x64
 800d30a:	f002 fc27 	bl	800fb5c <__gethex>
 800d30e:	f010 060f 	ands.w	r6, r0, #15
 800d312:	4604      	mov	r4, r0
 800d314:	d005      	beq.n	800d322 <_strtod_l+0x72>
 800d316:	2e06      	cmp	r6, #6
 800d318:	d128      	bne.n	800d36c <_strtod_l+0xbc>
 800d31a:	3501      	adds	r5, #1
 800d31c:	2300      	movs	r3, #0
 800d31e:	9519      	str	r5, [sp, #100]	@ 0x64
 800d320:	930e      	str	r3, [sp, #56]	@ 0x38
 800d322:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d324:	2b00      	cmp	r3, #0
 800d326:	f040 858e 	bne.w	800de46 <_strtod_l+0xb96>
 800d32a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d32c:	b1cb      	cbz	r3, 800d362 <_strtod_l+0xb2>
 800d32e:	4652      	mov	r2, sl
 800d330:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d334:	ec43 2b10 	vmov	d0, r2, r3
 800d338:	b01f      	add	sp, #124	@ 0x7c
 800d33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d33e:	2920      	cmp	r1, #32
 800d340:	d1ce      	bne.n	800d2e0 <_strtod_l+0x30>
 800d342:	3201      	adds	r2, #1
 800d344:	e7c1      	b.n	800d2ca <_strtod_l+0x1a>
 800d346:	292d      	cmp	r1, #45	@ 0x2d
 800d348:	d1ca      	bne.n	800d2e0 <_strtod_l+0x30>
 800d34a:	2101      	movs	r1, #1
 800d34c:	910e      	str	r1, [sp, #56]	@ 0x38
 800d34e:	1c51      	adds	r1, r2, #1
 800d350:	9119      	str	r1, [sp, #100]	@ 0x64
 800d352:	7852      	ldrb	r2, [r2, #1]
 800d354:	2a00      	cmp	r2, #0
 800d356:	d1c5      	bne.n	800d2e4 <_strtod_l+0x34>
 800d358:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d35a:	9419      	str	r4, [sp, #100]	@ 0x64
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	f040 8570 	bne.w	800de42 <_strtod_l+0xb92>
 800d362:	4652      	mov	r2, sl
 800d364:	465b      	mov	r3, fp
 800d366:	e7e5      	b.n	800d334 <_strtod_l+0x84>
 800d368:	2100      	movs	r1, #0
 800d36a:	e7ef      	b.n	800d34c <_strtod_l+0x9c>
 800d36c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d36e:	b13a      	cbz	r2, 800d380 <_strtod_l+0xd0>
 800d370:	2135      	movs	r1, #53	@ 0x35
 800d372:	a81c      	add	r0, sp, #112	@ 0x70
 800d374:	f003 fb3c 	bl	80109f0 <__copybits>
 800d378:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d37a:	9805      	ldr	r0, [sp, #20]
 800d37c:	f002 ff12 	bl	80101a4 <_Bfree>
 800d380:	3e01      	subs	r6, #1
 800d382:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d384:	2e04      	cmp	r6, #4
 800d386:	d806      	bhi.n	800d396 <_strtod_l+0xe6>
 800d388:	e8df f006 	tbb	[pc, r6]
 800d38c:	201d0314 	.word	0x201d0314
 800d390:	14          	.byte	0x14
 800d391:	00          	.byte	0x00
 800d392:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d396:	05e1      	lsls	r1, r4, #23
 800d398:	bf48      	it	mi
 800d39a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d39e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3a2:	0d1b      	lsrs	r3, r3, #20
 800d3a4:	051b      	lsls	r3, r3, #20
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d1bb      	bne.n	800d322 <_strtod_l+0x72>
 800d3aa:	f001 fc69 	bl	800ec80 <__errno>
 800d3ae:	2322      	movs	r3, #34	@ 0x22
 800d3b0:	6003      	str	r3, [r0, #0]
 800d3b2:	e7b6      	b.n	800d322 <_strtod_l+0x72>
 800d3b4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d3b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d3bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d3c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d3c4:	e7e7      	b.n	800d396 <_strtod_l+0xe6>
 800d3c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d548 <_strtod_l+0x298>
 800d3ca:	e7e4      	b.n	800d396 <_strtod_l+0xe6>
 800d3cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d3d0:	f04f 3aff 	mov.w	sl, #4294967295
 800d3d4:	e7df      	b.n	800d396 <_strtod_l+0xe6>
 800d3d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d3d8:	1c5a      	adds	r2, r3, #1
 800d3da:	9219      	str	r2, [sp, #100]	@ 0x64
 800d3dc:	785b      	ldrb	r3, [r3, #1]
 800d3de:	2b30      	cmp	r3, #48	@ 0x30
 800d3e0:	d0f9      	beq.n	800d3d6 <_strtod_l+0x126>
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d09d      	beq.n	800d322 <_strtod_l+0x72>
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	2700      	movs	r7, #0
 800d3ea:	9308      	str	r3, [sp, #32]
 800d3ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d3ee:	930c      	str	r3, [sp, #48]	@ 0x30
 800d3f0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d3f2:	46b9      	mov	r9, r7
 800d3f4:	220a      	movs	r2, #10
 800d3f6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d3f8:	7805      	ldrb	r5, [r0, #0]
 800d3fa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d3fe:	b2d9      	uxtb	r1, r3
 800d400:	2909      	cmp	r1, #9
 800d402:	d928      	bls.n	800d456 <_strtod_l+0x1a6>
 800d404:	494f      	ldr	r1, [pc, #316]	@ (800d544 <_strtod_l+0x294>)
 800d406:	2201      	movs	r2, #1
 800d408:	f001 fb5f 	bl	800eaca <strncmp>
 800d40c:	2800      	cmp	r0, #0
 800d40e:	d032      	beq.n	800d476 <_strtod_l+0x1c6>
 800d410:	2000      	movs	r0, #0
 800d412:	462a      	mov	r2, r5
 800d414:	900a      	str	r0, [sp, #40]	@ 0x28
 800d416:	464d      	mov	r5, r9
 800d418:	4603      	mov	r3, r0
 800d41a:	2a65      	cmp	r2, #101	@ 0x65
 800d41c:	d001      	beq.n	800d422 <_strtod_l+0x172>
 800d41e:	2a45      	cmp	r2, #69	@ 0x45
 800d420:	d114      	bne.n	800d44c <_strtod_l+0x19c>
 800d422:	b91d      	cbnz	r5, 800d42c <_strtod_l+0x17c>
 800d424:	9a08      	ldr	r2, [sp, #32]
 800d426:	4302      	orrs	r2, r0
 800d428:	d096      	beq.n	800d358 <_strtod_l+0xa8>
 800d42a:	2500      	movs	r5, #0
 800d42c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d42e:	1c62      	adds	r2, r4, #1
 800d430:	9219      	str	r2, [sp, #100]	@ 0x64
 800d432:	7862      	ldrb	r2, [r4, #1]
 800d434:	2a2b      	cmp	r2, #43	@ 0x2b
 800d436:	d07a      	beq.n	800d52e <_strtod_l+0x27e>
 800d438:	2a2d      	cmp	r2, #45	@ 0x2d
 800d43a:	d07e      	beq.n	800d53a <_strtod_l+0x28a>
 800d43c:	f04f 0c00 	mov.w	ip, #0
 800d440:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d444:	2909      	cmp	r1, #9
 800d446:	f240 8085 	bls.w	800d554 <_strtod_l+0x2a4>
 800d44a:	9419      	str	r4, [sp, #100]	@ 0x64
 800d44c:	f04f 0800 	mov.w	r8, #0
 800d450:	e0a5      	b.n	800d59e <_strtod_l+0x2ee>
 800d452:	2300      	movs	r3, #0
 800d454:	e7c8      	b.n	800d3e8 <_strtod_l+0x138>
 800d456:	f1b9 0f08 	cmp.w	r9, #8
 800d45a:	bfd8      	it	le
 800d45c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d45e:	f100 0001 	add.w	r0, r0, #1
 800d462:	bfda      	itte	le
 800d464:	fb02 3301 	mlale	r3, r2, r1, r3
 800d468:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d46a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d46e:	f109 0901 	add.w	r9, r9, #1
 800d472:	9019      	str	r0, [sp, #100]	@ 0x64
 800d474:	e7bf      	b.n	800d3f6 <_strtod_l+0x146>
 800d476:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d478:	1c5a      	adds	r2, r3, #1
 800d47a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d47c:	785a      	ldrb	r2, [r3, #1]
 800d47e:	f1b9 0f00 	cmp.w	r9, #0
 800d482:	d03b      	beq.n	800d4fc <_strtod_l+0x24c>
 800d484:	900a      	str	r0, [sp, #40]	@ 0x28
 800d486:	464d      	mov	r5, r9
 800d488:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d48c:	2b09      	cmp	r3, #9
 800d48e:	d912      	bls.n	800d4b6 <_strtod_l+0x206>
 800d490:	2301      	movs	r3, #1
 800d492:	e7c2      	b.n	800d41a <_strtod_l+0x16a>
 800d494:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d496:	1c5a      	adds	r2, r3, #1
 800d498:	9219      	str	r2, [sp, #100]	@ 0x64
 800d49a:	785a      	ldrb	r2, [r3, #1]
 800d49c:	3001      	adds	r0, #1
 800d49e:	2a30      	cmp	r2, #48	@ 0x30
 800d4a0:	d0f8      	beq.n	800d494 <_strtod_l+0x1e4>
 800d4a2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d4a6:	2b08      	cmp	r3, #8
 800d4a8:	f200 84d2 	bhi.w	800de50 <_strtod_l+0xba0>
 800d4ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d4ae:	900a      	str	r0, [sp, #40]	@ 0x28
 800d4b0:	2000      	movs	r0, #0
 800d4b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800d4b4:	4605      	mov	r5, r0
 800d4b6:	3a30      	subs	r2, #48	@ 0x30
 800d4b8:	f100 0301 	add.w	r3, r0, #1
 800d4bc:	d018      	beq.n	800d4f0 <_strtod_l+0x240>
 800d4be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4c0:	4419      	add	r1, r3
 800d4c2:	910a      	str	r1, [sp, #40]	@ 0x28
 800d4c4:	462e      	mov	r6, r5
 800d4c6:	f04f 0e0a 	mov.w	lr, #10
 800d4ca:	1c71      	adds	r1, r6, #1
 800d4cc:	eba1 0c05 	sub.w	ip, r1, r5
 800d4d0:	4563      	cmp	r3, ip
 800d4d2:	dc15      	bgt.n	800d500 <_strtod_l+0x250>
 800d4d4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d4d8:	182b      	adds	r3, r5, r0
 800d4da:	2b08      	cmp	r3, #8
 800d4dc:	f105 0501 	add.w	r5, r5, #1
 800d4e0:	4405      	add	r5, r0
 800d4e2:	dc1a      	bgt.n	800d51a <_strtod_l+0x26a>
 800d4e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d4e6:	230a      	movs	r3, #10
 800d4e8:	fb03 2301 	mla	r3, r3, r1, r2
 800d4ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d4f2:	1c51      	adds	r1, r2, #1
 800d4f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800d4f6:	7852      	ldrb	r2, [r2, #1]
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	e7c5      	b.n	800d488 <_strtod_l+0x1d8>
 800d4fc:	4648      	mov	r0, r9
 800d4fe:	e7ce      	b.n	800d49e <_strtod_l+0x1ee>
 800d500:	2e08      	cmp	r6, #8
 800d502:	dc05      	bgt.n	800d510 <_strtod_l+0x260>
 800d504:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d506:	fb0e f606 	mul.w	r6, lr, r6
 800d50a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d50c:	460e      	mov	r6, r1
 800d50e:	e7dc      	b.n	800d4ca <_strtod_l+0x21a>
 800d510:	2910      	cmp	r1, #16
 800d512:	bfd8      	it	le
 800d514:	fb0e f707 	mulle.w	r7, lr, r7
 800d518:	e7f8      	b.n	800d50c <_strtod_l+0x25c>
 800d51a:	2b0f      	cmp	r3, #15
 800d51c:	bfdc      	itt	le
 800d51e:	230a      	movle	r3, #10
 800d520:	fb03 2707 	mlale	r7, r3, r7, r2
 800d524:	e7e3      	b.n	800d4ee <_strtod_l+0x23e>
 800d526:	2300      	movs	r3, #0
 800d528:	930a      	str	r3, [sp, #40]	@ 0x28
 800d52a:	2301      	movs	r3, #1
 800d52c:	e77a      	b.n	800d424 <_strtod_l+0x174>
 800d52e:	f04f 0c00 	mov.w	ip, #0
 800d532:	1ca2      	adds	r2, r4, #2
 800d534:	9219      	str	r2, [sp, #100]	@ 0x64
 800d536:	78a2      	ldrb	r2, [r4, #2]
 800d538:	e782      	b.n	800d440 <_strtod_l+0x190>
 800d53a:	f04f 0c01 	mov.w	ip, #1
 800d53e:	e7f8      	b.n	800d532 <_strtod_l+0x282>
 800d540:	080117d4 	.word	0x080117d4
 800d544:	08011594 	.word	0x08011594
 800d548:	7ff00000 	.word	0x7ff00000
 800d54c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d54e:	1c51      	adds	r1, r2, #1
 800d550:	9119      	str	r1, [sp, #100]	@ 0x64
 800d552:	7852      	ldrb	r2, [r2, #1]
 800d554:	2a30      	cmp	r2, #48	@ 0x30
 800d556:	d0f9      	beq.n	800d54c <_strtod_l+0x29c>
 800d558:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d55c:	2908      	cmp	r1, #8
 800d55e:	f63f af75 	bhi.w	800d44c <_strtod_l+0x19c>
 800d562:	3a30      	subs	r2, #48	@ 0x30
 800d564:	9209      	str	r2, [sp, #36]	@ 0x24
 800d566:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d568:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d56a:	f04f 080a 	mov.w	r8, #10
 800d56e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d570:	1c56      	adds	r6, r2, #1
 800d572:	9619      	str	r6, [sp, #100]	@ 0x64
 800d574:	7852      	ldrb	r2, [r2, #1]
 800d576:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d57a:	f1be 0f09 	cmp.w	lr, #9
 800d57e:	d939      	bls.n	800d5f4 <_strtod_l+0x344>
 800d580:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d582:	1a76      	subs	r6, r6, r1
 800d584:	2e08      	cmp	r6, #8
 800d586:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d58a:	dc03      	bgt.n	800d594 <_strtod_l+0x2e4>
 800d58c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d58e:	4588      	cmp	r8, r1
 800d590:	bfa8      	it	ge
 800d592:	4688      	movge	r8, r1
 800d594:	f1bc 0f00 	cmp.w	ip, #0
 800d598:	d001      	beq.n	800d59e <_strtod_l+0x2ee>
 800d59a:	f1c8 0800 	rsb	r8, r8, #0
 800d59e:	2d00      	cmp	r5, #0
 800d5a0:	d14e      	bne.n	800d640 <_strtod_l+0x390>
 800d5a2:	9908      	ldr	r1, [sp, #32]
 800d5a4:	4308      	orrs	r0, r1
 800d5a6:	f47f aebc 	bne.w	800d322 <_strtod_l+0x72>
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	f47f aed4 	bne.w	800d358 <_strtod_l+0xa8>
 800d5b0:	2a69      	cmp	r2, #105	@ 0x69
 800d5b2:	d028      	beq.n	800d606 <_strtod_l+0x356>
 800d5b4:	dc25      	bgt.n	800d602 <_strtod_l+0x352>
 800d5b6:	2a49      	cmp	r2, #73	@ 0x49
 800d5b8:	d025      	beq.n	800d606 <_strtod_l+0x356>
 800d5ba:	2a4e      	cmp	r2, #78	@ 0x4e
 800d5bc:	f47f aecc 	bne.w	800d358 <_strtod_l+0xa8>
 800d5c0:	499a      	ldr	r1, [pc, #616]	@ (800d82c <_strtod_l+0x57c>)
 800d5c2:	a819      	add	r0, sp, #100	@ 0x64
 800d5c4:	f002 fcec 	bl	800ffa0 <__match>
 800d5c8:	2800      	cmp	r0, #0
 800d5ca:	f43f aec5 	beq.w	800d358 <_strtod_l+0xa8>
 800d5ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	2b28      	cmp	r3, #40	@ 0x28
 800d5d4:	d12e      	bne.n	800d634 <_strtod_l+0x384>
 800d5d6:	4996      	ldr	r1, [pc, #600]	@ (800d830 <_strtod_l+0x580>)
 800d5d8:	aa1c      	add	r2, sp, #112	@ 0x70
 800d5da:	a819      	add	r0, sp, #100	@ 0x64
 800d5dc:	f002 fcf4 	bl	800ffc8 <__hexnan>
 800d5e0:	2805      	cmp	r0, #5
 800d5e2:	d127      	bne.n	800d634 <_strtod_l+0x384>
 800d5e4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d5e6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d5ea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d5ee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d5f2:	e696      	b.n	800d322 <_strtod_l+0x72>
 800d5f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d5f6:	fb08 2101 	mla	r1, r8, r1, r2
 800d5fa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d5fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800d600:	e7b5      	b.n	800d56e <_strtod_l+0x2be>
 800d602:	2a6e      	cmp	r2, #110	@ 0x6e
 800d604:	e7da      	b.n	800d5bc <_strtod_l+0x30c>
 800d606:	498b      	ldr	r1, [pc, #556]	@ (800d834 <_strtod_l+0x584>)
 800d608:	a819      	add	r0, sp, #100	@ 0x64
 800d60a:	f002 fcc9 	bl	800ffa0 <__match>
 800d60e:	2800      	cmp	r0, #0
 800d610:	f43f aea2 	beq.w	800d358 <_strtod_l+0xa8>
 800d614:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d616:	4988      	ldr	r1, [pc, #544]	@ (800d838 <_strtod_l+0x588>)
 800d618:	3b01      	subs	r3, #1
 800d61a:	a819      	add	r0, sp, #100	@ 0x64
 800d61c:	9319      	str	r3, [sp, #100]	@ 0x64
 800d61e:	f002 fcbf 	bl	800ffa0 <__match>
 800d622:	b910      	cbnz	r0, 800d62a <_strtod_l+0x37a>
 800d624:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d626:	3301      	adds	r3, #1
 800d628:	9319      	str	r3, [sp, #100]	@ 0x64
 800d62a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d848 <_strtod_l+0x598>
 800d62e:	f04f 0a00 	mov.w	sl, #0
 800d632:	e676      	b.n	800d322 <_strtod_l+0x72>
 800d634:	4881      	ldr	r0, [pc, #516]	@ (800d83c <_strtod_l+0x58c>)
 800d636:	f001 fb5f 	bl	800ecf8 <nan>
 800d63a:	ec5b ab10 	vmov	sl, fp, d0
 800d63e:	e670      	b.n	800d322 <_strtod_l+0x72>
 800d640:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d642:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d644:	eba8 0303 	sub.w	r3, r8, r3
 800d648:	f1b9 0f00 	cmp.w	r9, #0
 800d64c:	bf08      	it	eq
 800d64e:	46a9      	moveq	r9, r5
 800d650:	2d10      	cmp	r5, #16
 800d652:	9309      	str	r3, [sp, #36]	@ 0x24
 800d654:	462c      	mov	r4, r5
 800d656:	bfa8      	it	ge
 800d658:	2410      	movge	r4, #16
 800d65a:	f7f2 ff53 	bl	8000504 <__aeabi_ui2d>
 800d65e:	2d09      	cmp	r5, #9
 800d660:	4682      	mov	sl, r0
 800d662:	468b      	mov	fp, r1
 800d664:	dc13      	bgt.n	800d68e <_strtod_l+0x3de>
 800d666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d668:	2b00      	cmp	r3, #0
 800d66a:	f43f ae5a 	beq.w	800d322 <_strtod_l+0x72>
 800d66e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d670:	dd78      	ble.n	800d764 <_strtod_l+0x4b4>
 800d672:	2b16      	cmp	r3, #22
 800d674:	dc5f      	bgt.n	800d736 <_strtod_l+0x486>
 800d676:	4972      	ldr	r1, [pc, #456]	@ (800d840 <_strtod_l+0x590>)
 800d678:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d67c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d680:	4652      	mov	r2, sl
 800d682:	465b      	mov	r3, fp
 800d684:	f7f2 ffb8 	bl	80005f8 <__aeabi_dmul>
 800d688:	4682      	mov	sl, r0
 800d68a:	468b      	mov	fp, r1
 800d68c:	e649      	b.n	800d322 <_strtod_l+0x72>
 800d68e:	4b6c      	ldr	r3, [pc, #432]	@ (800d840 <_strtod_l+0x590>)
 800d690:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d694:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d698:	f7f2 ffae 	bl	80005f8 <__aeabi_dmul>
 800d69c:	4682      	mov	sl, r0
 800d69e:	4638      	mov	r0, r7
 800d6a0:	468b      	mov	fp, r1
 800d6a2:	f7f2 ff2f 	bl	8000504 <__aeabi_ui2d>
 800d6a6:	4602      	mov	r2, r0
 800d6a8:	460b      	mov	r3, r1
 800d6aa:	4650      	mov	r0, sl
 800d6ac:	4659      	mov	r1, fp
 800d6ae:	f7f2 fded 	bl	800028c <__adddf3>
 800d6b2:	2d0f      	cmp	r5, #15
 800d6b4:	4682      	mov	sl, r0
 800d6b6:	468b      	mov	fp, r1
 800d6b8:	ddd5      	ble.n	800d666 <_strtod_l+0x3b6>
 800d6ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6bc:	1b2c      	subs	r4, r5, r4
 800d6be:	441c      	add	r4, r3
 800d6c0:	2c00      	cmp	r4, #0
 800d6c2:	f340 8093 	ble.w	800d7ec <_strtod_l+0x53c>
 800d6c6:	f014 030f 	ands.w	r3, r4, #15
 800d6ca:	d00a      	beq.n	800d6e2 <_strtod_l+0x432>
 800d6cc:	495c      	ldr	r1, [pc, #368]	@ (800d840 <_strtod_l+0x590>)
 800d6ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d6d2:	4652      	mov	r2, sl
 800d6d4:	465b      	mov	r3, fp
 800d6d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6da:	f7f2 ff8d 	bl	80005f8 <__aeabi_dmul>
 800d6de:	4682      	mov	sl, r0
 800d6e0:	468b      	mov	fp, r1
 800d6e2:	f034 040f 	bics.w	r4, r4, #15
 800d6e6:	d073      	beq.n	800d7d0 <_strtod_l+0x520>
 800d6e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d6ec:	dd49      	ble.n	800d782 <_strtod_l+0x4d2>
 800d6ee:	2400      	movs	r4, #0
 800d6f0:	46a0      	mov	r8, r4
 800d6f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d6f4:	46a1      	mov	r9, r4
 800d6f6:	9a05      	ldr	r2, [sp, #20]
 800d6f8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d848 <_strtod_l+0x598>
 800d6fc:	2322      	movs	r3, #34	@ 0x22
 800d6fe:	6013      	str	r3, [r2, #0]
 800d700:	f04f 0a00 	mov.w	sl, #0
 800d704:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d706:	2b00      	cmp	r3, #0
 800d708:	f43f ae0b 	beq.w	800d322 <_strtod_l+0x72>
 800d70c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d70e:	9805      	ldr	r0, [sp, #20]
 800d710:	f002 fd48 	bl	80101a4 <_Bfree>
 800d714:	9805      	ldr	r0, [sp, #20]
 800d716:	4649      	mov	r1, r9
 800d718:	f002 fd44 	bl	80101a4 <_Bfree>
 800d71c:	9805      	ldr	r0, [sp, #20]
 800d71e:	4641      	mov	r1, r8
 800d720:	f002 fd40 	bl	80101a4 <_Bfree>
 800d724:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d726:	9805      	ldr	r0, [sp, #20]
 800d728:	f002 fd3c 	bl	80101a4 <_Bfree>
 800d72c:	9805      	ldr	r0, [sp, #20]
 800d72e:	4621      	mov	r1, r4
 800d730:	f002 fd38 	bl	80101a4 <_Bfree>
 800d734:	e5f5      	b.n	800d322 <_strtod_l+0x72>
 800d736:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d738:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d73c:	4293      	cmp	r3, r2
 800d73e:	dbbc      	blt.n	800d6ba <_strtod_l+0x40a>
 800d740:	4c3f      	ldr	r4, [pc, #252]	@ (800d840 <_strtod_l+0x590>)
 800d742:	f1c5 050f 	rsb	r5, r5, #15
 800d746:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d74a:	4652      	mov	r2, sl
 800d74c:	465b      	mov	r3, fp
 800d74e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d752:	f7f2 ff51 	bl	80005f8 <__aeabi_dmul>
 800d756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d758:	1b5d      	subs	r5, r3, r5
 800d75a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d75e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d762:	e78f      	b.n	800d684 <_strtod_l+0x3d4>
 800d764:	3316      	adds	r3, #22
 800d766:	dba8      	blt.n	800d6ba <_strtod_l+0x40a>
 800d768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d76a:	eba3 0808 	sub.w	r8, r3, r8
 800d76e:	4b34      	ldr	r3, [pc, #208]	@ (800d840 <_strtod_l+0x590>)
 800d770:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d774:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d778:	4650      	mov	r0, sl
 800d77a:	4659      	mov	r1, fp
 800d77c:	f7f3 f866 	bl	800084c <__aeabi_ddiv>
 800d780:	e782      	b.n	800d688 <_strtod_l+0x3d8>
 800d782:	2300      	movs	r3, #0
 800d784:	4f2f      	ldr	r7, [pc, #188]	@ (800d844 <_strtod_l+0x594>)
 800d786:	1124      	asrs	r4, r4, #4
 800d788:	4650      	mov	r0, sl
 800d78a:	4659      	mov	r1, fp
 800d78c:	461e      	mov	r6, r3
 800d78e:	2c01      	cmp	r4, #1
 800d790:	dc21      	bgt.n	800d7d6 <_strtod_l+0x526>
 800d792:	b10b      	cbz	r3, 800d798 <_strtod_l+0x4e8>
 800d794:	4682      	mov	sl, r0
 800d796:	468b      	mov	fp, r1
 800d798:	492a      	ldr	r1, [pc, #168]	@ (800d844 <_strtod_l+0x594>)
 800d79a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d79e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d7a2:	4652      	mov	r2, sl
 800d7a4:	465b      	mov	r3, fp
 800d7a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d7aa:	f7f2 ff25 	bl	80005f8 <__aeabi_dmul>
 800d7ae:	4b26      	ldr	r3, [pc, #152]	@ (800d848 <_strtod_l+0x598>)
 800d7b0:	460a      	mov	r2, r1
 800d7b2:	400b      	ands	r3, r1
 800d7b4:	4925      	ldr	r1, [pc, #148]	@ (800d84c <_strtod_l+0x59c>)
 800d7b6:	428b      	cmp	r3, r1
 800d7b8:	4682      	mov	sl, r0
 800d7ba:	d898      	bhi.n	800d6ee <_strtod_l+0x43e>
 800d7bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d7c0:	428b      	cmp	r3, r1
 800d7c2:	bf86      	itte	hi
 800d7c4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d850 <_strtod_l+0x5a0>
 800d7c8:	f04f 3aff 	movhi.w	sl, #4294967295
 800d7cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	9308      	str	r3, [sp, #32]
 800d7d4:	e076      	b.n	800d8c4 <_strtod_l+0x614>
 800d7d6:	07e2      	lsls	r2, r4, #31
 800d7d8:	d504      	bpl.n	800d7e4 <_strtod_l+0x534>
 800d7da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d7de:	f7f2 ff0b 	bl	80005f8 <__aeabi_dmul>
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	3601      	adds	r6, #1
 800d7e6:	1064      	asrs	r4, r4, #1
 800d7e8:	3708      	adds	r7, #8
 800d7ea:	e7d0      	b.n	800d78e <_strtod_l+0x4de>
 800d7ec:	d0f0      	beq.n	800d7d0 <_strtod_l+0x520>
 800d7ee:	4264      	negs	r4, r4
 800d7f0:	f014 020f 	ands.w	r2, r4, #15
 800d7f4:	d00a      	beq.n	800d80c <_strtod_l+0x55c>
 800d7f6:	4b12      	ldr	r3, [pc, #72]	@ (800d840 <_strtod_l+0x590>)
 800d7f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d7fc:	4650      	mov	r0, sl
 800d7fe:	4659      	mov	r1, fp
 800d800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d804:	f7f3 f822 	bl	800084c <__aeabi_ddiv>
 800d808:	4682      	mov	sl, r0
 800d80a:	468b      	mov	fp, r1
 800d80c:	1124      	asrs	r4, r4, #4
 800d80e:	d0df      	beq.n	800d7d0 <_strtod_l+0x520>
 800d810:	2c1f      	cmp	r4, #31
 800d812:	dd1f      	ble.n	800d854 <_strtod_l+0x5a4>
 800d814:	2400      	movs	r4, #0
 800d816:	46a0      	mov	r8, r4
 800d818:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d81a:	46a1      	mov	r9, r4
 800d81c:	9a05      	ldr	r2, [sp, #20]
 800d81e:	2322      	movs	r3, #34	@ 0x22
 800d820:	f04f 0a00 	mov.w	sl, #0
 800d824:	f04f 0b00 	mov.w	fp, #0
 800d828:	6013      	str	r3, [r2, #0]
 800d82a:	e76b      	b.n	800d704 <_strtod_l+0x454>
 800d82c:	080115a3 	.word	0x080115a3
 800d830:	080117c0 	.word	0x080117c0
 800d834:	0801159b 	.word	0x0801159b
 800d838:	08011682 	.word	0x08011682
 800d83c:	0801167e 	.word	0x0801167e
 800d840:	08011948 	.word	0x08011948
 800d844:	08011920 	.word	0x08011920
 800d848:	7ff00000 	.word	0x7ff00000
 800d84c:	7ca00000 	.word	0x7ca00000
 800d850:	7fefffff 	.word	0x7fefffff
 800d854:	f014 0310 	ands.w	r3, r4, #16
 800d858:	bf18      	it	ne
 800d85a:	236a      	movne	r3, #106	@ 0x6a
 800d85c:	4ea9      	ldr	r6, [pc, #676]	@ (800db04 <_strtod_l+0x854>)
 800d85e:	9308      	str	r3, [sp, #32]
 800d860:	4650      	mov	r0, sl
 800d862:	4659      	mov	r1, fp
 800d864:	2300      	movs	r3, #0
 800d866:	07e7      	lsls	r7, r4, #31
 800d868:	d504      	bpl.n	800d874 <_strtod_l+0x5c4>
 800d86a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d86e:	f7f2 fec3 	bl	80005f8 <__aeabi_dmul>
 800d872:	2301      	movs	r3, #1
 800d874:	1064      	asrs	r4, r4, #1
 800d876:	f106 0608 	add.w	r6, r6, #8
 800d87a:	d1f4      	bne.n	800d866 <_strtod_l+0x5b6>
 800d87c:	b10b      	cbz	r3, 800d882 <_strtod_l+0x5d2>
 800d87e:	4682      	mov	sl, r0
 800d880:	468b      	mov	fp, r1
 800d882:	9b08      	ldr	r3, [sp, #32]
 800d884:	b1b3      	cbz	r3, 800d8b4 <_strtod_l+0x604>
 800d886:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d88a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d88e:	2b00      	cmp	r3, #0
 800d890:	4659      	mov	r1, fp
 800d892:	dd0f      	ble.n	800d8b4 <_strtod_l+0x604>
 800d894:	2b1f      	cmp	r3, #31
 800d896:	dd56      	ble.n	800d946 <_strtod_l+0x696>
 800d898:	2b34      	cmp	r3, #52	@ 0x34
 800d89a:	bfde      	ittt	le
 800d89c:	f04f 33ff 	movle.w	r3, #4294967295
 800d8a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d8a4:	4093      	lslle	r3, r2
 800d8a6:	f04f 0a00 	mov.w	sl, #0
 800d8aa:	bfcc      	ite	gt
 800d8ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d8b0:	ea03 0b01 	andle.w	fp, r3, r1
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	4650      	mov	r0, sl
 800d8ba:	4659      	mov	r1, fp
 800d8bc:	f7f3 f904 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8c0:	2800      	cmp	r0, #0
 800d8c2:	d1a7      	bne.n	800d814 <_strtod_l+0x564>
 800d8c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d8c6:	9300      	str	r3, [sp, #0]
 800d8c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d8ca:	9805      	ldr	r0, [sp, #20]
 800d8cc:	462b      	mov	r3, r5
 800d8ce:	464a      	mov	r2, r9
 800d8d0:	f002 fcd0 	bl	8010274 <__s2b>
 800d8d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d8d6:	2800      	cmp	r0, #0
 800d8d8:	f43f af09 	beq.w	800d6ee <_strtod_l+0x43e>
 800d8dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8e0:	2a00      	cmp	r2, #0
 800d8e2:	eba3 0308 	sub.w	r3, r3, r8
 800d8e6:	bfa8      	it	ge
 800d8e8:	2300      	movge	r3, #0
 800d8ea:	9312      	str	r3, [sp, #72]	@ 0x48
 800d8ec:	2400      	movs	r4, #0
 800d8ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d8f2:	9316      	str	r3, [sp, #88]	@ 0x58
 800d8f4:	46a0      	mov	r8, r4
 800d8f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d8f8:	9805      	ldr	r0, [sp, #20]
 800d8fa:	6859      	ldr	r1, [r3, #4]
 800d8fc:	f002 fc12 	bl	8010124 <_Balloc>
 800d900:	4681      	mov	r9, r0
 800d902:	2800      	cmp	r0, #0
 800d904:	f43f aef7 	beq.w	800d6f6 <_strtod_l+0x446>
 800d908:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d90a:	691a      	ldr	r2, [r3, #16]
 800d90c:	3202      	adds	r2, #2
 800d90e:	f103 010c 	add.w	r1, r3, #12
 800d912:	0092      	lsls	r2, r2, #2
 800d914:	300c      	adds	r0, #12
 800d916:	f001 f9e0 	bl	800ecda <memcpy>
 800d91a:	ec4b ab10 	vmov	d0, sl, fp
 800d91e:	9805      	ldr	r0, [sp, #20]
 800d920:	aa1c      	add	r2, sp, #112	@ 0x70
 800d922:	a91b      	add	r1, sp, #108	@ 0x6c
 800d924:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d928:	f002 ffd8 	bl	80108dc <__d2b>
 800d92c:	901a      	str	r0, [sp, #104]	@ 0x68
 800d92e:	2800      	cmp	r0, #0
 800d930:	f43f aee1 	beq.w	800d6f6 <_strtod_l+0x446>
 800d934:	9805      	ldr	r0, [sp, #20]
 800d936:	2101      	movs	r1, #1
 800d938:	f002 fd32 	bl	80103a0 <__i2b>
 800d93c:	4680      	mov	r8, r0
 800d93e:	b948      	cbnz	r0, 800d954 <_strtod_l+0x6a4>
 800d940:	f04f 0800 	mov.w	r8, #0
 800d944:	e6d7      	b.n	800d6f6 <_strtod_l+0x446>
 800d946:	f04f 32ff 	mov.w	r2, #4294967295
 800d94a:	fa02 f303 	lsl.w	r3, r2, r3
 800d94e:	ea03 0a0a 	and.w	sl, r3, sl
 800d952:	e7af      	b.n	800d8b4 <_strtod_l+0x604>
 800d954:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d956:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d958:	2d00      	cmp	r5, #0
 800d95a:	bfab      	itete	ge
 800d95c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d95e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d960:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d962:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d964:	bfac      	ite	ge
 800d966:	18ef      	addge	r7, r5, r3
 800d968:	1b5e      	sublt	r6, r3, r5
 800d96a:	9b08      	ldr	r3, [sp, #32]
 800d96c:	1aed      	subs	r5, r5, r3
 800d96e:	4415      	add	r5, r2
 800d970:	4b65      	ldr	r3, [pc, #404]	@ (800db08 <_strtod_l+0x858>)
 800d972:	3d01      	subs	r5, #1
 800d974:	429d      	cmp	r5, r3
 800d976:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d97a:	da50      	bge.n	800da1e <_strtod_l+0x76e>
 800d97c:	1b5b      	subs	r3, r3, r5
 800d97e:	2b1f      	cmp	r3, #31
 800d980:	eba2 0203 	sub.w	r2, r2, r3
 800d984:	f04f 0101 	mov.w	r1, #1
 800d988:	dc3d      	bgt.n	800da06 <_strtod_l+0x756>
 800d98a:	fa01 f303 	lsl.w	r3, r1, r3
 800d98e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d990:	2300      	movs	r3, #0
 800d992:	9310      	str	r3, [sp, #64]	@ 0x40
 800d994:	18bd      	adds	r5, r7, r2
 800d996:	9b08      	ldr	r3, [sp, #32]
 800d998:	42af      	cmp	r7, r5
 800d99a:	4416      	add	r6, r2
 800d99c:	441e      	add	r6, r3
 800d99e:	463b      	mov	r3, r7
 800d9a0:	bfa8      	it	ge
 800d9a2:	462b      	movge	r3, r5
 800d9a4:	42b3      	cmp	r3, r6
 800d9a6:	bfa8      	it	ge
 800d9a8:	4633      	movge	r3, r6
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	bfc2      	ittt	gt
 800d9ae:	1aed      	subgt	r5, r5, r3
 800d9b0:	1af6      	subgt	r6, r6, r3
 800d9b2:	1aff      	subgt	r7, r7, r3
 800d9b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	dd16      	ble.n	800d9e8 <_strtod_l+0x738>
 800d9ba:	4641      	mov	r1, r8
 800d9bc:	9805      	ldr	r0, [sp, #20]
 800d9be:	461a      	mov	r2, r3
 800d9c0:	f002 fda6 	bl	8010510 <__pow5mult>
 800d9c4:	4680      	mov	r8, r0
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	d0ba      	beq.n	800d940 <_strtod_l+0x690>
 800d9ca:	4601      	mov	r1, r0
 800d9cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d9ce:	9805      	ldr	r0, [sp, #20]
 800d9d0:	f002 fcfc 	bl	80103cc <__multiply>
 800d9d4:	900a      	str	r0, [sp, #40]	@ 0x28
 800d9d6:	2800      	cmp	r0, #0
 800d9d8:	f43f ae8d 	beq.w	800d6f6 <_strtod_l+0x446>
 800d9dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d9de:	9805      	ldr	r0, [sp, #20]
 800d9e0:	f002 fbe0 	bl	80101a4 <_Bfree>
 800d9e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d9e6:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9e8:	2d00      	cmp	r5, #0
 800d9ea:	dc1d      	bgt.n	800da28 <_strtod_l+0x778>
 800d9ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	dd23      	ble.n	800da3a <_strtod_l+0x78a>
 800d9f2:	4649      	mov	r1, r9
 800d9f4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d9f6:	9805      	ldr	r0, [sp, #20]
 800d9f8:	f002 fd8a 	bl	8010510 <__pow5mult>
 800d9fc:	4681      	mov	r9, r0
 800d9fe:	b9e0      	cbnz	r0, 800da3a <_strtod_l+0x78a>
 800da00:	f04f 0900 	mov.w	r9, #0
 800da04:	e677      	b.n	800d6f6 <_strtod_l+0x446>
 800da06:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800da0a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800da0e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800da12:	35e2      	adds	r5, #226	@ 0xe2
 800da14:	fa01 f305 	lsl.w	r3, r1, r5
 800da18:	9310      	str	r3, [sp, #64]	@ 0x40
 800da1a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800da1c:	e7ba      	b.n	800d994 <_strtod_l+0x6e4>
 800da1e:	2300      	movs	r3, #0
 800da20:	9310      	str	r3, [sp, #64]	@ 0x40
 800da22:	2301      	movs	r3, #1
 800da24:	9313      	str	r3, [sp, #76]	@ 0x4c
 800da26:	e7b5      	b.n	800d994 <_strtod_l+0x6e4>
 800da28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800da2a:	9805      	ldr	r0, [sp, #20]
 800da2c:	462a      	mov	r2, r5
 800da2e:	f002 fdc9 	bl	80105c4 <__lshift>
 800da32:	901a      	str	r0, [sp, #104]	@ 0x68
 800da34:	2800      	cmp	r0, #0
 800da36:	d1d9      	bne.n	800d9ec <_strtod_l+0x73c>
 800da38:	e65d      	b.n	800d6f6 <_strtod_l+0x446>
 800da3a:	2e00      	cmp	r6, #0
 800da3c:	dd07      	ble.n	800da4e <_strtod_l+0x79e>
 800da3e:	4649      	mov	r1, r9
 800da40:	9805      	ldr	r0, [sp, #20]
 800da42:	4632      	mov	r2, r6
 800da44:	f002 fdbe 	bl	80105c4 <__lshift>
 800da48:	4681      	mov	r9, r0
 800da4a:	2800      	cmp	r0, #0
 800da4c:	d0d8      	beq.n	800da00 <_strtod_l+0x750>
 800da4e:	2f00      	cmp	r7, #0
 800da50:	dd08      	ble.n	800da64 <_strtod_l+0x7b4>
 800da52:	4641      	mov	r1, r8
 800da54:	9805      	ldr	r0, [sp, #20]
 800da56:	463a      	mov	r2, r7
 800da58:	f002 fdb4 	bl	80105c4 <__lshift>
 800da5c:	4680      	mov	r8, r0
 800da5e:	2800      	cmp	r0, #0
 800da60:	f43f ae49 	beq.w	800d6f6 <_strtod_l+0x446>
 800da64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800da66:	9805      	ldr	r0, [sp, #20]
 800da68:	464a      	mov	r2, r9
 800da6a:	f002 fe33 	bl	80106d4 <__mdiff>
 800da6e:	4604      	mov	r4, r0
 800da70:	2800      	cmp	r0, #0
 800da72:	f43f ae40 	beq.w	800d6f6 <_strtod_l+0x446>
 800da76:	68c3      	ldr	r3, [r0, #12]
 800da78:	930f      	str	r3, [sp, #60]	@ 0x3c
 800da7a:	2300      	movs	r3, #0
 800da7c:	60c3      	str	r3, [r0, #12]
 800da7e:	4641      	mov	r1, r8
 800da80:	f002 fe0c 	bl	801069c <__mcmp>
 800da84:	2800      	cmp	r0, #0
 800da86:	da45      	bge.n	800db14 <_strtod_l+0x864>
 800da88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da8a:	ea53 030a 	orrs.w	r3, r3, sl
 800da8e:	d16b      	bne.n	800db68 <_strtod_l+0x8b8>
 800da90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800da94:	2b00      	cmp	r3, #0
 800da96:	d167      	bne.n	800db68 <_strtod_l+0x8b8>
 800da98:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800da9c:	0d1b      	lsrs	r3, r3, #20
 800da9e:	051b      	lsls	r3, r3, #20
 800daa0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800daa4:	d960      	bls.n	800db68 <_strtod_l+0x8b8>
 800daa6:	6963      	ldr	r3, [r4, #20]
 800daa8:	b913      	cbnz	r3, 800dab0 <_strtod_l+0x800>
 800daaa:	6923      	ldr	r3, [r4, #16]
 800daac:	2b01      	cmp	r3, #1
 800daae:	dd5b      	ble.n	800db68 <_strtod_l+0x8b8>
 800dab0:	4621      	mov	r1, r4
 800dab2:	2201      	movs	r2, #1
 800dab4:	9805      	ldr	r0, [sp, #20]
 800dab6:	f002 fd85 	bl	80105c4 <__lshift>
 800daba:	4641      	mov	r1, r8
 800dabc:	4604      	mov	r4, r0
 800dabe:	f002 fded 	bl	801069c <__mcmp>
 800dac2:	2800      	cmp	r0, #0
 800dac4:	dd50      	ble.n	800db68 <_strtod_l+0x8b8>
 800dac6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800daca:	9a08      	ldr	r2, [sp, #32]
 800dacc:	0d1b      	lsrs	r3, r3, #20
 800dace:	051b      	lsls	r3, r3, #20
 800dad0:	2a00      	cmp	r2, #0
 800dad2:	d06a      	beq.n	800dbaa <_strtod_l+0x8fa>
 800dad4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dad8:	d867      	bhi.n	800dbaa <_strtod_l+0x8fa>
 800dada:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800dade:	f67f ae9d 	bls.w	800d81c <_strtod_l+0x56c>
 800dae2:	4b0a      	ldr	r3, [pc, #40]	@ (800db0c <_strtod_l+0x85c>)
 800dae4:	4650      	mov	r0, sl
 800dae6:	4659      	mov	r1, fp
 800dae8:	2200      	movs	r2, #0
 800daea:	f7f2 fd85 	bl	80005f8 <__aeabi_dmul>
 800daee:	4b08      	ldr	r3, [pc, #32]	@ (800db10 <_strtod_l+0x860>)
 800daf0:	400b      	ands	r3, r1
 800daf2:	4682      	mov	sl, r0
 800daf4:	468b      	mov	fp, r1
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	f47f ae08 	bne.w	800d70c <_strtod_l+0x45c>
 800dafc:	9a05      	ldr	r2, [sp, #20]
 800dafe:	2322      	movs	r3, #34	@ 0x22
 800db00:	6013      	str	r3, [r2, #0]
 800db02:	e603      	b.n	800d70c <_strtod_l+0x45c>
 800db04:	080117e8 	.word	0x080117e8
 800db08:	fffffc02 	.word	0xfffffc02
 800db0c:	39500000 	.word	0x39500000
 800db10:	7ff00000 	.word	0x7ff00000
 800db14:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800db18:	d165      	bne.n	800dbe6 <_strtod_l+0x936>
 800db1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800db1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db20:	b35a      	cbz	r2, 800db7a <_strtod_l+0x8ca>
 800db22:	4a9f      	ldr	r2, [pc, #636]	@ (800dda0 <_strtod_l+0xaf0>)
 800db24:	4293      	cmp	r3, r2
 800db26:	d12b      	bne.n	800db80 <_strtod_l+0x8d0>
 800db28:	9b08      	ldr	r3, [sp, #32]
 800db2a:	4651      	mov	r1, sl
 800db2c:	b303      	cbz	r3, 800db70 <_strtod_l+0x8c0>
 800db2e:	4b9d      	ldr	r3, [pc, #628]	@ (800dda4 <_strtod_l+0xaf4>)
 800db30:	465a      	mov	r2, fp
 800db32:	4013      	ands	r3, r2
 800db34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800db38:	f04f 32ff 	mov.w	r2, #4294967295
 800db3c:	d81b      	bhi.n	800db76 <_strtod_l+0x8c6>
 800db3e:	0d1b      	lsrs	r3, r3, #20
 800db40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800db44:	fa02 f303 	lsl.w	r3, r2, r3
 800db48:	4299      	cmp	r1, r3
 800db4a:	d119      	bne.n	800db80 <_strtod_l+0x8d0>
 800db4c:	4b96      	ldr	r3, [pc, #600]	@ (800dda8 <_strtod_l+0xaf8>)
 800db4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db50:	429a      	cmp	r2, r3
 800db52:	d102      	bne.n	800db5a <_strtod_l+0x8aa>
 800db54:	3101      	adds	r1, #1
 800db56:	f43f adce 	beq.w	800d6f6 <_strtod_l+0x446>
 800db5a:	4b92      	ldr	r3, [pc, #584]	@ (800dda4 <_strtod_l+0xaf4>)
 800db5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db5e:	401a      	ands	r2, r3
 800db60:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800db64:	f04f 0a00 	mov.w	sl, #0
 800db68:	9b08      	ldr	r3, [sp, #32]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d1b9      	bne.n	800dae2 <_strtod_l+0x832>
 800db6e:	e5cd      	b.n	800d70c <_strtod_l+0x45c>
 800db70:	f04f 33ff 	mov.w	r3, #4294967295
 800db74:	e7e8      	b.n	800db48 <_strtod_l+0x898>
 800db76:	4613      	mov	r3, r2
 800db78:	e7e6      	b.n	800db48 <_strtod_l+0x898>
 800db7a:	ea53 030a 	orrs.w	r3, r3, sl
 800db7e:	d0a2      	beq.n	800dac6 <_strtod_l+0x816>
 800db80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800db82:	b1db      	cbz	r3, 800dbbc <_strtod_l+0x90c>
 800db84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db86:	4213      	tst	r3, r2
 800db88:	d0ee      	beq.n	800db68 <_strtod_l+0x8b8>
 800db8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db8c:	9a08      	ldr	r2, [sp, #32]
 800db8e:	4650      	mov	r0, sl
 800db90:	4659      	mov	r1, fp
 800db92:	b1bb      	cbz	r3, 800dbc4 <_strtod_l+0x914>
 800db94:	f7ff fb6c 	bl	800d270 <sulp>
 800db98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800db9c:	ec53 2b10 	vmov	r2, r3, d0
 800dba0:	f7f2 fb74 	bl	800028c <__adddf3>
 800dba4:	4682      	mov	sl, r0
 800dba6:	468b      	mov	fp, r1
 800dba8:	e7de      	b.n	800db68 <_strtod_l+0x8b8>
 800dbaa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800dbae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dbb2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dbb6:	f04f 3aff 	mov.w	sl, #4294967295
 800dbba:	e7d5      	b.n	800db68 <_strtod_l+0x8b8>
 800dbbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dbbe:	ea13 0f0a 	tst.w	r3, sl
 800dbc2:	e7e1      	b.n	800db88 <_strtod_l+0x8d8>
 800dbc4:	f7ff fb54 	bl	800d270 <sulp>
 800dbc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dbcc:	ec53 2b10 	vmov	r2, r3, d0
 800dbd0:	f7f2 fb5a 	bl	8000288 <__aeabi_dsub>
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	4682      	mov	sl, r0
 800dbda:	468b      	mov	fp, r1
 800dbdc:	f7f2 ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbe0:	2800      	cmp	r0, #0
 800dbe2:	d0c1      	beq.n	800db68 <_strtod_l+0x8b8>
 800dbe4:	e61a      	b.n	800d81c <_strtod_l+0x56c>
 800dbe6:	4641      	mov	r1, r8
 800dbe8:	4620      	mov	r0, r4
 800dbea:	f002 fecf 	bl	801098c <__ratio>
 800dbee:	ec57 6b10 	vmov	r6, r7, d0
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dbf8:	4630      	mov	r0, r6
 800dbfa:	4639      	mov	r1, r7
 800dbfc:	f7f2 ff78 	bl	8000af0 <__aeabi_dcmple>
 800dc00:	2800      	cmp	r0, #0
 800dc02:	d06f      	beq.n	800dce4 <_strtod_l+0xa34>
 800dc04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d17a      	bne.n	800dd00 <_strtod_l+0xa50>
 800dc0a:	f1ba 0f00 	cmp.w	sl, #0
 800dc0e:	d158      	bne.n	800dcc2 <_strtod_l+0xa12>
 800dc10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d15a      	bne.n	800dcd0 <_strtod_l+0xa20>
 800dc1a:	4b64      	ldr	r3, [pc, #400]	@ (800ddac <_strtod_l+0xafc>)
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	4630      	mov	r0, r6
 800dc20:	4639      	mov	r1, r7
 800dc22:	f7f2 ff5b 	bl	8000adc <__aeabi_dcmplt>
 800dc26:	2800      	cmp	r0, #0
 800dc28:	d159      	bne.n	800dcde <_strtod_l+0xa2e>
 800dc2a:	4630      	mov	r0, r6
 800dc2c:	4639      	mov	r1, r7
 800dc2e:	4b60      	ldr	r3, [pc, #384]	@ (800ddb0 <_strtod_l+0xb00>)
 800dc30:	2200      	movs	r2, #0
 800dc32:	f7f2 fce1 	bl	80005f8 <__aeabi_dmul>
 800dc36:	4606      	mov	r6, r0
 800dc38:	460f      	mov	r7, r1
 800dc3a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800dc3e:	9606      	str	r6, [sp, #24]
 800dc40:	9307      	str	r3, [sp, #28]
 800dc42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc46:	4d57      	ldr	r5, [pc, #348]	@ (800dda4 <_strtod_l+0xaf4>)
 800dc48:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800dc4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc4e:	401d      	ands	r5, r3
 800dc50:	4b58      	ldr	r3, [pc, #352]	@ (800ddb4 <_strtod_l+0xb04>)
 800dc52:	429d      	cmp	r5, r3
 800dc54:	f040 80b2 	bne.w	800ddbc <_strtod_l+0xb0c>
 800dc58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc5a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800dc5e:	ec4b ab10 	vmov	d0, sl, fp
 800dc62:	f002 fdcb 	bl	80107fc <__ulp>
 800dc66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc6a:	ec51 0b10 	vmov	r0, r1, d0
 800dc6e:	f7f2 fcc3 	bl	80005f8 <__aeabi_dmul>
 800dc72:	4652      	mov	r2, sl
 800dc74:	465b      	mov	r3, fp
 800dc76:	f7f2 fb09 	bl	800028c <__adddf3>
 800dc7a:	460b      	mov	r3, r1
 800dc7c:	4949      	ldr	r1, [pc, #292]	@ (800dda4 <_strtod_l+0xaf4>)
 800dc7e:	4a4e      	ldr	r2, [pc, #312]	@ (800ddb8 <_strtod_l+0xb08>)
 800dc80:	4019      	ands	r1, r3
 800dc82:	4291      	cmp	r1, r2
 800dc84:	4682      	mov	sl, r0
 800dc86:	d942      	bls.n	800dd0e <_strtod_l+0xa5e>
 800dc88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dc8a:	4b47      	ldr	r3, [pc, #284]	@ (800dda8 <_strtod_l+0xaf8>)
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d103      	bne.n	800dc98 <_strtod_l+0x9e8>
 800dc90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc92:	3301      	adds	r3, #1
 800dc94:	f43f ad2f 	beq.w	800d6f6 <_strtod_l+0x446>
 800dc98:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800dda8 <_strtod_l+0xaf8>
 800dc9c:	f04f 3aff 	mov.w	sl, #4294967295
 800dca0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dca2:	9805      	ldr	r0, [sp, #20]
 800dca4:	f002 fa7e 	bl	80101a4 <_Bfree>
 800dca8:	9805      	ldr	r0, [sp, #20]
 800dcaa:	4649      	mov	r1, r9
 800dcac:	f002 fa7a 	bl	80101a4 <_Bfree>
 800dcb0:	9805      	ldr	r0, [sp, #20]
 800dcb2:	4641      	mov	r1, r8
 800dcb4:	f002 fa76 	bl	80101a4 <_Bfree>
 800dcb8:	9805      	ldr	r0, [sp, #20]
 800dcba:	4621      	mov	r1, r4
 800dcbc:	f002 fa72 	bl	80101a4 <_Bfree>
 800dcc0:	e619      	b.n	800d8f6 <_strtod_l+0x646>
 800dcc2:	f1ba 0f01 	cmp.w	sl, #1
 800dcc6:	d103      	bne.n	800dcd0 <_strtod_l+0xa20>
 800dcc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	f43f ada6 	beq.w	800d81c <_strtod_l+0x56c>
 800dcd0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800dd80 <_strtod_l+0xad0>
 800dcd4:	4f35      	ldr	r7, [pc, #212]	@ (800ddac <_strtod_l+0xafc>)
 800dcd6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dcda:	2600      	movs	r6, #0
 800dcdc:	e7b1      	b.n	800dc42 <_strtod_l+0x992>
 800dcde:	4f34      	ldr	r7, [pc, #208]	@ (800ddb0 <_strtod_l+0xb00>)
 800dce0:	2600      	movs	r6, #0
 800dce2:	e7aa      	b.n	800dc3a <_strtod_l+0x98a>
 800dce4:	4b32      	ldr	r3, [pc, #200]	@ (800ddb0 <_strtod_l+0xb00>)
 800dce6:	4630      	mov	r0, r6
 800dce8:	4639      	mov	r1, r7
 800dcea:	2200      	movs	r2, #0
 800dcec:	f7f2 fc84 	bl	80005f8 <__aeabi_dmul>
 800dcf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dcf2:	4606      	mov	r6, r0
 800dcf4:	460f      	mov	r7, r1
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d09f      	beq.n	800dc3a <_strtod_l+0x98a>
 800dcfa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800dcfe:	e7a0      	b.n	800dc42 <_strtod_l+0x992>
 800dd00:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800dd88 <_strtod_l+0xad8>
 800dd04:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dd08:	ec57 6b17 	vmov	r6, r7, d7
 800dd0c:	e799      	b.n	800dc42 <_strtod_l+0x992>
 800dd0e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800dd12:	9b08      	ldr	r3, [sp, #32]
 800dd14:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d1c1      	bne.n	800dca0 <_strtod_l+0x9f0>
 800dd1c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dd20:	0d1b      	lsrs	r3, r3, #20
 800dd22:	051b      	lsls	r3, r3, #20
 800dd24:	429d      	cmp	r5, r3
 800dd26:	d1bb      	bne.n	800dca0 <_strtod_l+0x9f0>
 800dd28:	4630      	mov	r0, r6
 800dd2a:	4639      	mov	r1, r7
 800dd2c:	f7f3 f922 	bl	8000f74 <__aeabi_d2lz>
 800dd30:	f7f2 fc34 	bl	800059c <__aeabi_l2d>
 800dd34:	4602      	mov	r2, r0
 800dd36:	460b      	mov	r3, r1
 800dd38:	4630      	mov	r0, r6
 800dd3a:	4639      	mov	r1, r7
 800dd3c:	f7f2 faa4 	bl	8000288 <__aeabi_dsub>
 800dd40:	460b      	mov	r3, r1
 800dd42:	4602      	mov	r2, r0
 800dd44:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800dd48:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800dd4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd4e:	ea46 060a 	orr.w	r6, r6, sl
 800dd52:	431e      	orrs	r6, r3
 800dd54:	d06f      	beq.n	800de36 <_strtod_l+0xb86>
 800dd56:	a30e      	add	r3, pc, #56	@ (adr r3, 800dd90 <_strtod_l+0xae0>)
 800dd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd5c:	f7f2 febe 	bl	8000adc <__aeabi_dcmplt>
 800dd60:	2800      	cmp	r0, #0
 800dd62:	f47f acd3 	bne.w	800d70c <_strtod_l+0x45c>
 800dd66:	a30c      	add	r3, pc, #48	@ (adr r3, 800dd98 <_strtod_l+0xae8>)
 800dd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dd70:	f7f2 fed2 	bl	8000b18 <__aeabi_dcmpgt>
 800dd74:	2800      	cmp	r0, #0
 800dd76:	d093      	beq.n	800dca0 <_strtod_l+0x9f0>
 800dd78:	e4c8      	b.n	800d70c <_strtod_l+0x45c>
 800dd7a:	bf00      	nop
 800dd7c:	f3af 8000 	nop.w
 800dd80:	00000000 	.word	0x00000000
 800dd84:	bff00000 	.word	0xbff00000
 800dd88:	00000000 	.word	0x00000000
 800dd8c:	3ff00000 	.word	0x3ff00000
 800dd90:	94a03595 	.word	0x94a03595
 800dd94:	3fdfffff 	.word	0x3fdfffff
 800dd98:	35afe535 	.word	0x35afe535
 800dd9c:	3fe00000 	.word	0x3fe00000
 800dda0:	000fffff 	.word	0x000fffff
 800dda4:	7ff00000 	.word	0x7ff00000
 800dda8:	7fefffff 	.word	0x7fefffff
 800ddac:	3ff00000 	.word	0x3ff00000
 800ddb0:	3fe00000 	.word	0x3fe00000
 800ddb4:	7fe00000 	.word	0x7fe00000
 800ddb8:	7c9fffff 	.word	0x7c9fffff
 800ddbc:	9b08      	ldr	r3, [sp, #32]
 800ddbe:	b323      	cbz	r3, 800de0a <_strtod_l+0xb5a>
 800ddc0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ddc4:	d821      	bhi.n	800de0a <_strtod_l+0xb5a>
 800ddc6:	a328      	add	r3, pc, #160	@ (adr r3, 800de68 <_strtod_l+0xbb8>)
 800ddc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddcc:	4630      	mov	r0, r6
 800ddce:	4639      	mov	r1, r7
 800ddd0:	f7f2 fe8e 	bl	8000af0 <__aeabi_dcmple>
 800ddd4:	b1a0      	cbz	r0, 800de00 <_strtod_l+0xb50>
 800ddd6:	4639      	mov	r1, r7
 800ddd8:	4630      	mov	r0, r6
 800ddda:	f7f2 fee5 	bl	8000ba8 <__aeabi_d2uiz>
 800ddde:	2801      	cmp	r0, #1
 800dde0:	bf38      	it	cc
 800dde2:	2001      	movcc	r0, #1
 800dde4:	f7f2 fb8e 	bl	8000504 <__aeabi_ui2d>
 800dde8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddea:	4606      	mov	r6, r0
 800ddec:	460f      	mov	r7, r1
 800ddee:	b9fb      	cbnz	r3, 800de30 <_strtod_l+0xb80>
 800ddf0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ddf4:	9014      	str	r0, [sp, #80]	@ 0x50
 800ddf6:	9315      	str	r3, [sp, #84]	@ 0x54
 800ddf8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ddfc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800de00:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800de02:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800de06:	1b5b      	subs	r3, r3, r5
 800de08:	9311      	str	r3, [sp, #68]	@ 0x44
 800de0a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800de0e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800de12:	f002 fcf3 	bl	80107fc <__ulp>
 800de16:	4650      	mov	r0, sl
 800de18:	ec53 2b10 	vmov	r2, r3, d0
 800de1c:	4659      	mov	r1, fp
 800de1e:	f7f2 fbeb 	bl	80005f8 <__aeabi_dmul>
 800de22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800de26:	f7f2 fa31 	bl	800028c <__adddf3>
 800de2a:	4682      	mov	sl, r0
 800de2c:	468b      	mov	fp, r1
 800de2e:	e770      	b.n	800dd12 <_strtod_l+0xa62>
 800de30:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800de34:	e7e0      	b.n	800ddf8 <_strtod_l+0xb48>
 800de36:	a30e      	add	r3, pc, #56	@ (adr r3, 800de70 <_strtod_l+0xbc0>)
 800de38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3c:	f7f2 fe4e 	bl	8000adc <__aeabi_dcmplt>
 800de40:	e798      	b.n	800dd74 <_strtod_l+0xac4>
 800de42:	2300      	movs	r3, #0
 800de44:	930e      	str	r3, [sp, #56]	@ 0x38
 800de46:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800de48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de4a:	6013      	str	r3, [r2, #0]
 800de4c:	f7ff ba6d 	b.w	800d32a <_strtod_l+0x7a>
 800de50:	2a65      	cmp	r2, #101	@ 0x65
 800de52:	f43f ab68 	beq.w	800d526 <_strtod_l+0x276>
 800de56:	2a45      	cmp	r2, #69	@ 0x45
 800de58:	f43f ab65 	beq.w	800d526 <_strtod_l+0x276>
 800de5c:	2301      	movs	r3, #1
 800de5e:	f7ff bba0 	b.w	800d5a2 <_strtod_l+0x2f2>
 800de62:	bf00      	nop
 800de64:	f3af 8000 	nop.w
 800de68:	ffc00000 	.word	0xffc00000
 800de6c:	41dfffff 	.word	0x41dfffff
 800de70:	94a03595 	.word	0x94a03595
 800de74:	3fcfffff 	.word	0x3fcfffff

0800de78 <strtod>:
 800de78:	460a      	mov	r2, r1
 800de7a:	4601      	mov	r1, r0
 800de7c:	4802      	ldr	r0, [pc, #8]	@ (800de88 <strtod+0x10>)
 800de7e:	4b03      	ldr	r3, [pc, #12]	@ (800de8c <strtod+0x14>)
 800de80:	6800      	ldr	r0, [r0, #0]
 800de82:	f7ff ba15 	b.w	800d2b0 <_strtod_l>
 800de86:	bf00      	nop
 800de88:	200001a4 	.word	0x200001a4
 800de8c:	20000038 	.word	0x20000038

0800de90 <_strtol_l.isra.0>:
 800de90:	2b24      	cmp	r3, #36	@ 0x24
 800de92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de96:	4686      	mov	lr, r0
 800de98:	4690      	mov	r8, r2
 800de9a:	d801      	bhi.n	800dea0 <_strtol_l.isra.0+0x10>
 800de9c:	2b01      	cmp	r3, #1
 800de9e:	d106      	bne.n	800deae <_strtol_l.isra.0+0x1e>
 800dea0:	f000 feee 	bl	800ec80 <__errno>
 800dea4:	2316      	movs	r3, #22
 800dea6:	6003      	str	r3, [r0, #0]
 800dea8:	2000      	movs	r0, #0
 800deaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800deae:	4834      	ldr	r0, [pc, #208]	@ (800df80 <_strtol_l.isra.0+0xf0>)
 800deb0:	460d      	mov	r5, r1
 800deb2:	462a      	mov	r2, r5
 800deb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800deb8:	5d06      	ldrb	r6, [r0, r4]
 800deba:	f016 0608 	ands.w	r6, r6, #8
 800debe:	d1f8      	bne.n	800deb2 <_strtol_l.isra.0+0x22>
 800dec0:	2c2d      	cmp	r4, #45	@ 0x2d
 800dec2:	d110      	bne.n	800dee6 <_strtol_l.isra.0+0x56>
 800dec4:	782c      	ldrb	r4, [r5, #0]
 800dec6:	2601      	movs	r6, #1
 800dec8:	1c95      	adds	r5, r2, #2
 800deca:	f033 0210 	bics.w	r2, r3, #16
 800dece:	d115      	bne.n	800defc <_strtol_l.isra.0+0x6c>
 800ded0:	2c30      	cmp	r4, #48	@ 0x30
 800ded2:	d10d      	bne.n	800def0 <_strtol_l.isra.0+0x60>
 800ded4:	782a      	ldrb	r2, [r5, #0]
 800ded6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800deda:	2a58      	cmp	r2, #88	@ 0x58
 800dedc:	d108      	bne.n	800def0 <_strtol_l.isra.0+0x60>
 800dede:	786c      	ldrb	r4, [r5, #1]
 800dee0:	3502      	adds	r5, #2
 800dee2:	2310      	movs	r3, #16
 800dee4:	e00a      	b.n	800defc <_strtol_l.isra.0+0x6c>
 800dee6:	2c2b      	cmp	r4, #43	@ 0x2b
 800dee8:	bf04      	itt	eq
 800deea:	782c      	ldrbeq	r4, [r5, #0]
 800deec:	1c95      	addeq	r5, r2, #2
 800deee:	e7ec      	b.n	800deca <_strtol_l.isra.0+0x3a>
 800def0:	2b00      	cmp	r3, #0
 800def2:	d1f6      	bne.n	800dee2 <_strtol_l.isra.0+0x52>
 800def4:	2c30      	cmp	r4, #48	@ 0x30
 800def6:	bf14      	ite	ne
 800def8:	230a      	movne	r3, #10
 800defa:	2308      	moveq	r3, #8
 800defc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800df00:	f10c 3cff 	add.w	ip, ip, #4294967295
 800df04:	2200      	movs	r2, #0
 800df06:	fbbc f9f3 	udiv	r9, ip, r3
 800df0a:	4610      	mov	r0, r2
 800df0c:	fb03 ca19 	mls	sl, r3, r9, ip
 800df10:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800df14:	2f09      	cmp	r7, #9
 800df16:	d80f      	bhi.n	800df38 <_strtol_l.isra.0+0xa8>
 800df18:	463c      	mov	r4, r7
 800df1a:	42a3      	cmp	r3, r4
 800df1c:	dd1b      	ble.n	800df56 <_strtol_l.isra.0+0xc6>
 800df1e:	1c57      	adds	r7, r2, #1
 800df20:	d007      	beq.n	800df32 <_strtol_l.isra.0+0xa2>
 800df22:	4581      	cmp	r9, r0
 800df24:	d314      	bcc.n	800df50 <_strtol_l.isra.0+0xc0>
 800df26:	d101      	bne.n	800df2c <_strtol_l.isra.0+0x9c>
 800df28:	45a2      	cmp	sl, r4
 800df2a:	db11      	blt.n	800df50 <_strtol_l.isra.0+0xc0>
 800df2c:	fb00 4003 	mla	r0, r0, r3, r4
 800df30:	2201      	movs	r2, #1
 800df32:	f815 4b01 	ldrb.w	r4, [r5], #1
 800df36:	e7eb      	b.n	800df10 <_strtol_l.isra.0+0x80>
 800df38:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800df3c:	2f19      	cmp	r7, #25
 800df3e:	d801      	bhi.n	800df44 <_strtol_l.isra.0+0xb4>
 800df40:	3c37      	subs	r4, #55	@ 0x37
 800df42:	e7ea      	b.n	800df1a <_strtol_l.isra.0+0x8a>
 800df44:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800df48:	2f19      	cmp	r7, #25
 800df4a:	d804      	bhi.n	800df56 <_strtol_l.isra.0+0xc6>
 800df4c:	3c57      	subs	r4, #87	@ 0x57
 800df4e:	e7e4      	b.n	800df1a <_strtol_l.isra.0+0x8a>
 800df50:	f04f 32ff 	mov.w	r2, #4294967295
 800df54:	e7ed      	b.n	800df32 <_strtol_l.isra.0+0xa2>
 800df56:	1c53      	adds	r3, r2, #1
 800df58:	d108      	bne.n	800df6c <_strtol_l.isra.0+0xdc>
 800df5a:	2322      	movs	r3, #34	@ 0x22
 800df5c:	f8ce 3000 	str.w	r3, [lr]
 800df60:	4660      	mov	r0, ip
 800df62:	f1b8 0f00 	cmp.w	r8, #0
 800df66:	d0a0      	beq.n	800deaa <_strtol_l.isra.0+0x1a>
 800df68:	1e69      	subs	r1, r5, #1
 800df6a:	e006      	b.n	800df7a <_strtol_l.isra.0+0xea>
 800df6c:	b106      	cbz	r6, 800df70 <_strtol_l.isra.0+0xe0>
 800df6e:	4240      	negs	r0, r0
 800df70:	f1b8 0f00 	cmp.w	r8, #0
 800df74:	d099      	beq.n	800deaa <_strtol_l.isra.0+0x1a>
 800df76:	2a00      	cmp	r2, #0
 800df78:	d1f6      	bne.n	800df68 <_strtol_l.isra.0+0xd8>
 800df7a:	f8c8 1000 	str.w	r1, [r8]
 800df7e:	e794      	b.n	800deaa <_strtol_l.isra.0+0x1a>
 800df80:	08011811 	.word	0x08011811

0800df84 <strtol>:
 800df84:	4613      	mov	r3, r2
 800df86:	460a      	mov	r2, r1
 800df88:	4601      	mov	r1, r0
 800df8a:	4802      	ldr	r0, [pc, #8]	@ (800df94 <strtol+0x10>)
 800df8c:	6800      	ldr	r0, [r0, #0]
 800df8e:	f7ff bf7f 	b.w	800de90 <_strtol_l.isra.0>
 800df92:	bf00      	nop
 800df94:	200001a4 	.word	0x200001a4

0800df98 <__cvt>:
 800df98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df9c:	ec57 6b10 	vmov	r6, r7, d0
 800dfa0:	2f00      	cmp	r7, #0
 800dfa2:	460c      	mov	r4, r1
 800dfa4:	4619      	mov	r1, r3
 800dfa6:	463b      	mov	r3, r7
 800dfa8:	bfbb      	ittet	lt
 800dfaa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800dfae:	461f      	movlt	r7, r3
 800dfb0:	2300      	movge	r3, #0
 800dfb2:	232d      	movlt	r3, #45	@ 0x2d
 800dfb4:	700b      	strb	r3, [r1, #0]
 800dfb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dfb8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dfbc:	4691      	mov	r9, r2
 800dfbe:	f023 0820 	bic.w	r8, r3, #32
 800dfc2:	bfbc      	itt	lt
 800dfc4:	4632      	movlt	r2, r6
 800dfc6:	4616      	movlt	r6, r2
 800dfc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dfcc:	d005      	beq.n	800dfda <__cvt+0x42>
 800dfce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dfd2:	d100      	bne.n	800dfd6 <__cvt+0x3e>
 800dfd4:	3401      	adds	r4, #1
 800dfd6:	2102      	movs	r1, #2
 800dfd8:	e000      	b.n	800dfdc <__cvt+0x44>
 800dfda:	2103      	movs	r1, #3
 800dfdc:	ab03      	add	r3, sp, #12
 800dfde:	9301      	str	r3, [sp, #4]
 800dfe0:	ab02      	add	r3, sp, #8
 800dfe2:	9300      	str	r3, [sp, #0]
 800dfe4:	ec47 6b10 	vmov	d0, r6, r7
 800dfe8:	4653      	mov	r3, sl
 800dfea:	4622      	mov	r2, r4
 800dfec:	f000 ff34 	bl	800ee58 <_dtoa_r>
 800dff0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dff4:	4605      	mov	r5, r0
 800dff6:	d119      	bne.n	800e02c <__cvt+0x94>
 800dff8:	f019 0f01 	tst.w	r9, #1
 800dffc:	d00e      	beq.n	800e01c <__cvt+0x84>
 800dffe:	eb00 0904 	add.w	r9, r0, r4
 800e002:	2200      	movs	r2, #0
 800e004:	2300      	movs	r3, #0
 800e006:	4630      	mov	r0, r6
 800e008:	4639      	mov	r1, r7
 800e00a:	f7f2 fd5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800e00e:	b108      	cbz	r0, 800e014 <__cvt+0x7c>
 800e010:	f8cd 900c 	str.w	r9, [sp, #12]
 800e014:	2230      	movs	r2, #48	@ 0x30
 800e016:	9b03      	ldr	r3, [sp, #12]
 800e018:	454b      	cmp	r3, r9
 800e01a:	d31e      	bcc.n	800e05a <__cvt+0xc2>
 800e01c:	9b03      	ldr	r3, [sp, #12]
 800e01e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e020:	1b5b      	subs	r3, r3, r5
 800e022:	4628      	mov	r0, r5
 800e024:	6013      	str	r3, [r2, #0]
 800e026:	b004      	add	sp, #16
 800e028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e02c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e030:	eb00 0904 	add.w	r9, r0, r4
 800e034:	d1e5      	bne.n	800e002 <__cvt+0x6a>
 800e036:	7803      	ldrb	r3, [r0, #0]
 800e038:	2b30      	cmp	r3, #48	@ 0x30
 800e03a:	d10a      	bne.n	800e052 <__cvt+0xba>
 800e03c:	2200      	movs	r2, #0
 800e03e:	2300      	movs	r3, #0
 800e040:	4630      	mov	r0, r6
 800e042:	4639      	mov	r1, r7
 800e044:	f7f2 fd40 	bl	8000ac8 <__aeabi_dcmpeq>
 800e048:	b918      	cbnz	r0, 800e052 <__cvt+0xba>
 800e04a:	f1c4 0401 	rsb	r4, r4, #1
 800e04e:	f8ca 4000 	str.w	r4, [sl]
 800e052:	f8da 3000 	ldr.w	r3, [sl]
 800e056:	4499      	add	r9, r3
 800e058:	e7d3      	b.n	800e002 <__cvt+0x6a>
 800e05a:	1c59      	adds	r1, r3, #1
 800e05c:	9103      	str	r1, [sp, #12]
 800e05e:	701a      	strb	r2, [r3, #0]
 800e060:	e7d9      	b.n	800e016 <__cvt+0x7e>

0800e062 <__exponent>:
 800e062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e064:	2900      	cmp	r1, #0
 800e066:	bfba      	itte	lt
 800e068:	4249      	neglt	r1, r1
 800e06a:	232d      	movlt	r3, #45	@ 0x2d
 800e06c:	232b      	movge	r3, #43	@ 0x2b
 800e06e:	2909      	cmp	r1, #9
 800e070:	7002      	strb	r2, [r0, #0]
 800e072:	7043      	strb	r3, [r0, #1]
 800e074:	dd29      	ble.n	800e0ca <__exponent+0x68>
 800e076:	f10d 0307 	add.w	r3, sp, #7
 800e07a:	461d      	mov	r5, r3
 800e07c:	270a      	movs	r7, #10
 800e07e:	461a      	mov	r2, r3
 800e080:	fbb1 f6f7 	udiv	r6, r1, r7
 800e084:	fb07 1416 	mls	r4, r7, r6, r1
 800e088:	3430      	adds	r4, #48	@ 0x30
 800e08a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e08e:	460c      	mov	r4, r1
 800e090:	2c63      	cmp	r4, #99	@ 0x63
 800e092:	f103 33ff 	add.w	r3, r3, #4294967295
 800e096:	4631      	mov	r1, r6
 800e098:	dcf1      	bgt.n	800e07e <__exponent+0x1c>
 800e09a:	3130      	adds	r1, #48	@ 0x30
 800e09c:	1e94      	subs	r4, r2, #2
 800e09e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e0a2:	1c41      	adds	r1, r0, #1
 800e0a4:	4623      	mov	r3, r4
 800e0a6:	42ab      	cmp	r3, r5
 800e0a8:	d30a      	bcc.n	800e0c0 <__exponent+0x5e>
 800e0aa:	f10d 0309 	add.w	r3, sp, #9
 800e0ae:	1a9b      	subs	r3, r3, r2
 800e0b0:	42ac      	cmp	r4, r5
 800e0b2:	bf88      	it	hi
 800e0b4:	2300      	movhi	r3, #0
 800e0b6:	3302      	adds	r3, #2
 800e0b8:	4403      	add	r3, r0
 800e0ba:	1a18      	subs	r0, r3, r0
 800e0bc:	b003      	add	sp, #12
 800e0be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e0c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e0c8:	e7ed      	b.n	800e0a6 <__exponent+0x44>
 800e0ca:	2330      	movs	r3, #48	@ 0x30
 800e0cc:	3130      	adds	r1, #48	@ 0x30
 800e0ce:	7083      	strb	r3, [r0, #2]
 800e0d0:	70c1      	strb	r1, [r0, #3]
 800e0d2:	1d03      	adds	r3, r0, #4
 800e0d4:	e7f1      	b.n	800e0ba <__exponent+0x58>
	...

0800e0d8 <_printf_float>:
 800e0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0dc:	b08d      	sub	sp, #52	@ 0x34
 800e0de:	460c      	mov	r4, r1
 800e0e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e0e4:	4616      	mov	r6, r2
 800e0e6:	461f      	mov	r7, r3
 800e0e8:	4605      	mov	r5, r0
 800e0ea:	f000 fd6f 	bl	800ebcc <_localeconv_r>
 800e0ee:	6803      	ldr	r3, [r0, #0]
 800e0f0:	9304      	str	r3, [sp, #16]
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f7f2 f8bc 	bl	8000270 <strlen>
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0fc:	f8d8 3000 	ldr.w	r3, [r8]
 800e100:	9005      	str	r0, [sp, #20]
 800e102:	3307      	adds	r3, #7
 800e104:	f023 0307 	bic.w	r3, r3, #7
 800e108:	f103 0208 	add.w	r2, r3, #8
 800e10c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e110:	f8d4 b000 	ldr.w	fp, [r4]
 800e114:	f8c8 2000 	str.w	r2, [r8]
 800e118:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e11c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e120:	9307      	str	r3, [sp, #28]
 800e122:	f8cd 8018 	str.w	r8, [sp, #24]
 800e126:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e12a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e12e:	4b9c      	ldr	r3, [pc, #624]	@ (800e3a0 <_printf_float+0x2c8>)
 800e130:	f04f 32ff 	mov.w	r2, #4294967295
 800e134:	f7f2 fcfa 	bl	8000b2c <__aeabi_dcmpun>
 800e138:	bb70      	cbnz	r0, 800e198 <_printf_float+0xc0>
 800e13a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e13e:	4b98      	ldr	r3, [pc, #608]	@ (800e3a0 <_printf_float+0x2c8>)
 800e140:	f04f 32ff 	mov.w	r2, #4294967295
 800e144:	f7f2 fcd4 	bl	8000af0 <__aeabi_dcmple>
 800e148:	bb30      	cbnz	r0, 800e198 <_printf_float+0xc0>
 800e14a:	2200      	movs	r2, #0
 800e14c:	2300      	movs	r3, #0
 800e14e:	4640      	mov	r0, r8
 800e150:	4649      	mov	r1, r9
 800e152:	f7f2 fcc3 	bl	8000adc <__aeabi_dcmplt>
 800e156:	b110      	cbz	r0, 800e15e <_printf_float+0x86>
 800e158:	232d      	movs	r3, #45	@ 0x2d
 800e15a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e15e:	4a91      	ldr	r2, [pc, #580]	@ (800e3a4 <_printf_float+0x2cc>)
 800e160:	4b91      	ldr	r3, [pc, #580]	@ (800e3a8 <_printf_float+0x2d0>)
 800e162:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e166:	bf8c      	ite	hi
 800e168:	4690      	movhi	r8, r2
 800e16a:	4698      	movls	r8, r3
 800e16c:	2303      	movs	r3, #3
 800e16e:	6123      	str	r3, [r4, #16]
 800e170:	f02b 0304 	bic.w	r3, fp, #4
 800e174:	6023      	str	r3, [r4, #0]
 800e176:	f04f 0900 	mov.w	r9, #0
 800e17a:	9700      	str	r7, [sp, #0]
 800e17c:	4633      	mov	r3, r6
 800e17e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e180:	4621      	mov	r1, r4
 800e182:	4628      	mov	r0, r5
 800e184:	f000 f9d2 	bl	800e52c <_printf_common>
 800e188:	3001      	adds	r0, #1
 800e18a:	f040 808d 	bne.w	800e2a8 <_printf_float+0x1d0>
 800e18e:	f04f 30ff 	mov.w	r0, #4294967295
 800e192:	b00d      	add	sp, #52	@ 0x34
 800e194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e198:	4642      	mov	r2, r8
 800e19a:	464b      	mov	r3, r9
 800e19c:	4640      	mov	r0, r8
 800e19e:	4649      	mov	r1, r9
 800e1a0:	f7f2 fcc4 	bl	8000b2c <__aeabi_dcmpun>
 800e1a4:	b140      	cbz	r0, 800e1b8 <_printf_float+0xe0>
 800e1a6:	464b      	mov	r3, r9
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	bfbc      	itt	lt
 800e1ac:	232d      	movlt	r3, #45	@ 0x2d
 800e1ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e1b2:	4a7e      	ldr	r2, [pc, #504]	@ (800e3ac <_printf_float+0x2d4>)
 800e1b4:	4b7e      	ldr	r3, [pc, #504]	@ (800e3b0 <_printf_float+0x2d8>)
 800e1b6:	e7d4      	b.n	800e162 <_printf_float+0x8a>
 800e1b8:	6863      	ldr	r3, [r4, #4]
 800e1ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e1be:	9206      	str	r2, [sp, #24]
 800e1c0:	1c5a      	adds	r2, r3, #1
 800e1c2:	d13b      	bne.n	800e23c <_printf_float+0x164>
 800e1c4:	2306      	movs	r3, #6
 800e1c6:	6063      	str	r3, [r4, #4]
 800e1c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	6022      	str	r2, [r4, #0]
 800e1d0:	9303      	str	r3, [sp, #12]
 800e1d2:	ab0a      	add	r3, sp, #40	@ 0x28
 800e1d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e1d8:	ab09      	add	r3, sp, #36	@ 0x24
 800e1da:	9300      	str	r3, [sp, #0]
 800e1dc:	6861      	ldr	r1, [r4, #4]
 800e1de:	ec49 8b10 	vmov	d0, r8, r9
 800e1e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e1e6:	4628      	mov	r0, r5
 800e1e8:	f7ff fed6 	bl	800df98 <__cvt>
 800e1ec:	9b06      	ldr	r3, [sp, #24]
 800e1ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e1f0:	2b47      	cmp	r3, #71	@ 0x47
 800e1f2:	4680      	mov	r8, r0
 800e1f4:	d129      	bne.n	800e24a <_printf_float+0x172>
 800e1f6:	1cc8      	adds	r0, r1, #3
 800e1f8:	db02      	blt.n	800e200 <_printf_float+0x128>
 800e1fa:	6863      	ldr	r3, [r4, #4]
 800e1fc:	4299      	cmp	r1, r3
 800e1fe:	dd41      	ble.n	800e284 <_printf_float+0x1ac>
 800e200:	f1aa 0a02 	sub.w	sl, sl, #2
 800e204:	fa5f fa8a 	uxtb.w	sl, sl
 800e208:	3901      	subs	r1, #1
 800e20a:	4652      	mov	r2, sl
 800e20c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e210:	9109      	str	r1, [sp, #36]	@ 0x24
 800e212:	f7ff ff26 	bl	800e062 <__exponent>
 800e216:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e218:	1813      	adds	r3, r2, r0
 800e21a:	2a01      	cmp	r2, #1
 800e21c:	4681      	mov	r9, r0
 800e21e:	6123      	str	r3, [r4, #16]
 800e220:	dc02      	bgt.n	800e228 <_printf_float+0x150>
 800e222:	6822      	ldr	r2, [r4, #0]
 800e224:	07d2      	lsls	r2, r2, #31
 800e226:	d501      	bpl.n	800e22c <_printf_float+0x154>
 800e228:	3301      	adds	r3, #1
 800e22a:	6123      	str	r3, [r4, #16]
 800e22c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e230:	2b00      	cmp	r3, #0
 800e232:	d0a2      	beq.n	800e17a <_printf_float+0xa2>
 800e234:	232d      	movs	r3, #45	@ 0x2d
 800e236:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e23a:	e79e      	b.n	800e17a <_printf_float+0xa2>
 800e23c:	9a06      	ldr	r2, [sp, #24]
 800e23e:	2a47      	cmp	r2, #71	@ 0x47
 800e240:	d1c2      	bne.n	800e1c8 <_printf_float+0xf0>
 800e242:	2b00      	cmp	r3, #0
 800e244:	d1c0      	bne.n	800e1c8 <_printf_float+0xf0>
 800e246:	2301      	movs	r3, #1
 800e248:	e7bd      	b.n	800e1c6 <_printf_float+0xee>
 800e24a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e24e:	d9db      	bls.n	800e208 <_printf_float+0x130>
 800e250:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e254:	d118      	bne.n	800e288 <_printf_float+0x1b0>
 800e256:	2900      	cmp	r1, #0
 800e258:	6863      	ldr	r3, [r4, #4]
 800e25a:	dd0b      	ble.n	800e274 <_printf_float+0x19c>
 800e25c:	6121      	str	r1, [r4, #16]
 800e25e:	b913      	cbnz	r3, 800e266 <_printf_float+0x18e>
 800e260:	6822      	ldr	r2, [r4, #0]
 800e262:	07d0      	lsls	r0, r2, #31
 800e264:	d502      	bpl.n	800e26c <_printf_float+0x194>
 800e266:	3301      	adds	r3, #1
 800e268:	440b      	add	r3, r1
 800e26a:	6123      	str	r3, [r4, #16]
 800e26c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e26e:	f04f 0900 	mov.w	r9, #0
 800e272:	e7db      	b.n	800e22c <_printf_float+0x154>
 800e274:	b913      	cbnz	r3, 800e27c <_printf_float+0x1a4>
 800e276:	6822      	ldr	r2, [r4, #0]
 800e278:	07d2      	lsls	r2, r2, #31
 800e27a:	d501      	bpl.n	800e280 <_printf_float+0x1a8>
 800e27c:	3302      	adds	r3, #2
 800e27e:	e7f4      	b.n	800e26a <_printf_float+0x192>
 800e280:	2301      	movs	r3, #1
 800e282:	e7f2      	b.n	800e26a <_printf_float+0x192>
 800e284:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e28a:	4299      	cmp	r1, r3
 800e28c:	db05      	blt.n	800e29a <_printf_float+0x1c2>
 800e28e:	6823      	ldr	r3, [r4, #0]
 800e290:	6121      	str	r1, [r4, #16]
 800e292:	07d8      	lsls	r0, r3, #31
 800e294:	d5ea      	bpl.n	800e26c <_printf_float+0x194>
 800e296:	1c4b      	adds	r3, r1, #1
 800e298:	e7e7      	b.n	800e26a <_printf_float+0x192>
 800e29a:	2900      	cmp	r1, #0
 800e29c:	bfd4      	ite	le
 800e29e:	f1c1 0202 	rsble	r2, r1, #2
 800e2a2:	2201      	movgt	r2, #1
 800e2a4:	4413      	add	r3, r2
 800e2a6:	e7e0      	b.n	800e26a <_printf_float+0x192>
 800e2a8:	6823      	ldr	r3, [r4, #0]
 800e2aa:	055a      	lsls	r2, r3, #21
 800e2ac:	d407      	bmi.n	800e2be <_printf_float+0x1e6>
 800e2ae:	6923      	ldr	r3, [r4, #16]
 800e2b0:	4642      	mov	r2, r8
 800e2b2:	4631      	mov	r1, r6
 800e2b4:	4628      	mov	r0, r5
 800e2b6:	47b8      	blx	r7
 800e2b8:	3001      	adds	r0, #1
 800e2ba:	d12b      	bne.n	800e314 <_printf_float+0x23c>
 800e2bc:	e767      	b.n	800e18e <_printf_float+0xb6>
 800e2be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e2c2:	f240 80dd 	bls.w	800e480 <_printf_float+0x3a8>
 800e2c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	f7f2 fbfb 	bl	8000ac8 <__aeabi_dcmpeq>
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	d033      	beq.n	800e33e <_printf_float+0x266>
 800e2d6:	4a37      	ldr	r2, [pc, #220]	@ (800e3b4 <_printf_float+0x2dc>)
 800e2d8:	2301      	movs	r3, #1
 800e2da:	4631      	mov	r1, r6
 800e2dc:	4628      	mov	r0, r5
 800e2de:	47b8      	blx	r7
 800e2e0:	3001      	adds	r0, #1
 800e2e2:	f43f af54 	beq.w	800e18e <_printf_float+0xb6>
 800e2e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e2ea:	4543      	cmp	r3, r8
 800e2ec:	db02      	blt.n	800e2f4 <_printf_float+0x21c>
 800e2ee:	6823      	ldr	r3, [r4, #0]
 800e2f0:	07d8      	lsls	r0, r3, #31
 800e2f2:	d50f      	bpl.n	800e314 <_printf_float+0x23c>
 800e2f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e2f8:	4631      	mov	r1, r6
 800e2fa:	4628      	mov	r0, r5
 800e2fc:	47b8      	blx	r7
 800e2fe:	3001      	adds	r0, #1
 800e300:	f43f af45 	beq.w	800e18e <_printf_float+0xb6>
 800e304:	f04f 0900 	mov.w	r9, #0
 800e308:	f108 38ff 	add.w	r8, r8, #4294967295
 800e30c:	f104 0a1a 	add.w	sl, r4, #26
 800e310:	45c8      	cmp	r8, r9
 800e312:	dc09      	bgt.n	800e328 <_printf_float+0x250>
 800e314:	6823      	ldr	r3, [r4, #0]
 800e316:	079b      	lsls	r3, r3, #30
 800e318:	f100 8103 	bmi.w	800e522 <_printf_float+0x44a>
 800e31c:	68e0      	ldr	r0, [r4, #12]
 800e31e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e320:	4298      	cmp	r0, r3
 800e322:	bfb8      	it	lt
 800e324:	4618      	movlt	r0, r3
 800e326:	e734      	b.n	800e192 <_printf_float+0xba>
 800e328:	2301      	movs	r3, #1
 800e32a:	4652      	mov	r2, sl
 800e32c:	4631      	mov	r1, r6
 800e32e:	4628      	mov	r0, r5
 800e330:	47b8      	blx	r7
 800e332:	3001      	adds	r0, #1
 800e334:	f43f af2b 	beq.w	800e18e <_printf_float+0xb6>
 800e338:	f109 0901 	add.w	r9, r9, #1
 800e33c:	e7e8      	b.n	800e310 <_printf_float+0x238>
 800e33e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e340:	2b00      	cmp	r3, #0
 800e342:	dc39      	bgt.n	800e3b8 <_printf_float+0x2e0>
 800e344:	4a1b      	ldr	r2, [pc, #108]	@ (800e3b4 <_printf_float+0x2dc>)
 800e346:	2301      	movs	r3, #1
 800e348:	4631      	mov	r1, r6
 800e34a:	4628      	mov	r0, r5
 800e34c:	47b8      	blx	r7
 800e34e:	3001      	adds	r0, #1
 800e350:	f43f af1d 	beq.w	800e18e <_printf_float+0xb6>
 800e354:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e358:	ea59 0303 	orrs.w	r3, r9, r3
 800e35c:	d102      	bne.n	800e364 <_printf_float+0x28c>
 800e35e:	6823      	ldr	r3, [r4, #0]
 800e360:	07d9      	lsls	r1, r3, #31
 800e362:	d5d7      	bpl.n	800e314 <_printf_float+0x23c>
 800e364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e368:	4631      	mov	r1, r6
 800e36a:	4628      	mov	r0, r5
 800e36c:	47b8      	blx	r7
 800e36e:	3001      	adds	r0, #1
 800e370:	f43f af0d 	beq.w	800e18e <_printf_float+0xb6>
 800e374:	f04f 0a00 	mov.w	sl, #0
 800e378:	f104 0b1a 	add.w	fp, r4, #26
 800e37c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e37e:	425b      	negs	r3, r3
 800e380:	4553      	cmp	r3, sl
 800e382:	dc01      	bgt.n	800e388 <_printf_float+0x2b0>
 800e384:	464b      	mov	r3, r9
 800e386:	e793      	b.n	800e2b0 <_printf_float+0x1d8>
 800e388:	2301      	movs	r3, #1
 800e38a:	465a      	mov	r2, fp
 800e38c:	4631      	mov	r1, r6
 800e38e:	4628      	mov	r0, r5
 800e390:	47b8      	blx	r7
 800e392:	3001      	adds	r0, #1
 800e394:	f43f aefb 	beq.w	800e18e <_printf_float+0xb6>
 800e398:	f10a 0a01 	add.w	sl, sl, #1
 800e39c:	e7ee      	b.n	800e37c <_printf_float+0x2a4>
 800e39e:	bf00      	nop
 800e3a0:	7fefffff 	.word	0x7fefffff
 800e3a4:	0801159a 	.word	0x0801159a
 800e3a8:	08011596 	.word	0x08011596
 800e3ac:	080115a2 	.word	0x080115a2
 800e3b0:	0801159e 	.word	0x0801159e
 800e3b4:	080115a6 	.word	0x080115a6
 800e3b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e3ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e3be:	4553      	cmp	r3, sl
 800e3c0:	bfa8      	it	ge
 800e3c2:	4653      	movge	r3, sl
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	4699      	mov	r9, r3
 800e3c8:	dc36      	bgt.n	800e438 <_printf_float+0x360>
 800e3ca:	f04f 0b00 	mov.w	fp, #0
 800e3ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e3d2:	f104 021a 	add.w	r2, r4, #26
 800e3d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e3d8:	9306      	str	r3, [sp, #24]
 800e3da:	eba3 0309 	sub.w	r3, r3, r9
 800e3de:	455b      	cmp	r3, fp
 800e3e0:	dc31      	bgt.n	800e446 <_printf_float+0x36e>
 800e3e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3e4:	459a      	cmp	sl, r3
 800e3e6:	dc3a      	bgt.n	800e45e <_printf_float+0x386>
 800e3e8:	6823      	ldr	r3, [r4, #0]
 800e3ea:	07da      	lsls	r2, r3, #31
 800e3ec:	d437      	bmi.n	800e45e <_printf_float+0x386>
 800e3ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3f0:	ebaa 0903 	sub.w	r9, sl, r3
 800e3f4:	9b06      	ldr	r3, [sp, #24]
 800e3f6:	ebaa 0303 	sub.w	r3, sl, r3
 800e3fa:	4599      	cmp	r9, r3
 800e3fc:	bfa8      	it	ge
 800e3fe:	4699      	movge	r9, r3
 800e400:	f1b9 0f00 	cmp.w	r9, #0
 800e404:	dc33      	bgt.n	800e46e <_printf_float+0x396>
 800e406:	f04f 0800 	mov.w	r8, #0
 800e40a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e40e:	f104 0b1a 	add.w	fp, r4, #26
 800e412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e414:	ebaa 0303 	sub.w	r3, sl, r3
 800e418:	eba3 0309 	sub.w	r3, r3, r9
 800e41c:	4543      	cmp	r3, r8
 800e41e:	f77f af79 	ble.w	800e314 <_printf_float+0x23c>
 800e422:	2301      	movs	r3, #1
 800e424:	465a      	mov	r2, fp
 800e426:	4631      	mov	r1, r6
 800e428:	4628      	mov	r0, r5
 800e42a:	47b8      	blx	r7
 800e42c:	3001      	adds	r0, #1
 800e42e:	f43f aeae 	beq.w	800e18e <_printf_float+0xb6>
 800e432:	f108 0801 	add.w	r8, r8, #1
 800e436:	e7ec      	b.n	800e412 <_printf_float+0x33a>
 800e438:	4642      	mov	r2, r8
 800e43a:	4631      	mov	r1, r6
 800e43c:	4628      	mov	r0, r5
 800e43e:	47b8      	blx	r7
 800e440:	3001      	adds	r0, #1
 800e442:	d1c2      	bne.n	800e3ca <_printf_float+0x2f2>
 800e444:	e6a3      	b.n	800e18e <_printf_float+0xb6>
 800e446:	2301      	movs	r3, #1
 800e448:	4631      	mov	r1, r6
 800e44a:	4628      	mov	r0, r5
 800e44c:	9206      	str	r2, [sp, #24]
 800e44e:	47b8      	blx	r7
 800e450:	3001      	adds	r0, #1
 800e452:	f43f ae9c 	beq.w	800e18e <_printf_float+0xb6>
 800e456:	9a06      	ldr	r2, [sp, #24]
 800e458:	f10b 0b01 	add.w	fp, fp, #1
 800e45c:	e7bb      	b.n	800e3d6 <_printf_float+0x2fe>
 800e45e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e462:	4631      	mov	r1, r6
 800e464:	4628      	mov	r0, r5
 800e466:	47b8      	blx	r7
 800e468:	3001      	adds	r0, #1
 800e46a:	d1c0      	bne.n	800e3ee <_printf_float+0x316>
 800e46c:	e68f      	b.n	800e18e <_printf_float+0xb6>
 800e46e:	9a06      	ldr	r2, [sp, #24]
 800e470:	464b      	mov	r3, r9
 800e472:	4442      	add	r2, r8
 800e474:	4631      	mov	r1, r6
 800e476:	4628      	mov	r0, r5
 800e478:	47b8      	blx	r7
 800e47a:	3001      	adds	r0, #1
 800e47c:	d1c3      	bne.n	800e406 <_printf_float+0x32e>
 800e47e:	e686      	b.n	800e18e <_printf_float+0xb6>
 800e480:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e484:	f1ba 0f01 	cmp.w	sl, #1
 800e488:	dc01      	bgt.n	800e48e <_printf_float+0x3b6>
 800e48a:	07db      	lsls	r3, r3, #31
 800e48c:	d536      	bpl.n	800e4fc <_printf_float+0x424>
 800e48e:	2301      	movs	r3, #1
 800e490:	4642      	mov	r2, r8
 800e492:	4631      	mov	r1, r6
 800e494:	4628      	mov	r0, r5
 800e496:	47b8      	blx	r7
 800e498:	3001      	adds	r0, #1
 800e49a:	f43f ae78 	beq.w	800e18e <_printf_float+0xb6>
 800e49e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4a2:	4631      	mov	r1, r6
 800e4a4:	4628      	mov	r0, r5
 800e4a6:	47b8      	blx	r7
 800e4a8:	3001      	adds	r0, #1
 800e4aa:	f43f ae70 	beq.w	800e18e <_printf_float+0xb6>
 800e4ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4ba:	f7f2 fb05 	bl	8000ac8 <__aeabi_dcmpeq>
 800e4be:	b9c0      	cbnz	r0, 800e4f2 <_printf_float+0x41a>
 800e4c0:	4653      	mov	r3, sl
 800e4c2:	f108 0201 	add.w	r2, r8, #1
 800e4c6:	4631      	mov	r1, r6
 800e4c8:	4628      	mov	r0, r5
 800e4ca:	47b8      	blx	r7
 800e4cc:	3001      	adds	r0, #1
 800e4ce:	d10c      	bne.n	800e4ea <_printf_float+0x412>
 800e4d0:	e65d      	b.n	800e18e <_printf_float+0xb6>
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	465a      	mov	r2, fp
 800e4d6:	4631      	mov	r1, r6
 800e4d8:	4628      	mov	r0, r5
 800e4da:	47b8      	blx	r7
 800e4dc:	3001      	adds	r0, #1
 800e4de:	f43f ae56 	beq.w	800e18e <_printf_float+0xb6>
 800e4e2:	f108 0801 	add.w	r8, r8, #1
 800e4e6:	45d0      	cmp	r8, sl
 800e4e8:	dbf3      	blt.n	800e4d2 <_printf_float+0x3fa>
 800e4ea:	464b      	mov	r3, r9
 800e4ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e4f0:	e6df      	b.n	800e2b2 <_printf_float+0x1da>
 800e4f2:	f04f 0800 	mov.w	r8, #0
 800e4f6:	f104 0b1a 	add.w	fp, r4, #26
 800e4fa:	e7f4      	b.n	800e4e6 <_printf_float+0x40e>
 800e4fc:	2301      	movs	r3, #1
 800e4fe:	4642      	mov	r2, r8
 800e500:	e7e1      	b.n	800e4c6 <_printf_float+0x3ee>
 800e502:	2301      	movs	r3, #1
 800e504:	464a      	mov	r2, r9
 800e506:	4631      	mov	r1, r6
 800e508:	4628      	mov	r0, r5
 800e50a:	47b8      	blx	r7
 800e50c:	3001      	adds	r0, #1
 800e50e:	f43f ae3e 	beq.w	800e18e <_printf_float+0xb6>
 800e512:	f108 0801 	add.w	r8, r8, #1
 800e516:	68e3      	ldr	r3, [r4, #12]
 800e518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e51a:	1a5b      	subs	r3, r3, r1
 800e51c:	4543      	cmp	r3, r8
 800e51e:	dcf0      	bgt.n	800e502 <_printf_float+0x42a>
 800e520:	e6fc      	b.n	800e31c <_printf_float+0x244>
 800e522:	f04f 0800 	mov.w	r8, #0
 800e526:	f104 0919 	add.w	r9, r4, #25
 800e52a:	e7f4      	b.n	800e516 <_printf_float+0x43e>

0800e52c <_printf_common>:
 800e52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e530:	4616      	mov	r6, r2
 800e532:	4698      	mov	r8, r3
 800e534:	688a      	ldr	r2, [r1, #8]
 800e536:	690b      	ldr	r3, [r1, #16]
 800e538:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e53c:	4293      	cmp	r3, r2
 800e53e:	bfb8      	it	lt
 800e540:	4613      	movlt	r3, r2
 800e542:	6033      	str	r3, [r6, #0]
 800e544:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e548:	4607      	mov	r7, r0
 800e54a:	460c      	mov	r4, r1
 800e54c:	b10a      	cbz	r2, 800e552 <_printf_common+0x26>
 800e54e:	3301      	adds	r3, #1
 800e550:	6033      	str	r3, [r6, #0]
 800e552:	6823      	ldr	r3, [r4, #0]
 800e554:	0699      	lsls	r1, r3, #26
 800e556:	bf42      	ittt	mi
 800e558:	6833      	ldrmi	r3, [r6, #0]
 800e55a:	3302      	addmi	r3, #2
 800e55c:	6033      	strmi	r3, [r6, #0]
 800e55e:	6825      	ldr	r5, [r4, #0]
 800e560:	f015 0506 	ands.w	r5, r5, #6
 800e564:	d106      	bne.n	800e574 <_printf_common+0x48>
 800e566:	f104 0a19 	add.w	sl, r4, #25
 800e56a:	68e3      	ldr	r3, [r4, #12]
 800e56c:	6832      	ldr	r2, [r6, #0]
 800e56e:	1a9b      	subs	r3, r3, r2
 800e570:	42ab      	cmp	r3, r5
 800e572:	dc26      	bgt.n	800e5c2 <_printf_common+0x96>
 800e574:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e578:	6822      	ldr	r2, [r4, #0]
 800e57a:	3b00      	subs	r3, #0
 800e57c:	bf18      	it	ne
 800e57e:	2301      	movne	r3, #1
 800e580:	0692      	lsls	r2, r2, #26
 800e582:	d42b      	bmi.n	800e5dc <_printf_common+0xb0>
 800e584:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e588:	4641      	mov	r1, r8
 800e58a:	4638      	mov	r0, r7
 800e58c:	47c8      	blx	r9
 800e58e:	3001      	adds	r0, #1
 800e590:	d01e      	beq.n	800e5d0 <_printf_common+0xa4>
 800e592:	6823      	ldr	r3, [r4, #0]
 800e594:	6922      	ldr	r2, [r4, #16]
 800e596:	f003 0306 	and.w	r3, r3, #6
 800e59a:	2b04      	cmp	r3, #4
 800e59c:	bf02      	ittt	eq
 800e59e:	68e5      	ldreq	r5, [r4, #12]
 800e5a0:	6833      	ldreq	r3, [r6, #0]
 800e5a2:	1aed      	subeq	r5, r5, r3
 800e5a4:	68a3      	ldr	r3, [r4, #8]
 800e5a6:	bf0c      	ite	eq
 800e5a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e5ac:	2500      	movne	r5, #0
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	bfc4      	itt	gt
 800e5b2:	1a9b      	subgt	r3, r3, r2
 800e5b4:	18ed      	addgt	r5, r5, r3
 800e5b6:	2600      	movs	r6, #0
 800e5b8:	341a      	adds	r4, #26
 800e5ba:	42b5      	cmp	r5, r6
 800e5bc:	d11a      	bne.n	800e5f4 <_printf_common+0xc8>
 800e5be:	2000      	movs	r0, #0
 800e5c0:	e008      	b.n	800e5d4 <_printf_common+0xa8>
 800e5c2:	2301      	movs	r3, #1
 800e5c4:	4652      	mov	r2, sl
 800e5c6:	4641      	mov	r1, r8
 800e5c8:	4638      	mov	r0, r7
 800e5ca:	47c8      	blx	r9
 800e5cc:	3001      	adds	r0, #1
 800e5ce:	d103      	bne.n	800e5d8 <_printf_common+0xac>
 800e5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5d8:	3501      	adds	r5, #1
 800e5da:	e7c6      	b.n	800e56a <_printf_common+0x3e>
 800e5dc:	18e1      	adds	r1, r4, r3
 800e5de:	1c5a      	adds	r2, r3, #1
 800e5e0:	2030      	movs	r0, #48	@ 0x30
 800e5e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e5e6:	4422      	add	r2, r4
 800e5e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e5ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e5f0:	3302      	adds	r3, #2
 800e5f2:	e7c7      	b.n	800e584 <_printf_common+0x58>
 800e5f4:	2301      	movs	r3, #1
 800e5f6:	4622      	mov	r2, r4
 800e5f8:	4641      	mov	r1, r8
 800e5fa:	4638      	mov	r0, r7
 800e5fc:	47c8      	blx	r9
 800e5fe:	3001      	adds	r0, #1
 800e600:	d0e6      	beq.n	800e5d0 <_printf_common+0xa4>
 800e602:	3601      	adds	r6, #1
 800e604:	e7d9      	b.n	800e5ba <_printf_common+0x8e>
	...

0800e608 <_printf_i>:
 800e608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e60c:	7e0f      	ldrb	r7, [r1, #24]
 800e60e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e610:	2f78      	cmp	r7, #120	@ 0x78
 800e612:	4691      	mov	r9, r2
 800e614:	4680      	mov	r8, r0
 800e616:	460c      	mov	r4, r1
 800e618:	469a      	mov	sl, r3
 800e61a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e61e:	d807      	bhi.n	800e630 <_printf_i+0x28>
 800e620:	2f62      	cmp	r7, #98	@ 0x62
 800e622:	d80a      	bhi.n	800e63a <_printf_i+0x32>
 800e624:	2f00      	cmp	r7, #0
 800e626:	f000 80d1 	beq.w	800e7cc <_printf_i+0x1c4>
 800e62a:	2f58      	cmp	r7, #88	@ 0x58
 800e62c:	f000 80b8 	beq.w	800e7a0 <_printf_i+0x198>
 800e630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e638:	e03a      	b.n	800e6b0 <_printf_i+0xa8>
 800e63a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e63e:	2b15      	cmp	r3, #21
 800e640:	d8f6      	bhi.n	800e630 <_printf_i+0x28>
 800e642:	a101      	add	r1, pc, #4	@ (adr r1, 800e648 <_printf_i+0x40>)
 800e644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e648:	0800e6a1 	.word	0x0800e6a1
 800e64c:	0800e6b5 	.word	0x0800e6b5
 800e650:	0800e631 	.word	0x0800e631
 800e654:	0800e631 	.word	0x0800e631
 800e658:	0800e631 	.word	0x0800e631
 800e65c:	0800e631 	.word	0x0800e631
 800e660:	0800e6b5 	.word	0x0800e6b5
 800e664:	0800e631 	.word	0x0800e631
 800e668:	0800e631 	.word	0x0800e631
 800e66c:	0800e631 	.word	0x0800e631
 800e670:	0800e631 	.word	0x0800e631
 800e674:	0800e7b3 	.word	0x0800e7b3
 800e678:	0800e6df 	.word	0x0800e6df
 800e67c:	0800e76d 	.word	0x0800e76d
 800e680:	0800e631 	.word	0x0800e631
 800e684:	0800e631 	.word	0x0800e631
 800e688:	0800e7d5 	.word	0x0800e7d5
 800e68c:	0800e631 	.word	0x0800e631
 800e690:	0800e6df 	.word	0x0800e6df
 800e694:	0800e631 	.word	0x0800e631
 800e698:	0800e631 	.word	0x0800e631
 800e69c:	0800e775 	.word	0x0800e775
 800e6a0:	6833      	ldr	r3, [r6, #0]
 800e6a2:	1d1a      	adds	r2, r3, #4
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	6032      	str	r2, [r6, #0]
 800e6a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e6ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e6b0:	2301      	movs	r3, #1
 800e6b2:	e09c      	b.n	800e7ee <_printf_i+0x1e6>
 800e6b4:	6833      	ldr	r3, [r6, #0]
 800e6b6:	6820      	ldr	r0, [r4, #0]
 800e6b8:	1d19      	adds	r1, r3, #4
 800e6ba:	6031      	str	r1, [r6, #0]
 800e6bc:	0606      	lsls	r6, r0, #24
 800e6be:	d501      	bpl.n	800e6c4 <_printf_i+0xbc>
 800e6c0:	681d      	ldr	r5, [r3, #0]
 800e6c2:	e003      	b.n	800e6cc <_printf_i+0xc4>
 800e6c4:	0645      	lsls	r5, r0, #25
 800e6c6:	d5fb      	bpl.n	800e6c0 <_printf_i+0xb8>
 800e6c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e6cc:	2d00      	cmp	r5, #0
 800e6ce:	da03      	bge.n	800e6d8 <_printf_i+0xd0>
 800e6d0:	232d      	movs	r3, #45	@ 0x2d
 800e6d2:	426d      	negs	r5, r5
 800e6d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e6d8:	4858      	ldr	r0, [pc, #352]	@ (800e83c <_printf_i+0x234>)
 800e6da:	230a      	movs	r3, #10
 800e6dc:	e011      	b.n	800e702 <_printf_i+0xfa>
 800e6de:	6821      	ldr	r1, [r4, #0]
 800e6e0:	6833      	ldr	r3, [r6, #0]
 800e6e2:	0608      	lsls	r0, r1, #24
 800e6e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800e6e8:	d402      	bmi.n	800e6f0 <_printf_i+0xe8>
 800e6ea:	0649      	lsls	r1, r1, #25
 800e6ec:	bf48      	it	mi
 800e6ee:	b2ad      	uxthmi	r5, r5
 800e6f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800e6f2:	4852      	ldr	r0, [pc, #328]	@ (800e83c <_printf_i+0x234>)
 800e6f4:	6033      	str	r3, [r6, #0]
 800e6f6:	bf14      	ite	ne
 800e6f8:	230a      	movne	r3, #10
 800e6fa:	2308      	moveq	r3, #8
 800e6fc:	2100      	movs	r1, #0
 800e6fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e702:	6866      	ldr	r6, [r4, #4]
 800e704:	60a6      	str	r6, [r4, #8]
 800e706:	2e00      	cmp	r6, #0
 800e708:	db05      	blt.n	800e716 <_printf_i+0x10e>
 800e70a:	6821      	ldr	r1, [r4, #0]
 800e70c:	432e      	orrs	r6, r5
 800e70e:	f021 0104 	bic.w	r1, r1, #4
 800e712:	6021      	str	r1, [r4, #0]
 800e714:	d04b      	beq.n	800e7ae <_printf_i+0x1a6>
 800e716:	4616      	mov	r6, r2
 800e718:	fbb5 f1f3 	udiv	r1, r5, r3
 800e71c:	fb03 5711 	mls	r7, r3, r1, r5
 800e720:	5dc7      	ldrb	r7, [r0, r7]
 800e722:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e726:	462f      	mov	r7, r5
 800e728:	42bb      	cmp	r3, r7
 800e72a:	460d      	mov	r5, r1
 800e72c:	d9f4      	bls.n	800e718 <_printf_i+0x110>
 800e72e:	2b08      	cmp	r3, #8
 800e730:	d10b      	bne.n	800e74a <_printf_i+0x142>
 800e732:	6823      	ldr	r3, [r4, #0]
 800e734:	07df      	lsls	r7, r3, #31
 800e736:	d508      	bpl.n	800e74a <_printf_i+0x142>
 800e738:	6923      	ldr	r3, [r4, #16]
 800e73a:	6861      	ldr	r1, [r4, #4]
 800e73c:	4299      	cmp	r1, r3
 800e73e:	bfde      	ittt	le
 800e740:	2330      	movle	r3, #48	@ 0x30
 800e742:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e746:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e74a:	1b92      	subs	r2, r2, r6
 800e74c:	6122      	str	r2, [r4, #16]
 800e74e:	f8cd a000 	str.w	sl, [sp]
 800e752:	464b      	mov	r3, r9
 800e754:	aa03      	add	r2, sp, #12
 800e756:	4621      	mov	r1, r4
 800e758:	4640      	mov	r0, r8
 800e75a:	f7ff fee7 	bl	800e52c <_printf_common>
 800e75e:	3001      	adds	r0, #1
 800e760:	d14a      	bne.n	800e7f8 <_printf_i+0x1f0>
 800e762:	f04f 30ff 	mov.w	r0, #4294967295
 800e766:	b004      	add	sp, #16
 800e768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e76c:	6823      	ldr	r3, [r4, #0]
 800e76e:	f043 0320 	orr.w	r3, r3, #32
 800e772:	6023      	str	r3, [r4, #0]
 800e774:	4832      	ldr	r0, [pc, #200]	@ (800e840 <_printf_i+0x238>)
 800e776:	2778      	movs	r7, #120	@ 0x78
 800e778:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e77c:	6823      	ldr	r3, [r4, #0]
 800e77e:	6831      	ldr	r1, [r6, #0]
 800e780:	061f      	lsls	r7, r3, #24
 800e782:	f851 5b04 	ldr.w	r5, [r1], #4
 800e786:	d402      	bmi.n	800e78e <_printf_i+0x186>
 800e788:	065f      	lsls	r7, r3, #25
 800e78a:	bf48      	it	mi
 800e78c:	b2ad      	uxthmi	r5, r5
 800e78e:	6031      	str	r1, [r6, #0]
 800e790:	07d9      	lsls	r1, r3, #31
 800e792:	bf44      	itt	mi
 800e794:	f043 0320 	orrmi.w	r3, r3, #32
 800e798:	6023      	strmi	r3, [r4, #0]
 800e79a:	b11d      	cbz	r5, 800e7a4 <_printf_i+0x19c>
 800e79c:	2310      	movs	r3, #16
 800e79e:	e7ad      	b.n	800e6fc <_printf_i+0xf4>
 800e7a0:	4826      	ldr	r0, [pc, #152]	@ (800e83c <_printf_i+0x234>)
 800e7a2:	e7e9      	b.n	800e778 <_printf_i+0x170>
 800e7a4:	6823      	ldr	r3, [r4, #0]
 800e7a6:	f023 0320 	bic.w	r3, r3, #32
 800e7aa:	6023      	str	r3, [r4, #0]
 800e7ac:	e7f6      	b.n	800e79c <_printf_i+0x194>
 800e7ae:	4616      	mov	r6, r2
 800e7b0:	e7bd      	b.n	800e72e <_printf_i+0x126>
 800e7b2:	6833      	ldr	r3, [r6, #0]
 800e7b4:	6825      	ldr	r5, [r4, #0]
 800e7b6:	6961      	ldr	r1, [r4, #20]
 800e7b8:	1d18      	adds	r0, r3, #4
 800e7ba:	6030      	str	r0, [r6, #0]
 800e7bc:	062e      	lsls	r6, r5, #24
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	d501      	bpl.n	800e7c6 <_printf_i+0x1be>
 800e7c2:	6019      	str	r1, [r3, #0]
 800e7c4:	e002      	b.n	800e7cc <_printf_i+0x1c4>
 800e7c6:	0668      	lsls	r0, r5, #25
 800e7c8:	d5fb      	bpl.n	800e7c2 <_printf_i+0x1ba>
 800e7ca:	8019      	strh	r1, [r3, #0]
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	6123      	str	r3, [r4, #16]
 800e7d0:	4616      	mov	r6, r2
 800e7d2:	e7bc      	b.n	800e74e <_printf_i+0x146>
 800e7d4:	6833      	ldr	r3, [r6, #0]
 800e7d6:	1d1a      	adds	r2, r3, #4
 800e7d8:	6032      	str	r2, [r6, #0]
 800e7da:	681e      	ldr	r6, [r3, #0]
 800e7dc:	6862      	ldr	r2, [r4, #4]
 800e7de:	2100      	movs	r1, #0
 800e7e0:	4630      	mov	r0, r6
 800e7e2:	f7f1 fcf5 	bl	80001d0 <memchr>
 800e7e6:	b108      	cbz	r0, 800e7ec <_printf_i+0x1e4>
 800e7e8:	1b80      	subs	r0, r0, r6
 800e7ea:	6060      	str	r0, [r4, #4]
 800e7ec:	6863      	ldr	r3, [r4, #4]
 800e7ee:	6123      	str	r3, [r4, #16]
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7f6:	e7aa      	b.n	800e74e <_printf_i+0x146>
 800e7f8:	6923      	ldr	r3, [r4, #16]
 800e7fa:	4632      	mov	r2, r6
 800e7fc:	4649      	mov	r1, r9
 800e7fe:	4640      	mov	r0, r8
 800e800:	47d0      	blx	sl
 800e802:	3001      	adds	r0, #1
 800e804:	d0ad      	beq.n	800e762 <_printf_i+0x15a>
 800e806:	6823      	ldr	r3, [r4, #0]
 800e808:	079b      	lsls	r3, r3, #30
 800e80a:	d413      	bmi.n	800e834 <_printf_i+0x22c>
 800e80c:	68e0      	ldr	r0, [r4, #12]
 800e80e:	9b03      	ldr	r3, [sp, #12]
 800e810:	4298      	cmp	r0, r3
 800e812:	bfb8      	it	lt
 800e814:	4618      	movlt	r0, r3
 800e816:	e7a6      	b.n	800e766 <_printf_i+0x15e>
 800e818:	2301      	movs	r3, #1
 800e81a:	4632      	mov	r2, r6
 800e81c:	4649      	mov	r1, r9
 800e81e:	4640      	mov	r0, r8
 800e820:	47d0      	blx	sl
 800e822:	3001      	adds	r0, #1
 800e824:	d09d      	beq.n	800e762 <_printf_i+0x15a>
 800e826:	3501      	adds	r5, #1
 800e828:	68e3      	ldr	r3, [r4, #12]
 800e82a:	9903      	ldr	r1, [sp, #12]
 800e82c:	1a5b      	subs	r3, r3, r1
 800e82e:	42ab      	cmp	r3, r5
 800e830:	dcf2      	bgt.n	800e818 <_printf_i+0x210>
 800e832:	e7eb      	b.n	800e80c <_printf_i+0x204>
 800e834:	2500      	movs	r5, #0
 800e836:	f104 0619 	add.w	r6, r4, #25
 800e83a:	e7f5      	b.n	800e828 <_printf_i+0x220>
 800e83c:	080115a8 	.word	0x080115a8
 800e840:	080115b9 	.word	0x080115b9

0800e844 <std>:
 800e844:	2300      	movs	r3, #0
 800e846:	b510      	push	{r4, lr}
 800e848:	4604      	mov	r4, r0
 800e84a:	e9c0 3300 	strd	r3, r3, [r0]
 800e84e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e852:	6083      	str	r3, [r0, #8]
 800e854:	8181      	strh	r1, [r0, #12]
 800e856:	6643      	str	r3, [r0, #100]	@ 0x64
 800e858:	81c2      	strh	r2, [r0, #14]
 800e85a:	6183      	str	r3, [r0, #24]
 800e85c:	4619      	mov	r1, r3
 800e85e:	2208      	movs	r2, #8
 800e860:	305c      	adds	r0, #92	@ 0x5c
 800e862:	f000 f92a 	bl	800eaba <memset>
 800e866:	4b0d      	ldr	r3, [pc, #52]	@ (800e89c <std+0x58>)
 800e868:	6263      	str	r3, [r4, #36]	@ 0x24
 800e86a:	4b0d      	ldr	r3, [pc, #52]	@ (800e8a0 <std+0x5c>)
 800e86c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e86e:	4b0d      	ldr	r3, [pc, #52]	@ (800e8a4 <std+0x60>)
 800e870:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e872:	4b0d      	ldr	r3, [pc, #52]	@ (800e8a8 <std+0x64>)
 800e874:	6323      	str	r3, [r4, #48]	@ 0x30
 800e876:	4b0d      	ldr	r3, [pc, #52]	@ (800e8ac <std+0x68>)
 800e878:	6224      	str	r4, [r4, #32]
 800e87a:	429c      	cmp	r4, r3
 800e87c:	d006      	beq.n	800e88c <std+0x48>
 800e87e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e882:	4294      	cmp	r4, r2
 800e884:	d002      	beq.n	800e88c <std+0x48>
 800e886:	33d0      	adds	r3, #208	@ 0xd0
 800e888:	429c      	cmp	r4, r3
 800e88a:	d105      	bne.n	800e898 <std+0x54>
 800e88c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e894:	f000 ba1e 	b.w	800ecd4 <__retarget_lock_init_recursive>
 800e898:	bd10      	pop	{r4, pc}
 800e89a:	bf00      	nop
 800e89c:	0800ea35 	.word	0x0800ea35
 800e8a0:	0800ea57 	.word	0x0800ea57
 800e8a4:	0800ea8f 	.word	0x0800ea8f
 800e8a8:	0800eab3 	.word	0x0800eab3
 800e8ac:	20000db4 	.word	0x20000db4

0800e8b0 <stdio_exit_handler>:
 800e8b0:	4a02      	ldr	r2, [pc, #8]	@ (800e8bc <stdio_exit_handler+0xc>)
 800e8b2:	4903      	ldr	r1, [pc, #12]	@ (800e8c0 <stdio_exit_handler+0x10>)
 800e8b4:	4803      	ldr	r0, [pc, #12]	@ (800e8c4 <stdio_exit_handler+0x14>)
 800e8b6:	f000 b869 	b.w	800e98c <_fwalk_sglue>
 800e8ba:	bf00      	nop
 800e8bc:	2000002c 	.word	0x2000002c
 800e8c0:	08010e49 	.word	0x08010e49
 800e8c4:	200001a8 	.word	0x200001a8

0800e8c8 <cleanup_stdio>:
 800e8c8:	6841      	ldr	r1, [r0, #4]
 800e8ca:	4b0c      	ldr	r3, [pc, #48]	@ (800e8fc <cleanup_stdio+0x34>)
 800e8cc:	4299      	cmp	r1, r3
 800e8ce:	b510      	push	{r4, lr}
 800e8d0:	4604      	mov	r4, r0
 800e8d2:	d001      	beq.n	800e8d8 <cleanup_stdio+0x10>
 800e8d4:	f002 fab8 	bl	8010e48 <_fflush_r>
 800e8d8:	68a1      	ldr	r1, [r4, #8]
 800e8da:	4b09      	ldr	r3, [pc, #36]	@ (800e900 <cleanup_stdio+0x38>)
 800e8dc:	4299      	cmp	r1, r3
 800e8de:	d002      	beq.n	800e8e6 <cleanup_stdio+0x1e>
 800e8e0:	4620      	mov	r0, r4
 800e8e2:	f002 fab1 	bl	8010e48 <_fflush_r>
 800e8e6:	68e1      	ldr	r1, [r4, #12]
 800e8e8:	4b06      	ldr	r3, [pc, #24]	@ (800e904 <cleanup_stdio+0x3c>)
 800e8ea:	4299      	cmp	r1, r3
 800e8ec:	d004      	beq.n	800e8f8 <cleanup_stdio+0x30>
 800e8ee:	4620      	mov	r0, r4
 800e8f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8f4:	f002 baa8 	b.w	8010e48 <_fflush_r>
 800e8f8:	bd10      	pop	{r4, pc}
 800e8fa:	bf00      	nop
 800e8fc:	20000db4 	.word	0x20000db4
 800e900:	20000e1c 	.word	0x20000e1c
 800e904:	20000e84 	.word	0x20000e84

0800e908 <global_stdio_init.part.0>:
 800e908:	b510      	push	{r4, lr}
 800e90a:	4b0b      	ldr	r3, [pc, #44]	@ (800e938 <global_stdio_init.part.0+0x30>)
 800e90c:	4c0b      	ldr	r4, [pc, #44]	@ (800e93c <global_stdio_init.part.0+0x34>)
 800e90e:	4a0c      	ldr	r2, [pc, #48]	@ (800e940 <global_stdio_init.part.0+0x38>)
 800e910:	601a      	str	r2, [r3, #0]
 800e912:	4620      	mov	r0, r4
 800e914:	2200      	movs	r2, #0
 800e916:	2104      	movs	r1, #4
 800e918:	f7ff ff94 	bl	800e844 <std>
 800e91c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e920:	2201      	movs	r2, #1
 800e922:	2109      	movs	r1, #9
 800e924:	f7ff ff8e 	bl	800e844 <std>
 800e928:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e92c:	2202      	movs	r2, #2
 800e92e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e932:	2112      	movs	r1, #18
 800e934:	f7ff bf86 	b.w	800e844 <std>
 800e938:	20000eec 	.word	0x20000eec
 800e93c:	20000db4 	.word	0x20000db4
 800e940:	0800e8b1 	.word	0x0800e8b1

0800e944 <__sfp_lock_acquire>:
 800e944:	4801      	ldr	r0, [pc, #4]	@ (800e94c <__sfp_lock_acquire+0x8>)
 800e946:	f000 b9c6 	b.w	800ecd6 <__retarget_lock_acquire_recursive>
 800e94a:	bf00      	nop
 800e94c:	20000ef5 	.word	0x20000ef5

0800e950 <__sfp_lock_release>:
 800e950:	4801      	ldr	r0, [pc, #4]	@ (800e958 <__sfp_lock_release+0x8>)
 800e952:	f000 b9c1 	b.w	800ecd8 <__retarget_lock_release_recursive>
 800e956:	bf00      	nop
 800e958:	20000ef5 	.word	0x20000ef5

0800e95c <__sinit>:
 800e95c:	b510      	push	{r4, lr}
 800e95e:	4604      	mov	r4, r0
 800e960:	f7ff fff0 	bl	800e944 <__sfp_lock_acquire>
 800e964:	6a23      	ldr	r3, [r4, #32]
 800e966:	b11b      	cbz	r3, 800e970 <__sinit+0x14>
 800e968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e96c:	f7ff bff0 	b.w	800e950 <__sfp_lock_release>
 800e970:	4b04      	ldr	r3, [pc, #16]	@ (800e984 <__sinit+0x28>)
 800e972:	6223      	str	r3, [r4, #32]
 800e974:	4b04      	ldr	r3, [pc, #16]	@ (800e988 <__sinit+0x2c>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d1f5      	bne.n	800e968 <__sinit+0xc>
 800e97c:	f7ff ffc4 	bl	800e908 <global_stdio_init.part.0>
 800e980:	e7f2      	b.n	800e968 <__sinit+0xc>
 800e982:	bf00      	nop
 800e984:	0800e8c9 	.word	0x0800e8c9
 800e988:	20000eec 	.word	0x20000eec

0800e98c <_fwalk_sglue>:
 800e98c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e990:	4607      	mov	r7, r0
 800e992:	4688      	mov	r8, r1
 800e994:	4614      	mov	r4, r2
 800e996:	2600      	movs	r6, #0
 800e998:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e99c:	f1b9 0901 	subs.w	r9, r9, #1
 800e9a0:	d505      	bpl.n	800e9ae <_fwalk_sglue+0x22>
 800e9a2:	6824      	ldr	r4, [r4, #0]
 800e9a4:	2c00      	cmp	r4, #0
 800e9a6:	d1f7      	bne.n	800e998 <_fwalk_sglue+0xc>
 800e9a8:	4630      	mov	r0, r6
 800e9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9ae:	89ab      	ldrh	r3, [r5, #12]
 800e9b0:	2b01      	cmp	r3, #1
 800e9b2:	d907      	bls.n	800e9c4 <_fwalk_sglue+0x38>
 800e9b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e9b8:	3301      	adds	r3, #1
 800e9ba:	d003      	beq.n	800e9c4 <_fwalk_sglue+0x38>
 800e9bc:	4629      	mov	r1, r5
 800e9be:	4638      	mov	r0, r7
 800e9c0:	47c0      	blx	r8
 800e9c2:	4306      	orrs	r6, r0
 800e9c4:	3568      	adds	r5, #104	@ 0x68
 800e9c6:	e7e9      	b.n	800e99c <_fwalk_sglue+0x10>

0800e9c8 <sniprintf>:
 800e9c8:	b40c      	push	{r2, r3}
 800e9ca:	b530      	push	{r4, r5, lr}
 800e9cc:	4b18      	ldr	r3, [pc, #96]	@ (800ea30 <sniprintf+0x68>)
 800e9ce:	1e0c      	subs	r4, r1, #0
 800e9d0:	681d      	ldr	r5, [r3, #0]
 800e9d2:	b09d      	sub	sp, #116	@ 0x74
 800e9d4:	da08      	bge.n	800e9e8 <sniprintf+0x20>
 800e9d6:	238b      	movs	r3, #139	@ 0x8b
 800e9d8:	602b      	str	r3, [r5, #0]
 800e9da:	f04f 30ff 	mov.w	r0, #4294967295
 800e9de:	b01d      	add	sp, #116	@ 0x74
 800e9e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e9e4:	b002      	add	sp, #8
 800e9e6:	4770      	bx	lr
 800e9e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e9ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e9f0:	f04f 0300 	mov.w	r3, #0
 800e9f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e9f6:	bf14      	ite	ne
 800e9f8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e9fc:	4623      	moveq	r3, r4
 800e9fe:	9304      	str	r3, [sp, #16]
 800ea00:	9307      	str	r3, [sp, #28]
 800ea02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ea06:	9002      	str	r0, [sp, #8]
 800ea08:	9006      	str	r0, [sp, #24]
 800ea0a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ea0e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ea10:	ab21      	add	r3, sp, #132	@ 0x84
 800ea12:	a902      	add	r1, sp, #8
 800ea14:	4628      	mov	r0, r5
 800ea16:	9301      	str	r3, [sp, #4]
 800ea18:	f002 f896 	bl	8010b48 <_svfiprintf_r>
 800ea1c:	1c43      	adds	r3, r0, #1
 800ea1e:	bfbc      	itt	lt
 800ea20:	238b      	movlt	r3, #139	@ 0x8b
 800ea22:	602b      	strlt	r3, [r5, #0]
 800ea24:	2c00      	cmp	r4, #0
 800ea26:	d0da      	beq.n	800e9de <sniprintf+0x16>
 800ea28:	9b02      	ldr	r3, [sp, #8]
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	701a      	strb	r2, [r3, #0]
 800ea2e:	e7d6      	b.n	800e9de <sniprintf+0x16>
 800ea30:	200001a4 	.word	0x200001a4

0800ea34 <__sread>:
 800ea34:	b510      	push	{r4, lr}
 800ea36:	460c      	mov	r4, r1
 800ea38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea3c:	f000 f8ec 	bl	800ec18 <_read_r>
 800ea40:	2800      	cmp	r0, #0
 800ea42:	bfab      	itete	ge
 800ea44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ea46:	89a3      	ldrhlt	r3, [r4, #12]
 800ea48:	181b      	addge	r3, r3, r0
 800ea4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ea4e:	bfac      	ite	ge
 800ea50:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ea52:	81a3      	strhlt	r3, [r4, #12]
 800ea54:	bd10      	pop	{r4, pc}

0800ea56 <__swrite>:
 800ea56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea5a:	461f      	mov	r7, r3
 800ea5c:	898b      	ldrh	r3, [r1, #12]
 800ea5e:	05db      	lsls	r3, r3, #23
 800ea60:	4605      	mov	r5, r0
 800ea62:	460c      	mov	r4, r1
 800ea64:	4616      	mov	r6, r2
 800ea66:	d505      	bpl.n	800ea74 <__swrite+0x1e>
 800ea68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea6c:	2302      	movs	r3, #2
 800ea6e:	2200      	movs	r2, #0
 800ea70:	f000 f8c0 	bl	800ebf4 <_lseek_r>
 800ea74:	89a3      	ldrh	r3, [r4, #12]
 800ea76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ea7e:	81a3      	strh	r3, [r4, #12]
 800ea80:	4632      	mov	r2, r6
 800ea82:	463b      	mov	r3, r7
 800ea84:	4628      	mov	r0, r5
 800ea86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ea8a:	f000 b8e7 	b.w	800ec5c <_write_r>

0800ea8e <__sseek>:
 800ea8e:	b510      	push	{r4, lr}
 800ea90:	460c      	mov	r4, r1
 800ea92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea96:	f000 f8ad 	bl	800ebf4 <_lseek_r>
 800ea9a:	1c43      	adds	r3, r0, #1
 800ea9c:	89a3      	ldrh	r3, [r4, #12]
 800ea9e:	bf15      	itete	ne
 800eaa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800eaa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800eaa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800eaaa:	81a3      	strheq	r3, [r4, #12]
 800eaac:	bf18      	it	ne
 800eaae:	81a3      	strhne	r3, [r4, #12]
 800eab0:	bd10      	pop	{r4, pc}

0800eab2 <__sclose>:
 800eab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eab6:	f000 b88d 	b.w	800ebd4 <_close_r>

0800eaba <memset>:
 800eaba:	4402      	add	r2, r0
 800eabc:	4603      	mov	r3, r0
 800eabe:	4293      	cmp	r3, r2
 800eac0:	d100      	bne.n	800eac4 <memset+0xa>
 800eac2:	4770      	bx	lr
 800eac4:	f803 1b01 	strb.w	r1, [r3], #1
 800eac8:	e7f9      	b.n	800eabe <memset+0x4>

0800eaca <strncmp>:
 800eaca:	b510      	push	{r4, lr}
 800eacc:	b16a      	cbz	r2, 800eaea <strncmp+0x20>
 800eace:	3901      	subs	r1, #1
 800ead0:	1884      	adds	r4, r0, r2
 800ead2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ead6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800eada:	429a      	cmp	r2, r3
 800eadc:	d103      	bne.n	800eae6 <strncmp+0x1c>
 800eade:	42a0      	cmp	r0, r4
 800eae0:	d001      	beq.n	800eae6 <strncmp+0x1c>
 800eae2:	2a00      	cmp	r2, #0
 800eae4:	d1f5      	bne.n	800ead2 <strncmp+0x8>
 800eae6:	1ad0      	subs	r0, r2, r3
 800eae8:	bd10      	pop	{r4, pc}
 800eaea:	4610      	mov	r0, r2
 800eaec:	e7fc      	b.n	800eae8 <strncmp+0x1e>

0800eaee <strncpy>:
 800eaee:	b510      	push	{r4, lr}
 800eaf0:	3901      	subs	r1, #1
 800eaf2:	4603      	mov	r3, r0
 800eaf4:	b132      	cbz	r2, 800eb04 <strncpy+0x16>
 800eaf6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800eafa:	f803 4b01 	strb.w	r4, [r3], #1
 800eafe:	3a01      	subs	r2, #1
 800eb00:	2c00      	cmp	r4, #0
 800eb02:	d1f7      	bne.n	800eaf4 <strncpy+0x6>
 800eb04:	441a      	add	r2, r3
 800eb06:	2100      	movs	r1, #0
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d100      	bne.n	800eb0e <strncpy+0x20>
 800eb0c:	bd10      	pop	{r4, pc}
 800eb0e:	f803 1b01 	strb.w	r1, [r3], #1
 800eb12:	e7f9      	b.n	800eb08 <strncpy+0x1a>

0800eb14 <strtok>:
 800eb14:	4b16      	ldr	r3, [pc, #88]	@ (800eb70 <strtok+0x5c>)
 800eb16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb1a:	681f      	ldr	r7, [r3, #0]
 800eb1c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800eb1e:	4605      	mov	r5, r0
 800eb20:	460e      	mov	r6, r1
 800eb22:	b9ec      	cbnz	r4, 800eb60 <strtok+0x4c>
 800eb24:	2050      	movs	r0, #80	@ 0x50
 800eb26:	f7fe fae5 	bl	800d0f4 <malloc>
 800eb2a:	4602      	mov	r2, r0
 800eb2c:	6478      	str	r0, [r7, #68]	@ 0x44
 800eb2e:	b920      	cbnz	r0, 800eb3a <strtok+0x26>
 800eb30:	4b10      	ldr	r3, [pc, #64]	@ (800eb74 <strtok+0x60>)
 800eb32:	4811      	ldr	r0, [pc, #68]	@ (800eb78 <strtok+0x64>)
 800eb34:	215b      	movs	r1, #91	@ 0x5b
 800eb36:	f000 f8e7 	bl	800ed08 <__assert_func>
 800eb3a:	e9c0 4400 	strd	r4, r4, [r0]
 800eb3e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800eb42:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800eb46:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800eb4a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800eb4e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800eb52:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800eb56:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800eb5a:	6184      	str	r4, [r0, #24]
 800eb5c:	7704      	strb	r4, [r0, #28]
 800eb5e:	6244      	str	r4, [r0, #36]	@ 0x24
 800eb60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb62:	4631      	mov	r1, r6
 800eb64:	4628      	mov	r0, r5
 800eb66:	2301      	movs	r3, #1
 800eb68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb6c:	f000 b806 	b.w	800eb7c <__strtok_r>
 800eb70:	200001a4 	.word	0x200001a4
 800eb74:	080115ca 	.word	0x080115ca
 800eb78:	080115e1 	.word	0x080115e1

0800eb7c <__strtok_r>:
 800eb7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb7e:	4604      	mov	r4, r0
 800eb80:	b908      	cbnz	r0, 800eb86 <__strtok_r+0xa>
 800eb82:	6814      	ldr	r4, [r2, #0]
 800eb84:	b144      	cbz	r4, 800eb98 <__strtok_r+0x1c>
 800eb86:	4620      	mov	r0, r4
 800eb88:	f814 5b01 	ldrb.w	r5, [r4], #1
 800eb8c:	460f      	mov	r7, r1
 800eb8e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800eb92:	b91e      	cbnz	r6, 800eb9c <__strtok_r+0x20>
 800eb94:	b965      	cbnz	r5, 800ebb0 <__strtok_r+0x34>
 800eb96:	6015      	str	r5, [r2, #0]
 800eb98:	2000      	movs	r0, #0
 800eb9a:	e005      	b.n	800eba8 <__strtok_r+0x2c>
 800eb9c:	42b5      	cmp	r5, r6
 800eb9e:	d1f6      	bne.n	800eb8e <__strtok_r+0x12>
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d1f0      	bne.n	800eb86 <__strtok_r+0xa>
 800eba4:	6014      	str	r4, [r2, #0]
 800eba6:	7003      	strb	r3, [r0, #0]
 800eba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebaa:	461c      	mov	r4, r3
 800ebac:	e00c      	b.n	800ebc8 <__strtok_r+0x4c>
 800ebae:	b91d      	cbnz	r5, 800ebb8 <__strtok_r+0x3c>
 800ebb0:	4627      	mov	r7, r4
 800ebb2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ebb6:	460e      	mov	r6, r1
 800ebb8:	f816 5b01 	ldrb.w	r5, [r6], #1
 800ebbc:	42ab      	cmp	r3, r5
 800ebbe:	d1f6      	bne.n	800ebae <__strtok_r+0x32>
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d0f2      	beq.n	800ebaa <__strtok_r+0x2e>
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	703b      	strb	r3, [r7, #0]
 800ebc8:	6014      	str	r4, [r2, #0]
 800ebca:	e7ed      	b.n	800eba8 <__strtok_r+0x2c>

0800ebcc <_localeconv_r>:
 800ebcc:	4800      	ldr	r0, [pc, #0]	@ (800ebd0 <_localeconv_r+0x4>)
 800ebce:	4770      	bx	lr
 800ebd0:	20000128 	.word	0x20000128

0800ebd4 <_close_r>:
 800ebd4:	b538      	push	{r3, r4, r5, lr}
 800ebd6:	4d06      	ldr	r5, [pc, #24]	@ (800ebf0 <_close_r+0x1c>)
 800ebd8:	2300      	movs	r3, #0
 800ebda:	4604      	mov	r4, r0
 800ebdc:	4608      	mov	r0, r1
 800ebde:	602b      	str	r3, [r5, #0]
 800ebe0:	f7f3 fff0 	bl	8002bc4 <_close>
 800ebe4:	1c43      	adds	r3, r0, #1
 800ebe6:	d102      	bne.n	800ebee <_close_r+0x1a>
 800ebe8:	682b      	ldr	r3, [r5, #0]
 800ebea:	b103      	cbz	r3, 800ebee <_close_r+0x1a>
 800ebec:	6023      	str	r3, [r4, #0]
 800ebee:	bd38      	pop	{r3, r4, r5, pc}
 800ebf0:	20000ef0 	.word	0x20000ef0

0800ebf4 <_lseek_r>:
 800ebf4:	b538      	push	{r3, r4, r5, lr}
 800ebf6:	4d07      	ldr	r5, [pc, #28]	@ (800ec14 <_lseek_r+0x20>)
 800ebf8:	4604      	mov	r4, r0
 800ebfa:	4608      	mov	r0, r1
 800ebfc:	4611      	mov	r1, r2
 800ebfe:	2200      	movs	r2, #0
 800ec00:	602a      	str	r2, [r5, #0]
 800ec02:	461a      	mov	r2, r3
 800ec04:	f7f4 f805 	bl	8002c12 <_lseek>
 800ec08:	1c43      	adds	r3, r0, #1
 800ec0a:	d102      	bne.n	800ec12 <_lseek_r+0x1e>
 800ec0c:	682b      	ldr	r3, [r5, #0]
 800ec0e:	b103      	cbz	r3, 800ec12 <_lseek_r+0x1e>
 800ec10:	6023      	str	r3, [r4, #0]
 800ec12:	bd38      	pop	{r3, r4, r5, pc}
 800ec14:	20000ef0 	.word	0x20000ef0

0800ec18 <_read_r>:
 800ec18:	b538      	push	{r3, r4, r5, lr}
 800ec1a:	4d07      	ldr	r5, [pc, #28]	@ (800ec38 <_read_r+0x20>)
 800ec1c:	4604      	mov	r4, r0
 800ec1e:	4608      	mov	r0, r1
 800ec20:	4611      	mov	r1, r2
 800ec22:	2200      	movs	r2, #0
 800ec24:	602a      	str	r2, [r5, #0]
 800ec26:	461a      	mov	r2, r3
 800ec28:	f7f3 ff93 	bl	8002b52 <_read>
 800ec2c:	1c43      	adds	r3, r0, #1
 800ec2e:	d102      	bne.n	800ec36 <_read_r+0x1e>
 800ec30:	682b      	ldr	r3, [r5, #0]
 800ec32:	b103      	cbz	r3, 800ec36 <_read_r+0x1e>
 800ec34:	6023      	str	r3, [r4, #0]
 800ec36:	bd38      	pop	{r3, r4, r5, pc}
 800ec38:	20000ef0 	.word	0x20000ef0

0800ec3c <_sbrk_r>:
 800ec3c:	b538      	push	{r3, r4, r5, lr}
 800ec3e:	4d06      	ldr	r5, [pc, #24]	@ (800ec58 <_sbrk_r+0x1c>)
 800ec40:	2300      	movs	r3, #0
 800ec42:	4604      	mov	r4, r0
 800ec44:	4608      	mov	r0, r1
 800ec46:	602b      	str	r3, [r5, #0]
 800ec48:	f7f3 fff0 	bl	8002c2c <_sbrk>
 800ec4c:	1c43      	adds	r3, r0, #1
 800ec4e:	d102      	bne.n	800ec56 <_sbrk_r+0x1a>
 800ec50:	682b      	ldr	r3, [r5, #0]
 800ec52:	b103      	cbz	r3, 800ec56 <_sbrk_r+0x1a>
 800ec54:	6023      	str	r3, [r4, #0]
 800ec56:	bd38      	pop	{r3, r4, r5, pc}
 800ec58:	20000ef0 	.word	0x20000ef0

0800ec5c <_write_r>:
 800ec5c:	b538      	push	{r3, r4, r5, lr}
 800ec5e:	4d07      	ldr	r5, [pc, #28]	@ (800ec7c <_write_r+0x20>)
 800ec60:	4604      	mov	r4, r0
 800ec62:	4608      	mov	r0, r1
 800ec64:	4611      	mov	r1, r2
 800ec66:	2200      	movs	r2, #0
 800ec68:	602a      	str	r2, [r5, #0]
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	f7f3 ff8e 	bl	8002b8c <_write>
 800ec70:	1c43      	adds	r3, r0, #1
 800ec72:	d102      	bne.n	800ec7a <_write_r+0x1e>
 800ec74:	682b      	ldr	r3, [r5, #0]
 800ec76:	b103      	cbz	r3, 800ec7a <_write_r+0x1e>
 800ec78:	6023      	str	r3, [r4, #0]
 800ec7a:	bd38      	pop	{r3, r4, r5, pc}
 800ec7c:	20000ef0 	.word	0x20000ef0

0800ec80 <__errno>:
 800ec80:	4b01      	ldr	r3, [pc, #4]	@ (800ec88 <__errno+0x8>)
 800ec82:	6818      	ldr	r0, [r3, #0]
 800ec84:	4770      	bx	lr
 800ec86:	bf00      	nop
 800ec88:	200001a4 	.word	0x200001a4

0800ec8c <__libc_init_array>:
 800ec8c:	b570      	push	{r4, r5, r6, lr}
 800ec8e:	4d0d      	ldr	r5, [pc, #52]	@ (800ecc4 <__libc_init_array+0x38>)
 800ec90:	4c0d      	ldr	r4, [pc, #52]	@ (800ecc8 <__libc_init_array+0x3c>)
 800ec92:	1b64      	subs	r4, r4, r5
 800ec94:	10a4      	asrs	r4, r4, #2
 800ec96:	2600      	movs	r6, #0
 800ec98:	42a6      	cmp	r6, r4
 800ec9a:	d109      	bne.n	800ecb0 <__libc_init_array+0x24>
 800ec9c:	4d0b      	ldr	r5, [pc, #44]	@ (800eccc <__libc_init_array+0x40>)
 800ec9e:	4c0c      	ldr	r4, [pc, #48]	@ (800ecd0 <__libc_init_array+0x44>)
 800eca0:	f002 fc14 	bl	80114cc <_init>
 800eca4:	1b64      	subs	r4, r4, r5
 800eca6:	10a4      	asrs	r4, r4, #2
 800eca8:	2600      	movs	r6, #0
 800ecaa:	42a6      	cmp	r6, r4
 800ecac:	d105      	bne.n	800ecba <__libc_init_array+0x2e>
 800ecae:	bd70      	pop	{r4, r5, r6, pc}
 800ecb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecb4:	4798      	blx	r3
 800ecb6:	3601      	adds	r6, #1
 800ecb8:	e7ee      	b.n	800ec98 <__libc_init_array+0xc>
 800ecba:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecbe:	4798      	blx	r3
 800ecc0:	3601      	adds	r6, #1
 800ecc2:	e7f2      	b.n	800ecaa <__libc_init_array+0x1e>
 800ecc4:	08011a18 	.word	0x08011a18
 800ecc8:	08011a18 	.word	0x08011a18
 800eccc:	08011a18 	.word	0x08011a18
 800ecd0:	08011a1c 	.word	0x08011a1c

0800ecd4 <__retarget_lock_init_recursive>:
 800ecd4:	4770      	bx	lr

0800ecd6 <__retarget_lock_acquire_recursive>:
 800ecd6:	4770      	bx	lr

0800ecd8 <__retarget_lock_release_recursive>:
 800ecd8:	4770      	bx	lr

0800ecda <memcpy>:
 800ecda:	440a      	add	r2, r1
 800ecdc:	4291      	cmp	r1, r2
 800ecde:	f100 33ff 	add.w	r3, r0, #4294967295
 800ece2:	d100      	bne.n	800ece6 <memcpy+0xc>
 800ece4:	4770      	bx	lr
 800ece6:	b510      	push	{r4, lr}
 800ece8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ecec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ecf0:	4291      	cmp	r1, r2
 800ecf2:	d1f9      	bne.n	800ece8 <memcpy+0xe>
 800ecf4:	bd10      	pop	{r4, pc}
	...

0800ecf8 <nan>:
 800ecf8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ed00 <nan+0x8>
 800ecfc:	4770      	bx	lr
 800ecfe:	bf00      	nop
 800ed00:	00000000 	.word	0x00000000
 800ed04:	7ff80000 	.word	0x7ff80000

0800ed08 <__assert_func>:
 800ed08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed0a:	4614      	mov	r4, r2
 800ed0c:	461a      	mov	r2, r3
 800ed0e:	4b09      	ldr	r3, [pc, #36]	@ (800ed34 <__assert_func+0x2c>)
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	4605      	mov	r5, r0
 800ed14:	68d8      	ldr	r0, [r3, #12]
 800ed16:	b14c      	cbz	r4, 800ed2c <__assert_func+0x24>
 800ed18:	4b07      	ldr	r3, [pc, #28]	@ (800ed38 <__assert_func+0x30>)
 800ed1a:	9100      	str	r1, [sp, #0]
 800ed1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ed20:	4906      	ldr	r1, [pc, #24]	@ (800ed3c <__assert_func+0x34>)
 800ed22:	462b      	mov	r3, r5
 800ed24:	f002 f8b8 	bl	8010e98 <fiprintf>
 800ed28:	f002 f8e2 	bl	8010ef0 <abort>
 800ed2c:	4b04      	ldr	r3, [pc, #16]	@ (800ed40 <__assert_func+0x38>)
 800ed2e:	461c      	mov	r4, r3
 800ed30:	e7f3      	b.n	800ed1a <__assert_func+0x12>
 800ed32:	bf00      	nop
 800ed34:	200001a4 	.word	0x200001a4
 800ed38:	08011643 	.word	0x08011643
 800ed3c:	08011650 	.word	0x08011650
 800ed40:	0801167e 	.word	0x0801167e

0800ed44 <quorem>:
 800ed44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed48:	6903      	ldr	r3, [r0, #16]
 800ed4a:	690c      	ldr	r4, [r1, #16]
 800ed4c:	42a3      	cmp	r3, r4
 800ed4e:	4607      	mov	r7, r0
 800ed50:	db7e      	blt.n	800ee50 <quorem+0x10c>
 800ed52:	3c01      	subs	r4, #1
 800ed54:	f101 0814 	add.w	r8, r1, #20
 800ed58:	00a3      	lsls	r3, r4, #2
 800ed5a:	f100 0514 	add.w	r5, r0, #20
 800ed5e:	9300      	str	r3, [sp, #0]
 800ed60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ed64:	9301      	str	r3, [sp, #4]
 800ed66:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ed6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ed6e:	3301      	adds	r3, #1
 800ed70:	429a      	cmp	r2, r3
 800ed72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ed76:	fbb2 f6f3 	udiv	r6, r2, r3
 800ed7a:	d32e      	bcc.n	800edda <quorem+0x96>
 800ed7c:	f04f 0a00 	mov.w	sl, #0
 800ed80:	46c4      	mov	ip, r8
 800ed82:	46ae      	mov	lr, r5
 800ed84:	46d3      	mov	fp, sl
 800ed86:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ed8a:	b298      	uxth	r0, r3
 800ed8c:	fb06 a000 	mla	r0, r6, r0, sl
 800ed90:	0c02      	lsrs	r2, r0, #16
 800ed92:	0c1b      	lsrs	r3, r3, #16
 800ed94:	fb06 2303 	mla	r3, r6, r3, r2
 800ed98:	f8de 2000 	ldr.w	r2, [lr]
 800ed9c:	b280      	uxth	r0, r0
 800ed9e:	b292      	uxth	r2, r2
 800eda0:	1a12      	subs	r2, r2, r0
 800eda2:	445a      	add	r2, fp
 800eda4:	f8de 0000 	ldr.w	r0, [lr]
 800eda8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800edac:	b29b      	uxth	r3, r3
 800edae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800edb2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800edb6:	b292      	uxth	r2, r2
 800edb8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800edbc:	45e1      	cmp	r9, ip
 800edbe:	f84e 2b04 	str.w	r2, [lr], #4
 800edc2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800edc6:	d2de      	bcs.n	800ed86 <quorem+0x42>
 800edc8:	9b00      	ldr	r3, [sp, #0]
 800edca:	58eb      	ldr	r3, [r5, r3]
 800edcc:	b92b      	cbnz	r3, 800edda <quorem+0x96>
 800edce:	9b01      	ldr	r3, [sp, #4]
 800edd0:	3b04      	subs	r3, #4
 800edd2:	429d      	cmp	r5, r3
 800edd4:	461a      	mov	r2, r3
 800edd6:	d32f      	bcc.n	800ee38 <quorem+0xf4>
 800edd8:	613c      	str	r4, [r7, #16]
 800edda:	4638      	mov	r0, r7
 800eddc:	f001 fc5e 	bl	801069c <__mcmp>
 800ede0:	2800      	cmp	r0, #0
 800ede2:	db25      	blt.n	800ee30 <quorem+0xec>
 800ede4:	4629      	mov	r1, r5
 800ede6:	2000      	movs	r0, #0
 800ede8:	f858 2b04 	ldr.w	r2, [r8], #4
 800edec:	f8d1 c000 	ldr.w	ip, [r1]
 800edf0:	fa1f fe82 	uxth.w	lr, r2
 800edf4:	fa1f f38c 	uxth.w	r3, ip
 800edf8:	eba3 030e 	sub.w	r3, r3, lr
 800edfc:	4403      	add	r3, r0
 800edfe:	0c12      	lsrs	r2, r2, #16
 800ee00:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ee04:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ee08:	b29b      	uxth	r3, r3
 800ee0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ee0e:	45c1      	cmp	r9, r8
 800ee10:	f841 3b04 	str.w	r3, [r1], #4
 800ee14:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ee18:	d2e6      	bcs.n	800ede8 <quorem+0xa4>
 800ee1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ee1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ee22:	b922      	cbnz	r2, 800ee2e <quorem+0xea>
 800ee24:	3b04      	subs	r3, #4
 800ee26:	429d      	cmp	r5, r3
 800ee28:	461a      	mov	r2, r3
 800ee2a:	d30b      	bcc.n	800ee44 <quorem+0x100>
 800ee2c:	613c      	str	r4, [r7, #16]
 800ee2e:	3601      	adds	r6, #1
 800ee30:	4630      	mov	r0, r6
 800ee32:	b003      	add	sp, #12
 800ee34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee38:	6812      	ldr	r2, [r2, #0]
 800ee3a:	3b04      	subs	r3, #4
 800ee3c:	2a00      	cmp	r2, #0
 800ee3e:	d1cb      	bne.n	800edd8 <quorem+0x94>
 800ee40:	3c01      	subs	r4, #1
 800ee42:	e7c6      	b.n	800edd2 <quorem+0x8e>
 800ee44:	6812      	ldr	r2, [r2, #0]
 800ee46:	3b04      	subs	r3, #4
 800ee48:	2a00      	cmp	r2, #0
 800ee4a:	d1ef      	bne.n	800ee2c <quorem+0xe8>
 800ee4c:	3c01      	subs	r4, #1
 800ee4e:	e7ea      	b.n	800ee26 <quorem+0xe2>
 800ee50:	2000      	movs	r0, #0
 800ee52:	e7ee      	b.n	800ee32 <quorem+0xee>
 800ee54:	0000      	movs	r0, r0
	...

0800ee58 <_dtoa_r>:
 800ee58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee5c:	69c7      	ldr	r7, [r0, #28]
 800ee5e:	b097      	sub	sp, #92	@ 0x5c
 800ee60:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ee64:	ec55 4b10 	vmov	r4, r5, d0
 800ee68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ee6a:	9107      	str	r1, [sp, #28]
 800ee6c:	4681      	mov	r9, r0
 800ee6e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ee70:	9311      	str	r3, [sp, #68]	@ 0x44
 800ee72:	b97f      	cbnz	r7, 800ee94 <_dtoa_r+0x3c>
 800ee74:	2010      	movs	r0, #16
 800ee76:	f7fe f93d 	bl	800d0f4 <malloc>
 800ee7a:	4602      	mov	r2, r0
 800ee7c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ee80:	b920      	cbnz	r0, 800ee8c <_dtoa_r+0x34>
 800ee82:	4ba9      	ldr	r3, [pc, #676]	@ (800f128 <_dtoa_r+0x2d0>)
 800ee84:	21ef      	movs	r1, #239	@ 0xef
 800ee86:	48a9      	ldr	r0, [pc, #676]	@ (800f12c <_dtoa_r+0x2d4>)
 800ee88:	f7ff ff3e 	bl	800ed08 <__assert_func>
 800ee8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ee90:	6007      	str	r7, [r0, #0]
 800ee92:	60c7      	str	r7, [r0, #12]
 800ee94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ee98:	6819      	ldr	r1, [r3, #0]
 800ee9a:	b159      	cbz	r1, 800eeb4 <_dtoa_r+0x5c>
 800ee9c:	685a      	ldr	r2, [r3, #4]
 800ee9e:	604a      	str	r2, [r1, #4]
 800eea0:	2301      	movs	r3, #1
 800eea2:	4093      	lsls	r3, r2
 800eea4:	608b      	str	r3, [r1, #8]
 800eea6:	4648      	mov	r0, r9
 800eea8:	f001 f97c 	bl	80101a4 <_Bfree>
 800eeac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	601a      	str	r2, [r3, #0]
 800eeb4:	1e2b      	subs	r3, r5, #0
 800eeb6:	bfb9      	ittee	lt
 800eeb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800eebc:	9305      	strlt	r3, [sp, #20]
 800eebe:	2300      	movge	r3, #0
 800eec0:	6033      	strge	r3, [r6, #0]
 800eec2:	9f05      	ldr	r7, [sp, #20]
 800eec4:	4b9a      	ldr	r3, [pc, #616]	@ (800f130 <_dtoa_r+0x2d8>)
 800eec6:	bfbc      	itt	lt
 800eec8:	2201      	movlt	r2, #1
 800eeca:	6032      	strlt	r2, [r6, #0]
 800eecc:	43bb      	bics	r3, r7
 800eece:	d112      	bne.n	800eef6 <_dtoa_r+0x9e>
 800eed0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800eed2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800eed6:	6013      	str	r3, [r2, #0]
 800eed8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eedc:	4323      	orrs	r3, r4
 800eede:	f000 855a 	beq.w	800f996 <_dtoa_r+0xb3e>
 800eee2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eee4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f144 <_dtoa_r+0x2ec>
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	f000 855c 	beq.w	800f9a6 <_dtoa_r+0xb4e>
 800eeee:	f10a 0303 	add.w	r3, sl, #3
 800eef2:	f000 bd56 	b.w	800f9a2 <_dtoa_r+0xb4a>
 800eef6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800eefa:	2200      	movs	r2, #0
 800eefc:	ec51 0b17 	vmov	r0, r1, d7
 800ef00:	2300      	movs	r3, #0
 800ef02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ef06:	f7f1 fddf 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef0a:	4680      	mov	r8, r0
 800ef0c:	b158      	cbz	r0, 800ef26 <_dtoa_r+0xce>
 800ef0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ef10:	2301      	movs	r3, #1
 800ef12:	6013      	str	r3, [r2, #0]
 800ef14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ef16:	b113      	cbz	r3, 800ef1e <_dtoa_r+0xc6>
 800ef18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ef1a:	4b86      	ldr	r3, [pc, #536]	@ (800f134 <_dtoa_r+0x2dc>)
 800ef1c:	6013      	str	r3, [r2, #0]
 800ef1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f148 <_dtoa_r+0x2f0>
 800ef22:	f000 bd40 	b.w	800f9a6 <_dtoa_r+0xb4e>
 800ef26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ef2a:	aa14      	add	r2, sp, #80	@ 0x50
 800ef2c:	a915      	add	r1, sp, #84	@ 0x54
 800ef2e:	4648      	mov	r0, r9
 800ef30:	f001 fcd4 	bl	80108dc <__d2b>
 800ef34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ef38:	9002      	str	r0, [sp, #8]
 800ef3a:	2e00      	cmp	r6, #0
 800ef3c:	d078      	beq.n	800f030 <_dtoa_r+0x1d8>
 800ef3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ef44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ef48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ef4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ef50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ef54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ef58:	4619      	mov	r1, r3
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	4b76      	ldr	r3, [pc, #472]	@ (800f138 <_dtoa_r+0x2e0>)
 800ef5e:	f7f1 f993 	bl	8000288 <__aeabi_dsub>
 800ef62:	a36b      	add	r3, pc, #428	@ (adr r3, 800f110 <_dtoa_r+0x2b8>)
 800ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef68:	f7f1 fb46 	bl	80005f8 <__aeabi_dmul>
 800ef6c:	a36a      	add	r3, pc, #424	@ (adr r3, 800f118 <_dtoa_r+0x2c0>)
 800ef6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef72:	f7f1 f98b 	bl	800028c <__adddf3>
 800ef76:	4604      	mov	r4, r0
 800ef78:	4630      	mov	r0, r6
 800ef7a:	460d      	mov	r5, r1
 800ef7c:	f7f1 fad2 	bl	8000524 <__aeabi_i2d>
 800ef80:	a367      	add	r3, pc, #412	@ (adr r3, 800f120 <_dtoa_r+0x2c8>)
 800ef82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef86:	f7f1 fb37 	bl	80005f8 <__aeabi_dmul>
 800ef8a:	4602      	mov	r2, r0
 800ef8c:	460b      	mov	r3, r1
 800ef8e:	4620      	mov	r0, r4
 800ef90:	4629      	mov	r1, r5
 800ef92:	f7f1 f97b 	bl	800028c <__adddf3>
 800ef96:	4604      	mov	r4, r0
 800ef98:	460d      	mov	r5, r1
 800ef9a:	f7f1 fddd 	bl	8000b58 <__aeabi_d2iz>
 800ef9e:	2200      	movs	r2, #0
 800efa0:	4607      	mov	r7, r0
 800efa2:	2300      	movs	r3, #0
 800efa4:	4620      	mov	r0, r4
 800efa6:	4629      	mov	r1, r5
 800efa8:	f7f1 fd98 	bl	8000adc <__aeabi_dcmplt>
 800efac:	b140      	cbz	r0, 800efc0 <_dtoa_r+0x168>
 800efae:	4638      	mov	r0, r7
 800efb0:	f7f1 fab8 	bl	8000524 <__aeabi_i2d>
 800efb4:	4622      	mov	r2, r4
 800efb6:	462b      	mov	r3, r5
 800efb8:	f7f1 fd86 	bl	8000ac8 <__aeabi_dcmpeq>
 800efbc:	b900      	cbnz	r0, 800efc0 <_dtoa_r+0x168>
 800efbe:	3f01      	subs	r7, #1
 800efc0:	2f16      	cmp	r7, #22
 800efc2:	d852      	bhi.n	800f06a <_dtoa_r+0x212>
 800efc4:	4b5d      	ldr	r3, [pc, #372]	@ (800f13c <_dtoa_r+0x2e4>)
 800efc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800efca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800efd2:	f7f1 fd83 	bl	8000adc <__aeabi_dcmplt>
 800efd6:	2800      	cmp	r0, #0
 800efd8:	d049      	beq.n	800f06e <_dtoa_r+0x216>
 800efda:	3f01      	subs	r7, #1
 800efdc:	2300      	movs	r3, #0
 800efde:	9310      	str	r3, [sp, #64]	@ 0x40
 800efe0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800efe2:	1b9b      	subs	r3, r3, r6
 800efe4:	1e5a      	subs	r2, r3, #1
 800efe6:	bf45      	ittet	mi
 800efe8:	f1c3 0301 	rsbmi	r3, r3, #1
 800efec:	9300      	strmi	r3, [sp, #0]
 800efee:	2300      	movpl	r3, #0
 800eff0:	2300      	movmi	r3, #0
 800eff2:	9206      	str	r2, [sp, #24]
 800eff4:	bf54      	ite	pl
 800eff6:	9300      	strpl	r3, [sp, #0]
 800eff8:	9306      	strmi	r3, [sp, #24]
 800effa:	2f00      	cmp	r7, #0
 800effc:	db39      	blt.n	800f072 <_dtoa_r+0x21a>
 800effe:	9b06      	ldr	r3, [sp, #24]
 800f000:	970d      	str	r7, [sp, #52]	@ 0x34
 800f002:	443b      	add	r3, r7
 800f004:	9306      	str	r3, [sp, #24]
 800f006:	2300      	movs	r3, #0
 800f008:	9308      	str	r3, [sp, #32]
 800f00a:	9b07      	ldr	r3, [sp, #28]
 800f00c:	2b09      	cmp	r3, #9
 800f00e:	d863      	bhi.n	800f0d8 <_dtoa_r+0x280>
 800f010:	2b05      	cmp	r3, #5
 800f012:	bfc4      	itt	gt
 800f014:	3b04      	subgt	r3, #4
 800f016:	9307      	strgt	r3, [sp, #28]
 800f018:	9b07      	ldr	r3, [sp, #28]
 800f01a:	f1a3 0302 	sub.w	r3, r3, #2
 800f01e:	bfcc      	ite	gt
 800f020:	2400      	movgt	r4, #0
 800f022:	2401      	movle	r4, #1
 800f024:	2b03      	cmp	r3, #3
 800f026:	d863      	bhi.n	800f0f0 <_dtoa_r+0x298>
 800f028:	e8df f003 	tbb	[pc, r3]
 800f02c:	2b375452 	.word	0x2b375452
 800f030:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f034:	441e      	add	r6, r3
 800f036:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f03a:	2b20      	cmp	r3, #32
 800f03c:	bfc1      	itttt	gt
 800f03e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f042:	409f      	lslgt	r7, r3
 800f044:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f048:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f04c:	bfd6      	itet	le
 800f04e:	f1c3 0320 	rsble	r3, r3, #32
 800f052:	ea47 0003 	orrgt.w	r0, r7, r3
 800f056:	fa04 f003 	lslle.w	r0, r4, r3
 800f05a:	f7f1 fa53 	bl	8000504 <__aeabi_ui2d>
 800f05e:	2201      	movs	r2, #1
 800f060:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f064:	3e01      	subs	r6, #1
 800f066:	9212      	str	r2, [sp, #72]	@ 0x48
 800f068:	e776      	b.n	800ef58 <_dtoa_r+0x100>
 800f06a:	2301      	movs	r3, #1
 800f06c:	e7b7      	b.n	800efde <_dtoa_r+0x186>
 800f06e:	9010      	str	r0, [sp, #64]	@ 0x40
 800f070:	e7b6      	b.n	800efe0 <_dtoa_r+0x188>
 800f072:	9b00      	ldr	r3, [sp, #0]
 800f074:	1bdb      	subs	r3, r3, r7
 800f076:	9300      	str	r3, [sp, #0]
 800f078:	427b      	negs	r3, r7
 800f07a:	9308      	str	r3, [sp, #32]
 800f07c:	2300      	movs	r3, #0
 800f07e:	930d      	str	r3, [sp, #52]	@ 0x34
 800f080:	e7c3      	b.n	800f00a <_dtoa_r+0x1b2>
 800f082:	2301      	movs	r3, #1
 800f084:	9309      	str	r3, [sp, #36]	@ 0x24
 800f086:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f088:	eb07 0b03 	add.w	fp, r7, r3
 800f08c:	f10b 0301 	add.w	r3, fp, #1
 800f090:	2b01      	cmp	r3, #1
 800f092:	9303      	str	r3, [sp, #12]
 800f094:	bfb8      	it	lt
 800f096:	2301      	movlt	r3, #1
 800f098:	e006      	b.n	800f0a8 <_dtoa_r+0x250>
 800f09a:	2301      	movs	r3, #1
 800f09c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f09e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	dd28      	ble.n	800f0f6 <_dtoa_r+0x29e>
 800f0a4:	469b      	mov	fp, r3
 800f0a6:	9303      	str	r3, [sp, #12]
 800f0a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f0ac:	2100      	movs	r1, #0
 800f0ae:	2204      	movs	r2, #4
 800f0b0:	f102 0514 	add.w	r5, r2, #20
 800f0b4:	429d      	cmp	r5, r3
 800f0b6:	d926      	bls.n	800f106 <_dtoa_r+0x2ae>
 800f0b8:	6041      	str	r1, [r0, #4]
 800f0ba:	4648      	mov	r0, r9
 800f0bc:	f001 f832 	bl	8010124 <_Balloc>
 800f0c0:	4682      	mov	sl, r0
 800f0c2:	2800      	cmp	r0, #0
 800f0c4:	d142      	bne.n	800f14c <_dtoa_r+0x2f4>
 800f0c6:	4b1e      	ldr	r3, [pc, #120]	@ (800f140 <_dtoa_r+0x2e8>)
 800f0c8:	4602      	mov	r2, r0
 800f0ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800f0ce:	e6da      	b.n	800ee86 <_dtoa_r+0x2e>
 800f0d0:	2300      	movs	r3, #0
 800f0d2:	e7e3      	b.n	800f09c <_dtoa_r+0x244>
 800f0d4:	2300      	movs	r3, #0
 800f0d6:	e7d5      	b.n	800f084 <_dtoa_r+0x22c>
 800f0d8:	2401      	movs	r4, #1
 800f0da:	2300      	movs	r3, #0
 800f0dc:	9307      	str	r3, [sp, #28]
 800f0de:	9409      	str	r4, [sp, #36]	@ 0x24
 800f0e0:	f04f 3bff 	mov.w	fp, #4294967295
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800f0ea:	2312      	movs	r3, #18
 800f0ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800f0ee:	e7db      	b.n	800f0a8 <_dtoa_r+0x250>
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0f4:	e7f4      	b.n	800f0e0 <_dtoa_r+0x288>
 800f0f6:	f04f 0b01 	mov.w	fp, #1
 800f0fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800f0fe:	465b      	mov	r3, fp
 800f100:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f104:	e7d0      	b.n	800f0a8 <_dtoa_r+0x250>
 800f106:	3101      	adds	r1, #1
 800f108:	0052      	lsls	r2, r2, #1
 800f10a:	e7d1      	b.n	800f0b0 <_dtoa_r+0x258>
 800f10c:	f3af 8000 	nop.w
 800f110:	636f4361 	.word	0x636f4361
 800f114:	3fd287a7 	.word	0x3fd287a7
 800f118:	8b60c8b3 	.word	0x8b60c8b3
 800f11c:	3fc68a28 	.word	0x3fc68a28
 800f120:	509f79fb 	.word	0x509f79fb
 800f124:	3fd34413 	.word	0x3fd34413
 800f128:	080115ca 	.word	0x080115ca
 800f12c:	0801168c 	.word	0x0801168c
 800f130:	7ff00000 	.word	0x7ff00000
 800f134:	080115a7 	.word	0x080115a7
 800f138:	3ff80000 	.word	0x3ff80000
 800f13c:	08011948 	.word	0x08011948
 800f140:	080116e4 	.word	0x080116e4
 800f144:	08011688 	.word	0x08011688
 800f148:	080115a6 	.word	0x080115a6
 800f14c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f150:	6018      	str	r0, [r3, #0]
 800f152:	9b03      	ldr	r3, [sp, #12]
 800f154:	2b0e      	cmp	r3, #14
 800f156:	f200 80a1 	bhi.w	800f29c <_dtoa_r+0x444>
 800f15a:	2c00      	cmp	r4, #0
 800f15c:	f000 809e 	beq.w	800f29c <_dtoa_r+0x444>
 800f160:	2f00      	cmp	r7, #0
 800f162:	dd33      	ble.n	800f1cc <_dtoa_r+0x374>
 800f164:	4b9c      	ldr	r3, [pc, #624]	@ (800f3d8 <_dtoa_r+0x580>)
 800f166:	f007 020f 	and.w	r2, r7, #15
 800f16a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f16e:	ed93 7b00 	vldr	d7, [r3]
 800f172:	05f8      	lsls	r0, r7, #23
 800f174:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f178:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f17c:	d516      	bpl.n	800f1ac <_dtoa_r+0x354>
 800f17e:	4b97      	ldr	r3, [pc, #604]	@ (800f3dc <_dtoa_r+0x584>)
 800f180:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f184:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f188:	f7f1 fb60 	bl	800084c <__aeabi_ddiv>
 800f18c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f190:	f004 040f 	and.w	r4, r4, #15
 800f194:	2603      	movs	r6, #3
 800f196:	4d91      	ldr	r5, [pc, #580]	@ (800f3dc <_dtoa_r+0x584>)
 800f198:	b954      	cbnz	r4, 800f1b0 <_dtoa_r+0x358>
 800f19a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f19e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1a2:	f7f1 fb53 	bl	800084c <__aeabi_ddiv>
 800f1a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f1aa:	e028      	b.n	800f1fe <_dtoa_r+0x3a6>
 800f1ac:	2602      	movs	r6, #2
 800f1ae:	e7f2      	b.n	800f196 <_dtoa_r+0x33e>
 800f1b0:	07e1      	lsls	r1, r4, #31
 800f1b2:	d508      	bpl.n	800f1c6 <_dtoa_r+0x36e>
 800f1b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f1b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f1bc:	f7f1 fa1c 	bl	80005f8 <__aeabi_dmul>
 800f1c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f1c4:	3601      	adds	r6, #1
 800f1c6:	1064      	asrs	r4, r4, #1
 800f1c8:	3508      	adds	r5, #8
 800f1ca:	e7e5      	b.n	800f198 <_dtoa_r+0x340>
 800f1cc:	f000 80af 	beq.w	800f32e <_dtoa_r+0x4d6>
 800f1d0:	427c      	negs	r4, r7
 800f1d2:	4b81      	ldr	r3, [pc, #516]	@ (800f3d8 <_dtoa_r+0x580>)
 800f1d4:	4d81      	ldr	r5, [pc, #516]	@ (800f3dc <_dtoa_r+0x584>)
 800f1d6:	f004 020f 	and.w	r2, r4, #15
 800f1da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f1e6:	f7f1 fa07 	bl	80005f8 <__aeabi_dmul>
 800f1ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f1ee:	1124      	asrs	r4, r4, #4
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	2602      	movs	r6, #2
 800f1f4:	2c00      	cmp	r4, #0
 800f1f6:	f040 808f 	bne.w	800f318 <_dtoa_r+0x4c0>
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d1d3      	bne.n	800f1a6 <_dtoa_r+0x34e>
 800f1fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f200:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f204:	2b00      	cmp	r3, #0
 800f206:	f000 8094 	beq.w	800f332 <_dtoa_r+0x4da>
 800f20a:	4b75      	ldr	r3, [pc, #468]	@ (800f3e0 <_dtoa_r+0x588>)
 800f20c:	2200      	movs	r2, #0
 800f20e:	4620      	mov	r0, r4
 800f210:	4629      	mov	r1, r5
 800f212:	f7f1 fc63 	bl	8000adc <__aeabi_dcmplt>
 800f216:	2800      	cmp	r0, #0
 800f218:	f000 808b 	beq.w	800f332 <_dtoa_r+0x4da>
 800f21c:	9b03      	ldr	r3, [sp, #12]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	f000 8087 	beq.w	800f332 <_dtoa_r+0x4da>
 800f224:	f1bb 0f00 	cmp.w	fp, #0
 800f228:	dd34      	ble.n	800f294 <_dtoa_r+0x43c>
 800f22a:	4620      	mov	r0, r4
 800f22c:	4b6d      	ldr	r3, [pc, #436]	@ (800f3e4 <_dtoa_r+0x58c>)
 800f22e:	2200      	movs	r2, #0
 800f230:	4629      	mov	r1, r5
 800f232:	f7f1 f9e1 	bl	80005f8 <__aeabi_dmul>
 800f236:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f23a:	f107 38ff 	add.w	r8, r7, #4294967295
 800f23e:	3601      	adds	r6, #1
 800f240:	465c      	mov	r4, fp
 800f242:	4630      	mov	r0, r6
 800f244:	f7f1 f96e 	bl	8000524 <__aeabi_i2d>
 800f248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f24c:	f7f1 f9d4 	bl	80005f8 <__aeabi_dmul>
 800f250:	4b65      	ldr	r3, [pc, #404]	@ (800f3e8 <_dtoa_r+0x590>)
 800f252:	2200      	movs	r2, #0
 800f254:	f7f1 f81a 	bl	800028c <__adddf3>
 800f258:	4605      	mov	r5, r0
 800f25a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f25e:	2c00      	cmp	r4, #0
 800f260:	d16a      	bne.n	800f338 <_dtoa_r+0x4e0>
 800f262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f266:	4b61      	ldr	r3, [pc, #388]	@ (800f3ec <_dtoa_r+0x594>)
 800f268:	2200      	movs	r2, #0
 800f26a:	f7f1 f80d 	bl	8000288 <__aeabi_dsub>
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f276:	462a      	mov	r2, r5
 800f278:	4633      	mov	r3, r6
 800f27a:	f7f1 fc4d 	bl	8000b18 <__aeabi_dcmpgt>
 800f27e:	2800      	cmp	r0, #0
 800f280:	f040 8298 	bne.w	800f7b4 <_dtoa_r+0x95c>
 800f284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f288:	462a      	mov	r2, r5
 800f28a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f28e:	f7f1 fc25 	bl	8000adc <__aeabi_dcmplt>
 800f292:	bb38      	cbnz	r0, 800f2e4 <_dtoa_r+0x48c>
 800f294:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f298:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f29c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	f2c0 8157 	blt.w	800f552 <_dtoa_r+0x6fa>
 800f2a4:	2f0e      	cmp	r7, #14
 800f2a6:	f300 8154 	bgt.w	800f552 <_dtoa_r+0x6fa>
 800f2aa:	4b4b      	ldr	r3, [pc, #300]	@ (800f3d8 <_dtoa_r+0x580>)
 800f2ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f2b0:	ed93 7b00 	vldr	d7, [r3]
 800f2b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	ed8d 7b00 	vstr	d7, [sp]
 800f2bc:	f280 80e5 	bge.w	800f48a <_dtoa_r+0x632>
 800f2c0:	9b03      	ldr	r3, [sp, #12]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	f300 80e1 	bgt.w	800f48a <_dtoa_r+0x632>
 800f2c8:	d10c      	bne.n	800f2e4 <_dtoa_r+0x48c>
 800f2ca:	4b48      	ldr	r3, [pc, #288]	@ (800f3ec <_dtoa_r+0x594>)
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	ec51 0b17 	vmov	r0, r1, d7
 800f2d2:	f7f1 f991 	bl	80005f8 <__aeabi_dmul>
 800f2d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2da:	f7f1 fc13 	bl	8000b04 <__aeabi_dcmpge>
 800f2de:	2800      	cmp	r0, #0
 800f2e0:	f000 8266 	beq.w	800f7b0 <_dtoa_r+0x958>
 800f2e4:	2400      	movs	r4, #0
 800f2e6:	4625      	mov	r5, r4
 800f2e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2ea:	4656      	mov	r6, sl
 800f2ec:	ea6f 0803 	mvn.w	r8, r3
 800f2f0:	2700      	movs	r7, #0
 800f2f2:	4621      	mov	r1, r4
 800f2f4:	4648      	mov	r0, r9
 800f2f6:	f000 ff55 	bl	80101a4 <_Bfree>
 800f2fa:	2d00      	cmp	r5, #0
 800f2fc:	f000 80bd 	beq.w	800f47a <_dtoa_r+0x622>
 800f300:	b12f      	cbz	r7, 800f30e <_dtoa_r+0x4b6>
 800f302:	42af      	cmp	r7, r5
 800f304:	d003      	beq.n	800f30e <_dtoa_r+0x4b6>
 800f306:	4639      	mov	r1, r7
 800f308:	4648      	mov	r0, r9
 800f30a:	f000 ff4b 	bl	80101a4 <_Bfree>
 800f30e:	4629      	mov	r1, r5
 800f310:	4648      	mov	r0, r9
 800f312:	f000 ff47 	bl	80101a4 <_Bfree>
 800f316:	e0b0      	b.n	800f47a <_dtoa_r+0x622>
 800f318:	07e2      	lsls	r2, r4, #31
 800f31a:	d505      	bpl.n	800f328 <_dtoa_r+0x4d0>
 800f31c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f320:	f7f1 f96a 	bl	80005f8 <__aeabi_dmul>
 800f324:	3601      	adds	r6, #1
 800f326:	2301      	movs	r3, #1
 800f328:	1064      	asrs	r4, r4, #1
 800f32a:	3508      	adds	r5, #8
 800f32c:	e762      	b.n	800f1f4 <_dtoa_r+0x39c>
 800f32e:	2602      	movs	r6, #2
 800f330:	e765      	b.n	800f1fe <_dtoa_r+0x3a6>
 800f332:	9c03      	ldr	r4, [sp, #12]
 800f334:	46b8      	mov	r8, r7
 800f336:	e784      	b.n	800f242 <_dtoa_r+0x3ea>
 800f338:	4b27      	ldr	r3, [pc, #156]	@ (800f3d8 <_dtoa_r+0x580>)
 800f33a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f33c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f340:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f344:	4454      	add	r4, sl
 800f346:	2900      	cmp	r1, #0
 800f348:	d054      	beq.n	800f3f4 <_dtoa_r+0x59c>
 800f34a:	4929      	ldr	r1, [pc, #164]	@ (800f3f0 <_dtoa_r+0x598>)
 800f34c:	2000      	movs	r0, #0
 800f34e:	f7f1 fa7d 	bl	800084c <__aeabi_ddiv>
 800f352:	4633      	mov	r3, r6
 800f354:	462a      	mov	r2, r5
 800f356:	f7f0 ff97 	bl	8000288 <__aeabi_dsub>
 800f35a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f35e:	4656      	mov	r6, sl
 800f360:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f364:	f7f1 fbf8 	bl	8000b58 <__aeabi_d2iz>
 800f368:	4605      	mov	r5, r0
 800f36a:	f7f1 f8db 	bl	8000524 <__aeabi_i2d>
 800f36e:	4602      	mov	r2, r0
 800f370:	460b      	mov	r3, r1
 800f372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f376:	f7f0 ff87 	bl	8000288 <__aeabi_dsub>
 800f37a:	3530      	adds	r5, #48	@ 0x30
 800f37c:	4602      	mov	r2, r0
 800f37e:	460b      	mov	r3, r1
 800f380:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f384:	f806 5b01 	strb.w	r5, [r6], #1
 800f388:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f38c:	f7f1 fba6 	bl	8000adc <__aeabi_dcmplt>
 800f390:	2800      	cmp	r0, #0
 800f392:	d172      	bne.n	800f47a <_dtoa_r+0x622>
 800f394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f398:	4911      	ldr	r1, [pc, #68]	@ (800f3e0 <_dtoa_r+0x588>)
 800f39a:	2000      	movs	r0, #0
 800f39c:	f7f0 ff74 	bl	8000288 <__aeabi_dsub>
 800f3a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f3a4:	f7f1 fb9a 	bl	8000adc <__aeabi_dcmplt>
 800f3a8:	2800      	cmp	r0, #0
 800f3aa:	f040 80b4 	bne.w	800f516 <_dtoa_r+0x6be>
 800f3ae:	42a6      	cmp	r6, r4
 800f3b0:	f43f af70 	beq.w	800f294 <_dtoa_r+0x43c>
 800f3b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f3b8:	4b0a      	ldr	r3, [pc, #40]	@ (800f3e4 <_dtoa_r+0x58c>)
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	f7f1 f91c 	bl	80005f8 <__aeabi_dmul>
 800f3c0:	4b08      	ldr	r3, [pc, #32]	@ (800f3e4 <_dtoa_r+0x58c>)
 800f3c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f3cc:	f7f1 f914 	bl	80005f8 <__aeabi_dmul>
 800f3d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3d4:	e7c4      	b.n	800f360 <_dtoa_r+0x508>
 800f3d6:	bf00      	nop
 800f3d8:	08011948 	.word	0x08011948
 800f3dc:	08011920 	.word	0x08011920
 800f3e0:	3ff00000 	.word	0x3ff00000
 800f3e4:	40240000 	.word	0x40240000
 800f3e8:	401c0000 	.word	0x401c0000
 800f3ec:	40140000 	.word	0x40140000
 800f3f0:	3fe00000 	.word	0x3fe00000
 800f3f4:	4631      	mov	r1, r6
 800f3f6:	4628      	mov	r0, r5
 800f3f8:	f7f1 f8fe 	bl	80005f8 <__aeabi_dmul>
 800f3fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f400:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f402:	4656      	mov	r6, sl
 800f404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f408:	f7f1 fba6 	bl	8000b58 <__aeabi_d2iz>
 800f40c:	4605      	mov	r5, r0
 800f40e:	f7f1 f889 	bl	8000524 <__aeabi_i2d>
 800f412:	4602      	mov	r2, r0
 800f414:	460b      	mov	r3, r1
 800f416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f41a:	f7f0 ff35 	bl	8000288 <__aeabi_dsub>
 800f41e:	3530      	adds	r5, #48	@ 0x30
 800f420:	f806 5b01 	strb.w	r5, [r6], #1
 800f424:	4602      	mov	r2, r0
 800f426:	460b      	mov	r3, r1
 800f428:	42a6      	cmp	r6, r4
 800f42a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f42e:	f04f 0200 	mov.w	r2, #0
 800f432:	d124      	bne.n	800f47e <_dtoa_r+0x626>
 800f434:	4baf      	ldr	r3, [pc, #700]	@ (800f6f4 <_dtoa_r+0x89c>)
 800f436:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f43a:	f7f0 ff27 	bl	800028c <__adddf3>
 800f43e:	4602      	mov	r2, r0
 800f440:	460b      	mov	r3, r1
 800f442:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f446:	f7f1 fb67 	bl	8000b18 <__aeabi_dcmpgt>
 800f44a:	2800      	cmp	r0, #0
 800f44c:	d163      	bne.n	800f516 <_dtoa_r+0x6be>
 800f44e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f452:	49a8      	ldr	r1, [pc, #672]	@ (800f6f4 <_dtoa_r+0x89c>)
 800f454:	2000      	movs	r0, #0
 800f456:	f7f0 ff17 	bl	8000288 <__aeabi_dsub>
 800f45a:	4602      	mov	r2, r0
 800f45c:	460b      	mov	r3, r1
 800f45e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f462:	f7f1 fb3b 	bl	8000adc <__aeabi_dcmplt>
 800f466:	2800      	cmp	r0, #0
 800f468:	f43f af14 	beq.w	800f294 <_dtoa_r+0x43c>
 800f46c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f46e:	1e73      	subs	r3, r6, #1
 800f470:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f472:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f476:	2b30      	cmp	r3, #48	@ 0x30
 800f478:	d0f8      	beq.n	800f46c <_dtoa_r+0x614>
 800f47a:	4647      	mov	r7, r8
 800f47c:	e03b      	b.n	800f4f6 <_dtoa_r+0x69e>
 800f47e:	4b9e      	ldr	r3, [pc, #632]	@ (800f6f8 <_dtoa_r+0x8a0>)
 800f480:	f7f1 f8ba 	bl	80005f8 <__aeabi_dmul>
 800f484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f488:	e7bc      	b.n	800f404 <_dtoa_r+0x5ac>
 800f48a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f48e:	4656      	mov	r6, sl
 800f490:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f494:	4620      	mov	r0, r4
 800f496:	4629      	mov	r1, r5
 800f498:	f7f1 f9d8 	bl	800084c <__aeabi_ddiv>
 800f49c:	f7f1 fb5c 	bl	8000b58 <__aeabi_d2iz>
 800f4a0:	4680      	mov	r8, r0
 800f4a2:	f7f1 f83f 	bl	8000524 <__aeabi_i2d>
 800f4a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4aa:	f7f1 f8a5 	bl	80005f8 <__aeabi_dmul>
 800f4ae:	4602      	mov	r2, r0
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	4620      	mov	r0, r4
 800f4b4:	4629      	mov	r1, r5
 800f4b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f4ba:	f7f0 fee5 	bl	8000288 <__aeabi_dsub>
 800f4be:	f806 4b01 	strb.w	r4, [r6], #1
 800f4c2:	9d03      	ldr	r5, [sp, #12]
 800f4c4:	eba6 040a 	sub.w	r4, r6, sl
 800f4c8:	42a5      	cmp	r5, r4
 800f4ca:	4602      	mov	r2, r0
 800f4cc:	460b      	mov	r3, r1
 800f4ce:	d133      	bne.n	800f538 <_dtoa_r+0x6e0>
 800f4d0:	f7f0 fedc 	bl	800028c <__adddf3>
 800f4d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4d8:	4604      	mov	r4, r0
 800f4da:	460d      	mov	r5, r1
 800f4dc:	f7f1 fb1c 	bl	8000b18 <__aeabi_dcmpgt>
 800f4e0:	b9c0      	cbnz	r0, 800f514 <_dtoa_r+0x6bc>
 800f4e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4e6:	4620      	mov	r0, r4
 800f4e8:	4629      	mov	r1, r5
 800f4ea:	f7f1 faed 	bl	8000ac8 <__aeabi_dcmpeq>
 800f4ee:	b110      	cbz	r0, 800f4f6 <_dtoa_r+0x69e>
 800f4f0:	f018 0f01 	tst.w	r8, #1
 800f4f4:	d10e      	bne.n	800f514 <_dtoa_r+0x6bc>
 800f4f6:	9902      	ldr	r1, [sp, #8]
 800f4f8:	4648      	mov	r0, r9
 800f4fa:	f000 fe53 	bl	80101a4 <_Bfree>
 800f4fe:	2300      	movs	r3, #0
 800f500:	7033      	strb	r3, [r6, #0]
 800f502:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f504:	3701      	adds	r7, #1
 800f506:	601f      	str	r7, [r3, #0]
 800f508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	f000 824b 	beq.w	800f9a6 <_dtoa_r+0xb4e>
 800f510:	601e      	str	r6, [r3, #0]
 800f512:	e248      	b.n	800f9a6 <_dtoa_r+0xb4e>
 800f514:	46b8      	mov	r8, r7
 800f516:	4633      	mov	r3, r6
 800f518:	461e      	mov	r6, r3
 800f51a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f51e:	2a39      	cmp	r2, #57	@ 0x39
 800f520:	d106      	bne.n	800f530 <_dtoa_r+0x6d8>
 800f522:	459a      	cmp	sl, r3
 800f524:	d1f8      	bne.n	800f518 <_dtoa_r+0x6c0>
 800f526:	2230      	movs	r2, #48	@ 0x30
 800f528:	f108 0801 	add.w	r8, r8, #1
 800f52c:	f88a 2000 	strb.w	r2, [sl]
 800f530:	781a      	ldrb	r2, [r3, #0]
 800f532:	3201      	adds	r2, #1
 800f534:	701a      	strb	r2, [r3, #0]
 800f536:	e7a0      	b.n	800f47a <_dtoa_r+0x622>
 800f538:	4b6f      	ldr	r3, [pc, #444]	@ (800f6f8 <_dtoa_r+0x8a0>)
 800f53a:	2200      	movs	r2, #0
 800f53c:	f7f1 f85c 	bl	80005f8 <__aeabi_dmul>
 800f540:	2200      	movs	r2, #0
 800f542:	2300      	movs	r3, #0
 800f544:	4604      	mov	r4, r0
 800f546:	460d      	mov	r5, r1
 800f548:	f7f1 fabe 	bl	8000ac8 <__aeabi_dcmpeq>
 800f54c:	2800      	cmp	r0, #0
 800f54e:	d09f      	beq.n	800f490 <_dtoa_r+0x638>
 800f550:	e7d1      	b.n	800f4f6 <_dtoa_r+0x69e>
 800f552:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f554:	2a00      	cmp	r2, #0
 800f556:	f000 80ea 	beq.w	800f72e <_dtoa_r+0x8d6>
 800f55a:	9a07      	ldr	r2, [sp, #28]
 800f55c:	2a01      	cmp	r2, #1
 800f55e:	f300 80cd 	bgt.w	800f6fc <_dtoa_r+0x8a4>
 800f562:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f564:	2a00      	cmp	r2, #0
 800f566:	f000 80c1 	beq.w	800f6ec <_dtoa_r+0x894>
 800f56a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f56e:	9c08      	ldr	r4, [sp, #32]
 800f570:	9e00      	ldr	r6, [sp, #0]
 800f572:	9a00      	ldr	r2, [sp, #0]
 800f574:	441a      	add	r2, r3
 800f576:	9200      	str	r2, [sp, #0]
 800f578:	9a06      	ldr	r2, [sp, #24]
 800f57a:	2101      	movs	r1, #1
 800f57c:	441a      	add	r2, r3
 800f57e:	4648      	mov	r0, r9
 800f580:	9206      	str	r2, [sp, #24]
 800f582:	f000 ff0d 	bl	80103a0 <__i2b>
 800f586:	4605      	mov	r5, r0
 800f588:	b166      	cbz	r6, 800f5a4 <_dtoa_r+0x74c>
 800f58a:	9b06      	ldr	r3, [sp, #24]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	dd09      	ble.n	800f5a4 <_dtoa_r+0x74c>
 800f590:	42b3      	cmp	r3, r6
 800f592:	9a00      	ldr	r2, [sp, #0]
 800f594:	bfa8      	it	ge
 800f596:	4633      	movge	r3, r6
 800f598:	1ad2      	subs	r2, r2, r3
 800f59a:	9200      	str	r2, [sp, #0]
 800f59c:	9a06      	ldr	r2, [sp, #24]
 800f59e:	1af6      	subs	r6, r6, r3
 800f5a0:	1ad3      	subs	r3, r2, r3
 800f5a2:	9306      	str	r3, [sp, #24]
 800f5a4:	9b08      	ldr	r3, [sp, #32]
 800f5a6:	b30b      	cbz	r3, 800f5ec <_dtoa_r+0x794>
 800f5a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	f000 80c6 	beq.w	800f73c <_dtoa_r+0x8e4>
 800f5b0:	2c00      	cmp	r4, #0
 800f5b2:	f000 80c0 	beq.w	800f736 <_dtoa_r+0x8de>
 800f5b6:	4629      	mov	r1, r5
 800f5b8:	4622      	mov	r2, r4
 800f5ba:	4648      	mov	r0, r9
 800f5bc:	f000 ffa8 	bl	8010510 <__pow5mult>
 800f5c0:	9a02      	ldr	r2, [sp, #8]
 800f5c2:	4601      	mov	r1, r0
 800f5c4:	4605      	mov	r5, r0
 800f5c6:	4648      	mov	r0, r9
 800f5c8:	f000 ff00 	bl	80103cc <__multiply>
 800f5cc:	9902      	ldr	r1, [sp, #8]
 800f5ce:	4680      	mov	r8, r0
 800f5d0:	4648      	mov	r0, r9
 800f5d2:	f000 fde7 	bl	80101a4 <_Bfree>
 800f5d6:	9b08      	ldr	r3, [sp, #32]
 800f5d8:	1b1b      	subs	r3, r3, r4
 800f5da:	9308      	str	r3, [sp, #32]
 800f5dc:	f000 80b1 	beq.w	800f742 <_dtoa_r+0x8ea>
 800f5e0:	9a08      	ldr	r2, [sp, #32]
 800f5e2:	4641      	mov	r1, r8
 800f5e4:	4648      	mov	r0, r9
 800f5e6:	f000 ff93 	bl	8010510 <__pow5mult>
 800f5ea:	9002      	str	r0, [sp, #8]
 800f5ec:	2101      	movs	r1, #1
 800f5ee:	4648      	mov	r0, r9
 800f5f0:	f000 fed6 	bl	80103a0 <__i2b>
 800f5f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f5f6:	4604      	mov	r4, r0
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	f000 81d8 	beq.w	800f9ae <_dtoa_r+0xb56>
 800f5fe:	461a      	mov	r2, r3
 800f600:	4601      	mov	r1, r0
 800f602:	4648      	mov	r0, r9
 800f604:	f000 ff84 	bl	8010510 <__pow5mult>
 800f608:	9b07      	ldr	r3, [sp, #28]
 800f60a:	2b01      	cmp	r3, #1
 800f60c:	4604      	mov	r4, r0
 800f60e:	f300 809f 	bgt.w	800f750 <_dtoa_r+0x8f8>
 800f612:	9b04      	ldr	r3, [sp, #16]
 800f614:	2b00      	cmp	r3, #0
 800f616:	f040 8097 	bne.w	800f748 <_dtoa_r+0x8f0>
 800f61a:	9b05      	ldr	r3, [sp, #20]
 800f61c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f620:	2b00      	cmp	r3, #0
 800f622:	f040 8093 	bne.w	800f74c <_dtoa_r+0x8f4>
 800f626:	9b05      	ldr	r3, [sp, #20]
 800f628:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f62c:	0d1b      	lsrs	r3, r3, #20
 800f62e:	051b      	lsls	r3, r3, #20
 800f630:	b133      	cbz	r3, 800f640 <_dtoa_r+0x7e8>
 800f632:	9b00      	ldr	r3, [sp, #0]
 800f634:	3301      	adds	r3, #1
 800f636:	9300      	str	r3, [sp, #0]
 800f638:	9b06      	ldr	r3, [sp, #24]
 800f63a:	3301      	adds	r3, #1
 800f63c:	9306      	str	r3, [sp, #24]
 800f63e:	2301      	movs	r3, #1
 800f640:	9308      	str	r3, [sp, #32]
 800f642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f644:	2b00      	cmp	r3, #0
 800f646:	f000 81b8 	beq.w	800f9ba <_dtoa_r+0xb62>
 800f64a:	6923      	ldr	r3, [r4, #16]
 800f64c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f650:	6918      	ldr	r0, [r3, #16]
 800f652:	f000 fe59 	bl	8010308 <__hi0bits>
 800f656:	f1c0 0020 	rsb	r0, r0, #32
 800f65a:	9b06      	ldr	r3, [sp, #24]
 800f65c:	4418      	add	r0, r3
 800f65e:	f010 001f 	ands.w	r0, r0, #31
 800f662:	f000 8082 	beq.w	800f76a <_dtoa_r+0x912>
 800f666:	f1c0 0320 	rsb	r3, r0, #32
 800f66a:	2b04      	cmp	r3, #4
 800f66c:	dd73      	ble.n	800f756 <_dtoa_r+0x8fe>
 800f66e:	9b00      	ldr	r3, [sp, #0]
 800f670:	f1c0 001c 	rsb	r0, r0, #28
 800f674:	4403      	add	r3, r0
 800f676:	9300      	str	r3, [sp, #0]
 800f678:	9b06      	ldr	r3, [sp, #24]
 800f67a:	4403      	add	r3, r0
 800f67c:	4406      	add	r6, r0
 800f67e:	9306      	str	r3, [sp, #24]
 800f680:	9b00      	ldr	r3, [sp, #0]
 800f682:	2b00      	cmp	r3, #0
 800f684:	dd05      	ble.n	800f692 <_dtoa_r+0x83a>
 800f686:	9902      	ldr	r1, [sp, #8]
 800f688:	461a      	mov	r2, r3
 800f68a:	4648      	mov	r0, r9
 800f68c:	f000 ff9a 	bl	80105c4 <__lshift>
 800f690:	9002      	str	r0, [sp, #8]
 800f692:	9b06      	ldr	r3, [sp, #24]
 800f694:	2b00      	cmp	r3, #0
 800f696:	dd05      	ble.n	800f6a4 <_dtoa_r+0x84c>
 800f698:	4621      	mov	r1, r4
 800f69a:	461a      	mov	r2, r3
 800f69c:	4648      	mov	r0, r9
 800f69e:	f000 ff91 	bl	80105c4 <__lshift>
 800f6a2:	4604      	mov	r4, r0
 800f6a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d061      	beq.n	800f76e <_dtoa_r+0x916>
 800f6aa:	9802      	ldr	r0, [sp, #8]
 800f6ac:	4621      	mov	r1, r4
 800f6ae:	f000 fff5 	bl	801069c <__mcmp>
 800f6b2:	2800      	cmp	r0, #0
 800f6b4:	da5b      	bge.n	800f76e <_dtoa_r+0x916>
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	9902      	ldr	r1, [sp, #8]
 800f6ba:	220a      	movs	r2, #10
 800f6bc:	4648      	mov	r0, r9
 800f6be:	f000 fd93 	bl	80101e8 <__multadd>
 800f6c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6c4:	9002      	str	r0, [sp, #8]
 800f6c6:	f107 38ff 	add.w	r8, r7, #4294967295
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	f000 8177 	beq.w	800f9be <_dtoa_r+0xb66>
 800f6d0:	4629      	mov	r1, r5
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	220a      	movs	r2, #10
 800f6d6:	4648      	mov	r0, r9
 800f6d8:	f000 fd86 	bl	80101e8 <__multadd>
 800f6dc:	f1bb 0f00 	cmp.w	fp, #0
 800f6e0:	4605      	mov	r5, r0
 800f6e2:	dc6f      	bgt.n	800f7c4 <_dtoa_r+0x96c>
 800f6e4:	9b07      	ldr	r3, [sp, #28]
 800f6e6:	2b02      	cmp	r3, #2
 800f6e8:	dc49      	bgt.n	800f77e <_dtoa_r+0x926>
 800f6ea:	e06b      	b.n	800f7c4 <_dtoa_r+0x96c>
 800f6ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f6ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f6f2:	e73c      	b.n	800f56e <_dtoa_r+0x716>
 800f6f4:	3fe00000 	.word	0x3fe00000
 800f6f8:	40240000 	.word	0x40240000
 800f6fc:	9b03      	ldr	r3, [sp, #12]
 800f6fe:	1e5c      	subs	r4, r3, #1
 800f700:	9b08      	ldr	r3, [sp, #32]
 800f702:	42a3      	cmp	r3, r4
 800f704:	db09      	blt.n	800f71a <_dtoa_r+0x8c2>
 800f706:	1b1c      	subs	r4, r3, r4
 800f708:	9b03      	ldr	r3, [sp, #12]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	f6bf af30 	bge.w	800f570 <_dtoa_r+0x718>
 800f710:	9b00      	ldr	r3, [sp, #0]
 800f712:	9a03      	ldr	r2, [sp, #12]
 800f714:	1a9e      	subs	r6, r3, r2
 800f716:	2300      	movs	r3, #0
 800f718:	e72b      	b.n	800f572 <_dtoa_r+0x71a>
 800f71a:	9b08      	ldr	r3, [sp, #32]
 800f71c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f71e:	9408      	str	r4, [sp, #32]
 800f720:	1ae3      	subs	r3, r4, r3
 800f722:	441a      	add	r2, r3
 800f724:	9e00      	ldr	r6, [sp, #0]
 800f726:	9b03      	ldr	r3, [sp, #12]
 800f728:	920d      	str	r2, [sp, #52]	@ 0x34
 800f72a:	2400      	movs	r4, #0
 800f72c:	e721      	b.n	800f572 <_dtoa_r+0x71a>
 800f72e:	9c08      	ldr	r4, [sp, #32]
 800f730:	9e00      	ldr	r6, [sp, #0]
 800f732:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f734:	e728      	b.n	800f588 <_dtoa_r+0x730>
 800f736:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f73a:	e751      	b.n	800f5e0 <_dtoa_r+0x788>
 800f73c:	9a08      	ldr	r2, [sp, #32]
 800f73e:	9902      	ldr	r1, [sp, #8]
 800f740:	e750      	b.n	800f5e4 <_dtoa_r+0x78c>
 800f742:	f8cd 8008 	str.w	r8, [sp, #8]
 800f746:	e751      	b.n	800f5ec <_dtoa_r+0x794>
 800f748:	2300      	movs	r3, #0
 800f74a:	e779      	b.n	800f640 <_dtoa_r+0x7e8>
 800f74c:	9b04      	ldr	r3, [sp, #16]
 800f74e:	e777      	b.n	800f640 <_dtoa_r+0x7e8>
 800f750:	2300      	movs	r3, #0
 800f752:	9308      	str	r3, [sp, #32]
 800f754:	e779      	b.n	800f64a <_dtoa_r+0x7f2>
 800f756:	d093      	beq.n	800f680 <_dtoa_r+0x828>
 800f758:	9a00      	ldr	r2, [sp, #0]
 800f75a:	331c      	adds	r3, #28
 800f75c:	441a      	add	r2, r3
 800f75e:	9200      	str	r2, [sp, #0]
 800f760:	9a06      	ldr	r2, [sp, #24]
 800f762:	441a      	add	r2, r3
 800f764:	441e      	add	r6, r3
 800f766:	9206      	str	r2, [sp, #24]
 800f768:	e78a      	b.n	800f680 <_dtoa_r+0x828>
 800f76a:	4603      	mov	r3, r0
 800f76c:	e7f4      	b.n	800f758 <_dtoa_r+0x900>
 800f76e:	9b03      	ldr	r3, [sp, #12]
 800f770:	2b00      	cmp	r3, #0
 800f772:	46b8      	mov	r8, r7
 800f774:	dc20      	bgt.n	800f7b8 <_dtoa_r+0x960>
 800f776:	469b      	mov	fp, r3
 800f778:	9b07      	ldr	r3, [sp, #28]
 800f77a:	2b02      	cmp	r3, #2
 800f77c:	dd1e      	ble.n	800f7bc <_dtoa_r+0x964>
 800f77e:	f1bb 0f00 	cmp.w	fp, #0
 800f782:	f47f adb1 	bne.w	800f2e8 <_dtoa_r+0x490>
 800f786:	4621      	mov	r1, r4
 800f788:	465b      	mov	r3, fp
 800f78a:	2205      	movs	r2, #5
 800f78c:	4648      	mov	r0, r9
 800f78e:	f000 fd2b 	bl	80101e8 <__multadd>
 800f792:	4601      	mov	r1, r0
 800f794:	4604      	mov	r4, r0
 800f796:	9802      	ldr	r0, [sp, #8]
 800f798:	f000 ff80 	bl	801069c <__mcmp>
 800f79c:	2800      	cmp	r0, #0
 800f79e:	f77f ada3 	ble.w	800f2e8 <_dtoa_r+0x490>
 800f7a2:	4656      	mov	r6, sl
 800f7a4:	2331      	movs	r3, #49	@ 0x31
 800f7a6:	f806 3b01 	strb.w	r3, [r6], #1
 800f7aa:	f108 0801 	add.w	r8, r8, #1
 800f7ae:	e59f      	b.n	800f2f0 <_dtoa_r+0x498>
 800f7b0:	9c03      	ldr	r4, [sp, #12]
 800f7b2:	46b8      	mov	r8, r7
 800f7b4:	4625      	mov	r5, r4
 800f7b6:	e7f4      	b.n	800f7a2 <_dtoa_r+0x94a>
 800f7b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f7bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	f000 8101 	beq.w	800f9c6 <_dtoa_r+0xb6e>
 800f7c4:	2e00      	cmp	r6, #0
 800f7c6:	dd05      	ble.n	800f7d4 <_dtoa_r+0x97c>
 800f7c8:	4629      	mov	r1, r5
 800f7ca:	4632      	mov	r2, r6
 800f7cc:	4648      	mov	r0, r9
 800f7ce:	f000 fef9 	bl	80105c4 <__lshift>
 800f7d2:	4605      	mov	r5, r0
 800f7d4:	9b08      	ldr	r3, [sp, #32]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d05c      	beq.n	800f894 <_dtoa_r+0xa3c>
 800f7da:	6869      	ldr	r1, [r5, #4]
 800f7dc:	4648      	mov	r0, r9
 800f7de:	f000 fca1 	bl	8010124 <_Balloc>
 800f7e2:	4606      	mov	r6, r0
 800f7e4:	b928      	cbnz	r0, 800f7f2 <_dtoa_r+0x99a>
 800f7e6:	4b82      	ldr	r3, [pc, #520]	@ (800f9f0 <_dtoa_r+0xb98>)
 800f7e8:	4602      	mov	r2, r0
 800f7ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f7ee:	f7ff bb4a 	b.w	800ee86 <_dtoa_r+0x2e>
 800f7f2:	692a      	ldr	r2, [r5, #16]
 800f7f4:	3202      	adds	r2, #2
 800f7f6:	0092      	lsls	r2, r2, #2
 800f7f8:	f105 010c 	add.w	r1, r5, #12
 800f7fc:	300c      	adds	r0, #12
 800f7fe:	f7ff fa6c 	bl	800ecda <memcpy>
 800f802:	2201      	movs	r2, #1
 800f804:	4631      	mov	r1, r6
 800f806:	4648      	mov	r0, r9
 800f808:	f000 fedc 	bl	80105c4 <__lshift>
 800f80c:	f10a 0301 	add.w	r3, sl, #1
 800f810:	9300      	str	r3, [sp, #0]
 800f812:	eb0a 030b 	add.w	r3, sl, fp
 800f816:	9308      	str	r3, [sp, #32]
 800f818:	9b04      	ldr	r3, [sp, #16]
 800f81a:	f003 0301 	and.w	r3, r3, #1
 800f81e:	462f      	mov	r7, r5
 800f820:	9306      	str	r3, [sp, #24]
 800f822:	4605      	mov	r5, r0
 800f824:	9b00      	ldr	r3, [sp, #0]
 800f826:	9802      	ldr	r0, [sp, #8]
 800f828:	4621      	mov	r1, r4
 800f82a:	f103 3bff 	add.w	fp, r3, #4294967295
 800f82e:	f7ff fa89 	bl	800ed44 <quorem>
 800f832:	4603      	mov	r3, r0
 800f834:	3330      	adds	r3, #48	@ 0x30
 800f836:	9003      	str	r0, [sp, #12]
 800f838:	4639      	mov	r1, r7
 800f83a:	9802      	ldr	r0, [sp, #8]
 800f83c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f83e:	f000 ff2d 	bl	801069c <__mcmp>
 800f842:	462a      	mov	r2, r5
 800f844:	9004      	str	r0, [sp, #16]
 800f846:	4621      	mov	r1, r4
 800f848:	4648      	mov	r0, r9
 800f84a:	f000 ff43 	bl	80106d4 <__mdiff>
 800f84e:	68c2      	ldr	r2, [r0, #12]
 800f850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f852:	4606      	mov	r6, r0
 800f854:	bb02      	cbnz	r2, 800f898 <_dtoa_r+0xa40>
 800f856:	4601      	mov	r1, r0
 800f858:	9802      	ldr	r0, [sp, #8]
 800f85a:	f000 ff1f 	bl	801069c <__mcmp>
 800f85e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f860:	4602      	mov	r2, r0
 800f862:	4631      	mov	r1, r6
 800f864:	4648      	mov	r0, r9
 800f866:	920c      	str	r2, [sp, #48]	@ 0x30
 800f868:	9309      	str	r3, [sp, #36]	@ 0x24
 800f86a:	f000 fc9b 	bl	80101a4 <_Bfree>
 800f86e:	9b07      	ldr	r3, [sp, #28]
 800f870:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f872:	9e00      	ldr	r6, [sp, #0]
 800f874:	ea42 0103 	orr.w	r1, r2, r3
 800f878:	9b06      	ldr	r3, [sp, #24]
 800f87a:	4319      	orrs	r1, r3
 800f87c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f87e:	d10d      	bne.n	800f89c <_dtoa_r+0xa44>
 800f880:	2b39      	cmp	r3, #57	@ 0x39
 800f882:	d027      	beq.n	800f8d4 <_dtoa_r+0xa7c>
 800f884:	9a04      	ldr	r2, [sp, #16]
 800f886:	2a00      	cmp	r2, #0
 800f888:	dd01      	ble.n	800f88e <_dtoa_r+0xa36>
 800f88a:	9b03      	ldr	r3, [sp, #12]
 800f88c:	3331      	adds	r3, #49	@ 0x31
 800f88e:	f88b 3000 	strb.w	r3, [fp]
 800f892:	e52e      	b.n	800f2f2 <_dtoa_r+0x49a>
 800f894:	4628      	mov	r0, r5
 800f896:	e7b9      	b.n	800f80c <_dtoa_r+0x9b4>
 800f898:	2201      	movs	r2, #1
 800f89a:	e7e2      	b.n	800f862 <_dtoa_r+0xa0a>
 800f89c:	9904      	ldr	r1, [sp, #16]
 800f89e:	2900      	cmp	r1, #0
 800f8a0:	db04      	blt.n	800f8ac <_dtoa_r+0xa54>
 800f8a2:	9807      	ldr	r0, [sp, #28]
 800f8a4:	4301      	orrs	r1, r0
 800f8a6:	9806      	ldr	r0, [sp, #24]
 800f8a8:	4301      	orrs	r1, r0
 800f8aa:	d120      	bne.n	800f8ee <_dtoa_r+0xa96>
 800f8ac:	2a00      	cmp	r2, #0
 800f8ae:	ddee      	ble.n	800f88e <_dtoa_r+0xa36>
 800f8b0:	9902      	ldr	r1, [sp, #8]
 800f8b2:	9300      	str	r3, [sp, #0]
 800f8b4:	2201      	movs	r2, #1
 800f8b6:	4648      	mov	r0, r9
 800f8b8:	f000 fe84 	bl	80105c4 <__lshift>
 800f8bc:	4621      	mov	r1, r4
 800f8be:	9002      	str	r0, [sp, #8]
 800f8c0:	f000 feec 	bl	801069c <__mcmp>
 800f8c4:	2800      	cmp	r0, #0
 800f8c6:	9b00      	ldr	r3, [sp, #0]
 800f8c8:	dc02      	bgt.n	800f8d0 <_dtoa_r+0xa78>
 800f8ca:	d1e0      	bne.n	800f88e <_dtoa_r+0xa36>
 800f8cc:	07da      	lsls	r2, r3, #31
 800f8ce:	d5de      	bpl.n	800f88e <_dtoa_r+0xa36>
 800f8d0:	2b39      	cmp	r3, #57	@ 0x39
 800f8d2:	d1da      	bne.n	800f88a <_dtoa_r+0xa32>
 800f8d4:	2339      	movs	r3, #57	@ 0x39
 800f8d6:	f88b 3000 	strb.w	r3, [fp]
 800f8da:	4633      	mov	r3, r6
 800f8dc:	461e      	mov	r6, r3
 800f8de:	3b01      	subs	r3, #1
 800f8e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f8e4:	2a39      	cmp	r2, #57	@ 0x39
 800f8e6:	d04e      	beq.n	800f986 <_dtoa_r+0xb2e>
 800f8e8:	3201      	adds	r2, #1
 800f8ea:	701a      	strb	r2, [r3, #0]
 800f8ec:	e501      	b.n	800f2f2 <_dtoa_r+0x49a>
 800f8ee:	2a00      	cmp	r2, #0
 800f8f0:	dd03      	ble.n	800f8fa <_dtoa_r+0xaa2>
 800f8f2:	2b39      	cmp	r3, #57	@ 0x39
 800f8f4:	d0ee      	beq.n	800f8d4 <_dtoa_r+0xa7c>
 800f8f6:	3301      	adds	r3, #1
 800f8f8:	e7c9      	b.n	800f88e <_dtoa_r+0xa36>
 800f8fa:	9a00      	ldr	r2, [sp, #0]
 800f8fc:	9908      	ldr	r1, [sp, #32]
 800f8fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f902:	428a      	cmp	r2, r1
 800f904:	d028      	beq.n	800f958 <_dtoa_r+0xb00>
 800f906:	9902      	ldr	r1, [sp, #8]
 800f908:	2300      	movs	r3, #0
 800f90a:	220a      	movs	r2, #10
 800f90c:	4648      	mov	r0, r9
 800f90e:	f000 fc6b 	bl	80101e8 <__multadd>
 800f912:	42af      	cmp	r7, r5
 800f914:	9002      	str	r0, [sp, #8]
 800f916:	f04f 0300 	mov.w	r3, #0
 800f91a:	f04f 020a 	mov.w	r2, #10
 800f91e:	4639      	mov	r1, r7
 800f920:	4648      	mov	r0, r9
 800f922:	d107      	bne.n	800f934 <_dtoa_r+0xadc>
 800f924:	f000 fc60 	bl	80101e8 <__multadd>
 800f928:	4607      	mov	r7, r0
 800f92a:	4605      	mov	r5, r0
 800f92c:	9b00      	ldr	r3, [sp, #0]
 800f92e:	3301      	adds	r3, #1
 800f930:	9300      	str	r3, [sp, #0]
 800f932:	e777      	b.n	800f824 <_dtoa_r+0x9cc>
 800f934:	f000 fc58 	bl	80101e8 <__multadd>
 800f938:	4629      	mov	r1, r5
 800f93a:	4607      	mov	r7, r0
 800f93c:	2300      	movs	r3, #0
 800f93e:	220a      	movs	r2, #10
 800f940:	4648      	mov	r0, r9
 800f942:	f000 fc51 	bl	80101e8 <__multadd>
 800f946:	4605      	mov	r5, r0
 800f948:	e7f0      	b.n	800f92c <_dtoa_r+0xad4>
 800f94a:	f1bb 0f00 	cmp.w	fp, #0
 800f94e:	bfcc      	ite	gt
 800f950:	465e      	movgt	r6, fp
 800f952:	2601      	movle	r6, #1
 800f954:	4456      	add	r6, sl
 800f956:	2700      	movs	r7, #0
 800f958:	9902      	ldr	r1, [sp, #8]
 800f95a:	9300      	str	r3, [sp, #0]
 800f95c:	2201      	movs	r2, #1
 800f95e:	4648      	mov	r0, r9
 800f960:	f000 fe30 	bl	80105c4 <__lshift>
 800f964:	4621      	mov	r1, r4
 800f966:	9002      	str	r0, [sp, #8]
 800f968:	f000 fe98 	bl	801069c <__mcmp>
 800f96c:	2800      	cmp	r0, #0
 800f96e:	dcb4      	bgt.n	800f8da <_dtoa_r+0xa82>
 800f970:	d102      	bne.n	800f978 <_dtoa_r+0xb20>
 800f972:	9b00      	ldr	r3, [sp, #0]
 800f974:	07db      	lsls	r3, r3, #31
 800f976:	d4b0      	bmi.n	800f8da <_dtoa_r+0xa82>
 800f978:	4633      	mov	r3, r6
 800f97a:	461e      	mov	r6, r3
 800f97c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f980:	2a30      	cmp	r2, #48	@ 0x30
 800f982:	d0fa      	beq.n	800f97a <_dtoa_r+0xb22>
 800f984:	e4b5      	b.n	800f2f2 <_dtoa_r+0x49a>
 800f986:	459a      	cmp	sl, r3
 800f988:	d1a8      	bne.n	800f8dc <_dtoa_r+0xa84>
 800f98a:	2331      	movs	r3, #49	@ 0x31
 800f98c:	f108 0801 	add.w	r8, r8, #1
 800f990:	f88a 3000 	strb.w	r3, [sl]
 800f994:	e4ad      	b.n	800f2f2 <_dtoa_r+0x49a>
 800f996:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f998:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f9f4 <_dtoa_r+0xb9c>
 800f99c:	b11b      	cbz	r3, 800f9a6 <_dtoa_r+0xb4e>
 800f99e:	f10a 0308 	add.w	r3, sl, #8
 800f9a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f9a4:	6013      	str	r3, [r2, #0]
 800f9a6:	4650      	mov	r0, sl
 800f9a8:	b017      	add	sp, #92	@ 0x5c
 800f9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ae:	9b07      	ldr	r3, [sp, #28]
 800f9b0:	2b01      	cmp	r3, #1
 800f9b2:	f77f ae2e 	ble.w	800f612 <_dtoa_r+0x7ba>
 800f9b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f9b8:	9308      	str	r3, [sp, #32]
 800f9ba:	2001      	movs	r0, #1
 800f9bc:	e64d      	b.n	800f65a <_dtoa_r+0x802>
 800f9be:	f1bb 0f00 	cmp.w	fp, #0
 800f9c2:	f77f aed9 	ble.w	800f778 <_dtoa_r+0x920>
 800f9c6:	4656      	mov	r6, sl
 800f9c8:	9802      	ldr	r0, [sp, #8]
 800f9ca:	4621      	mov	r1, r4
 800f9cc:	f7ff f9ba 	bl	800ed44 <quorem>
 800f9d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f9d4:	f806 3b01 	strb.w	r3, [r6], #1
 800f9d8:	eba6 020a 	sub.w	r2, r6, sl
 800f9dc:	4593      	cmp	fp, r2
 800f9de:	ddb4      	ble.n	800f94a <_dtoa_r+0xaf2>
 800f9e0:	9902      	ldr	r1, [sp, #8]
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	220a      	movs	r2, #10
 800f9e6:	4648      	mov	r0, r9
 800f9e8:	f000 fbfe 	bl	80101e8 <__multadd>
 800f9ec:	9002      	str	r0, [sp, #8]
 800f9ee:	e7eb      	b.n	800f9c8 <_dtoa_r+0xb70>
 800f9f0:	080116e4 	.word	0x080116e4
 800f9f4:	0801167f 	.word	0x0801167f

0800f9f8 <_free_r>:
 800f9f8:	b538      	push	{r3, r4, r5, lr}
 800f9fa:	4605      	mov	r5, r0
 800f9fc:	2900      	cmp	r1, #0
 800f9fe:	d041      	beq.n	800fa84 <_free_r+0x8c>
 800fa00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa04:	1f0c      	subs	r4, r1, #4
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	bfb8      	it	lt
 800fa0a:	18e4      	addlt	r4, r4, r3
 800fa0c:	f7fd fc24 	bl	800d258 <__malloc_lock>
 800fa10:	4a1d      	ldr	r2, [pc, #116]	@ (800fa88 <_free_r+0x90>)
 800fa12:	6813      	ldr	r3, [r2, #0]
 800fa14:	b933      	cbnz	r3, 800fa24 <_free_r+0x2c>
 800fa16:	6063      	str	r3, [r4, #4]
 800fa18:	6014      	str	r4, [r2, #0]
 800fa1a:	4628      	mov	r0, r5
 800fa1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa20:	f7fd bc20 	b.w	800d264 <__malloc_unlock>
 800fa24:	42a3      	cmp	r3, r4
 800fa26:	d908      	bls.n	800fa3a <_free_r+0x42>
 800fa28:	6820      	ldr	r0, [r4, #0]
 800fa2a:	1821      	adds	r1, r4, r0
 800fa2c:	428b      	cmp	r3, r1
 800fa2e:	bf01      	itttt	eq
 800fa30:	6819      	ldreq	r1, [r3, #0]
 800fa32:	685b      	ldreq	r3, [r3, #4]
 800fa34:	1809      	addeq	r1, r1, r0
 800fa36:	6021      	streq	r1, [r4, #0]
 800fa38:	e7ed      	b.n	800fa16 <_free_r+0x1e>
 800fa3a:	461a      	mov	r2, r3
 800fa3c:	685b      	ldr	r3, [r3, #4]
 800fa3e:	b10b      	cbz	r3, 800fa44 <_free_r+0x4c>
 800fa40:	42a3      	cmp	r3, r4
 800fa42:	d9fa      	bls.n	800fa3a <_free_r+0x42>
 800fa44:	6811      	ldr	r1, [r2, #0]
 800fa46:	1850      	adds	r0, r2, r1
 800fa48:	42a0      	cmp	r0, r4
 800fa4a:	d10b      	bne.n	800fa64 <_free_r+0x6c>
 800fa4c:	6820      	ldr	r0, [r4, #0]
 800fa4e:	4401      	add	r1, r0
 800fa50:	1850      	adds	r0, r2, r1
 800fa52:	4283      	cmp	r3, r0
 800fa54:	6011      	str	r1, [r2, #0]
 800fa56:	d1e0      	bne.n	800fa1a <_free_r+0x22>
 800fa58:	6818      	ldr	r0, [r3, #0]
 800fa5a:	685b      	ldr	r3, [r3, #4]
 800fa5c:	6053      	str	r3, [r2, #4]
 800fa5e:	4408      	add	r0, r1
 800fa60:	6010      	str	r0, [r2, #0]
 800fa62:	e7da      	b.n	800fa1a <_free_r+0x22>
 800fa64:	d902      	bls.n	800fa6c <_free_r+0x74>
 800fa66:	230c      	movs	r3, #12
 800fa68:	602b      	str	r3, [r5, #0]
 800fa6a:	e7d6      	b.n	800fa1a <_free_r+0x22>
 800fa6c:	6820      	ldr	r0, [r4, #0]
 800fa6e:	1821      	adds	r1, r4, r0
 800fa70:	428b      	cmp	r3, r1
 800fa72:	bf04      	itt	eq
 800fa74:	6819      	ldreq	r1, [r3, #0]
 800fa76:	685b      	ldreq	r3, [r3, #4]
 800fa78:	6063      	str	r3, [r4, #4]
 800fa7a:	bf04      	itt	eq
 800fa7c:	1809      	addeq	r1, r1, r0
 800fa7e:	6021      	streq	r1, [r4, #0]
 800fa80:	6054      	str	r4, [r2, #4]
 800fa82:	e7ca      	b.n	800fa1a <_free_r+0x22>
 800fa84:	bd38      	pop	{r3, r4, r5, pc}
 800fa86:	bf00      	nop
 800fa88:	20000db0 	.word	0x20000db0

0800fa8c <rshift>:
 800fa8c:	6903      	ldr	r3, [r0, #16]
 800fa8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fa92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fa96:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fa9a:	f100 0414 	add.w	r4, r0, #20
 800fa9e:	dd45      	ble.n	800fb2c <rshift+0xa0>
 800faa0:	f011 011f 	ands.w	r1, r1, #31
 800faa4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800faa8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800faac:	d10c      	bne.n	800fac8 <rshift+0x3c>
 800faae:	f100 0710 	add.w	r7, r0, #16
 800fab2:	4629      	mov	r1, r5
 800fab4:	42b1      	cmp	r1, r6
 800fab6:	d334      	bcc.n	800fb22 <rshift+0x96>
 800fab8:	1a9b      	subs	r3, r3, r2
 800faba:	009b      	lsls	r3, r3, #2
 800fabc:	1eea      	subs	r2, r5, #3
 800fabe:	4296      	cmp	r6, r2
 800fac0:	bf38      	it	cc
 800fac2:	2300      	movcc	r3, #0
 800fac4:	4423      	add	r3, r4
 800fac6:	e015      	b.n	800faf4 <rshift+0x68>
 800fac8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800facc:	f1c1 0820 	rsb	r8, r1, #32
 800fad0:	40cf      	lsrs	r7, r1
 800fad2:	f105 0e04 	add.w	lr, r5, #4
 800fad6:	46a1      	mov	r9, r4
 800fad8:	4576      	cmp	r6, lr
 800fada:	46f4      	mov	ip, lr
 800fadc:	d815      	bhi.n	800fb0a <rshift+0x7e>
 800fade:	1a9a      	subs	r2, r3, r2
 800fae0:	0092      	lsls	r2, r2, #2
 800fae2:	3a04      	subs	r2, #4
 800fae4:	3501      	adds	r5, #1
 800fae6:	42ae      	cmp	r6, r5
 800fae8:	bf38      	it	cc
 800faea:	2200      	movcc	r2, #0
 800faec:	18a3      	adds	r3, r4, r2
 800faee:	50a7      	str	r7, [r4, r2]
 800faf0:	b107      	cbz	r7, 800faf4 <rshift+0x68>
 800faf2:	3304      	adds	r3, #4
 800faf4:	1b1a      	subs	r2, r3, r4
 800faf6:	42a3      	cmp	r3, r4
 800faf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fafc:	bf08      	it	eq
 800fafe:	2300      	moveq	r3, #0
 800fb00:	6102      	str	r2, [r0, #16]
 800fb02:	bf08      	it	eq
 800fb04:	6143      	streq	r3, [r0, #20]
 800fb06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb0a:	f8dc c000 	ldr.w	ip, [ip]
 800fb0e:	fa0c fc08 	lsl.w	ip, ip, r8
 800fb12:	ea4c 0707 	orr.w	r7, ip, r7
 800fb16:	f849 7b04 	str.w	r7, [r9], #4
 800fb1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fb1e:	40cf      	lsrs	r7, r1
 800fb20:	e7da      	b.n	800fad8 <rshift+0x4c>
 800fb22:	f851 cb04 	ldr.w	ip, [r1], #4
 800fb26:	f847 cf04 	str.w	ip, [r7, #4]!
 800fb2a:	e7c3      	b.n	800fab4 <rshift+0x28>
 800fb2c:	4623      	mov	r3, r4
 800fb2e:	e7e1      	b.n	800faf4 <rshift+0x68>

0800fb30 <__hexdig_fun>:
 800fb30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fb34:	2b09      	cmp	r3, #9
 800fb36:	d802      	bhi.n	800fb3e <__hexdig_fun+0xe>
 800fb38:	3820      	subs	r0, #32
 800fb3a:	b2c0      	uxtb	r0, r0
 800fb3c:	4770      	bx	lr
 800fb3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fb42:	2b05      	cmp	r3, #5
 800fb44:	d801      	bhi.n	800fb4a <__hexdig_fun+0x1a>
 800fb46:	3847      	subs	r0, #71	@ 0x47
 800fb48:	e7f7      	b.n	800fb3a <__hexdig_fun+0xa>
 800fb4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fb4e:	2b05      	cmp	r3, #5
 800fb50:	d801      	bhi.n	800fb56 <__hexdig_fun+0x26>
 800fb52:	3827      	subs	r0, #39	@ 0x27
 800fb54:	e7f1      	b.n	800fb3a <__hexdig_fun+0xa>
 800fb56:	2000      	movs	r0, #0
 800fb58:	4770      	bx	lr
	...

0800fb5c <__gethex>:
 800fb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb60:	b085      	sub	sp, #20
 800fb62:	468a      	mov	sl, r1
 800fb64:	9302      	str	r3, [sp, #8]
 800fb66:	680b      	ldr	r3, [r1, #0]
 800fb68:	9001      	str	r0, [sp, #4]
 800fb6a:	4690      	mov	r8, r2
 800fb6c:	1c9c      	adds	r4, r3, #2
 800fb6e:	46a1      	mov	r9, r4
 800fb70:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fb74:	2830      	cmp	r0, #48	@ 0x30
 800fb76:	d0fa      	beq.n	800fb6e <__gethex+0x12>
 800fb78:	eba9 0303 	sub.w	r3, r9, r3
 800fb7c:	f1a3 0b02 	sub.w	fp, r3, #2
 800fb80:	f7ff ffd6 	bl	800fb30 <__hexdig_fun>
 800fb84:	4605      	mov	r5, r0
 800fb86:	2800      	cmp	r0, #0
 800fb88:	d168      	bne.n	800fc5c <__gethex+0x100>
 800fb8a:	49a0      	ldr	r1, [pc, #640]	@ (800fe0c <__gethex+0x2b0>)
 800fb8c:	2201      	movs	r2, #1
 800fb8e:	4648      	mov	r0, r9
 800fb90:	f7fe ff9b 	bl	800eaca <strncmp>
 800fb94:	4607      	mov	r7, r0
 800fb96:	2800      	cmp	r0, #0
 800fb98:	d167      	bne.n	800fc6a <__gethex+0x10e>
 800fb9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fb9e:	4626      	mov	r6, r4
 800fba0:	f7ff ffc6 	bl	800fb30 <__hexdig_fun>
 800fba4:	2800      	cmp	r0, #0
 800fba6:	d062      	beq.n	800fc6e <__gethex+0x112>
 800fba8:	4623      	mov	r3, r4
 800fbaa:	7818      	ldrb	r0, [r3, #0]
 800fbac:	2830      	cmp	r0, #48	@ 0x30
 800fbae:	4699      	mov	r9, r3
 800fbb0:	f103 0301 	add.w	r3, r3, #1
 800fbb4:	d0f9      	beq.n	800fbaa <__gethex+0x4e>
 800fbb6:	f7ff ffbb 	bl	800fb30 <__hexdig_fun>
 800fbba:	fab0 f580 	clz	r5, r0
 800fbbe:	096d      	lsrs	r5, r5, #5
 800fbc0:	f04f 0b01 	mov.w	fp, #1
 800fbc4:	464a      	mov	r2, r9
 800fbc6:	4616      	mov	r6, r2
 800fbc8:	3201      	adds	r2, #1
 800fbca:	7830      	ldrb	r0, [r6, #0]
 800fbcc:	f7ff ffb0 	bl	800fb30 <__hexdig_fun>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	d1f8      	bne.n	800fbc6 <__gethex+0x6a>
 800fbd4:	498d      	ldr	r1, [pc, #564]	@ (800fe0c <__gethex+0x2b0>)
 800fbd6:	2201      	movs	r2, #1
 800fbd8:	4630      	mov	r0, r6
 800fbda:	f7fe ff76 	bl	800eaca <strncmp>
 800fbde:	2800      	cmp	r0, #0
 800fbe0:	d13f      	bne.n	800fc62 <__gethex+0x106>
 800fbe2:	b944      	cbnz	r4, 800fbf6 <__gethex+0x9a>
 800fbe4:	1c74      	adds	r4, r6, #1
 800fbe6:	4622      	mov	r2, r4
 800fbe8:	4616      	mov	r6, r2
 800fbea:	3201      	adds	r2, #1
 800fbec:	7830      	ldrb	r0, [r6, #0]
 800fbee:	f7ff ff9f 	bl	800fb30 <__hexdig_fun>
 800fbf2:	2800      	cmp	r0, #0
 800fbf4:	d1f8      	bne.n	800fbe8 <__gethex+0x8c>
 800fbf6:	1ba4      	subs	r4, r4, r6
 800fbf8:	00a7      	lsls	r7, r4, #2
 800fbfa:	7833      	ldrb	r3, [r6, #0]
 800fbfc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fc00:	2b50      	cmp	r3, #80	@ 0x50
 800fc02:	d13e      	bne.n	800fc82 <__gethex+0x126>
 800fc04:	7873      	ldrb	r3, [r6, #1]
 800fc06:	2b2b      	cmp	r3, #43	@ 0x2b
 800fc08:	d033      	beq.n	800fc72 <__gethex+0x116>
 800fc0a:	2b2d      	cmp	r3, #45	@ 0x2d
 800fc0c:	d034      	beq.n	800fc78 <__gethex+0x11c>
 800fc0e:	1c71      	adds	r1, r6, #1
 800fc10:	2400      	movs	r4, #0
 800fc12:	7808      	ldrb	r0, [r1, #0]
 800fc14:	f7ff ff8c 	bl	800fb30 <__hexdig_fun>
 800fc18:	1e43      	subs	r3, r0, #1
 800fc1a:	b2db      	uxtb	r3, r3
 800fc1c:	2b18      	cmp	r3, #24
 800fc1e:	d830      	bhi.n	800fc82 <__gethex+0x126>
 800fc20:	f1a0 0210 	sub.w	r2, r0, #16
 800fc24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fc28:	f7ff ff82 	bl	800fb30 <__hexdig_fun>
 800fc2c:	f100 3cff 	add.w	ip, r0, #4294967295
 800fc30:	fa5f fc8c 	uxtb.w	ip, ip
 800fc34:	f1bc 0f18 	cmp.w	ip, #24
 800fc38:	f04f 030a 	mov.w	r3, #10
 800fc3c:	d91e      	bls.n	800fc7c <__gethex+0x120>
 800fc3e:	b104      	cbz	r4, 800fc42 <__gethex+0xe6>
 800fc40:	4252      	negs	r2, r2
 800fc42:	4417      	add	r7, r2
 800fc44:	f8ca 1000 	str.w	r1, [sl]
 800fc48:	b1ed      	cbz	r5, 800fc86 <__gethex+0x12a>
 800fc4a:	f1bb 0f00 	cmp.w	fp, #0
 800fc4e:	bf0c      	ite	eq
 800fc50:	2506      	moveq	r5, #6
 800fc52:	2500      	movne	r5, #0
 800fc54:	4628      	mov	r0, r5
 800fc56:	b005      	add	sp, #20
 800fc58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc5c:	2500      	movs	r5, #0
 800fc5e:	462c      	mov	r4, r5
 800fc60:	e7b0      	b.n	800fbc4 <__gethex+0x68>
 800fc62:	2c00      	cmp	r4, #0
 800fc64:	d1c7      	bne.n	800fbf6 <__gethex+0x9a>
 800fc66:	4627      	mov	r7, r4
 800fc68:	e7c7      	b.n	800fbfa <__gethex+0x9e>
 800fc6a:	464e      	mov	r6, r9
 800fc6c:	462f      	mov	r7, r5
 800fc6e:	2501      	movs	r5, #1
 800fc70:	e7c3      	b.n	800fbfa <__gethex+0x9e>
 800fc72:	2400      	movs	r4, #0
 800fc74:	1cb1      	adds	r1, r6, #2
 800fc76:	e7cc      	b.n	800fc12 <__gethex+0xb6>
 800fc78:	2401      	movs	r4, #1
 800fc7a:	e7fb      	b.n	800fc74 <__gethex+0x118>
 800fc7c:	fb03 0002 	mla	r0, r3, r2, r0
 800fc80:	e7ce      	b.n	800fc20 <__gethex+0xc4>
 800fc82:	4631      	mov	r1, r6
 800fc84:	e7de      	b.n	800fc44 <__gethex+0xe8>
 800fc86:	eba6 0309 	sub.w	r3, r6, r9
 800fc8a:	3b01      	subs	r3, #1
 800fc8c:	4629      	mov	r1, r5
 800fc8e:	2b07      	cmp	r3, #7
 800fc90:	dc0a      	bgt.n	800fca8 <__gethex+0x14c>
 800fc92:	9801      	ldr	r0, [sp, #4]
 800fc94:	f000 fa46 	bl	8010124 <_Balloc>
 800fc98:	4604      	mov	r4, r0
 800fc9a:	b940      	cbnz	r0, 800fcae <__gethex+0x152>
 800fc9c:	4b5c      	ldr	r3, [pc, #368]	@ (800fe10 <__gethex+0x2b4>)
 800fc9e:	4602      	mov	r2, r0
 800fca0:	21e4      	movs	r1, #228	@ 0xe4
 800fca2:	485c      	ldr	r0, [pc, #368]	@ (800fe14 <__gethex+0x2b8>)
 800fca4:	f7ff f830 	bl	800ed08 <__assert_func>
 800fca8:	3101      	adds	r1, #1
 800fcaa:	105b      	asrs	r3, r3, #1
 800fcac:	e7ef      	b.n	800fc8e <__gethex+0x132>
 800fcae:	f100 0a14 	add.w	sl, r0, #20
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	4655      	mov	r5, sl
 800fcb6:	469b      	mov	fp, r3
 800fcb8:	45b1      	cmp	r9, r6
 800fcba:	d337      	bcc.n	800fd2c <__gethex+0x1d0>
 800fcbc:	f845 bb04 	str.w	fp, [r5], #4
 800fcc0:	eba5 050a 	sub.w	r5, r5, sl
 800fcc4:	10ad      	asrs	r5, r5, #2
 800fcc6:	6125      	str	r5, [r4, #16]
 800fcc8:	4658      	mov	r0, fp
 800fcca:	f000 fb1d 	bl	8010308 <__hi0bits>
 800fcce:	016d      	lsls	r5, r5, #5
 800fcd0:	f8d8 6000 	ldr.w	r6, [r8]
 800fcd4:	1a2d      	subs	r5, r5, r0
 800fcd6:	42b5      	cmp	r5, r6
 800fcd8:	dd54      	ble.n	800fd84 <__gethex+0x228>
 800fcda:	1bad      	subs	r5, r5, r6
 800fcdc:	4629      	mov	r1, r5
 800fcde:	4620      	mov	r0, r4
 800fce0:	f000 fea9 	bl	8010a36 <__any_on>
 800fce4:	4681      	mov	r9, r0
 800fce6:	b178      	cbz	r0, 800fd08 <__gethex+0x1ac>
 800fce8:	1e6b      	subs	r3, r5, #1
 800fcea:	1159      	asrs	r1, r3, #5
 800fcec:	f003 021f 	and.w	r2, r3, #31
 800fcf0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fcf4:	f04f 0901 	mov.w	r9, #1
 800fcf8:	fa09 f202 	lsl.w	r2, r9, r2
 800fcfc:	420a      	tst	r2, r1
 800fcfe:	d003      	beq.n	800fd08 <__gethex+0x1ac>
 800fd00:	454b      	cmp	r3, r9
 800fd02:	dc36      	bgt.n	800fd72 <__gethex+0x216>
 800fd04:	f04f 0902 	mov.w	r9, #2
 800fd08:	4629      	mov	r1, r5
 800fd0a:	4620      	mov	r0, r4
 800fd0c:	f7ff febe 	bl	800fa8c <rshift>
 800fd10:	442f      	add	r7, r5
 800fd12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd16:	42bb      	cmp	r3, r7
 800fd18:	da42      	bge.n	800fda0 <__gethex+0x244>
 800fd1a:	9801      	ldr	r0, [sp, #4]
 800fd1c:	4621      	mov	r1, r4
 800fd1e:	f000 fa41 	bl	80101a4 <_Bfree>
 800fd22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd24:	2300      	movs	r3, #0
 800fd26:	6013      	str	r3, [r2, #0]
 800fd28:	25a3      	movs	r5, #163	@ 0xa3
 800fd2a:	e793      	b.n	800fc54 <__gethex+0xf8>
 800fd2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fd30:	2a2e      	cmp	r2, #46	@ 0x2e
 800fd32:	d012      	beq.n	800fd5a <__gethex+0x1fe>
 800fd34:	2b20      	cmp	r3, #32
 800fd36:	d104      	bne.n	800fd42 <__gethex+0x1e6>
 800fd38:	f845 bb04 	str.w	fp, [r5], #4
 800fd3c:	f04f 0b00 	mov.w	fp, #0
 800fd40:	465b      	mov	r3, fp
 800fd42:	7830      	ldrb	r0, [r6, #0]
 800fd44:	9303      	str	r3, [sp, #12]
 800fd46:	f7ff fef3 	bl	800fb30 <__hexdig_fun>
 800fd4a:	9b03      	ldr	r3, [sp, #12]
 800fd4c:	f000 000f 	and.w	r0, r0, #15
 800fd50:	4098      	lsls	r0, r3
 800fd52:	ea4b 0b00 	orr.w	fp, fp, r0
 800fd56:	3304      	adds	r3, #4
 800fd58:	e7ae      	b.n	800fcb8 <__gethex+0x15c>
 800fd5a:	45b1      	cmp	r9, r6
 800fd5c:	d8ea      	bhi.n	800fd34 <__gethex+0x1d8>
 800fd5e:	492b      	ldr	r1, [pc, #172]	@ (800fe0c <__gethex+0x2b0>)
 800fd60:	9303      	str	r3, [sp, #12]
 800fd62:	2201      	movs	r2, #1
 800fd64:	4630      	mov	r0, r6
 800fd66:	f7fe feb0 	bl	800eaca <strncmp>
 800fd6a:	9b03      	ldr	r3, [sp, #12]
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	d1e1      	bne.n	800fd34 <__gethex+0x1d8>
 800fd70:	e7a2      	b.n	800fcb8 <__gethex+0x15c>
 800fd72:	1ea9      	subs	r1, r5, #2
 800fd74:	4620      	mov	r0, r4
 800fd76:	f000 fe5e 	bl	8010a36 <__any_on>
 800fd7a:	2800      	cmp	r0, #0
 800fd7c:	d0c2      	beq.n	800fd04 <__gethex+0x1a8>
 800fd7e:	f04f 0903 	mov.w	r9, #3
 800fd82:	e7c1      	b.n	800fd08 <__gethex+0x1ac>
 800fd84:	da09      	bge.n	800fd9a <__gethex+0x23e>
 800fd86:	1b75      	subs	r5, r6, r5
 800fd88:	4621      	mov	r1, r4
 800fd8a:	9801      	ldr	r0, [sp, #4]
 800fd8c:	462a      	mov	r2, r5
 800fd8e:	f000 fc19 	bl	80105c4 <__lshift>
 800fd92:	1b7f      	subs	r7, r7, r5
 800fd94:	4604      	mov	r4, r0
 800fd96:	f100 0a14 	add.w	sl, r0, #20
 800fd9a:	f04f 0900 	mov.w	r9, #0
 800fd9e:	e7b8      	b.n	800fd12 <__gethex+0x1b6>
 800fda0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fda4:	42bd      	cmp	r5, r7
 800fda6:	dd6f      	ble.n	800fe88 <__gethex+0x32c>
 800fda8:	1bed      	subs	r5, r5, r7
 800fdaa:	42ae      	cmp	r6, r5
 800fdac:	dc34      	bgt.n	800fe18 <__gethex+0x2bc>
 800fdae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fdb2:	2b02      	cmp	r3, #2
 800fdb4:	d022      	beq.n	800fdfc <__gethex+0x2a0>
 800fdb6:	2b03      	cmp	r3, #3
 800fdb8:	d024      	beq.n	800fe04 <__gethex+0x2a8>
 800fdba:	2b01      	cmp	r3, #1
 800fdbc:	d115      	bne.n	800fdea <__gethex+0x28e>
 800fdbe:	42ae      	cmp	r6, r5
 800fdc0:	d113      	bne.n	800fdea <__gethex+0x28e>
 800fdc2:	2e01      	cmp	r6, #1
 800fdc4:	d10b      	bne.n	800fdde <__gethex+0x282>
 800fdc6:	9a02      	ldr	r2, [sp, #8]
 800fdc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fdcc:	6013      	str	r3, [r2, #0]
 800fdce:	2301      	movs	r3, #1
 800fdd0:	6123      	str	r3, [r4, #16]
 800fdd2:	f8ca 3000 	str.w	r3, [sl]
 800fdd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fdd8:	2562      	movs	r5, #98	@ 0x62
 800fdda:	601c      	str	r4, [r3, #0]
 800fddc:	e73a      	b.n	800fc54 <__gethex+0xf8>
 800fdde:	1e71      	subs	r1, r6, #1
 800fde0:	4620      	mov	r0, r4
 800fde2:	f000 fe28 	bl	8010a36 <__any_on>
 800fde6:	2800      	cmp	r0, #0
 800fde8:	d1ed      	bne.n	800fdc6 <__gethex+0x26a>
 800fdea:	9801      	ldr	r0, [sp, #4]
 800fdec:	4621      	mov	r1, r4
 800fdee:	f000 f9d9 	bl	80101a4 <_Bfree>
 800fdf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	6013      	str	r3, [r2, #0]
 800fdf8:	2550      	movs	r5, #80	@ 0x50
 800fdfa:	e72b      	b.n	800fc54 <__gethex+0xf8>
 800fdfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d1f3      	bne.n	800fdea <__gethex+0x28e>
 800fe02:	e7e0      	b.n	800fdc6 <__gethex+0x26a>
 800fe04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d1dd      	bne.n	800fdc6 <__gethex+0x26a>
 800fe0a:	e7ee      	b.n	800fdea <__gethex+0x28e>
 800fe0c:	08011594 	.word	0x08011594
 800fe10:	080116e4 	.word	0x080116e4
 800fe14:	080116f5 	.word	0x080116f5
 800fe18:	1e6f      	subs	r7, r5, #1
 800fe1a:	f1b9 0f00 	cmp.w	r9, #0
 800fe1e:	d130      	bne.n	800fe82 <__gethex+0x326>
 800fe20:	b127      	cbz	r7, 800fe2c <__gethex+0x2d0>
 800fe22:	4639      	mov	r1, r7
 800fe24:	4620      	mov	r0, r4
 800fe26:	f000 fe06 	bl	8010a36 <__any_on>
 800fe2a:	4681      	mov	r9, r0
 800fe2c:	117a      	asrs	r2, r7, #5
 800fe2e:	2301      	movs	r3, #1
 800fe30:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fe34:	f007 071f 	and.w	r7, r7, #31
 800fe38:	40bb      	lsls	r3, r7
 800fe3a:	4213      	tst	r3, r2
 800fe3c:	4629      	mov	r1, r5
 800fe3e:	4620      	mov	r0, r4
 800fe40:	bf18      	it	ne
 800fe42:	f049 0902 	orrne.w	r9, r9, #2
 800fe46:	f7ff fe21 	bl	800fa8c <rshift>
 800fe4a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fe4e:	1b76      	subs	r6, r6, r5
 800fe50:	2502      	movs	r5, #2
 800fe52:	f1b9 0f00 	cmp.w	r9, #0
 800fe56:	d047      	beq.n	800fee8 <__gethex+0x38c>
 800fe58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fe5c:	2b02      	cmp	r3, #2
 800fe5e:	d015      	beq.n	800fe8c <__gethex+0x330>
 800fe60:	2b03      	cmp	r3, #3
 800fe62:	d017      	beq.n	800fe94 <__gethex+0x338>
 800fe64:	2b01      	cmp	r3, #1
 800fe66:	d109      	bne.n	800fe7c <__gethex+0x320>
 800fe68:	f019 0f02 	tst.w	r9, #2
 800fe6c:	d006      	beq.n	800fe7c <__gethex+0x320>
 800fe6e:	f8da 3000 	ldr.w	r3, [sl]
 800fe72:	ea49 0903 	orr.w	r9, r9, r3
 800fe76:	f019 0f01 	tst.w	r9, #1
 800fe7a:	d10e      	bne.n	800fe9a <__gethex+0x33e>
 800fe7c:	f045 0510 	orr.w	r5, r5, #16
 800fe80:	e032      	b.n	800fee8 <__gethex+0x38c>
 800fe82:	f04f 0901 	mov.w	r9, #1
 800fe86:	e7d1      	b.n	800fe2c <__gethex+0x2d0>
 800fe88:	2501      	movs	r5, #1
 800fe8a:	e7e2      	b.n	800fe52 <__gethex+0x2f6>
 800fe8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe8e:	f1c3 0301 	rsb	r3, r3, #1
 800fe92:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fe94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d0f0      	beq.n	800fe7c <__gethex+0x320>
 800fe9a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fe9e:	f104 0314 	add.w	r3, r4, #20
 800fea2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fea6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800feaa:	f04f 0c00 	mov.w	ip, #0
 800feae:	4618      	mov	r0, r3
 800feb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800feb4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800feb8:	d01b      	beq.n	800fef2 <__gethex+0x396>
 800feba:	3201      	adds	r2, #1
 800febc:	6002      	str	r2, [r0, #0]
 800febe:	2d02      	cmp	r5, #2
 800fec0:	f104 0314 	add.w	r3, r4, #20
 800fec4:	d13c      	bne.n	800ff40 <__gethex+0x3e4>
 800fec6:	f8d8 2000 	ldr.w	r2, [r8]
 800feca:	3a01      	subs	r2, #1
 800fecc:	42b2      	cmp	r2, r6
 800fece:	d109      	bne.n	800fee4 <__gethex+0x388>
 800fed0:	1171      	asrs	r1, r6, #5
 800fed2:	2201      	movs	r2, #1
 800fed4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fed8:	f006 061f 	and.w	r6, r6, #31
 800fedc:	fa02 f606 	lsl.w	r6, r2, r6
 800fee0:	421e      	tst	r6, r3
 800fee2:	d13a      	bne.n	800ff5a <__gethex+0x3fe>
 800fee4:	f045 0520 	orr.w	r5, r5, #32
 800fee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800feea:	601c      	str	r4, [r3, #0]
 800feec:	9b02      	ldr	r3, [sp, #8]
 800feee:	601f      	str	r7, [r3, #0]
 800fef0:	e6b0      	b.n	800fc54 <__gethex+0xf8>
 800fef2:	4299      	cmp	r1, r3
 800fef4:	f843 cc04 	str.w	ip, [r3, #-4]
 800fef8:	d8d9      	bhi.n	800feae <__gethex+0x352>
 800fefa:	68a3      	ldr	r3, [r4, #8]
 800fefc:	459b      	cmp	fp, r3
 800fefe:	db17      	blt.n	800ff30 <__gethex+0x3d4>
 800ff00:	6861      	ldr	r1, [r4, #4]
 800ff02:	9801      	ldr	r0, [sp, #4]
 800ff04:	3101      	adds	r1, #1
 800ff06:	f000 f90d 	bl	8010124 <_Balloc>
 800ff0a:	4681      	mov	r9, r0
 800ff0c:	b918      	cbnz	r0, 800ff16 <__gethex+0x3ba>
 800ff0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ff78 <__gethex+0x41c>)
 800ff10:	4602      	mov	r2, r0
 800ff12:	2184      	movs	r1, #132	@ 0x84
 800ff14:	e6c5      	b.n	800fca2 <__gethex+0x146>
 800ff16:	6922      	ldr	r2, [r4, #16]
 800ff18:	3202      	adds	r2, #2
 800ff1a:	f104 010c 	add.w	r1, r4, #12
 800ff1e:	0092      	lsls	r2, r2, #2
 800ff20:	300c      	adds	r0, #12
 800ff22:	f7fe feda 	bl	800ecda <memcpy>
 800ff26:	4621      	mov	r1, r4
 800ff28:	9801      	ldr	r0, [sp, #4]
 800ff2a:	f000 f93b 	bl	80101a4 <_Bfree>
 800ff2e:	464c      	mov	r4, r9
 800ff30:	6923      	ldr	r3, [r4, #16]
 800ff32:	1c5a      	adds	r2, r3, #1
 800ff34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ff38:	6122      	str	r2, [r4, #16]
 800ff3a:	2201      	movs	r2, #1
 800ff3c:	615a      	str	r2, [r3, #20]
 800ff3e:	e7be      	b.n	800febe <__gethex+0x362>
 800ff40:	6922      	ldr	r2, [r4, #16]
 800ff42:	455a      	cmp	r2, fp
 800ff44:	dd0b      	ble.n	800ff5e <__gethex+0x402>
 800ff46:	2101      	movs	r1, #1
 800ff48:	4620      	mov	r0, r4
 800ff4a:	f7ff fd9f 	bl	800fa8c <rshift>
 800ff4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ff52:	3701      	adds	r7, #1
 800ff54:	42bb      	cmp	r3, r7
 800ff56:	f6ff aee0 	blt.w	800fd1a <__gethex+0x1be>
 800ff5a:	2501      	movs	r5, #1
 800ff5c:	e7c2      	b.n	800fee4 <__gethex+0x388>
 800ff5e:	f016 061f 	ands.w	r6, r6, #31
 800ff62:	d0fa      	beq.n	800ff5a <__gethex+0x3fe>
 800ff64:	4453      	add	r3, sl
 800ff66:	f1c6 0620 	rsb	r6, r6, #32
 800ff6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ff6e:	f000 f9cb 	bl	8010308 <__hi0bits>
 800ff72:	42b0      	cmp	r0, r6
 800ff74:	dbe7      	blt.n	800ff46 <__gethex+0x3ea>
 800ff76:	e7f0      	b.n	800ff5a <__gethex+0x3fe>
 800ff78:	080116e4 	.word	0x080116e4

0800ff7c <L_shift>:
 800ff7c:	f1c2 0208 	rsb	r2, r2, #8
 800ff80:	0092      	lsls	r2, r2, #2
 800ff82:	b570      	push	{r4, r5, r6, lr}
 800ff84:	f1c2 0620 	rsb	r6, r2, #32
 800ff88:	6843      	ldr	r3, [r0, #4]
 800ff8a:	6804      	ldr	r4, [r0, #0]
 800ff8c:	fa03 f506 	lsl.w	r5, r3, r6
 800ff90:	432c      	orrs	r4, r5
 800ff92:	40d3      	lsrs	r3, r2
 800ff94:	6004      	str	r4, [r0, #0]
 800ff96:	f840 3f04 	str.w	r3, [r0, #4]!
 800ff9a:	4288      	cmp	r0, r1
 800ff9c:	d3f4      	bcc.n	800ff88 <L_shift+0xc>
 800ff9e:	bd70      	pop	{r4, r5, r6, pc}

0800ffa0 <__match>:
 800ffa0:	b530      	push	{r4, r5, lr}
 800ffa2:	6803      	ldr	r3, [r0, #0]
 800ffa4:	3301      	adds	r3, #1
 800ffa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ffaa:	b914      	cbnz	r4, 800ffb2 <__match+0x12>
 800ffac:	6003      	str	r3, [r0, #0]
 800ffae:	2001      	movs	r0, #1
 800ffb0:	bd30      	pop	{r4, r5, pc}
 800ffb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffb6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ffba:	2d19      	cmp	r5, #25
 800ffbc:	bf98      	it	ls
 800ffbe:	3220      	addls	r2, #32
 800ffc0:	42a2      	cmp	r2, r4
 800ffc2:	d0f0      	beq.n	800ffa6 <__match+0x6>
 800ffc4:	2000      	movs	r0, #0
 800ffc6:	e7f3      	b.n	800ffb0 <__match+0x10>

0800ffc8 <__hexnan>:
 800ffc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffcc:	680b      	ldr	r3, [r1, #0]
 800ffce:	6801      	ldr	r1, [r0, #0]
 800ffd0:	115e      	asrs	r6, r3, #5
 800ffd2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ffd6:	f013 031f 	ands.w	r3, r3, #31
 800ffda:	b087      	sub	sp, #28
 800ffdc:	bf18      	it	ne
 800ffde:	3604      	addne	r6, #4
 800ffe0:	2500      	movs	r5, #0
 800ffe2:	1f37      	subs	r7, r6, #4
 800ffe4:	4682      	mov	sl, r0
 800ffe6:	4690      	mov	r8, r2
 800ffe8:	9301      	str	r3, [sp, #4]
 800ffea:	f846 5c04 	str.w	r5, [r6, #-4]
 800ffee:	46b9      	mov	r9, r7
 800fff0:	463c      	mov	r4, r7
 800fff2:	9502      	str	r5, [sp, #8]
 800fff4:	46ab      	mov	fp, r5
 800fff6:	784a      	ldrb	r2, [r1, #1]
 800fff8:	1c4b      	adds	r3, r1, #1
 800fffa:	9303      	str	r3, [sp, #12]
 800fffc:	b342      	cbz	r2, 8010050 <__hexnan+0x88>
 800fffe:	4610      	mov	r0, r2
 8010000:	9105      	str	r1, [sp, #20]
 8010002:	9204      	str	r2, [sp, #16]
 8010004:	f7ff fd94 	bl	800fb30 <__hexdig_fun>
 8010008:	2800      	cmp	r0, #0
 801000a:	d151      	bne.n	80100b0 <__hexnan+0xe8>
 801000c:	9a04      	ldr	r2, [sp, #16]
 801000e:	9905      	ldr	r1, [sp, #20]
 8010010:	2a20      	cmp	r2, #32
 8010012:	d818      	bhi.n	8010046 <__hexnan+0x7e>
 8010014:	9b02      	ldr	r3, [sp, #8]
 8010016:	459b      	cmp	fp, r3
 8010018:	dd13      	ble.n	8010042 <__hexnan+0x7a>
 801001a:	454c      	cmp	r4, r9
 801001c:	d206      	bcs.n	801002c <__hexnan+0x64>
 801001e:	2d07      	cmp	r5, #7
 8010020:	dc04      	bgt.n	801002c <__hexnan+0x64>
 8010022:	462a      	mov	r2, r5
 8010024:	4649      	mov	r1, r9
 8010026:	4620      	mov	r0, r4
 8010028:	f7ff ffa8 	bl	800ff7c <L_shift>
 801002c:	4544      	cmp	r4, r8
 801002e:	d952      	bls.n	80100d6 <__hexnan+0x10e>
 8010030:	2300      	movs	r3, #0
 8010032:	f1a4 0904 	sub.w	r9, r4, #4
 8010036:	f844 3c04 	str.w	r3, [r4, #-4]
 801003a:	f8cd b008 	str.w	fp, [sp, #8]
 801003e:	464c      	mov	r4, r9
 8010040:	461d      	mov	r5, r3
 8010042:	9903      	ldr	r1, [sp, #12]
 8010044:	e7d7      	b.n	800fff6 <__hexnan+0x2e>
 8010046:	2a29      	cmp	r2, #41	@ 0x29
 8010048:	d157      	bne.n	80100fa <__hexnan+0x132>
 801004a:	3102      	adds	r1, #2
 801004c:	f8ca 1000 	str.w	r1, [sl]
 8010050:	f1bb 0f00 	cmp.w	fp, #0
 8010054:	d051      	beq.n	80100fa <__hexnan+0x132>
 8010056:	454c      	cmp	r4, r9
 8010058:	d206      	bcs.n	8010068 <__hexnan+0xa0>
 801005a:	2d07      	cmp	r5, #7
 801005c:	dc04      	bgt.n	8010068 <__hexnan+0xa0>
 801005e:	462a      	mov	r2, r5
 8010060:	4649      	mov	r1, r9
 8010062:	4620      	mov	r0, r4
 8010064:	f7ff ff8a 	bl	800ff7c <L_shift>
 8010068:	4544      	cmp	r4, r8
 801006a:	d936      	bls.n	80100da <__hexnan+0x112>
 801006c:	f1a8 0204 	sub.w	r2, r8, #4
 8010070:	4623      	mov	r3, r4
 8010072:	f853 1b04 	ldr.w	r1, [r3], #4
 8010076:	f842 1f04 	str.w	r1, [r2, #4]!
 801007a:	429f      	cmp	r7, r3
 801007c:	d2f9      	bcs.n	8010072 <__hexnan+0xaa>
 801007e:	1b3b      	subs	r3, r7, r4
 8010080:	f023 0303 	bic.w	r3, r3, #3
 8010084:	3304      	adds	r3, #4
 8010086:	3401      	adds	r4, #1
 8010088:	3e03      	subs	r6, #3
 801008a:	42b4      	cmp	r4, r6
 801008c:	bf88      	it	hi
 801008e:	2304      	movhi	r3, #4
 8010090:	4443      	add	r3, r8
 8010092:	2200      	movs	r2, #0
 8010094:	f843 2b04 	str.w	r2, [r3], #4
 8010098:	429f      	cmp	r7, r3
 801009a:	d2fb      	bcs.n	8010094 <__hexnan+0xcc>
 801009c:	683b      	ldr	r3, [r7, #0]
 801009e:	b91b      	cbnz	r3, 80100a8 <__hexnan+0xe0>
 80100a0:	4547      	cmp	r7, r8
 80100a2:	d128      	bne.n	80100f6 <__hexnan+0x12e>
 80100a4:	2301      	movs	r3, #1
 80100a6:	603b      	str	r3, [r7, #0]
 80100a8:	2005      	movs	r0, #5
 80100aa:	b007      	add	sp, #28
 80100ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100b0:	3501      	adds	r5, #1
 80100b2:	2d08      	cmp	r5, #8
 80100b4:	f10b 0b01 	add.w	fp, fp, #1
 80100b8:	dd06      	ble.n	80100c8 <__hexnan+0x100>
 80100ba:	4544      	cmp	r4, r8
 80100bc:	d9c1      	bls.n	8010042 <__hexnan+0x7a>
 80100be:	2300      	movs	r3, #0
 80100c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80100c4:	2501      	movs	r5, #1
 80100c6:	3c04      	subs	r4, #4
 80100c8:	6822      	ldr	r2, [r4, #0]
 80100ca:	f000 000f 	and.w	r0, r0, #15
 80100ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80100d2:	6020      	str	r0, [r4, #0]
 80100d4:	e7b5      	b.n	8010042 <__hexnan+0x7a>
 80100d6:	2508      	movs	r5, #8
 80100d8:	e7b3      	b.n	8010042 <__hexnan+0x7a>
 80100da:	9b01      	ldr	r3, [sp, #4]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d0dd      	beq.n	801009c <__hexnan+0xd4>
 80100e0:	f1c3 0320 	rsb	r3, r3, #32
 80100e4:	f04f 32ff 	mov.w	r2, #4294967295
 80100e8:	40da      	lsrs	r2, r3
 80100ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80100ee:	4013      	ands	r3, r2
 80100f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80100f4:	e7d2      	b.n	801009c <__hexnan+0xd4>
 80100f6:	3f04      	subs	r7, #4
 80100f8:	e7d0      	b.n	801009c <__hexnan+0xd4>
 80100fa:	2004      	movs	r0, #4
 80100fc:	e7d5      	b.n	80100aa <__hexnan+0xe2>

080100fe <__ascii_mbtowc>:
 80100fe:	b082      	sub	sp, #8
 8010100:	b901      	cbnz	r1, 8010104 <__ascii_mbtowc+0x6>
 8010102:	a901      	add	r1, sp, #4
 8010104:	b142      	cbz	r2, 8010118 <__ascii_mbtowc+0x1a>
 8010106:	b14b      	cbz	r3, 801011c <__ascii_mbtowc+0x1e>
 8010108:	7813      	ldrb	r3, [r2, #0]
 801010a:	600b      	str	r3, [r1, #0]
 801010c:	7812      	ldrb	r2, [r2, #0]
 801010e:	1e10      	subs	r0, r2, #0
 8010110:	bf18      	it	ne
 8010112:	2001      	movne	r0, #1
 8010114:	b002      	add	sp, #8
 8010116:	4770      	bx	lr
 8010118:	4610      	mov	r0, r2
 801011a:	e7fb      	b.n	8010114 <__ascii_mbtowc+0x16>
 801011c:	f06f 0001 	mvn.w	r0, #1
 8010120:	e7f8      	b.n	8010114 <__ascii_mbtowc+0x16>
	...

08010124 <_Balloc>:
 8010124:	b570      	push	{r4, r5, r6, lr}
 8010126:	69c6      	ldr	r6, [r0, #28]
 8010128:	4604      	mov	r4, r0
 801012a:	460d      	mov	r5, r1
 801012c:	b976      	cbnz	r6, 801014c <_Balloc+0x28>
 801012e:	2010      	movs	r0, #16
 8010130:	f7fc ffe0 	bl	800d0f4 <malloc>
 8010134:	4602      	mov	r2, r0
 8010136:	61e0      	str	r0, [r4, #28]
 8010138:	b920      	cbnz	r0, 8010144 <_Balloc+0x20>
 801013a:	4b18      	ldr	r3, [pc, #96]	@ (801019c <_Balloc+0x78>)
 801013c:	4818      	ldr	r0, [pc, #96]	@ (80101a0 <_Balloc+0x7c>)
 801013e:	216b      	movs	r1, #107	@ 0x6b
 8010140:	f7fe fde2 	bl	800ed08 <__assert_func>
 8010144:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010148:	6006      	str	r6, [r0, #0]
 801014a:	60c6      	str	r6, [r0, #12]
 801014c:	69e6      	ldr	r6, [r4, #28]
 801014e:	68f3      	ldr	r3, [r6, #12]
 8010150:	b183      	cbz	r3, 8010174 <_Balloc+0x50>
 8010152:	69e3      	ldr	r3, [r4, #28]
 8010154:	68db      	ldr	r3, [r3, #12]
 8010156:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801015a:	b9b8      	cbnz	r0, 801018c <_Balloc+0x68>
 801015c:	2101      	movs	r1, #1
 801015e:	fa01 f605 	lsl.w	r6, r1, r5
 8010162:	1d72      	adds	r2, r6, #5
 8010164:	0092      	lsls	r2, r2, #2
 8010166:	4620      	mov	r0, r4
 8010168:	f000 fec9 	bl	8010efe <_calloc_r>
 801016c:	b160      	cbz	r0, 8010188 <_Balloc+0x64>
 801016e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010172:	e00e      	b.n	8010192 <_Balloc+0x6e>
 8010174:	2221      	movs	r2, #33	@ 0x21
 8010176:	2104      	movs	r1, #4
 8010178:	4620      	mov	r0, r4
 801017a:	f000 fec0 	bl	8010efe <_calloc_r>
 801017e:	69e3      	ldr	r3, [r4, #28]
 8010180:	60f0      	str	r0, [r6, #12]
 8010182:	68db      	ldr	r3, [r3, #12]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d1e4      	bne.n	8010152 <_Balloc+0x2e>
 8010188:	2000      	movs	r0, #0
 801018a:	bd70      	pop	{r4, r5, r6, pc}
 801018c:	6802      	ldr	r2, [r0, #0]
 801018e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010192:	2300      	movs	r3, #0
 8010194:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010198:	e7f7      	b.n	801018a <_Balloc+0x66>
 801019a:	bf00      	nop
 801019c:	080115ca 	.word	0x080115ca
 80101a0:	08011755 	.word	0x08011755

080101a4 <_Bfree>:
 80101a4:	b570      	push	{r4, r5, r6, lr}
 80101a6:	69c6      	ldr	r6, [r0, #28]
 80101a8:	4605      	mov	r5, r0
 80101aa:	460c      	mov	r4, r1
 80101ac:	b976      	cbnz	r6, 80101cc <_Bfree+0x28>
 80101ae:	2010      	movs	r0, #16
 80101b0:	f7fc ffa0 	bl	800d0f4 <malloc>
 80101b4:	4602      	mov	r2, r0
 80101b6:	61e8      	str	r0, [r5, #28]
 80101b8:	b920      	cbnz	r0, 80101c4 <_Bfree+0x20>
 80101ba:	4b09      	ldr	r3, [pc, #36]	@ (80101e0 <_Bfree+0x3c>)
 80101bc:	4809      	ldr	r0, [pc, #36]	@ (80101e4 <_Bfree+0x40>)
 80101be:	218f      	movs	r1, #143	@ 0x8f
 80101c0:	f7fe fda2 	bl	800ed08 <__assert_func>
 80101c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80101c8:	6006      	str	r6, [r0, #0]
 80101ca:	60c6      	str	r6, [r0, #12]
 80101cc:	b13c      	cbz	r4, 80101de <_Bfree+0x3a>
 80101ce:	69eb      	ldr	r3, [r5, #28]
 80101d0:	6862      	ldr	r2, [r4, #4]
 80101d2:	68db      	ldr	r3, [r3, #12]
 80101d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80101d8:	6021      	str	r1, [r4, #0]
 80101da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80101de:	bd70      	pop	{r4, r5, r6, pc}
 80101e0:	080115ca 	.word	0x080115ca
 80101e4:	08011755 	.word	0x08011755

080101e8 <__multadd>:
 80101e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101ec:	690d      	ldr	r5, [r1, #16]
 80101ee:	4607      	mov	r7, r0
 80101f0:	460c      	mov	r4, r1
 80101f2:	461e      	mov	r6, r3
 80101f4:	f101 0c14 	add.w	ip, r1, #20
 80101f8:	2000      	movs	r0, #0
 80101fa:	f8dc 3000 	ldr.w	r3, [ip]
 80101fe:	b299      	uxth	r1, r3
 8010200:	fb02 6101 	mla	r1, r2, r1, r6
 8010204:	0c1e      	lsrs	r6, r3, #16
 8010206:	0c0b      	lsrs	r3, r1, #16
 8010208:	fb02 3306 	mla	r3, r2, r6, r3
 801020c:	b289      	uxth	r1, r1
 801020e:	3001      	adds	r0, #1
 8010210:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010214:	4285      	cmp	r5, r0
 8010216:	f84c 1b04 	str.w	r1, [ip], #4
 801021a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801021e:	dcec      	bgt.n	80101fa <__multadd+0x12>
 8010220:	b30e      	cbz	r6, 8010266 <__multadd+0x7e>
 8010222:	68a3      	ldr	r3, [r4, #8]
 8010224:	42ab      	cmp	r3, r5
 8010226:	dc19      	bgt.n	801025c <__multadd+0x74>
 8010228:	6861      	ldr	r1, [r4, #4]
 801022a:	4638      	mov	r0, r7
 801022c:	3101      	adds	r1, #1
 801022e:	f7ff ff79 	bl	8010124 <_Balloc>
 8010232:	4680      	mov	r8, r0
 8010234:	b928      	cbnz	r0, 8010242 <__multadd+0x5a>
 8010236:	4602      	mov	r2, r0
 8010238:	4b0c      	ldr	r3, [pc, #48]	@ (801026c <__multadd+0x84>)
 801023a:	480d      	ldr	r0, [pc, #52]	@ (8010270 <__multadd+0x88>)
 801023c:	21ba      	movs	r1, #186	@ 0xba
 801023e:	f7fe fd63 	bl	800ed08 <__assert_func>
 8010242:	6922      	ldr	r2, [r4, #16]
 8010244:	3202      	adds	r2, #2
 8010246:	f104 010c 	add.w	r1, r4, #12
 801024a:	0092      	lsls	r2, r2, #2
 801024c:	300c      	adds	r0, #12
 801024e:	f7fe fd44 	bl	800ecda <memcpy>
 8010252:	4621      	mov	r1, r4
 8010254:	4638      	mov	r0, r7
 8010256:	f7ff ffa5 	bl	80101a4 <_Bfree>
 801025a:	4644      	mov	r4, r8
 801025c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010260:	3501      	adds	r5, #1
 8010262:	615e      	str	r6, [r3, #20]
 8010264:	6125      	str	r5, [r4, #16]
 8010266:	4620      	mov	r0, r4
 8010268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801026c:	080116e4 	.word	0x080116e4
 8010270:	08011755 	.word	0x08011755

08010274 <__s2b>:
 8010274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010278:	460c      	mov	r4, r1
 801027a:	4615      	mov	r5, r2
 801027c:	461f      	mov	r7, r3
 801027e:	2209      	movs	r2, #9
 8010280:	3308      	adds	r3, #8
 8010282:	4606      	mov	r6, r0
 8010284:	fb93 f3f2 	sdiv	r3, r3, r2
 8010288:	2100      	movs	r1, #0
 801028a:	2201      	movs	r2, #1
 801028c:	429a      	cmp	r2, r3
 801028e:	db09      	blt.n	80102a4 <__s2b+0x30>
 8010290:	4630      	mov	r0, r6
 8010292:	f7ff ff47 	bl	8010124 <_Balloc>
 8010296:	b940      	cbnz	r0, 80102aa <__s2b+0x36>
 8010298:	4602      	mov	r2, r0
 801029a:	4b19      	ldr	r3, [pc, #100]	@ (8010300 <__s2b+0x8c>)
 801029c:	4819      	ldr	r0, [pc, #100]	@ (8010304 <__s2b+0x90>)
 801029e:	21d3      	movs	r1, #211	@ 0xd3
 80102a0:	f7fe fd32 	bl	800ed08 <__assert_func>
 80102a4:	0052      	lsls	r2, r2, #1
 80102a6:	3101      	adds	r1, #1
 80102a8:	e7f0      	b.n	801028c <__s2b+0x18>
 80102aa:	9b08      	ldr	r3, [sp, #32]
 80102ac:	6143      	str	r3, [r0, #20]
 80102ae:	2d09      	cmp	r5, #9
 80102b0:	f04f 0301 	mov.w	r3, #1
 80102b4:	6103      	str	r3, [r0, #16]
 80102b6:	dd16      	ble.n	80102e6 <__s2b+0x72>
 80102b8:	f104 0909 	add.w	r9, r4, #9
 80102bc:	46c8      	mov	r8, r9
 80102be:	442c      	add	r4, r5
 80102c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80102c4:	4601      	mov	r1, r0
 80102c6:	3b30      	subs	r3, #48	@ 0x30
 80102c8:	220a      	movs	r2, #10
 80102ca:	4630      	mov	r0, r6
 80102cc:	f7ff ff8c 	bl	80101e8 <__multadd>
 80102d0:	45a0      	cmp	r8, r4
 80102d2:	d1f5      	bne.n	80102c0 <__s2b+0x4c>
 80102d4:	f1a5 0408 	sub.w	r4, r5, #8
 80102d8:	444c      	add	r4, r9
 80102da:	1b2d      	subs	r5, r5, r4
 80102dc:	1963      	adds	r3, r4, r5
 80102de:	42bb      	cmp	r3, r7
 80102e0:	db04      	blt.n	80102ec <__s2b+0x78>
 80102e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102e6:	340a      	adds	r4, #10
 80102e8:	2509      	movs	r5, #9
 80102ea:	e7f6      	b.n	80102da <__s2b+0x66>
 80102ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80102f0:	4601      	mov	r1, r0
 80102f2:	3b30      	subs	r3, #48	@ 0x30
 80102f4:	220a      	movs	r2, #10
 80102f6:	4630      	mov	r0, r6
 80102f8:	f7ff ff76 	bl	80101e8 <__multadd>
 80102fc:	e7ee      	b.n	80102dc <__s2b+0x68>
 80102fe:	bf00      	nop
 8010300:	080116e4 	.word	0x080116e4
 8010304:	08011755 	.word	0x08011755

08010308 <__hi0bits>:
 8010308:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801030c:	4603      	mov	r3, r0
 801030e:	bf36      	itet	cc
 8010310:	0403      	lslcc	r3, r0, #16
 8010312:	2000      	movcs	r0, #0
 8010314:	2010      	movcc	r0, #16
 8010316:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801031a:	bf3c      	itt	cc
 801031c:	021b      	lslcc	r3, r3, #8
 801031e:	3008      	addcc	r0, #8
 8010320:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010324:	bf3c      	itt	cc
 8010326:	011b      	lslcc	r3, r3, #4
 8010328:	3004      	addcc	r0, #4
 801032a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801032e:	bf3c      	itt	cc
 8010330:	009b      	lslcc	r3, r3, #2
 8010332:	3002      	addcc	r0, #2
 8010334:	2b00      	cmp	r3, #0
 8010336:	db05      	blt.n	8010344 <__hi0bits+0x3c>
 8010338:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801033c:	f100 0001 	add.w	r0, r0, #1
 8010340:	bf08      	it	eq
 8010342:	2020      	moveq	r0, #32
 8010344:	4770      	bx	lr

08010346 <__lo0bits>:
 8010346:	6803      	ldr	r3, [r0, #0]
 8010348:	4602      	mov	r2, r0
 801034a:	f013 0007 	ands.w	r0, r3, #7
 801034e:	d00b      	beq.n	8010368 <__lo0bits+0x22>
 8010350:	07d9      	lsls	r1, r3, #31
 8010352:	d421      	bmi.n	8010398 <__lo0bits+0x52>
 8010354:	0798      	lsls	r0, r3, #30
 8010356:	bf49      	itett	mi
 8010358:	085b      	lsrmi	r3, r3, #1
 801035a:	089b      	lsrpl	r3, r3, #2
 801035c:	2001      	movmi	r0, #1
 801035e:	6013      	strmi	r3, [r2, #0]
 8010360:	bf5c      	itt	pl
 8010362:	6013      	strpl	r3, [r2, #0]
 8010364:	2002      	movpl	r0, #2
 8010366:	4770      	bx	lr
 8010368:	b299      	uxth	r1, r3
 801036a:	b909      	cbnz	r1, 8010370 <__lo0bits+0x2a>
 801036c:	0c1b      	lsrs	r3, r3, #16
 801036e:	2010      	movs	r0, #16
 8010370:	b2d9      	uxtb	r1, r3
 8010372:	b909      	cbnz	r1, 8010378 <__lo0bits+0x32>
 8010374:	3008      	adds	r0, #8
 8010376:	0a1b      	lsrs	r3, r3, #8
 8010378:	0719      	lsls	r1, r3, #28
 801037a:	bf04      	itt	eq
 801037c:	091b      	lsreq	r3, r3, #4
 801037e:	3004      	addeq	r0, #4
 8010380:	0799      	lsls	r1, r3, #30
 8010382:	bf04      	itt	eq
 8010384:	089b      	lsreq	r3, r3, #2
 8010386:	3002      	addeq	r0, #2
 8010388:	07d9      	lsls	r1, r3, #31
 801038a:	d403      	bmi.n	8010394 <__lo0bits+0x4e>
 801038c:	085b      	lsrs	r3, r3, #1
 801038e:	f100 0001 	add.w	r0, r0, #1
 8010392:	d003      	beq.n	801039c <__lo0bits+0x56>
 8010394:	6013      	str	r3, [r2, #0]
 8010396:	4770      	bx	lr
 8010398:	2000      	movs	r0, #0
 801039a:	4770      	bx	lr
 801039c:	2020      	movs	r0, #32
 801039e:	4770      	bx	lr

080103a0 <__i2b>:
 80103a0:	b510      	push	{r4, lr}
 80103a2:	460c      	mov	r4, r1
 80103a4:	2101      	movs	r1, #1
 80103a6:	f7ff febd 	bl	8010124 <_Balloc>
 80103aa:	4602      	mov	r2, r0
 80103ac:	b928      	cbnz	r0, 80103ba <__i2b+0x1a>
 80103ae:	4b05      	ldr	r3, [pc, #20]	@ (80103c4 <__i2b+0x24>)
 80103b0:	4805      	ldr	r0, [pc, #20]	@ (80103c8 <__i2b+0x28>)
 80103b2:	f240 1145 	movw	r1, #325	@ 0x145
 80103b6:	f7fe fca7 	bl	800ed08 <__assert_func>
 80103ba:	2301      	movs	r3, #1
 80103bc:	6144      	str	r4, [r0, #20]
 80103be:	6103      	str	r3, [r0, #16]
 80103c0:	bd10      	pop	{r4, pc}
 80103c2:	bf00      	nop
 80103c4:	080116e4 	.word	0x080116e4
 80103c8:	08011755 	.word	0x08011755

080103cc <__multiply>:
 80103cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103d0:	4617      	mov	r7, r2
 80103d2:	690a      	ldr	r2, [r1, #16]
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	429a      	cmp	r2, r3
 80103d8:	bfa8      	it	ge
 80103da:	463b      	movge	r3, r7
 80103dc:	4689      	mov	r9, r1
 80103de:	bfa4      	itt	ge
 80103e0:	460f      	movge	r7, r1
 80103e2:	4699      	movge	r9, r3
 80103e4:	693d      	ldr	r5, [r7, #16]
 80103e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	6879      	ldr	r1, [r7, #4]
 80103ee:	eb05 060a 	add.w	r6, r5, sl
 80103f2:	42b3      	cmp	r3, r6
 80103f4:	b085      	sub	sp, #20
 80103f6:	bfb8      	it	lt
 80103f8:	3101      	addlt	r1, #1
 80103fa:	f7ff fe93 	bl	8010124 <_Balloc>
 80103fe:	b930      	cbnz	r0, 801040e <__multiply+0x42>
 8010400:	4602      	mov	r2, r0
 8010402:	4b41      	ldr	r3, [pc, #260]	@ (8010508 <__multiply+0x13c>)
 8010404:	4841      	ldr	r0, [pc, #260]	@ (801050c <__multiply+0x140>)
 8010406:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801040a:	f7fe fc7d 	bl	800ed08 <__assert_func>
 801040e:	f100 0414 	add.w	r4, r0, #20
 8010412:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010416:	4623      	mov	r3, r4
 8010418:	2200      	movs	r2, #0
 801041a:	4573      	cmp	r3, lr
 801041c:	d320      	bcc.n	8010460 <__multiply+0x94>
 801041e:	f107 0814 	add.w	r8, r7, #20
 8010422:	f109 0114 	add.w	r1, r9, #20
 8010426:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801042a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801042e:	9302      	str	r3, [sp, #8]
 8010430:	1beb      	subs	r3, r5, r7
 8010432:	3b15      	subs	r3, #21
 8010434:	f023 0303 	bic.w	r3, r3, #3
 8010438:	3304      	adds	r3, #4
 801043a:	3715      	adds	r7, #21
 801043c:	42bd      	cmp	r5, r7
 801043e:	bf38      	it	cc
 8010440:	2304      	movcc	r3, #4
 8010442:	9301      	str	r3, [sp, #4]
 8010444:	9b02      	ldr	r3, [sp, #8]
 8010446:	9103      	str	r1, [sp, #12]
 8010448:	428b      	cmp	r3, r1
 801044a:	d80c      	bhi.n	8010466 <__multiply+0x9a>
 801044c:	2e00      	cmp	r6, #0
 801044e:	dd03      	ble.n	8010458 <__multiply+0x8c>
 8010450:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010454:	2b00      	cmp	r3, #0
 8010456:	d055      	beq.n	8010504 <__multiply+0x138>
 8010458:	6106      	str	r6, [r0, #16]
 801045a:	b005      	add	sp, #20
 801045c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010460:	f843 2b04 	str.w	r2, [r3], #4
 8010464:	e7d9      	b.n	801041a <__multiply+0x4e>
 8010466:	f8b1 a000 	ldrh.w	sl, [r1]
 801046a:	f1ba 0f00 	cmp.w	sl, #0
 801046e:	d01f      	beq.n	80104b0 <__multiply+0xe4>
 8010470:	46c4      	mov	ip, r8
 8010472:	46a1      	mov	r9, r4
 8010474:	2700      	movs	r7, #0
 8010476:	f85c 2b04 	ldr.w	r2, [ip], #4
 801047a:	f8d9 3000 	ldr.w	r3, [r9]
 801047e:	fa1f fb82 	uxth.w	fp, r2
 8010482:	b29b      	uxth	r3, r3
 8010484:	fb0a 330b 	mla	r3, sl, fp, r3
 8010488:	443b      	add	r3, r7
 801048a:	f8d9 7000 	ldr.w	r7, [r9]
 801048e:	0c12      	lsrs	r2, r2, #16
 8010490:	0c3f      	lsrs	r7, r7, #16
 8010492:	fb0a 7202 	mla	r2, sl, r2, r7
 8010496:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801049a:	b29b      	uxth	r3, r3
 801049c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80104a0:	4565      	cmp	r5, ip
 80104a2:	f849 3b04 	str.w	r3, [r9], #4
 80104a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80104aa:	d8e4      	bhi.n	8010476 <__multiply+0xaa>
 80104ac:	9b01      	ldr	r3, [sp, #4]
 80104ae:	50e7      	str	r7, [r4, r3]
 80104b0:	9b03      	ldr	r3, [sp, #12]
 80104b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80104b6:	3104      	adds	r1, #4
 80104b8:	f1b9 0f00 	cmp.w	r9, #0
 80104bc:	d020      	beq.n	8010500 <__multiply+0x134>
 80104be:	6823      	ldr	r3, [r4, #0]
 80104c0:	4647      	mov	r7, r8
 80104c2:	46a4      	mov	ip, r4
 80104c4:	f04f 0a00 	mov.w	sl, #0
 80104c8:	f8b7 b000 	ldrh.w	fp, [r7]
 80104cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80104d0:	fb09 220b 	mla	r2, r9, fp, r2
 80104d4:	4452      	add	r2, sl
 80104d6:	b29b      	uxth	r3, r3
 80104d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80104dc:	f84c 3b04 	str.w	r3, [ip], #4
 80104e0:	f857 3b04 	ldr.w	r3, [r7], #4
 80104e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80104e8:	f8bc 3000 	ldrh.w	r3, [ip]
 80104ec:	fb09 330a 	mla	r3, r9, sl, r3
 80104f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80104f4:	42bd      	cmp	r5, r7
 80104f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80104fa:	d8e5      	bhi.n	80104c8 <__multiply+0xfc>
 80104fc:	9a01      	ldr	r2, [sp, #4]
 80104fe:	50a3      	str	r3, [r4, r2]
 8010500:	3404      	adds	r4, #4
 8010502:	e79f      	b.n	8010444 <__multiply+0x78>
 8010504:	3e01      	subs	r6, #1
 8010506:	e7a1      	b.n	801044c <__multiply+0x80>
 8010508:	080116e4 	.word	0x080116e4
 801050c:	08011755 	.word	0x08011755

08010510 <__pow5mult>:
 8010510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010514:	4615      	mov	r5, r2
 8010516:	f012 0203 	ands.w	r2, r2, #3
 801051a:	4607      	mov	r7, r0
 801051c:	460e      	mov	r6, r1
 801051e:	d007      	beq.n	8010530 <__pow5mult+0x20>
 8010520:	4c25      	ldr	r4, [pc, #148]	@ (80105b8 <__pow5mult+0xa8>)
 8010522:	3a01      	subs	r2, #1
 8010524:	2300      	movs	r3, #0
 8010526:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801052a:	f7ff fe5d 	bl	80101e8 <__multadd>
 801052e:	4606      	mov	r6, r0
 8010530:	10ad      	asrs	r5, r5, #2
 8010532:	d03d      	beq.n	80105b0 <__pow5mult+0xa0>
 8010534:	69fc      	ldr	r4, [r7, #28]
 8010536:	b97c      	cbnz	r4, 8010558 <__pow5mult+0x48>
 8010538:	2010      	movs	r0, #16
 801053a:	f7fc fddb 	bl	800d0f4 <malloc>
 801053e:	4602      	mov	r2, r0
 8010540:	61f8      	str	r0, [r7, #28]
 8010542:	b928      	cbnz	r0, 8010550 <__pow5mult+0x40>
 8010544:	4b1d      	ldr	r3, [pc, #116]	@ (80105bc <__pow5mult+0xac>)
 8010546:	481e      	ldr	r0, [pc, #120]	@ (80105c0 <__pow5mult+0xb0>)
 8010548:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801054c:	f7fe fbdc 	bl	800ed08 <__assert_func>
 8010550:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010554:	6004      	str	r4, [r0, #0]
 8010556:	60c4      	str	r4, [r0, #12]
 8010558:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801055c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010560:	b94c      	cbnz	r4, 8010576 <__pow5mult+0x66>
 8010562:	f240 2171 	movw	r1, #625	@ 0x271
 8010566:	4638      	mov	r0, r7
 8010568:	f7ff ff1a 	bl	80103a0 <__i2b>
 801056c:	2300      	movs	r3, #0
 801056e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010572:	4604      	mov	r4, r0
 8010574:	6003      	str	r3, [r0, #0]
 8010576:	f04f 0900 	mov.w	r9, #0
 801057a:	07eb      	lsls	r3, r5, #31
 801057c:	d50a      	bpl.n	8010594 <__pow5mult+0x84>
 801057e:	4631      	mov	r1, r6
 8010580:	4622      	mov	r2, r4
 8010582:	4638      	mov	r0, r7
 8010584:	f7ff ff22 	bl	80103cc <__multiply>
 8010588:	4631      	mov	r1, r6
 801058a:	4680      	mov	r8, r0
 801058c:	4638      	mov	r0, r7
 801058e:	f7ff fe09 	bl	80101a4 <_Bfree>
 8010592:	4646      	mov	r6, r8
 8010594:	106d      	asrs	r5, r5, #1
 8010596:	d00b      	beq.n	80105b0 <__pow5mult+0xa0>
 8010598:	6820      	ldr	r0, [r4, #0]
 801059a:	b938      	cbnz	r0, 80105ac <__pow5mult+0x9c>
 801059c:	4622      	mov	r2, r4
 801059e:	4621      	mov	r1, r4
 80105a0:	4638      	mov	r0, r7
 80105a2:	f7ff ff13 	bl	80103cc <__multiply>
 80105a6:	6020      	str	r0, [r4, #0]
 80105a8:	f8c0 9000 	str.w	r9, [r0]
 80105ac:	4604      	mov	r4, r0
 80105ae:	e7e4      	b.n	801057a <__pow5mult+0x6a>
 80105b0:	4630      	mov	r0, r6
 80105b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80105b6:	bf00      	nop
 80105b8:	08011914 	.word	0x08011914
 80105bc:	080115ca 	.word	0x080115ca
 80105c0:	08011755 	.word	0x08011755

080105c4 <__lshift>:
 80105c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105c8:	460c      	mov	r4, r1
 80105ca:	6849      	ldr	r1, [r1, #4]
 80105cc:	6923      	ldr	r3, [r4, #16]
 80105ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80105d2:	68a3      	ldr	r3, [r4, #8]
 80105d4:	4607      	mov	r7, r0
 80105d6:	4691      	mov	r9, r2
 80105d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80105dc:	f108 0601 	add.w	r6, r8, #1
 80105e0:	42b3      	cmp	r3, r6
 80105e2:	db0b      	blt.n	80105fc <__lshift+0x38>
 80105e4:	4638      	mov	r0, r7
 80105e6:	f7ff fd9d 	bl	8010124 <_Balloc>
 80105ea:	4605      	mov	r5, r0
 80105ec:	b948      	cbnz	r0, 8010602 <__lshift+0x3e>
 80105ee:	4602      	mov	r2, r0
 80105f0:	4b28      	ldr	r3, [pc, #160]	@ (8010694 <__lshift+0xd0>)
 80105f2:	4829      	ldr	r0, [pc, #164]	@ (8010698 <__lshift+0xd4>)
 80105f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80105f8:	f7fe fb86 	bl	800ed08 <__assert_func>
 80105fc:	3101      	adds	r1, #1
 80105fe:	005b      	lsls	r3, r3, #1
 8010600:	e7ee      	b.n	80105e0 <__lshift+0x1c>
 8010602:	2300      	movs	r3, #0
 8010604:	f100 0114 	add.w	r1, r0, #20
 8010608:	f100 0210 	add.w	r2, r0, #16
 801060c:	4618      	mov	r0, r3
 801060e:	4553      	cmp	r3, sl
 8010610:	db33      	blt.n	801067a <__lshift+0xb6>
 8010612:	6920      	ldr	r0, [r4, #16]
 8010614:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010618:	f104 0314 	add.w	r3, r4, #20
 801061c:	f019 091f 	ands.w	r9, r9, #31
 8010620:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010624:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010628:	d02b      	beq.n	8010682 <__lshift+0xbe>
 801062a:	f1c9 0e20 	rsb	lr, r9, #32
 801062e:	468a      	mov	sl, r1
 8010630:	2200      	movs	r2, #0
 8010632:	6818      	ldr	r0, [r3, #0]
 8010634:	fa00 f009 	lsl.w	r0, r0, r9
 8010638:	4310      	orrs	r0, r2
 801063a:	f84a 0b04 	str.w	r0, [sl], #4
 801063e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010642:	459c      	cmp	ip, r3
 8010644:	fa22 f20e 	lsr.w	r2, r2, lr
 8010648:	d8f3      	bhi.n	8010632 <__lshift+0x6e>
 801064a:	ebac 0304 	sub.w	r3, ip, r4
 801064e:	3b15      	subs	r3, #21
 8010650:	f023 0303 	bic.w	r3, r3, #3
 8010654:	3304      	adds	r3, #4
 8010656:	f104 0015 	add.w	r0, r4, #21
 801065a:	4560      	cmp	r0, ip
 801065c:	bf88      	it	hi
 801065e:	2304      	movhi	r3, #4
 8010660:	50ca      	str	r2, [r1, r3]
 8010662:	b10a      	cbz	r2, 8010668 <__lshift+0xa4>
 8010664:	f108 0602 	add.w	r6, r8, #2
 8010668:	3e01      	subs	r6, #1
 801066a:	4638      	mov	r0, r7
 801066c:	612e      	str	r6, [r5, #16]
 801066e:	4621      	mov	r1, r4
 8010670:	f7ff fd98 	bl	80101a4 <_Bfree>
 8010674:	4628      	mov	r0, r5
 8010676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801067a:	f842 0f04 	str.w	r0, [r2, #4]!
 801067e:	3301      	adds	r3, #1
 8010680:	e7c5      	b.n	801060e <__lshift+0x4a>
 8010682:	3904      	subs	r1, #4
 8010684:	f853 2b04 	ldr.w	r2, [r3], #4
 8010688:	f841 2f04 	str.w	r2, [r1, #4]!
 801068c:	459c      	cmp	ip, r3
 801068e:	d8f9      	bhi.n	8010684 <__lshift+0xc0>
 8010690:	e7ea      	b.n	8010668 <__lshift+0xa4>
 8010692:	bf00      	nop
 8010694:	080116e4 	.word	0x080116e4
 8010698:	08011755 	.word	0x08011755

0801069c <__mcmp>:
 801069c:	690a      	ldr	r2, [r1, #16]
 801069e:	4603      	mov	r3, r0
 80106a0:	6900      	ldr	r0, [r0, #16]
 80106a2:	1a80      	subs	r0, r0, r2
 80106a4:	b530      	push	{r4, r5, lr}
 80106a6:	d10e      	bne.n	80106c6 <__mcmp+0x2a>
 80106a8:	3314      	adds	r3, #20
 80106aa:	3114      	adds	r1, #20
 80106ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80106b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80106b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80106b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80106bc:	4295      	cmp	r5, r2
 80106be:	d003      	beq.n	80106c8 <__mcmp+0x2c>
 80106c0:	d205      	bcs.n	80106ce <__mcmp+0x32>
 80106c2:	f04f 30ff 	mov.w	r0, #4294967295
 80106c6:	bd30      	pop	{r4, r5, pc}
 80106c8:	42a3      	cmp	r3, r4
 80106ca:	d3f3      	bcc.n	80106b4 <__mcmp+0x18>
 80106cc:	e7fb      	b.n	80106c6 <__mcmp+0x2a>
 80106ce:	2001      	movs	r0, #1
 80106d0:	e7f9      	b.n	80106c6 <__mcmp+0x2a>
	...

080106d4 <__mdiff>:
 80106d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106d8:	4689      	mov	r9, r1
 80106da:	4606      	mov	r6, r0
 80106dc:	4611      	mov	r1, r2
 80106de:	4648      	mov	r0, r9
 80106e0:	4614      	mov	r4, r2
 80106e2:	f7ff ffdb 	bl	801069c <__mcmp>
 80106e6:	1e05      	subs	r5, r0, #0
 80106e8:	d112      	bne.n	8010710 <__mdiff+0x3c>
 80106ea:	4629      	mov	r1, r5
 80106ec:	4630      	mov	r0, r6
 80106ee:	f7ff fd19 	bl	8010124 <_Balloc>
 80106f2:	4602      	mov	r2, r0
 80106f4:	b928      	cbnz	r0, 8010702 <__mdiff+0x2e>
 80106f6:	4b3f      	ldr	r3, [pc, #252]	@ (80107f4 <__mdiff+0x120>)
 80106f8:	f240 2137 	movw	r1, #567	@ 0x237
 80106fc:	483e      	ldr	r0, [pc, #248]	@ (80107f8 <__mdiff+0x124>)
 80106fe:	f7fe fb03 	bl	800ed08 <__assert_func>
 8010702:	2301      	movs	r3, #1
 8010704:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010708:	4610      	mov	r0, r2
 801070a:	b003      	add	sp, #12
 801070c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010710:	bfbc      	itt	lt
 8010712:	464b      	movlt	r3, r9
 8010714:	46a1      	movlt	r9, r4
 8010716:	4630      	mov	r0, r6
 8010718:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801071c:	bfba      	itte	lt
 801071e:	461c      	movlt	r4, r3
 8010720:	2501      	movlt	r5, #1
 8010722:	2500      	movge	r5, #0
 8010724:	f7ff fcfe 	bl	8010124 <_Balloc>
 8010728:	4602      	mov	r2, r0
 801072a:	b918      	cbnz	r0, 8010734 <__mdiff+0x60>
 801072c:	4b31      	ldr	r3, [pc, #196]	@ (80107f4 <__mdiff+0x120>)
 801072e:	f240 2145 	movw	r1, #581	@ 0x245
 8010732:	e7e3      	b.n	80106fc <__mdiff+0x28>
 8010734:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010738:	6926      	ldr	r6, [r4, #16]
 801073a:	60c5      	str	r5, [r0, #12]
 801073c:	f109 0310 	add.w	r3, r9, #16
 8010740:	f109 0514 	add.w	r5, r9, #20
 8010744:	f104 0e14 	add.w	lr, r4, #20
 8010748:	f100 0b14 	add.w	fp, r0, #20
 801074c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010750:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010754:	9301      	str	r3, [sp, #4]
 8010756:	46d9      	mov	r9, fp
 8010758:	f04f 0c00 	mov.w	ip, #0
 801075c:	9b01      	ldr	r3, [sp, #4]
 801075e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010762:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010766:	9301      	str	r3, [sp, #4]
 8010768:	fa1f f38a 	uxth.w	r3, sl
 801076c:	4619      	mov	r1, r3
 801076e:	b283      	uxth	r3, r0
 8010770:	1acb      	subs	r3, r1, r3
 8010772:	0c00      	lsrs	r0, r0, #16
 8010774:	4463      	add	r3, ip
 8010776:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801077a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801077e:	b29b      	uxth	r3, r3
 8010780:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010784:	4576      	cmp	r6, lr
 8010786:	f849 3b04 	str.w	r3, [r9], #4
 801078a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801078e:	d8e5      	bhi.n	801075c <__mdiff+0x88>
 8010790:	1b33      	subs	r3, r6, r4
 8010792:	3b15      	subs	r3, #21
 8010794:	f023 0303 	bic.w	r3, r3, #3
 8010798:	3415      	adds	r4, #21
 801079a:	3304      	adds	r3, #4
 801079c:	42a6      	cmp	r6, r4
 801079e:	bf38      	it	cc
 80107a0:	2304      	movcc	r3, #4
 80107a2:	441d      	add	r5, r3
 80107a4:	445b      	add	r3, fp
 80107a6:	461e      	mov	r6, r3
 80107a8:	462c      	mov	r4, r5
 80107aa:	4544      	cmp	r4, r8
 80107ac:	d30e      	bcc.n	80107cc <__mdiff+0xf8>
 80107ae:	f108 0103 	add.w	r1, r8, #3
 80107b2:	1b49      	subs	r1, r1, r5
 80107b4:	f021 0103 	bic.w	r1, r1, #3
 80107b8:	3d03      	subs	r5, #3
 80107ba:	45a8      	cmp	r8, r5
 80107bc:	bf38      	it	cc
 80107be:	2100      	movcc	r1, #0
 80107c0:	440b      	add	r3, r1
 80107c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80107c6:	b191      	cbz	r1, 80107ee <__mdiff+0x11a>
 80107c8:	6117      	str	r7, [r2, #16]
 80107ca:	e79d      	b.n	8010708 <__mdiff+0x34>
 80107cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80107d0:	46e6      	mov	lr, ip
 80107d2:	0c08      	lsrs	r0, r1, #16
 80107d4:	fa1c fc81 	uxtah	ip, ip, r1
 80107d8:	4471      	add	r1, lr
 80107da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80107de:	b289      	uxth	r1, r1
 80107e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80107e4:	f846 1b04 	str.w	r1, [r6], #4
 80107e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80107ec:	e7dd      	b.n	80107aa <__mdiff+0xd6>
 80107ee:	3f01      	subs	r7, #1
 80107f0:	e7e7      	b.n	80107c2 <__mdiff+0xee>
 80107f2:	bf00      	nop
 80107f4:	080116e4 	.word	0x080116e4
 80107f8:	08011755 	.word	0x08011755

080107fc <__ulp>:
 80107fc:	b082      	sub	sp, #8
 80107fe:	ed8d 0b00 	vstr	d0, [sp]
 8010802:	9a01      	ldr	r2, [sp, #4]
 8010804:	4b0f      	ldr	r3, [pc, #60]	@ (8010844 <__ulp+0x48>)
 8010806:	4013      	ands	r3, r2
 8010808:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801080c:	2b00      	cmp	r3, #0
 801080e:	dc08      	bgt.n	8010822 <__ulp+0x26>
 8010810:	425b      	negs	r3, r3
 8010812:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010816:	ea4f 5223 	mov.w	r2, r3, asr #20
 801081a:	da04      	bge.n	8010826 <__ulp+0x2a>
 801081c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010820:	4113      	asrs	r3, r2
 8010822:	2200      	movs	r2, #0
 8010824:	e008      	b.n	8010838 <__ulp+0x3c>
 8010826:	f1a2 0314 	sub.w	r3, r2, #20
 801082a:	2b1e      	cmp	r3, #30
 801082c:	bfda      	itte	le
 801082e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8010832:	40da      	lsrle	r2, r3
 8010834:	2201      	movgt	r2, #1
 8010836:	2300      	movs	r3, #0
 8010838:	4619      	mov	r1, r3
 801083a:	4610      	mov	r0, r2
 801083c:	ec41 0b10 	vmov	d0, r0, r1
 8010840:	b002      	add	sp, #8
 8010842:	4770      	bx	lr
 8010844:	7ff00000 	.word	0x7ff00000

08010848 <__b2d>:
 8010848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801084c:	6906      	ldr	r6, [r0, #16]
 801084e:	f100 0814 	add.w	r8, r0, #20
 8010852:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8010856:	1f37      	subs	r7, r6, #4
 8010858:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801085c:	4610      	mov	r0, r2
 801085e:	f7ff fd53 	bl	8010308 <__hi0bits>
 8010862:	f1c0 0320 	rsb	r3, r0, #32
 8010866:	280a      	cmp	r0, #10
 8010868:	600b      	str	r3, [r1, #0]
 801086a:	491b      	ldr	r1, [pc, #108]	@ (80108d8 <__b2d+0x90>)
 801086c:	dc15      	bgt.n	801089a <__b2d+0x52>
 801086e:	f1c0 0c0b 	rsb	ip, r0, #11
 8010872:	fa22 f30c 	lsr.w	r3, r2, ip
 8010876:	45b8      	cmp	r8, r7
 8010878:	ea43 0501 	orr.w	r5, r3, r1
 801087c:	bf34      	ite	cc
 801087e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010882:	2300      	movcs	r3, #0
 8010884:	3015      	adds	r0, #21
 8010886:	fa02 f000 	lsl.w	r0, r2, r0
 801088a:	fa23 f30c 	lsr.w	r3, r3, ip
 801088e:	4303      	orrs	r3, r0
 8010890:	461c      	mov	r4, r3
 8010892:	ec45 4b10 	vmov	d0, r4, r5
 8010896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801089a:	45b8      	cmp	r8, r7
 801089c:	bf3a      	itte	cc
 801089e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80108a2:	f1a6 0708 	subcc.w	r7, r6, #8
 80108a6:	2300      	movcs	r3, #0
 80108a8:	380b      	subs	r0, #11
 80108aa:	d012      	beq.n	80108d2 <__b2d+0x8a>
 80108ac:	f1c0 0120 	rsb	r1, r0, #32
 80108b0:	fa23 f401 	lsr.w	r4, r3, r1
 80108b4:	4082      	lsls	r2, r0
 80108b6:	4322      	orrs	r2, r4
 80108b8:	4547      	cmp	r7, r8
 80108ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80108be:	bf8c      	ite	hi
 80108c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80108c4:	2200      	movls	r2, #0
 80108c6:	4083      	lsls	r3, r0
 80108c8:	40ca      	lsrs	r2, r1
 80108ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80108ce:	4313      	orrs	r3, r2
 80108d0:	e7de      	b.n	8010890 <__b2d+0x48>
 80108d2:	ea42 0501 	orr.w	r5, r2, r1
 80108d6:	e7db      	b.n	8010890 <__b2d+0x48>
 80108d8:	3ff00000 	.word	0x3ff00000

080108dc <__d2b>:
 80108dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80108e0:	460f      	mov	r7, r1
 80108e2:	2101      	movs	r1, #1
 80108e4:	ec59 8b10 	vmov	r8, r9, d0
 80108e8:	4616      	mov	r6, r2
 80108ea:	f7ff fc1b 	bl	8010124 <_Balloc>
 80108ee:	4604      	mov	r4, r0
 80108f0:	b930      	cbnz	r0, 8010900 <__d2b+0x24>
 80108f2:	4602      	mov	r2, r0
 80108f4:	4b23      	ldr	r3, [pc, #140]	@ (8010984 <__d2b+0xa8>)
 80108f6:	4824      	ldr	r0, [pc, #144]	@ (8010988 <__d2b+0xac>)
 80108f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80108fc:	f7fe fa04 	bl	800ed08 <__assert_func>
 8010900:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010904:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010908:	b10d      	cbz	r5, 801090e <__d2b+0x32>
 801090a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801090e:	9301      	str	r3, [sp, #4]
 8010910:	f1b8 0300 	subs.w	r3, r8, #0
 8010914:	d023      	beq.n	801095e <__d2b+0x82>
 8010916:	4668      	mov	r0, sp
 8010918:	9300      	str	r3, [sp, #0]
 801091a:	f7ff fd14 	bl	8010346 <__lo0bits>
 801091e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010922:	b1d0      	cbz	r0, 801095a <__d2b+0x7e>
 8010924:	f1c0 0320 	rsb	r3, r0, #32
 8010928:	fa02 f303 	lsl.w	r3, r2, r3
 801092c:	430b      	orrs	r3, r1
 801092e:	40c2      	lsrs	r2, r0
 8010930:	6163      	str	r3, [r4, #20]
 8010932:	9201      	str	r2, [sp, #4]
 8010934:	9b01      	ldr	r3, [sp, #4]
 8010936:	61a3      	str	r3, [r4, #24]
 8010938:	2b00      	cmp	r3, #0
 801093a:	bf0c      	ite	eq
 801093c:	2201      	moveq	r2, #1
 801093e:	2202      	movne	r2, #2
 8010940:	6122      	str	r2, [r4, #16]
 8010942:	b1a5      	cbz	r5, 801096e <__d2b+0x92>
 8010944:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010948:	4405      	add	r5, r0
 801094a:	603d      	str	r5, [r7, #0]
 801094c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010950:	6030      	str	r0, [r6, #0]
 8010952:	4620      	mov	r0, r4
 8010954:	b003      	add	sp, #12
 8010956:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801095a:	6161      	str	r1, [r4, #20]
 801095c:	e7ea      	b.n	8010934 <__d2b+0x58>
 801095e:	a801      	add	r0, sp, #4
 8010960:	f7ff fcf1 	bl	8010346 <__lo0bits>
 8010964:	9b01      	ldr	r3, [sp, #4]
 8010966:	6163      	str	r3, [r4, #20]
 8010968:	3020      	adds	r0, #32
 801096a:	2201      	movs	r2, #1
 801096c:	e7e8      	b.n	8010940 <__d2b+0x64>
 801096e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010972:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010976:	6038      	str	r0, [r7, #0]
 8010978:	6918      	ldr	r0, [r3, #16]
 801097a:	f7ff fcc5 	bl	8010308 <__hi0bits>
 801097e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010982:	e7e5      	b.n	8010950 <__d2b+0x74>
 8010984:	080116e4 	.word	0x080116e4
 8010988:	08011755 	.word	0x08011755

0801098c <__ratio>:
 801098c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010990:	b085      	sub	sp, #20
 8010992:	e9cd 1000 	strd	r1, r0, [sp]
 8010996:	a902      	add	r1, sp, #8
 8010998:	f7ff ff56 	bl	8010848 <__b2d>
 801099c:	9800      	ldr	r0, [sp, #0]
 801099e:	a903      	add	r1, sp, #12
 80109a0:	ec55 4b10 	vmov	r4, r5, d0
 80109a4:	f7ff ff50 	bl	8010848 <__b2d>
 80109a8:	9b01      	ldr	r3, [sp, #4]
 80109aa:	6919      	ldr	r1, [r3, #16]
 80109ac:	9b00      	ldr	r3, [sp, #0]
 80109ae:	691b      	ldr	r3, [r3, #16]
 80109b0:	1ac9      	subs	r1, r1, r3
 80109b2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80109b6:	1a9b      	subs	r3, r3, r2
 80109b8:	ec5b ab10 	vmov	sl, fp, d0
 80109bc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	bfce      	itee	gt
 80109c4:	462a      	movgt	r2, r5
 80109c6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80109ca:	465a      	movle	r2, fp
 80109cc:	462f      	mov	r7, r5
 80109ce:	46d9      	mov	r9, fp
 80109d0:	bfcc      	ite	gt
 80109d2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80109d6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80109da:	464b      	mov	r3, r9
 80109dc:	4652      	mov	r2, sl
 80109de:	4620      	mov	r0, r4
 80109e0:	4639      	mov	r1, r7
 80109e2:	f7ef ff33 	bl	800084c <__aeabi_ddiv>
 80109e6:	ec41 0b10 	vmov	d0, r0, r1
 80109ea:	b005      	add	sp, #20
 80109ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080109f0 <__copybits>:
 80109f0:	3901      	subs	r1, #1
 80109f2:	b570      	push	{r4, r5, r6, lr}
 80109f4:	1149      	asrs	r1, r1, #5
 80109f6:	6914      	ldr	r4, [r2, #16]
 80109f8:	3101      	adds	r1, #1
 80109fa:	f102 0314 	add.w	r3, r2, #20
 80109fe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010a02:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010a06:	1f05      	subs	r5, r0, #4
 8010a08:	42a3      	cmp	r3, r4
 8010a0a:	d30c      	bcc.n	8010a26 <__copybits+0x36>
 8010a0c:	1aa3      	subs	r3, r4, r2
 8010a0e:	3b11      	subs	r3, #17
 8010a10:	f023 0303 	bic.w	r3, r3, #3
 8010a14:	3211      	adds	r2, #17
 8010a16:	42a2      	cmp	r2, r4
 8010a18:	bf88      	it	hi
 8010a1a:	2300      	movhi	r3, #0
 8010a1c:	4418      	add	r0, r3
 8010a1e:	2300      	movs	r3, #0
 8010a20:	4288      	cmp	r0, r1
 8010a22:	d305      	bcc.n	8010a30 <__copybits+0x40>
 8010a24:	bd70      	pop	{r4, r5, r6, pc}
 8010a26:	f853 6b04 	ldr.w	r6, [r3], #4
 8010a2a:	f845 6f04 	str.w	r6, [r5, #4]!
 8010a2e:	e7eb      	b.n	8010a08 <__copybits+0x18>
 8010a30:	f840 3b04 	str.w	r3, [r0], #4
 8010a34:	e7f4      	b.n	8010a20 <__copybits+0x30>

08010a36 <__any_on>:
 8010a36:	f100 0214 	add.w	r2, r0, #20
 8010a3a:	6900      	ldr	r0, [r0, #16]
 8010a3c:	114b      	asrs	r3, r1, #5
 8010a3e:	4298      	cmp	r0, r3
 8010a40:	b510      	push	{r4, lr}
 8010a42:	db11      	blt.n	8010a68 <__any_on+0x32>
 8010a44:	dd0a      	ble.n	8010a5c <__any_on+0x26>
 8010a46:	f011 011f 	ands.w	r1, r1, #31
 8010a4a:	d007      	beq.n	8010a5c <__any_on+0x26>
 8010a4c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010a50:	fa24 f001 	lsr.w	r0, r4, r1
 8010a54:	fa00 f101 	lsl.w	r1, r0, r1
 8010a58:	428c      	cmp	r4, r1
 8010a5a:	d10b      	bne.n	8010a74 <__any_on+0x3e>
 8010a5c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010a60:	4293      	cmp	r3, r2
 8010a62:	d803      	bhi.n	8010a6c <__any_on+0x36>
 8010a64:	2000      	movs	r0, #0
 8010a66:	bd10      	pop	{r4, pc}
 8010a68:	4603      	mov	r3, r0
 8010a6a:	e7f7      	b.n	8010a5c <__any_on+0x26>
 8010a6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010a70:	2900      	cmp	r1, #0
 8010a72:	d0f5      	beq.n	8010a60 <__any_on+0x2a>
 8010a74:	2001      	movs	r0, #1
 8010a76:	e7f6      	b.n	8010a66 <__any_on+0x30>

08010a78 <__ascii_wctomb>:
 8010a78:	4603      	mov	r3, r0
 8010a7a:	4608      	mov	r0, r1
 8010a7c:	b141      	cbz	r1, 8010a90 <__ascii_wctomb+0x18>
 8010a7e:	2aff      	cmp	r2, #255	@ 0xff
 8010a80:	d904      	bls.n	8010a8c <__ascii_wctomb+0x14>
 8010a82:	228a      	movs	r2, #138	@ 0x8a
 8010a84:	601a      	str	r2, [r3, #0]
 8010a86:	f04f 30ff 	mov.w	r0, #4294967295
 8010a8a:	4770      	bx	lr
 8010a8c:	700a      	strb	r2, [r1, #0]
 8010a8e:	2001      	movs	r0, #1
 8010a90:	4770      	bx	lr

08010a92 <__ssputs_r>:
 8010a92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a96:	688e      	ldr	r6, [r1, #8]
 8010a98:	461f      	mov	r7, r3
 8010a9a:	42be      	cmp	r6, r7
 8010a9c:	680b      	ldr	r3, [r1, #0]
 8010a9e:	4682      	mov	sl, r0
 8010aa0:	460c      	mov	r4, r1
 8010aa2:	4690      	mov	r8, r2
 8010aa4:	d82d      	bhi.n	8010b02 <__ssputs_r+0x70>
 8010aa6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010aaa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010aae:	d026      	beq.n	8010afe <__ssputs_r+0x6c>
 8010ab0:	6965      	ldr	r5, [r4, #20]
 8010ab2:	6909      	ldr	r1, [r1, #16]
 8010ab4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010ab8:	eba3 0901 	sub.w	r9, r3, r1
 8010abc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010ac0:	1c7b      	adds	r3, r7, #1
 8010ac2:	444b      	add	r3, r9
 8010ac4:	106d      	asrs	r5, r5, #1
 8010ac6:	429d      	cmp	r5, r3
 8010ac8:	bf38      	it	cc
 8010aca:	461d      	movcc	r5, r3
 8010acc:	0553      	lsls	r3, r2, #21
 8010ace:	d527      	bpl.n	8010b20 <__ssputs_r+0x8e>
 8010ad0:	4629      	mov	r1, r5
 8010ad2:	f7fc fb41 	bl	800d158 <_malloc_r>
 8010ad6:	4606      	mov	r6, r0
 8010ad8:	b360      	cbz	r0, 8010b34 <__ssputs_r+0xa2>
 8010ada:	6921      	ldr	r1, [r4, #16]
 8010adc:	464a      	mov	r2, r9
 8010ade:	f7fe f8fc 	bl	800ecda <memcpy>
 8010ae2:	89a3      	ldrh	r3, [r4, #12]
 8010ae4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010ae8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010aec:	81a3      	strh	r3, [r4, #12]
 8010aee:	6126      	str	r6, [r4, #16]
 8010af0:	6165      	str	r5, [r4, #20]
 8010af2:	444e      	add	r6, r9
 8010af4:	eba5 0509 	sub.w	r5, r5, r9
 8010af8:	6026      	str	r6, [r4, #0]
 8010afa:	60a5      	str	r5, [r4, #8]
 8010afc:	463e      	mov	r6, r7
 8010afe:	42be      	cmp	r6, r7
 8010b00:	d900      	bls.n	8010b04 <__ssputs_r+0x72>
 8010b02:	463e      	mov	r6, r7
 8010b04:	6820      	ldr	r0, [r4, #0]
 8010b06:	4632      	mov	r2, r6
 8010b08:	4641      	mov	r1, r8
 8010b0a:	f000 f9d7 	bl	8010ebc <memmove>
 8010b0e:	68a3      	ldr	r3, [r4, #8]
 8010b10:	1b9b      	subs	r3, r3, r6
 8010b12:	60a3      	str	r3, [r4, #8]
 8010b14:	6823      	ldr	r3, [r4, #0]
 8010b16:	4433      	add	r3, r6
 8010b18:	6023      	str	r3, [r4, #0]
 8010b1a:	2000      	movs	r0, #0
 8010b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b20:	462a      	mov	r2, r5
 8010b22:	f000 fa00 	bl	8010f26 <_realloc_r>
 8010b26:	4606      	mov	r6, r0
 8010b28:	2800      	cmp	r0, #0
 8010b2a:	d1e0      	bne.n	8010aee <__ssputs_r+0x5c>
 8010b2c:	6921      	ldr	r1, [r4, #16]
 8010b2e:	4650      	mov	r0, sl
 8010b30:	f7fe ff62 	bl	800f9f8 <_free_r>
 8010b34:	230c      	movs	r3, #12
 8010b36:	f8ca 3000 	str.w	r3, [sl]
 8010b3a:	89a3      	ldrh	r3, [r4, #12]
 8010b3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b40:	81a3      	strh	r3, [r4, #12]
 8010b42:	f04f 30ff 	mov.w	r0, #4294967295
 8010b46:	e7e9      	b.n	8010b1c <__ssputs_r+0x8a>

08010b48 <_svfiprintf_r>:
 8010b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b4c:	4698      	mov	r8, r3
 8010b4e:	898b      	ldrh	r3, [r1, #12]
 8010b50:	061b      	lsls	r3, r3, #24
 8010b52:	b09d      	sub	sp, #116	@ 0x74
 8010b54:	4607      	mov	r7, r0
 8010b56:	460d      	mov	r5, r1
 8010b58:	4614      	mov	r4, r2
 8010b5a:	d510      	bpl.n	8010b7e <_svfiprintf_r+0x36>
 8010b5c:	690b      	ldr	r3, [r1, #16]
 8010b5e:	b973      	cbnz	r3, 8010b7e <_svfiprintf_r+0x36>
 8010b60:	2140      	movs	r1, #64	@ 0x40
 8010b62:	f7fc faf9 	bl	800d158 <_malloc_r>
 8010b66:	6028      	str	r0, [r5, #0]
 8010b68:	6128      	str	r0, [r5, #16]
 8010b6a:	b930      	cbnz	r0, 8010b7a <_svfiprintf_r+0x32>
 8010b6c:	230c      	movs	r3, #12
 8010b6e:	603b      	str	r3, [r7, #0]
 8010b70:	f04f 30ff 	mov.w	r0, #4294967295
 8010b74:	b01d      	add	sp, #116	@ 0x74
 8010b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b7a:	2340      	movs	r3, #64	@ 0x40
 8010b7c:	616b      	str	r3, [r5, #20]
 8010b7e:	2300      	movs	r3, #0
 8010b80:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b82:	2320      	movs	r3, #32
 8010b84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b88:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b8c:	2330      	movs	r3, #48	@ 0x30
 8010b8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010d2c <_svfiprintf_r+0x1e4>
 8010b92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b96:	f04f 0901 	mov.w	r9, #1
 8010b9a:	4623      	mov	r3, r4
 8010b9c:	469a      	mov	sl, r3
 8010b9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ba2:	b10a      	cbz	r2, 8010ba8 <_svfiprintf_r+0x60>
 8010ba4:	2a25      	cmp	r2, #37	@ 0x25
 8010ba6:	d1f9      	bne.n	8010b9c <_svfiprintf_r+0x54>
 8010ba8:	ebba 0b04 	subs.w	fp, sl, r4
 8010bac:	d00b      	beq.n	8010bc6 <_svfiprintf_r+0x7e>
 8010bae:	465b      	mov	r3, fp
 8010bb0:	4622      	mov	r2, r4
 8010bb2:	4629      	mov	r1, r5
 8010bb4:	4638      	mov	r0, r7
 8010bb6:	f7ff ff6c 	bl	8010a92 <__ssputs_r>
 8010bba:	3001      	adds	r0, #1
 8010bbc:	f000 80a7 	beq.w	8010d0e <_svfiprintf_r+0x1c6>
 8010bc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010bc2:	445a      	add	r2, fp
 8010bc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8010bc6:	f89a 3000 	ldrb.w	r3, [sl]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	f000 809f 	beq.w	8010d0e <_svfiprintf_r+0x1c6>
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8010bd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bda:	f10a 0a01 	add.w	sl, sl, #1
 8010bde:	9304      	str	r3, [sp, #16]
 8010be0:	9307      	str	r3, [sp, #28]
 8010be2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010be6:	931a      	str	r3, [sp, #104]	@ 0x68
 8010be8:	4654      	mov	r4, sl
 8010bea:	2205      	movs	r2, #5
 8010bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bf0:	484e      	ldr	r0, [pc, #312]	@ (8010d2c <_svfiprintf_r+0x1e4>)
 8010bf2:	f7ef faed 	bl	80001d0 <memchr>
 8010bf6:	9a04      	ldr	r2, [sp, #16]
 8010bf8:	b9d8      	cbnz	r0, 8010c32 <_svfiprintf_r+0xea>
 8010bfa:	06d0      	lsls	r0, r2, #27
 8010bfc:	bf44      	itt	mi
 8010bfe:	2320      	movmi	r3, #32
 8010c00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c04:	0711      	lsls	r1, r2, #28
 8010c06:	bf44      	itt	mi
 8010c08:	232b      	movmi	r3, #43	@ 0x2b
 8010c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c0e:	f89a 3000 	ldrb.w	r3, [sl]
 8010c12:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c14:	d015      	beq.n	8010c42 <_svfiprintf_r+0xfa>
 8010c16:	9a07      	ldr	r2, [sp, #28]
 8010c18:	4654      	mov	r4, sl
 8010c1a:	2000      	movs	r0, #0
 8010c1c:	f04f 0c0a 	mov.w	ip, #10
 8010c20:	4621      	mov	r1, r4
 8010c22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c26:	3b30      	subs	r3, #48	@ 0x30
 8010c28:	2b09      	cmp	r3, #9
 8010c2a:	d94b      	bls.n	8010cc4 <_svfiprintf_r+0x17c>
 8010c2c:	b1b0      	cbz	r0, 8010c5c <_svfiprintf_r+0x114>
 8010c2e:	9207      	str	r2, [sp, #28]
 8010c30:	e014      	b.n	8010c5c <_svfiprintf_r+0x114>
 8010c32:	eba0 0308 	sub.w	r3, r0, r8
 8010c36:	fa09 f303 	lsl.w	r3, r9, r3
 8010c3a:	4313      	orrs	r3, r2
 8010c3c:	9304      	str	r3, [sp, #16]
 8010c3e:	46a2      	mov	sl, r4
 8010c40:	e7d2      	b.n	8010be8 <_svfiprintf_r+0xa0>
 8010c42:	9b03      	ldr	r3, [sp, #12]
 8010c44:	1d19      	adds	r1, r3, #4
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	9103      	str	r1, [sp, #12]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	bfbb      	ittet	lt
 8010c4e:	425b      	neglt	r3, r3
 8010c50:	f042 0202 	orrlt.w	r2, r2, #2
 8010c54:	9307      	strge	r3, [sp, #28]
 8010c56:	9307      	strlt	r3, [sp, #28]
 8010c58:	bfb8      	it	lt
 8010c5a:	9204      	strlt	r2, [sp, #16]
 8010c5c:	7823      	ldrb	r3, [r4, #0]
 8010c5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c60:	d10a      	bne.n	8010c78 <_svfiprintf_r+0x130>
 8010c62:	7863      	ldrb	r3, [r4, #1]
 8010c64:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c66:	d132      	bne.n	8010cce <_svfiprintf_r+0x186>
 8010c68:	9b03      	ldr	r3, [sp, #12]
 8010c6a:	1d1a      	adds	r2, r3, #4
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	9203      	str	r2, [sp, #12]
 8010c70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c74:	3402      	adds	r4, #2
 8010c76:	9305      	str	r3, [sp, #20]
 8010c78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010d3c <_svfiprintf_r+0x1f4>
 8010c7c:	7821      	ldrb	r1, [r4, #0]
 8010c7e:	2203      	movs	r2, #3
 8010c80:	4650      	mov	r0, sl
 8010c82:	f7ef faa5 	bl	80001d0 <memchr>
 8010c86:	b138      	cbz	r0, 8010c98 <_svfiprintf_r+0x150>
 8010c88:	9b04      	ldr	r3, [sp, #16]
 8010c8a:	eba0 000a 	sub.w	r0, r0, sl
 8010c8e:	2240      	movs	r2, #64	@ 0x40
 8010c90:	4082      	lsls	r2, r0
 8010c92:	4313      	orrs	r3, r2
 8010c94:	3401      	adds	r4, #1
 8010c96:	9304      	str	r3, [sp, #16]
 8010c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c9c:	4824      	ldr	r0, [pc, #144]	@ (8010d30 <_svfiprintf_r+0x1e8>)
 8010c9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010ca2:	2206      	movs	r2, #6
 8010ca4:	f7ef fa94 	bl	80001d0 <memchr>
 8010ca8:	2800      	cmp	r0, #0
 8010caa:	d036      	beq.n	8010d1a <_svfiprintf_r+0x1d2>
 8010cac:	4b21      	ldr	r3, [pc, #132]	@ (8010d34 <_svfiprintf_r+0x1ec>)
 8010cae:	bb1b      	cbnz	r3, 8010cf8 <_svfiprintf_r+0x1b0>
 8010cb0:	9b03      	ldr	r3, [sp, #12]
 8010cb2:	3307      	adds	r3, #7
 8010cb4:	f023 0307 	bic.w	r3, r3, #7
 8010cb8:	3308      	adds	r3, #8
 8010cba:	9303      	str	r3, [sp, #12]
 8010cbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cbe:	4433      	add	r3, r6
 8010cc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cc2:	e76a      	b.n	8010b9a <_svfiprintf_r+0x52>
 8010cc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cc8:	460c      	mov	r4, r1
 8010cca:	2001      	movs	r0, #1
 8010ccc:	e7a8      	b.n	8010c20 <_svfiprintf_r+0xd8>
 8010cce:	2300      	movs	r3, #0
 8010cd0:	3401      	adds	r4, #1
 8010cd2:	9305      	str	r3, [sp, #20]
 8010cd4:	4619      	mov	r1, r3
 8010cd6:	f04f 0c0a 	mov.w	ip, #10
 8010cda:	4620      	mov	r0, r4
 8010cdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ce0:	3a30      	subs	r2, #48	@ 0x30
 8010ce2:	2a09      	cmp	r2, #9
 8010ce4:	d903      	bls.n	8010cee <_svfiprintf_r+0x1a6>
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d0c6      	beq.n	8010c78 <_svfiprintf_r+0x130>
 8010cea:	9105      	str	r1, [sp, #20]
 8010cec:	e7c4      	b.n	8010c78 <_svfiprintf_r+0x130>
 8010cee:	fb0c 2101 	mla	r1, ip, r1, r2
 8010cf2:	4604      	mov	r4, r0
 8010cf4:	2301      	movs	r3, #1
 8010cf6:	e7f0      	b.n	8010cda <_svfiprintf_r+0x192>
 8010cf8:	ab03      	add	r3, sp, #12
 8010cfa:	9300      	str	r3, [sp, #0]
 8010cfc:	462a      	mov	r2, r5
 8010cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8010d38 <_svfiprintf_r+0x1f0>)
 8010d00:	a904      	add	r1, sp, #16
 8010d02:	4638      	mov	r0, r7
 8010d04:	f7fd f9e8 	bl	800e0d8 <_printf_float>
 8010d08:	1c42      	adds	r2, r0, #1
 8010d0a:	4606      	mov	r6, r0
 8010d0c:	d1d6      	bne.n	8010cbc <_svfiprintf_r+0x174>
 8010d0e:	89ab      	ldrh	r3, [r5, #12]
 8010d10:	065b      	lsls	r3, r3, #25
 8010d12:	f53f af2d 	bmi.w	8010b70 <_svfiprintf_r+0x28>
 8010d16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010d18:	e72c      	b.n	8010b74 <_svfiprintf_r+0x2c>
 8010d1a:	ab03      	add	r3, sp, #12
 8010d1c:	9300      	str	r3, [sp, #0]
 8010d1e:	462a      	mov	r2, r5
 8010d20:	4b05      	ldr	r3, [pc, #20]	@ (8010d38 <_svfiprintf_r+0x1f0>)
 8010d22:	a904      	add	r1, sp, #16
 8010d24:	4638      	mov	r0, r7
 8010d26:	f7fd fc6f 	bl	800e608 <_printf_i>
 8010d2a:	e7ed      	b.n	8010d08 <_svfiprintf_r+0x1c0>
 8010d2c:	080117ae 	.word	0x080117ae
 8010d30:	080117b8 	.word	0x080117b8
 8010d34:	0800e0d9 	.word	0x0800e0d9
 8010d38:	08010a93 	.word	0x08010a93
 8010d3c:	080117b4 	.word	0x080117b4

08010d40 <__sflush_r>:
 8010d40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d48:	0716      	lsls	r6, r2, #28
 8010d4a:	4605      	mov	r5, r0
 8010d4c:	460c      	mov	r4, r1
 8010d4e:	d454      	bmi.n	8010dfa <__sflush_r+0xba>
 8010d50:	684b      	ldr	r3, [r1, #4]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	dc02      	bgt.n	8010d5c <__sflush_r+0x1c>
 8010d56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	dd48      	ble.n	8010dee <__sflush_r+0xae>
 8010d5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010d5e:	2e00      	cmp	r6, #0
 8010d60:	d045      	beq.n	8010dee <__sflush_r+0xae>
 8010d62:	2300      	movs	r3, #0
 8010d64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010d68:	682f      	ldr	r7, [r5, #0]
 8010d6a:	6a21      	ldr	r1, [r4, #32]
 8010d6c:	602b      	str	r3, [r5, #0]
 8010d6e:	d030      	beq.n	8010dd2 <__sflush_r+0x92>
 8010d70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010d72:	89a3      	ldrh	r3, [r4, #12]
 8010d74:	0759      	lsls	r1, r3, #29
 8010d76:	d505      	bpl.n	8010d84 <__sflush_r+0x44>
 8010d78:	6863      	ldr	r3, [r4, #4]
 8010d7a:	1ad2      	subs	r2, r2, r3
 8010d7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010d7e:	b10b      	cbz	r3, 8010d84 <__sflush_r+0x44>
 8010d80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010d82:	1ad2      	subs	r2, r2, r3
 8010d84:	2300      	movs	r3, #0
 8010d86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010d88:	6a21      	ldr	r1, [r4, #32]
 8010d8a:	4628      	mov	r0, r5
 8010d8c:	47b0      	blx	r6
 8010d8e:	1c43      	adds	r3, r0, #1
 8010d90:	89a3      	ldrh	r3, [r4, #12]
 8010d92:	d106      	bne.n	8010da2 <__sflush_r+0x62>
 8010d94:	6829      	ldr	r1, [r5, #0]
 8010d96:	291d      	cmp	r1, #29
 8010d98:	d82b      	bhi.n	8010df2 <__sflush_r+0xb2>
 8010d9a:	4a2a      	ldr	r2, [pc, #168]	@ (8010e44 <__sflush_r+0x104>)
 8010d9c:	40ca      	lsrs	r2, r1
 8010d9e:	07d6      	lsls	r6, r2, #31
 8010da0:	d527      	bpl.n	8010df2 <__sflush_r+0xb2>
 8010da2:	2200      	movs	r2, #0
 8010da4:	6062      	str	r2, [r4, #4]
 8010da6:	04d9      	lsls	r1, r3, #19
 8010da8:	6922      	ldr	r2, [r4, #16]
 8010daa:	6022      	str	r2, [r4, #0]
 8010dac:	d504      	bpl.n	8010db8 <__sflush_r+0x78>
 8010dae:	1c42      	adds	r2, r0, #1
 8010db0:	d101      	bne.n	8010db6 <__sflush_r+0x76>
 8010db2:	682b      	ldr	r3, [r5, #0]
 8010db4:	b903      	cbnz	r3, 8010db8 <__sflush_r+0x78>
 8010db6:	6560      	str	r0, [r4, #84]	@ 0x54
 8010db8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010dba:	602f      	str	r7, [r5, #0]
 8010dbc:	b1b9      	cbz	r1, 8010dee <__sflush_r+0xae>
 8010dbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010dc2:	4299      	cmp	r1, r3
 8010dc4:	d002      	beq.n	8010dcc <__sflush_r+0x8c>
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	f7fe fe16 	bl	800f9f8 <_free_r>
 8010dcc:	2300      	movs	r3, #0
 8010dce:	6363      	str	r3, [r4, #52]	@ 0x34
 8010dd0:	e00d      	b.n	8010dee <__sflush_r+0xae>
 8010dd2:	2301      	movs	r3, #1
 8010dd4:	4628      	mov	r0, r5
 8010dd6:	47b0      	blx	r6
 8010dd8:	4602      	mov	r2, r0
 8010dda:	1c50      	adds	r0, r2, #1
 8010ddc:	d1c9      	bne.n	8010d72 <__sflush_r+0x32>
 8010dde:	682b      	ldr	r3, [r5, #0]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d0c6      	beq.n	8010d72 <__sflush_r+0x32>
 8010de4:	2b1d      	cmp	r3, #29
 8010de6:	d001      	beq.n	8010dec <__sflush_r+0xac>
 8010de8:	2b16      	cmp	r3, #22
 8010dea:	d11e      	bne.n	8010e2a <__sflush_r+0xea>
 8010dec:	602f      	str	r7, [r5, #0]
 8010dee:	2000      	movs	r0, #0
 8010df0:	e022      	b.n	8010e38 <__sflush_r+0xf8>
 8010df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010df6:	b21b      	sxth	r3, r3
 8010df8:	e01b      	b.n	8010e32 <__sflush_r+0xf2>
 8010dfa:	690f      	ldr	r7, [r1, #16]
 8010dfc:	2f00      	cmp	r7, #0
 8010dfe:	d0f6      	beq.n	8010dee <__sflush_r+0xae>
 8010e00:	0793      	lsls	r3, r2, #30
 8010e02:	680e      	ldr	r6, [r1, #0]
 8010e04:	bf08      	it	eq
 8010e06:	694b      	ldreq	r3, [r1, #20]
 8010e08:	600f      	str	r7, [r1, #0]
 8010e0a:	bf18      	it	ne
 8010e0c:	2300      	movne	r3, #0
 8010e0e:	eba6 0807 	sub.w	r8, r6, r7
 8010e12:	608b      	str	r3, [r1, #8]
 8010e14:	f1b8 0f00 	cmp.w	r8, #0
 8010e18:	dde9      	ble.n	8010dee <__sflush_r+0xae>
 8010e1a:	6a21      	ldr	r1, [r4, #32]
 8010e1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010e1e:	4643      	mov	r3, r8
 8010e20:	463a      	mov	r2, r7
 8010e22:	4628      	mov	r0, r5
 8010e24:	47b0      	blx	r6
 8010e26:	2800      	cmp	r0, #0
 8010e28:	dc08      	bgt.n	8010e3c <__sflush_r+0xfc>
 8010e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e32:	81a3      	strh	r3, [r4, #12]
 8010e34:	f04f 30ff 	mov.w	r0, #4294967295
 8010e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e3c:	4407      	add	r7, r0
 8010e3e:	eba8 0800 	sub.w	r8, r8, r0
 8010e42:	e7e7      	b.n	8010e14 <__sflush_r+0xd4>
 8010e44:	20400001 	.word	0x20400001

08010e48 <_fflush_r>:
 8010e48:	b538      	push	{r3, r4, r5, lr}
 8010e4a:	690b      	ldr	r3, [r1, #16]
 8010e4c:	4605      	mov	r5, r0
 8010e4e:	460c      	mov	r4, r1
 8010e50:	b913      	cbnz	r3, 8010e58 <_fflush_r+0x10>
 8010e52:	2500      	movs	r5, #0
 8010e54:	4628      	mov	r0, r5
 8010e56:	bd38      	pop	{r3, r4, r5, pc}
 8010e58:	b118      	cbz	r0, 8010e62 <_fflush_r+0x1a>
 8010e5a:	6a03      	ldr	r3, [r0, #32]
 8010e5c:	b90b      	cbnz	r3, 8010e62 <_fflush_r+0x1a>
 8010e5e:	f7fd fd7d 	bl	800e95c <__sinit>
 8010e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d0f3      	beq.n	8010e52 <_fflush_r+0xa>
 8010e6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010e6c:	07d0      	lsls	r0, r2, #31
 8010e6e:	d404      	bmi.n	8010e7a <_fflush_r+0x32>
 8010e70:	0599      	lsls	r1, r3, #22
 8010e72:	d402      	bmi.n	8010e7a <_fflush_r+0x32>
 8010e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010e76:	f7fd ff2e 	bl	800ecd6 <__retarget_lock_acquire_recursive>
 8010e7a:	4628      	mov	r0, r5
 8010e7c:	4621      	mov	r1, r4
 8010e7e:	f7ff ff5f 	bl	8010d40 <__sflush_r>
 8010e82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010e84:	07da      	lsls	r2, r3, #31
 8010e86:	4605      	mov	r5, r0
 8010e88:	d4e4      	bmi.n	8010e54 <_fflush_r+0xc>
 8010e8a:	89a3      	ldrh	r3, [r4, #12]
 8010e8c:	059b      	lsls	r3, r3, #22
 8010e8e:	d4e1      	bmi.n	8010e54 <_fflush_r+0xc>
 8010e90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010e92:	f7fd ff21 	bl	800ecd8 <__retarget_lock_release_recursive>
 8010e96:	e7dd      	b.n	8010e54 <_fflush_r+0xc>

08010e98 <fiprintf>:
 8010e98:	b40e      	push	{r1, r2, r3}
 8010e9a:	b503      	push	{r0, r1, lr}
 8010e9c:	4601      	mov	r1, r0
 8010e9e:	ab03      	add	r3, sp, #12
 8010ea0:	4805      	ldr	r0, [pc, #20]	@ (8010eb8 <fiprintf+0x20>)
 8010ea2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ea6:	6800      	ldr	r0, [r0, #0]
 8010ea8:	9301      	str	r3, [sp, #4]
 8010eaa:	f000 f893 	bl	8010fd4 <_vfiprintf_r>
 8010eae:	b002      	add	sp, #8
 8010eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010eb4:	b003      	add	sp, #12
 8010eb6:	4770      	bx	lr
 8010eb8:	200001a4 	.word	0x200001a4

08010ebc <memmove>:
 8010ebc:	4288      	cmp	r0, r1
 8010ebe:	b510      	push	{r4, lr}
 8010ec0:	eb01 0402 	add.w	r4, r1, r2
 8010ec4:	d902      	bls.n	8010ecc <memmove+0x10>
 8010ec6:	4284      	cmp	r4, r0
 8010ec8:	4623      	mov	r3, r4
 8010eca:	d807      	bhi.n	8010edc <memmove+0x20>
 8010ecc:	1e43      	subs	r3, r0, #1
 8010ece:	42a1      	cmp	r1, r4
 8010ed0:	d008      	beq.n	8010ee4 <memmove+0x28>
 8010ed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010eda:	e7f8      	b.n	8010ece <memmove+0x12>
 8010edc:	4402      	add	r2, r0
 8010ede:	4601      	mov	r1, r0
 8010ee0:	428a      	cmp	r2, r1
 8010ee2:	d100      	bne.n	8010ee6 <memmove+0x2a>
 8010ee4:	bd10      	pop	{r4, pc}
 8010ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010eea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010eee:	e7f7      	b.n	8010ee0 <memmove+0x24>

08010ef0 <abort>:
 8010ef0:	b508      	push	{r3, lr}
 8010ef2:	2006      	movs	r0, #6
 8010ef4:	f000 fa42 	bl	801137c <raise>
 8010ef8:	2001      	movs	r0, #1
 8010efa:	f7f1 fe1f 	bl	8002b3c <_exit>

08010efe <_calloc_r>:
 8010efe:	b570      	push	{r4, r5, r6, lr}
 8010f00:	fba1 5402 	umull	r5, r4, r1, r2
 8010f04:	b934      	cbnz	r4, 8010f14 <_calloc_r+0x16>
 8010f06:	4629      	mov	r1, r5
 8010f08:	f7fc f926 	bl	800d158 <_malloc_r>
 8010f0c:	4606      	mov	r6, r0
 8010f0e:	b928      	cbnz	r0, 8010f1c <_calloc_r+0x1e>
 8010f10:	4630      	mov	r0, r6
 8010f12:	bd70      	pop	{r4, r5, r6, pc}
 8010f14:	220c      	movs	r2, #12
 8010f16:	6002      	str	r2, [r0, #0]
 8010f18:	2600      	movs	r6, #0
 8010f1a:	e7f9      	b.n	8010f10 <_calloc_r+0x12>
 8010f1c:	462a      	mov	r2, r5
 8010f1e:	4621      	mov	r1, r4
 8010f20:	f7fd fdcb 	bl	800eaba <memset>
 8010f24:	e7f4      	b.n	8010f10 <_calloc_r+0x12>

08010f26 <_realloc_r>:
 8010f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f2a:	4607      	mov	r7, r0
 8010f2c:	4614      	mov	r4, r2
 8010f2e:	460d      	mov	r5, r1
 8010f30:	b921      	cbnz	r1, 8010f3c <_realloc_r+0x16>
 8010f32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010f36:	4611      	mov	r1, r2
 8010f38:	f7fc b90e 	b.w	800d158 <_malloc_r>
 8010f3c:	b92a      	cbnz	r2, 8010f4a <_realloc_r+0x24>
 8010f3e:	f7fe fd5b 	bl	800f9f8 <_free_r>
 8010f42:	4625      	mov	r5, r4
 8010f44:	4628      	mov	r0, r5
 8010f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f4a:	f000 fa33 	bl	80113b4 <_malloc_usable_size_r>
 8010f4e:	4284      	cmp	r4, r0
 8010f50:	4606      	mov	r6, r0
 8010f52:	d802      	bhi.n	8010f5a <_realloc_r+0x34>
 8010f54:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010f58:	d8f4      	bhi.n	8010f44 <_realloc_r+0x1e>
 8010f5a:	4621      	mov	r1, r4
 8010f5c:	4638      	mov	r0, r7
 8010f5e:	f7fc f8fb 	bl	800d158 <_malloc_r>
 8010f62:	4680      	mov	r8, r0
 8010f64:	b908      	cbnz	r0, 8010f6a <_realloc_r+0x44>
 8010f66:	4645      	mov	r5, r8
 8010f68:	e7ec      	b.n	8010f44 <_realloc_r+0x1e>
 8010f6a:	42b4      	cmp	r4, r6
 8010f6c:	4622      	mov	r2, r4
 8010f6e:	4629      	mov	r1, r5
 8010f70:	bf28      	it	cs
 8010f72:	4632      	movcs	r2, r6
 8010f74:	f7fd feb1 	bl	800ecda <memcpy>
 8010f78:	4629      	mov	r1, r5
 8010f7a:	4638      	mov	r0, r7
 8010f7c:	f7fe fd3c 	bl	800f9f8 <_free_r>
 8010f80:	e7f1      	b.n	8010f66 <_realloc_r+0x40>

08010f82 <__sfputc_r>:
 8010f82:	6893      	ldr	r3, [r2, #8]
 8010f84:	3b01      	subs	r3, #1
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	b410      	push	{r4}
 8010f8a:	6093      	str	r3, [r2, #8]
 8010f8c:	da08      	bge.n	8010fa0 <__sfputc_r+0x1e>
 8010f8e:	6994      	ldr	r4, [r2, #24]
 8010f90:	42a3      	cmp	r3, r4
 8010f92:	db01      	blt.n	8010f98 <__sfputc_r+0x16>
 8010f94:	290a      	cmp	r1, #10
 8010f96:	d103      	bne.n	8010fa0 <__sfputc_r+0x1e>
 8010f98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f9c:	f000 b932 	b.w	8011204 <__swbuf_r>
 8010fa0:	6813      	ldr	r3, [r2, #0]
 8010fa2:	1c58      	adds	r0, r3, #1
 8010fa4:	6010      	str	r0, [r2, #0]
 8010fa6:	7019      	strb	r1, [r3, #0]
 8010fa8:	4608      	mov	r0, r1
 8010faa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010fae:	4770      	bx	lr

08010fb0 <__sfputs_r>:
 8010fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fb2:	4606      	mov	r6, r0
 8010fb4:	460f      	mov	r7, r1
 8010fb6:	4614      	mov	r4, r2
 8010fb8:	18d5      	adds	r5, r2, r3
 8010fba:	42ac      	cmp	r4, r5
 8010fbc:	d101      	bne.n	8010fc2 <__sfputs_r+0x12>
 8010fbe:	2000      	movs	r0, #0
 8010fc0:	e007      	b.n	8010fd2 <__sfputs_r+0x22>
 8010fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010fc6:	463a      	mov	r2, r7
 8010fc8:	4630      	mov	r0, r6
 8010fca:	f7ff ffda 	bl	8010f82 <__sfputc_r>
 8010fce:	1c43      	adds	r3, r0, #1
 8010fd0:	d1f3      	bne.n	8010fba <__sfputs_r+0xa>
 8010fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010fd4 <_vfiprintf_r>:
 8010fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fd8:	460d      	mov	r5, r1
 8010fda:	b09d      	sub	sp, #116	@ 0x74
 8010fdc:	4614      	mov	r4, r2
 8010fde:	4698      	mov	r8, r3
 8010fe0:	4606      	mov	r6, r0
 8010fe2:	b118      	cbz	r0, 8010fec <_vfiprintf_r+0x18>
 8010fe4:	6a03      	ldr	r3, [r0, #32]
 8010fe6:	b90b      	cbnz	r3, 8010fec <_vfiprintf_r+0x18>
 8010fe8:	f7fd fcb8 	bl	800e95c <__sinit>
 8010fec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010fee:	07d9      	lsls	r1, r3, #31
 8010ff0:	d405      	bmi.n	8010ffe <_vfiprintf_r+0x2a>
 8010ff2:	89ab      	ldrh	r3, [r5, #12]
 8010ff4:	059a      	lsls	r2, r3, #22
 8010ff6:	d402      	bmi.n	8010ffe <_vfiprintf_r+0x2a>
 8010ff8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010ffa:	f7fd fe6c 	bl	800ecd6 <__retarget_lock_acquire_recursive>
 8010ffe:	89ab      	ldrh	r3, [r5, #12]
 8011000:	071b      	lsls	r3, r3, #28
 8011002:	d501      	bpl.n	8011008 <_vfiprintf_r+0x34>
 8011004:	692b      	ldr	r3, [r5, #16]
 8011006:	b99b      	cbnz	r3, 8011030 <_vfiprintf_r+0x5c>
 8011008:	4629      	mov	r1, r5
 801100a:	4630      	mov	r0, r6
 801100c:	f000 f938 	bl	8011280 <__swsetup_r>
 8011010:	b170      	cbz	r0, 8011030 <_vfiprintf_r+0x5c>
 8011012:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011014:	07dc      	lsls	r4, r3, #31
 8011016:	d504      	bpl.n	8011022 <_vfiprintf_r+0x4e>
 8011018:	f04f 30ff 	mov.w	r0, #4294967295
 801101c:	b01d      	add	sp, #116	@ 0x74
 801101e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011022:	89ab      	ldrh	r3, [r5, #12]
 8011024:	0598      	lsls	r0, r3, #22
 8011026:	d4f7      	bmi.n	8011018 <_vfiprintf_r+0x44>
 8011028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801102a:	f7fd fe55 	bl	800ecd8 <__retarget_lock_release_recursive>
 801102e:	e7f3      	b.n	8011018 <_vfiprintf_r+0x44>
 8011030:	2300      	movs	r3, #0
 8011032:	9309      	str	r3, [sp, #36]	@ 0x24
 8011034:	2320      	movs	r3, #32
 8011036:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801103a:	f8cd 800c 	str.w	r8, [sp, #12]
 801103e:	2330      	movs	r3, #48	@ 0x30
 8011040:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80111f0 <_vfiprintf_r+0x21c>
 8011044:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011048:	f04f 0901 	mov.w	r9, #1
 801104c:	4623      	mov	r3, r4
 801104e:	469a      	mov	sl, r3
 8011050:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011054:	b10a      	cbz	r2, 801105a <_vfiprintf_r+0x86>
 8011056:	2a25      	cmp	r2, #37	@ 0x25
 8011058:	d1f9      	bne.n	801104e <_vfiprintf_r+0x7a>
 801105a:	ebba 0b04 	subs.w	fp, sl, r4
 801105e:	d00b      	beq.n	8011078 <_vfiprintf_r+0xa4>
 8011060:	465b      	mov	r3, fp
 8011062:	4622      	mov	r2, r4
 8011064:	4629      	mov	r1, r5
 8011066:	4630      	mov	r0, r6
 8011068:	f7ff ffa2 	bl	8010fb0 <__sfputs_r>
 801106c:	3001      	adds	r0, #1
 801106e:	f000 80a7 	beq.w	80111c0 <_vfiprintf_r+0x1ec>
 8011072:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011074:	445a      	add	r2, fp
 8011076:	9209      	str	r2, [sp, #36]	@ 0x24
 8011078:	f89a 3000 	ldrb.w	r3, [sl]
 801107c:	2b00      	cmp	r3, #0
 801107e:	f000 809f 	beq.w	80111c0 <_vfiprintf_r+0x1ec>
 8011082:	2300      	movs	r3, #0
 8011084:	f04f 32ff 	mov.w	r2, #4294967295
 8011088:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801108c:	f10a 0a01 	add.w	sl, sl, #1
 8011090:	9304      	str	r3, [sp, #16]
 8011092:	9307      	str	r3, [sp, #28]
 8011094:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011098:	931a      	str	r3, [sp, #104]	@ 0x68
 801109a:	4654      	mov	r4, sl
 801109c:	2205      	movs	r2, #5
 801109e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110a2:	4853      	ldr	r0, [pc, #332]	@ (80111f0 <_vfiprintf_r+0x21c>)
 80110a4:	f7ef f894 	bl	80001d0 <memchr>
 80110a8:	9a04      	ldr	r2, [sp, #16]
 80110aa:	b9d8      	cbnz	r0, 80110e4 <_vfiprintf_r+0x110>
 80110ac:	06d1      	lsls	r1, r2, #27
 80110ae:	bf44      	itt	mi
 80110b0:	2320      	movmi	r3, #32
 80110b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80110b6:	0713      	lsls	r3, r2, #28
 80110b8:	bf44      	itt	mi
 80110ba:	232b      	movmi	r3, #43	@ 0x2b
 80110bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80110c0:	f89a 3000 	ldrb.w	r3, [sl]
 80110c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80110c6:	d015      	beq.n	80110f4 <_vfiprintf_r+0x120>
 80110c8:	9a07      	ldr	r2, [sp, #28]
 80110ca:	4654      	mov	r4, sl
 80110cc:	2000      	movs	r0, #0
 80110ce:	f04f 0c0a 	mov.w	ip, #10
 80110d2:	4621      	mov	r1, r4
 80110d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80110d8:	3b30      	subs	r3, #48	@ 0x30
 80110da:	2b09      	cmp	r3, #9
 80110dc:	d94b      	bls.n	8011176 <_vfiprintf_r+0x1a2>
 80110de:	b1b0      	cbz	r0, 801110e <_vfiprintf_r+0x13a>
 80110e0:	9207      	str	r2, [sp, #28]
 80110e2:	e014      	b.n	801110e <_vfiprintf_r+0x13a>
 80110e4:	eba0 0308 	sub.w	r3, r0, r8
 80110e8:	fa09 f303 	lsl.w	r3, r9, r3
 80110ec:	4313      	orrs	r3, r2
 80110ee:	9304      	str	r3, [sp, #16]
 80110f0:	46a2      	mov	sl, r4
 80110f2:	e7d2      	b.n	801109a <_vfiprintf_r+0xc6>
 80110f4:	9b03      	ldr	r3, [sp, #12]
 80110f6:	1d19      	adds	r1, r3, #4
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	9103      	str	r1, [sp, #12]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	bfbb      	ittet	lt
 8011100:	425b      	neglt	r3, r3
 8011102:	f042 0202 	orrlt.w	r2, r2, #2
 8011106:	9307      	strge	r3, [sp, #28]
 8011108:	9307      	strlt	r3, [sp, #28]
 801110a:	bfb8      	it	lt
 801110c:	9204      	strlt	r2, [sp, #16]
 801110e:	7823      	ldrb	r3, [r4, #0]
 8011110:	2b2e      	cmp	r3, #46	@ 0x2e
 8011112:	d10a      	bne.n	801112a <_vfiprintf_r+0x156>
 8011114:	7863      	ldrb	r3, [r4, #1]
 8011116:	2b2a      	cmp	r3, #42	@ 0x2a
 8011118:	d132      	bne.n	8011180 <_vfiprintf_r+0x1ac>
 801111a:	9b03      	ldr	r3, [sp, #12]
 801111c:	1d1a      	adds	r2, r3, #4
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	9203      	str	r2, [sp, #12]
 8011122:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011126:	3402      	adds	r4, #2
 8011128:	9305      	str	r3, [sp, #20]
 801112a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011200 <_vfiprintf_r+0x22c>
 801112e:	7821      	ldrb	r1, [r4, #0]
 8011130:	2203      	movs	r2, #3
 8011132:	4650      	mov	r0, sl
 8011134:	f7ef f84c 	bl	80001d0 <memchr>
 8011138:	b138      	cbz	r0, 801114a <_vfiprintf_r+0x176>
 801113a:	9b04      	ldr	r3, [sp, #16]
 801113c:	eba0 000a 	sub.w	r0, r0, sl
 8011140:	2240      	movs	r2, #64	@ 0x40
 8011142:	4082      	lsls	r2, r0
 8011144:	4313      	orrs	r3, r2
 8011146:	3401      	adds	r4, #1
 8011148:	9304      	str	r3, [sp, #16]
 801114a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801114e:	4829      	ldr	r0, [pc, #164]	@ (80111f4 <_vfiprintf_r+0x220>)
 8011150:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011154:	2206      	movs	r2, #6
 8011156:	f7ef f83b 	bl	80001d0 <memchr>
 801115a:	2800      	cmp	r0, #0
 801115c:	d03f      	beq.n	80111de <_vfiprintf_r+0x20a>
 801115e:	4b26      	ldr	r3, [pc, #152]	@ (80111f8 <_vfiprintf_r+0x224>)
 8011160:	bb1b      	cbnz	r3, 80111aa <_vfiprintf_r+0x1d6>
 8011162:	9b03      	ldr	r3, [sp, #12]
 8011164:	3307      	adds	r3, #7
 8011166:	f023 0307 	bic.w	r3, r3, #7
 801116a:	3308      	adds	r3, #8
 801116c:	9303      	str	r3, [sp, #12]
 801116e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011170:	443b      	add	r3, r7
 8011172:	9309      	str	r3, [sp, #36]	@ 0x24
 8011174:	e76a      	b.n	801104c <_vfiprintf_r+0x78>
 8011176:	fb0c 3202 	mla	r2, ip, r2, r3
 801117a:	460c      	mov	r4, r1
 801117c:	2001      	movs	r0, #1
 801117e:	e7a8      	b.n	80110d2 <_vfiprintf_r+0xfe>
 8011180:	2300      	movs	r3, #0
 8011182:	3401      	adds	r4, #1
 8011184:	9305      	str	r3, [sp, #20]
 8011186:	4619      	mov	r1, r3
 8011188:	f04f 0c0a 	mov.w	ip, #10
 801118c:	4620      	mov	r0, r4
 801118e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011192:	3a30      	subs	r2, #48	@ 0x30
 8011194:	2a09      	cmp	r2, #9
 8011196:	d903      	bls.n	80111a0 <_vfiprintf_r+0x1cc>
 8011198:	2b00      	cmp	r3, #0
 801119a:	d0c6      	beq.n	801112a <_vfiprintf_r+0x156>
 801119c:	9105      	str	r1, [sp, #20]
 801119e:	e7c4      	b.n	801112a <_vfiprintf_r+0x156>
 80111a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80111a4:	4604      	mov	r4, r0
 80111a6:	2301      	movs	r3, #1
 80111a8:	e7f0      	b.n	801118c <_vfiprintf_r+0x1b8>
 80111aa:	ab03      	add	r3, sp, #12
 80111ac:	9300      	str	r3, [sp, #0]
 80111ae:	462a      	mov	r2, r5
 80111b0:	4b12      	ldr	r3, [pc, #72]	@ (80111fc <_vfiprintf_r+0x228>)
 80111b2:	a904      	add	r1, sp, #16
 80111b4:	4630      	mov	r0, r6
 80111b6:	f7fc ff8f 	bl	800e0d8 <_printf_float>
 80111ba:	4607      	mov	r7, r0
 80111bc:	1c78      	adds	r0, r7, #1
 80111be:	d1d6      	bne.n	801116e <_vfiprintf_r+0x19a>
 80111c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80111c2:	07d9      	lsls	r1, r3, #31
 80111c4:	d405      	bmi.n	80111d2 <_vfiprintf_r+0x1fe>
 80111c6:	89ab      	ldrh	r3, [r5, #12]
 80111c8:	059a      	lsls	r2, r3, #22
 80111ca:	d402      	bmi.n	80111d2 <_vfiprintf_r+0x1fe>
 80111cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80111ce:	f7fd fd83 	bl	800ecd8 <__retarget_lock_release_recursive>
 80111d2:	89ab      	ldrh	r3, [r5, #12]
 80111d4:	065b      	lsls	r3, r3, #25
 80111d6:	f53f af1f 	bmi.w	8011018 <_vfiprintf_r+0x44>
 80111da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80111dc:	e71e      	b.n	801101c <_vfiprintf_r+0x48>
 80111de:	ab03      	add	r3, sp, #12
 80111e0:	9300      	str	r3, [sp, #0]
 80111e2:	462a      	mov	r2, r5
 80111e4:	4b05      	ldr	r3, [pc, #20]	@ (80111fc <_vfiprintf_r+0x228>)
 80111e6:	a904      	add	r1, sp, #16
 80111e8:	4630      	mov	r0, r6
 80111ea:	f7fd fa0d 	bl	800e608 <_printf_i>
 80111ee:	e7e4      	b.n	80111ba <_vfiprintf_r+0x1e6>
 80111f0:	080117ae 	.word	0x080117ae
 80111f4:	080117b8 	.word	0x080117b8
 80111f8:	0800e0d9 	.word	0x0800e0d9
 80111fc:	08010fb1 	.word	0x08010fb1
 8011200:	080117b4 	.word	0x080117b4

08011204 <__swbuf_r>:
 8011204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011206:	460e      	mov	r6, r1
 8011208:	4614      	mov	r4, r2
 801120a:	4605      	mov	r5, r0
 801120c:	b118      	cbz	r0, 8011216 <__swbuf_r+0x12>
 801120e:	6a03      	ldr	r3, [r0, #32]
 8011210:	b90b      	cbnz	r3, 8011216 <__swbuf_r+0x12>
 8011212:	f7fd fba3 	bl	800e95c <__sinit>
 8011216:	69a3      	ldr	r3, [r4, #24]
 8011218:	60a3      	str	r3, [r4, #8]
 801121a:	89a3      	ldrh	r3, [r4, #12]
 801121c:	071a      	lsls	r2, r3, #28
 801121e:	d501      	bpl.n	8011224 <__swbuf_r+0x20>
 8011220:	6923      	ldr	r3, [r4, #16]
 8011222:	b943      	cbnz	r3, 8011236 <__swbuf_r+0x32>
 8011224:	4621      	mov	r1, r4
 8011226:	4628      	mov	r0, r5
 8011228:	f000 f82a 	bl	8011280 <__swsetup_r>
 801122c:	b118      	cbz	r0, 8011236 <__swbuf_r+0x32>
 801122e:	f04f 37ff 	mov.w	r7, #4294967295
 8011232:	4638      	mov	r0, r7
 8011234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011236:	6823      	ldr	r3, [r4, #0]
 8011238:	6922      	ldr	r2, [r4, #16]
 801123a:	1a98      	subs	r0, r3, r2
 801123c:	6963      	ldr	r3, [r4, #20]
 801123e:	b2f6      	uxtb	r6, r6
 8011240:	4283      	cmp	r3, r0
 8011242:	4637      	mov	r7, r6
 8011244:	dc05      	bgt.n	8011252 <__swbuf_r+0x4e>
 8011246:	4621      	mov	r1, r4
 8011248:	4628      	mov	r0, r5
 801124a:	f7ff fdfd 	bl	8010e48 <_fflush_r>
 801124e:	2800      	cmp	r0, #0
 8011250:	d1ed      	bne.n	801122e <__swbuf_r+0x2a>
 8011252:	68a3      	ldr	r3, [r4, #8]
 8011254:	3b01      	subs	r3, #1
 8011256:	60a3      	str	r3, [r4, #8]
 8011258:	6823      	ldr	r3, [r4, #0]
 801125a:	1c5a      	adds	r2, r3, #1
 801125c:	6022      	str	r2, [r4, #0]
 801125e:	701e      	strb	r6, [r3, #0]
 8011260:	6962      	ldr	r2, [r4, #20]
 8011262:	1c43      	adds	r3, r0, #1
 8011264:	429a      	cmp	r2, r3
 8011266:	d004      	beq.n	8011272 <__swbuf_r+0x6e>
 8011268:	89a3      	ldrh	r3, [r4, #12]
 801126a:	07db      	lsls	r3, r3, #31
 801126c:	d5e1      	bpl.n	8011232 <__swbuf_r+0x2e>
 801126e:	2e0a      	cmp	r6, #10
 8011270:	d1df      	bne.n	8011232 <__swbuf_r+0x2e>
 8011272:	4621      	mov	r1, r4
 8011274:	4628      	mov	r0, r5
 8011276:	f7ff fde7 	bl	8010e48 <_fflush_r>
 801127a:	2800      	cmp	r0, #0
 801127c:	d0d9      	beq.n	8011232 <__swbuf_r+0x2e>
 801127e:	e7d6      	b.n	801122e <__swbuf_r+0x2a>

08011280 <__swsetup_r>:
 8011280:	b538      	push	{r3, r4, r5, lr}
 8011282:	4b29      	ldr	r3, [pc, #164]	@ (8011328 <__swsetup_r+0xa8>)
 8011284:	4605      	mov	r5, r0
 8011286:	6818      	ldr	r0, [r3, #0]
 8011288:	460c      	mov	r4, r1
 801128a:	b118      	cbz	r0, 8011294 <__swsetup_r+0x14>
 801128c:	6a03      	ldr	r3, [r0, #32]
 801128e:	b90b      	cbnz	r3, 8011294 <__swsetup_r+0x14>
 8011290:	f7fd fb64 	bl	800e95c <__sinit>
 8011294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011298:	0719      	lsls	r1, r3, #28
 801129a:	d422      	bmi.n	80112e2 <__swsetup_r+0x62>
 801129c:	06da      	lsls	r2, r3, #27
 801129e:	d407      	bmi.n	80112b0 <__swsetup_r+0x30>
 80112a0:	2209      	movs	r2, #9
 80112a2:	602a      	str	r2, [r5, #0]
 80112a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112a8:	81a3      	strh	r3, [r4, #12]
 80112aa:	f04f 30ff 	mov.w	r0, #4294967295
 80112ae:	e033      	b.n	8011318 <__swsetup_r+0x98>
 80112b0:	0758      	lsls	r0, r3, #29
 80112b2:	d512      	bpl.n	80112da <__swsetup_r+0x5a>
 80112b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80112b6:	b141      	cbz	r1, 80112ca <__swsetup_r+0x4a>
 80112b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80112bc:	4299      	cmp	r1, r3
 80112be:	d002      	beq.n	80112c6 <__swsetup_r+0x46>
 80112c0:	4628      	mov	r0, r5
 80112c2:	f7fe fb99 	bl	800f9f8 <_free_r>
 80112c6:	2300      	movs	r3, #0
 80112c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80112ca:	89a3      	ldrh	r3, [r4, #12]
 80112cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80112d0:	81a3      	strh	r3, [r4, #12]
 80112d2:	2300      	movs	r3, #0
 80112d4:	6063      	str	r3, [r4, #4]
 80112d6:	6923      	ldr	r3, [r4, #16]
 80112d8:	6023      	str	r3, [r4, #0]
 80112da:	89a3      	ldrh	r3, [r4, #12]
 80112dc:	f043 0308 	orr.w	r3, r3, #8
 80112e0:	81a3      	strh	r3, [r4, #12]
 80112e2:	6923      	ldr	r3, [r4, #16]
 80112e4:	b94b      	cbnz	r3, 80112fa <__swsetup_r+0x7a>
 80112e6:	89a3      	ldrh	r3, [r4, #12]
 80112e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80112ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80112f0:	d003      	beq.n	80112fa <__swsetup_r+0x7a>
 80112f2:	4621      	mov	r1, r4
 80112f4:	4628      	mov	r0, r5
 80112f6:	f000 f88b 	bl	8011410 <__smakebuf_r>
 80112fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112fe:	f013 0201 	ands.w	r2, r3, #1
 8011302:	d00a      	beq.n	801131a <__swsetup_r+0x9a>
 8011304:	2200      	movs	r2, #0
 8011306:	60a2      	str	r2, [r4, #8]
 8011308:	6962      	ldr	r2, [r4, #20]
 801130a:	4252      	negs	r2, r2
 801130c:	61a2      	str	r2, [r4, #24]
 801130e:	6922      	ldr	r2, [r4, #16]
 8011310:	b942      	cbnz	r2, 8011324 <__swsetup_r+0xa4>
 8011312:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011316:	d1c5      	bne.n	80112a4 <__swsetup_r+0x24>
 8011318:	bd38      	pop	{r3, r4, r5, pc}
 801131a:	0799      	lsls	r1, r3, #30
 801131c:	bf58      	it	pl
 801131e:	6962      	ldrpl	r2, [r4, #20]
 8011320:	60a2      	str	r2, [r4, #8]
 8011322:	e7f4      	b.n	801130e <__swsetup_r+0x8e>
 8011324:	2000      	movs	r0, #0
 8011326:	e7f7      	b.n	8011318 <__swsetup_r+0x98>
 8011328:	200001a4 	.word	0x200001a4

0801132c <_raise_r>:
 801132c:	291f      	cmp	r1, #31
 801132e:	b538      	push	{r3, r4, r5, lr}
 8011330:	4605      	mov	r5, r0
 8011332:	460c      	mov	r4, r1
 8011334:	d904      	bls.n	8011340 <_raise_r+0x14>
 8011336:	2316      	movs	r3, #22
 8011338:	6003      	str	r3, [r0, #0]
 801133a:	f04f 30ff 	mov.w	r0, #4294967295
 801133e:	bd38      	pop	{r3, r4, r5, pc}
 8011340:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011342:	b112      	cbz	r2, 801134a <_raise_r+0x1e>
 8011344:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011348:	b94b      	cbnz	r3, 801135e <_raise_r+0x32>
 801134a:	4628      	mov	r0, r5
 801134c:	f000 f830 	bl	80113b0 <_getpid_r>
 8011350:	4622      	mov	r2, r4
 8011352:	4601      	mov	r1, r0
 8011354:	4628      	mov	r0, r5
 8011356:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801135a:	f000 b817 	b.w	801138c <_kill_r>
 801135e:	2b01      	cmp	r3, #1
 8011360:	d00a      	beq.n	8011378 <_raise_r+0x4c>
 8011362:	1c59      	adds	r1, r3, #1
 8011364:	d103      	bne.n	801136e <_raise_r+0x42>
 8011366:	2316      	movs	r3, #22
 8011368:	6003      	str	r3, [r0, #0]
 801136a:	2001      	movs	r0, #1
 801136c:	e7e7      	b.n	801133e <_raise_r+0x12>
 801136e:	2100      	movs	r1, #0
 8011370:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011374:	4620      	mov	r0, r4
 8011376:	4798      	blx	r3
 8011378:	2000      	movs	r0, #0
 801137a:	e7e0      	b.n	801133e <_raise_r+0x12>

0801137c <raise>:
 801137c:	4b02      	ldr	r3, [pc, #8]	@ (8011388 <raise+0xc>)
 801137e:	4601      	mov	r1, r0
 8011380:	6818      	ldr	r0, [r3, #0]
 8011382:	f7ff bfd3 	b.w	801132c <_raise_r>
 8011386:	bf00      	nop
 8011388:	200001a4 	.word	0x200001a4

0801138c <_kill_r>:
 801138c:	b538      	push	{r3, r4, r5, lr}
 801138e:	4d07      	ldr	r5, [pc, #28]	@ (80113ac <_kill_r+0x20>)
 8011390:	2300      	movs	r3, #0
 8011392:	4604      	mov	r4, r0
 8011394:	4608      	mov	r0, r1
 8011396:	4611      	mov	r1, r2
 8011398:	602b      	str	r3, [r5, #0]
 801139a:	f7f1 fbbf 	bl	8002b1c <_kill>
 801139e:	1c43      	adds	r3, r0, #1
 80113a0:	d102      	bne.n	80113a8 <_kill_r+0x1c>
 80113a2:	682b      	ldr	r3, [r5, #0]
 80113a4:	b103      	cbz	r3, 80113a8 <_kill_r+0x1c>
 80113a6:	6023      	str	r3, [r4, #0]
 80113a8:	bd38      	pop	{r3, r4, r5, pc}
 80113aa:	bf00      	nop
 80113ac:	20000ef0 	.word	0x20000ef0

080113b0 <_getpid_r>:
 80113b0:	f7f1 bbac 	b.w	8002b0c <_getpid>

080113b4 <_malloc_usable_size_r>:
 80113b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113b8:	1f18      	subs	r0, r3, #4
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	bfbc      	itt	lt
 80113be:	580b      	ldrlt	r3, [r1, r0]
 80113c0:	18c0      	addlt	r0, r0, r3
 80113c2:	4770      	bx	lr

080113c4 <__swhatbuf_r>:
 80113c4:	b570      	push	{r4, r5, r6, lr}
 80113c6:	460c      	mov	r4, r1
 80113c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113cc:	2900      	cmp	r1, #0
 80113ce:	b096      	sub	sp, #88	@ 0x58
 80113d0:	4615      	mov	r5, r2
 80113d2:	461e      	mov	r6, r3
 80113d4:	da0d      	bge.n	80113f2 <__swhatbuf_r+0x2e>
 80113d6:	89a3      	ldrh	r3, [r4, #12]
 80113d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80113dc:	f04f 0100 	mov.w	r1, #0
 80113e0:	bf14      	ite	ne
 80113e2:	2340      	movne	r3, #64	@ 0x40
 80113e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80113e8:	2000      	movs	r0, #0
 80113ea:	6031      	str	r1, [r6, #0]
 80113ec:	602b      	str	r3, [r5, #0]
 80113ee:	b016      	add	sp, #88	@ 0x58
 80113f0:	bd70      	pop	{r4, r5, r6, pc}
 80113f2:	466a      	mov	r2, sp
 80113f4:	f000 f848 	bl	8011488 <_fstat_r>
 80113f8:	2800      	cmp	r0, #0
 80113fa:	dbec      	blt.n	80113d6 <__swhatbuf_r+0x12>
 80113fc:	9901      	ldr	r1, [sp, #4]
 80113fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011402:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011406:	4259      	negs	r1, r3
 8011408:	4159      	adcs	r1, r3
 801140a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801140e:	e7eb      	b.n	80113e8 <__swhatbuf_r+0x24>

08011410 <__smakebuf_r>:
 8011410:	898b      	ldrh	r3, [r1, #12]
 8011412:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011414:	079d      	lsls	r5, r3, #30
 8011416:	4606      	mov	r6, r0
 8011418:	460c      	mov	r4, r1
 801141a:	d507      	bpl.n	801142c <__smakebuf_r+0x1c>
 801141c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011420:	6023      	str	r3, [r4, #0]
 8011422:	6123      	str	r3, [r4, #16]
 8011424:	2301      	movs	r3, #1
 8011426:	6163      	str	r3, [r4, #20]
 8011428:	b003      	add	sp, #12
 801142a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801142c:	ab01      	add	r3, sp, #4
 801142e:	466a      	mov	r2, sp
 8011430:	f7ff ffc8 	bl	80113c4 <__swhatbuf_r>
 8011434:	9f00      	ldr	r7, [sp, #0]
 8011436:	4605      	mov	r5, r0
 8011438:	4639      	mov	r1, r7
 801143a:	4630      	mov	r0, r6
 801143c:	f7fb fe8c 	bl	800d158 <_malloc_r>
 8011440:	b948      	cbnz	r0, 8011456 <__smakebuf_r+0x46>
 8011442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011446:	059a      	lsls	r2, r3, #22
 8011448:	d4ee      	bmi.n	8011428 <__smakebuf_r+0x18>
 801144a:	f023 0303 	bic.w	r3, r3, #3
 801144e:	f043 0302 	orr.w	r3, r3, #2
 8011452:	81a3      	strh	r3, [r4, #12]
 8011454:	e7e2      	b.n	801141c <__smakebuf_r+0xc>
 8011456:	89a3      	ldrh	r3, [r4, #12]
 8011458:	6020      	str	r0, [r4, #0]
 801145a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801145e:	81a3      	strh	r3, [r4, #12]
 8011460:	9b01      	ldr	r3, [sp, #4]
 8011462:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011466:	b15b      	cbz	r3, 8011480 <__smakebuf_r+0x70>
 8011468:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801146c:	4630      	mov	r0, r6
 801146e:	f000 f81d 	bl	80114ac <_isatty_r>
 8011472:	b128      	cbz	r0, 8011480 <__smakebuf_r+0x70>
 8011474:	89a3      	ldrh	r3, [r4, #12]
 8011476:	f023 0303 	bic.w	r3, r3, #3
 801147a:	f043 0301 	orr.w	r3, r3, #1
 801147e:	81a3      	strh	r3, [r4, #12]
 8011480:	89a3      	ldrh	r3, [r4, #12]
 8011482:	431d      	orrs	r5, r3
 8011484:	81a5      	strh	r5, [r4, #12]
 8011486:	e7cf      	b.n	8011428 <__smakebuf_r+0x18>

08011488 <_fstat_r>:
 8011488:	b538      	push	{r3, r4, r5, lr}
 801148a:	4d07      	ldr	r5, [pc, #28]	@ (80114a8 <_fstat_r+0x20>)
 801148c:	2300      	movs	r3, #0
 801148e:	4604      	mov	r4, r0
 8011490:	4608      	mov	r0, r1
 8011492:	4611      	mov	r1, r2
 8011494:	602b      	str	r3, [r5, #0]
 8011496:	f7f1 fba1 	bl	8002bdc <_fstat>
 801149a:	1c43      	adds	r3, r0, #1
 801149c:	d102      	bne.n	80114a4 <_fstat_r+0x1c>
 801149e:	682b      	ldr	r3, [r5, #0]
 80114a0:	b103      	cbz	r3, 80114a4 <_fstat_r+0x1c>
 80114a2:	6023      	str	r3, [r4, #0]
 80114a4:	bd38      	pop	{r3, r4, r5, pc}
 80114a6:	bf00      	nop
 80114a8:	20000ef0 	.word	0x20000ef0

080114ac <_isatty_r>:
 80114ac:	b538      	push	{r3, r4, r5, lr}
 80114ae:	4d06      	ldr	r5, [pc, #24]	@ (80114c8 <_isatty_r+0x1c>)
 80114b0:	2300      	movs	r3, #0
 80114b2:	4604      	mov	r4, r0
 80114b4:	4608      	mov	r0, r1
 80114b6:	602b      	str	r3, [r5, #0]
 80114b8:	f7f1 fba0 	bl	8002bfc <_isatty>
 80114bc:	1c43      	adds	r3, r0, #1
 80114be:	d102      	bne.n	80114c6 <_isatty_r+0x1a>
 80114c0:	682b      	ldr	r3, [r5, #0]
 80114c2:	b103      	cbz	r3, 80114c6 <_isatty_r+0x1a>
 80114c4:	6023      	str	r3, [r4, #0]
 80114c6:	bd38      	pop	{r3, r4, r5, pc}
 80114c8:	20000ef0 	.word	0x20000ef0

080114cc <_init>:
 80114cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114ce:	bf00      	nop
 80114d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114d2:	bc08      	pop	{r3}
 80114d4:	469e      	mov	lr, r3
 80114d6:	4770      	bx	lr

080114d8 <_fini>:
 80114d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114da:	bf00      	nop
 80114dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114de:	bc08      	pop	{r3}
 80114e0:	469e      	mov	lr, r3
 80114e2:	4770      	bx	lr
