<profile>

<section name = "Vitis HLS Report for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'" level="0">
<item name = "Date">Tue May 27 01:50:58 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13000, 13000, 52.000 us, 52.000 us, 13000, 13000, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_58_2_VITIS_LOOP_59_3">12998, 12998, 4, 1, 1, 12996, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 124, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 173, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_6ns_6ns_14_4_1_U49">mac_muladd_8ns_6ns_6ns_14_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln58_1_fu_210_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln58_fu_198_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln59_1_fu_234_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln59_fu_327_p2">+, 0, 0, 15, 8, 3</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln58_fu_192_p2">icmp, 0, 0, 21, 14, 13</column>
<column name="icmp_ln59_fu_216_p2">icmp, 0, 0, 13, 6, 4</column>
<column name="select_ln58_1_fu_222_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln58_fu_272_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln59_fu_240_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_indvar_load">9, 2, 6, 12</column>
<column name="i1_fu_94">9, 2, 8, 16</column>
<column name="i2_fu_86">9, 2, 8, 16</column>
<column name="indvar_flatten_fu_98">9, 2, 14, 28</column>
<column name="indvar_fu_90">9, 2, 6, 12</column>
<column name="kernel_input_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i1_fu_94">8, 0, 8, 0</column>
<column name="i2_fu_86">8, 0, 8, 0</column>
<column name="icmp_ln59_reg_407">1, 0, 1, 0</column>
<column name="icmp_ln59_reg_407_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_98">14, 0, 14, 0</column>
<column name="indvar_fu_90">6, 0, 6, 0</column>
<column name="trunc_ln71_1_reg_427">32, 0, 32, 0</column>
<column name="trunc_ln71_2_reg_432">32, 0, 32, 0</column>
<column name="trunc_ln71_3_reg_437">32, 0, 32, 0</column>
<column name="trunc_ln71_reg_422">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, return value</column>
<column name="m_axi_kernel_input_AWVALID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWREADY">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWADDR">out, 64, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWLEN">out, 32, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWSIZE">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWBURST">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWLOCK">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWCACHE">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWPROT">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWQOS">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWREGION">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWUSER">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WVALID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WREADY">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WDATA">out, 128, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WSTRB">out, 16, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WLAST">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WUSER">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARVALID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARREADY">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARADDR">out, 64, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARLEN">out, 32, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARSIZE">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARBURST">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARLOCK">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARCACHE">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARPROT">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARQOS">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARREGION">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARUSER">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RVALID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RREADY">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RDATA">in, 128, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RLAST">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RFIFONUM">in, 9, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RUSER">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RRESP">in, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BVALID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BREADY">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BRESP">in, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BUSER">in, 1, m_axi, kernel_input, pointer</column>
<column name="sext_ln58">in, 60, ap_none, sext_ln58, scalar</column>
<column name="input_0_address0">out, 14, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_we0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_d0">out, 32, ap_memory, input_0, array</column>
<column name="input_1_address0">out, 14, ap_memory, input_1, array</column>
<column name="input_1_ce0">out, 1, ap_memory, input_1, array</column>
<column name="input_1_we0">out, 1, ap_memory, input_1, array</column>
<column name="input_1_d0">out, 32, ap_memory, input_1, array</column>
<column name="input_2_address0">out, 14, ap_memory, input_2, array</column>
<column name="input_2_ce0">out, 1, ap_memory, input_2, array</column>
<column name="input_2_we0">out, 1, ap_memory, input_2, array</column>
<column name="input_2_d0">out, 32, ap_memory, input_2, array</column>
<column name="input_3_address0">out, 14, ap_memory, input_3, array</column>
<column name="input_3_ce0">out, 1, ap_memory, input_3, array</column>
<column name="input_3_we0">out, 1, ap_memory, input_3, array</column>
<column name="input_3_d0">out, 32, ap_memory, input_3, array</column>
</table>
</item>
</section>
</profile>
