	ddr_board u0 (
		.kernel_ddr4a_waitrequest            (_connected_to_kernel_ddr4a_waitrequest_),            //  output,    width = 1,          kernel_ddr4a.waitrequest
		.kernel_ddr4a_readdata               (_connected_to_kernel_ddr4a_readdata_),               //  output,  width = 512,                      .readdata
		.kernel_ddr4a_readdatavalid          (_connected_to_kernel_ddr4a_readdatavalid_),          //  output,    width = 1,                      .readdatavalid
		.kernel_ddr4a_burstcount             (_connected_to_kernel_ddr4a_burstcount_),             //   input,    width = 5,                      .burstcount
		.kernel_ddr4a_writedata              (_connected_to_kernel_ddr4a_writedata_),              //   input,  width = 512,                      .writedata
		.kernel_ddr4a_address                (_connected_to_kernel_ddr4a_address_),                //   input,   width = 32,                      .address
		.kernel_ddr4a_write                  (_connected_to_kernel_ddr4a_write_),                  //   input,    width = 1,                      .write
		.kernel_ddr4a_read                   (_connected_to_kernel_ddr4a_read_),                   //   input,    width = 1,                      .read
		.kernel_ddr4a_byteenable             (_connected_to_kernel_ddr4a_byteenable_),             //   input,   width = 64,                      .byteenable
		.kernel_ddr4a_debugaccess            (_connected_to_kernel_ddr4a_debugaccess_),            //   input,    width = 1,                      .debugaccess
		.emif_ddr4a_waitrequest              (_connected_to_emif_ddr4a_waitrequest_),              //   input,    width = 1,            emif_ddr4a.waitrequest
		.emif_ddr4a_readdata                 (_connected_to_emif_ddr4a_readdata_),                 //   input,  width = 512,                      .readdata
		.emif_ddr4a_readdatavalid            (_connected_to_emif_ddr4a_readdatavalid_),            //   input,    width = 1,                      .readdatavalid
		.emif_ddr4a_burstcount               (_connected_to_emif_ddr4a_burstcount_),               //  output,    width = 7,                      .burstcount
		.emif_ddr4a_writedata                (_connected_to_emif_ddr4a_writedata_),                //  output,  width = 512,                      .writedata
		.emif_ddr4a_address                  (_connected_to_emif_ddr4a_address_),                  //  output,   width = 32,                      .address
		.emif_ddr4a_write                    (_connected_to_emif_ddr4a_write_),                    //  output,    width = 1,                      .write
		.emif_ddr4a_read                     (_connected_to_emif_ddr4a_read_),                     //  output,    width = 1,                      .read
		.emif_ddr4a_byteenable               (_connected_to_emif_ddr4a_byteenable_),               //  output,   width = 64,                      .byteenable
		.emif_ddr4a_debugaccess              (_connected_to_emif_ddr4a_debugaccess_),              //  output,    width = 1,                      .debugaccess
		.kernel_ddr4b_waitrequest            (_connected_to_kernel_ddr4b_waitrequest_),            //  output,    width = 1,          kernel_ddr4b.waitrequest
		.kernel_ddr4b_readdata               (_connected_to_kernel_ddr4b_readdata_),               //  output,  width = 512,                      .readdata
		.kernel_ddr4b_readdatavalid          (_connected_to_kernel_ddr4b_readdatavalid_),          //  output,    width = 1,                      .readdatavalid
		.kernel_ddr4b_burstcount             (_connected_to_kernel_ddr4b_burstcount_),             //   input,    width = 5,                      .burstcount
		.kernel_ddr4b_writedata              (_connected_to_kernel_ddr4b_writedata_),              //   input,  width = 512,                      .writedata
		.kernel_ddr4b_address                (_connected_to_kernel_ddr4b_address_),                //   input,   width = 32,                      .address
		.kernel_ddr4b_write                  (_connected_to_kernel_ddr4b_write_),                  //   input,    width = 1,                      .write
		.kernel_ddr4b_read                   (_connected_to_kernel_ddr4b_read_),                   //   input,    width = 1,                      .read
		.kernel_ddr4b_byteenable             (_connected_to_kernel_ddr4b_byteenable_),             //   input,   width = 64,                      .byteenable
		.kernel_ddr4b_debugaccess            (_connected_to_kernel_ddr4b_debugaccess_),            //   input,    width = 1,                      .debugaccess
		.emif_ddr4b_waitrequest              (_connected_to_emif_ddr4b_waitrequest_),              //   input,    width = 1,            emif_ddr4b.waitrequest
		.emif_ddr4b_readdata                 (_connected_to_emif_ddr4b_readdata_),                 //   input,  width = 512,                      .readdata
		.emif_ddr4b_readdatavalid            (_connected_to_emif_ddr4b_readdatavalid_),            //   input,    width = 1,                      .readdatavalid
		.emif_ddr4b_burstcount               (_connected_to_emif_ddr4b_burstcount_),               //  output,    width = 7,                      .burstcount
		.emif_ddr4b_writedata                (_connected_to_emif_ddr4b_writedata_),                //  output,  width = 512,                      .writedata
		.emif_ddr4b_address                  (_connected_to_emif_ddr4b_address_),                  //  output,   width = 32,                      .address
		.emif_ddr4b_write                    (_connected_to_emif_ddr4b_write_),                    //  output,    width = 1,                      .write
		.emif_ddr4b_read                     (_connected_to_emif_ddr4b_read_),                     //  output,    width = 1,                      .read
		.emif_ddr4b_byteenable               (_connected_to_emif_ddr4b_byteenable_),               //  output,   width = 64,                      .byteenable
		.emif_ddr4b_debugaccess              (_connected_to_emif_ddr4b_debugaccess_),              //  output,    width = 1,                      .debugaccess
		.acl_bsp_memorg_host_mode            (_connected_to_acl_bsp_memorg_host_mode_),            //   input,    width = 2,   acl_bsp_memorg_host.mode
		.acl_bsp_snoop_data                  (_connected_to_acl_bsp_snoop_data_),                  //  output,   width = 33,         acl_bsp_snoop.data
		.acl_bsp_snoop_valid                 (_connected_to_acl_bsp_snoop_valid_),                 //  output,    width = 1,                      .valid
		.acl_bsp_snoop_ready                 (_connected_to_acl_bsp_snoop_ready_),                 //   input,    width = 1,                      .ready
		.ddr_clk_a_clk                       (_connected_to_ddr_clk_a_clk_),                       //   input,    width = 1,             ddr_clk_a.clk
		.ddr_clk_b_clk                       (_connected_to_ddr_clk_b_clk_),                       //   input,    width = 1,             ddr_clk_b.clk
		.host_rd_waitrequest                 (_connected_to_host_rd_waitrequest_),                 //   input,    width = 1,               host_rd.waitrequest
		.host_rd_readdata                    (_connected_to_host_rd_readdata_),                    //   input,  width = 512,                      .readdata
		.host_rd_readdatavalid               (_connected_to_host_rd_readdatavalid_),               //   input,    width = 1,                      .readdatavalid
		.host_rd_burstcount                  (_connected_to_host_rd_burstcount_),                  //  output,    width = 3,                      .burstcount
		.host_rd_writedata                   (_connected_to_host_rd_writedata_),                   //  output,  width = 512,                      .writedata
		.host_rd_address                     (_connected_to_host_rd_address_),                     //  output,   width = 48,                      .address
		.host_rd_write                       (_connected_to_host_rd_write_),                       //  output,    width = 1,                      .write
		.host_rd_read                        (_connected_to_host_rd_read_),                        //  output,    width = 1,                      .read
		.host_rd_byteenable                  (_connected_to_host_rd_byteenable_),                  //  output,   width = 64,                      .byteenable
		.host_rd_debugaccess                 (_connected_to_host_rd_debugaccess_),                 //  output,    width = 1,                      .debugaccess
		.host_wr_waitrequest                 (_connected_to_host_wr_waitrequest_),                 //   input,    width = 1,               host_wr.waitrequest
		.host_wr_readdata                    (_connected_to_host_wr_readdata_),                    //   input,  width = 512,                      .readdata
		.host_wr_readdatavalid               (_connected_to_host_wr_readdatavalid_),               //   input,    width = 1,                      .readdatavalid
		.host_wr_burstcount                  (_connected_to_host_wr_burstcount_),                  //  output,    width = 3,                      .burstcount
		.host_wr_writedata                   (_connected_to_host_wr_writedata_),                   //  output,  width = 512,                      .writedata
		.host_wr_address                     (_connected_to_host_wr_address_),                     //  output,   width = 49,                      .address
		.host_wr_write                       (_connected_to_host_wr_write_),                       //  output,    width = 1,                      .write
		.host_wr_read                        (_connected_to_host_wr_read_),                        //  output,    width = 1,                      .read
		.host_wr_byteenable                  (_connected_to_host_wr_byteenable_),                  //  output,   width = 64,                      .byteenable
		.host_wr_debugaccess                 (_connected_to_host_wr_debugaccess_),                 //  output,    width = 1,                      .debugaccess
		.global_reset_reset                  (_connected_to_global_reset_reset_),                  //   input,    width = 1,          global_reset.reset
		.host_clk_clk                        (_connected_to_host_clk_clk_),                        //   input,    width = 1,              host_clk.clk
		.kernel_clk_clk                      (_connected_to_kernel_clk_clk_),                      //   input,    width = 1,            kernel_clk.clk
		.kernel_reset_reset                  (_connected_to_kernel_reset_reset_),                  //   input,    width = 1,          kernel_reset.reset
		.null_dfh_afu_id_readdata            (_connected_to_null_dfh_afu_id_readdata_),            //  output,   width = 64,       null_dfh_afu_id.readdata
		.null_dfh_afu_id_writedata           (_connected_to_null_dfh_afu_id_writedata_),           //   input,   width = 64,                      .writedata
		.null_dfh_afu_id_address             (_connected_to_null_dfh_afu_id_address_),             //   input,    width = 3,                      .address
		.null_dfh_afu_id_write               (_connected_to_null_dfh_afu_id_write_),               //   input,    width = 1,                      .write
		.null_dfh_afu_id_read                (_connected_to_null_dfh_afu_id_read_),                //   input,    width = 1,                      .read
		.ase_0_avmm_pipe_slave_waitrequest   (_connected_to_ase_0_avmm_pipe_slave_waitrequest_),   //  output,    width = 1, ase_0_avmm_pipe_slave.waitrequest
		.ase_0_avmm_pipe_slave_readdata      (_connected_to_ase_0_avmm_pipe_slave_readdata_),      //  output,   width = 64,                      .readdata
		.ase_0_avmm_pipe_slave_readdatavalid (_connected_to_ase_0_avmm_pipe_slave_readdatavalid_), //  output,    width = 1,                      .readdatavalid
		.ase_0_avmm_pipe_slave_burstcount    (_connected_to_ase_0_avmm_pipe_slave_burstcount_),    //   input,    width = 1,                      .burstcount
		.ase_0_avmm_pipe_slave_writedata     (_connected_to_ase_0_avmm_pipe_slave_writedata_),     //   input,   width = 64,                      .writedata
		.ase_0_avmm_pipe_slave_address       (_connected_to_ase_0_avmm_pipe_slave_address_),       //   input,   width = 13,                      .address
		.ase_0_avmm_pipe_slave_write         (_connected_to_ase_0_avmm_pipe_slave_write_),         //   input,    width = 1,                      .write
		.ase_0_avmm_pipe_slave_read          (_connected_to_ase_0_avmm_pipe_slave_read_),          //   input,    width = 1,                      .read
		.ase_0_avmm_pipe_slave_byteenable    (_connected_to_ase_0_avmm_pipe_slave_byteenable_),    //   input,    width = 8,                      .byteenable
		.ase_0_avmm_pipe_slave_debugaccess   (_connected_to_ase_0_avmm_pipe_slave_debugaccess_),   //   input,    width = 1,                      .debugaccess
		.msgdma_bbb_0_csr_waitrequest        (_connected_to_msgdma_bbb_0_csr_waitrequest_),        //  output,    width = 1,      msgdma_bbb_0_csr.waitrequest
		.msgdma_bbb_0_csr_readdata           (_connected_to_msgdma_bbb_0_csr_readdata_),           //  output,   width = 64,                      .readdata
		.msgdma_bbb_0_csr_readdatavalid      (_connected_to_msgdma_bbb_0_csr_readdatavalid_),      //  output,    width = 1,                      .readdatavalid
		.msgdma_bbb_0_csr_burstcount         (_connected_to_msgdma_bbb_0_csr_burstcount_),         //   input,    width = 1,                      .burstcount
		.msgdma_bbb_0_csr_writedata          (_connected_to_msgdma_bbb_0_csr_writedata_),          //   input,   width = 64,                      .writedata
		.msgdma_bbb_0_csr_address            (_connected_to_msgdma_bbb_0_csr_address_),            //   input,    width = 7,                      .address
		.msgdma_bbb_0_csr_write              (_connected_to_msgdma_bbb_0_csr_write_),              //   input,    width = 1,                      .write
		.msgdma_bbb_0_csr_read               (_connected_to_msgdma_bbb_0_csr_read_),               //   input,    width = 1,                      .read
		.msgdma_bbb_0_csr_byteenable         (_connected_to_msgdma_bbb_0_csr_byteenable_),         //   input,    width = 8,                      .byteenable
		.msgdma_bbb_0_csr_debugaccess        (_connected_to_msgdma_bbb_0_csr_debugaccess_),        //   input,    width = 1,                      .debugaccess
		.msgdma_bbb_0_dma_irq_irq            (_connected_to_msgdma_bbb_0_dma_irq_irq_),            //  output,    width = 1,  msgdma_bbb_0_dma_irq.irq
		.msgdma_bbb_1_csr_waitrequest        (_connected_to_msgdma_bbb_1_csr_waitrequest_),        //  output,    width = 1,      msgdma_bbb_1_csr.waitrequest
		.msgdma_bbb_1_csr_readdata           (_connected_to_msgdma_bbb_1_csr_readdata_),           //  output,   width = 64,                      .readdata
		.msgdma_bbb_1_csr_readdatavalid      (_connected_to_msgdma_bbb_1_csr_readdatavalid_),      //  output,    width = 1,                      .readdatavalid
		.msgdma_bbb_1_csr_burstcount         (_connected_to_msgdma_bbb_1_csr_burstcount_),         //   input,    width = 1,                      .burstcount
		.msgdma_bbb_1_csr_writedata          (_connected_to_msgdma_bbb_1_csr_writedata_),          //   input,   width = 64,                      .writedata
		.msgdma_bbb_1_csr_address            (_connected_to_msgdma_bbb_1_csr_address_),            //   input,    width = 7,                      .address
		.msgdma_bbb_1_csr_write              (_connected_to_msgdma_bbb_1_csr_write_),              //   input,    width = 1,                      .write
		.msgdma_bbb_1_csr_read               (_connected_to_msgdma_bbb_1_csr_read_),               //   input,    width = 1,                      .read
		.msgdma_bbb_1_csr_byteenable         (_connected_to_msgdma_bbb_1_csr_byteenable_),         //   input,    width = 8,                      .byteenable
		.msgdma_bbb_1_csr_debugaccess        (_connected_to_msgdma_bbb_1_csr_debugaccess_),        //   input,    width = 1,                      .debugaccess
		.msgdma_bbb_1_dma_irq_irq            (_connected_to_msgdma_bbb_1_dma_irq_irq_)             //  output,    width = 1,  msgdma_bbb_1_dma_irq.irq
	);

