initial
assume (= [$formal$cva6_lsu_formal.v:173$10_EN] #b0)
assume (= [$formal$cva6_lsu_formal.v:210$12_CHECK] #b0)
assume (= [counter] #b000)
assume (= [init] #b1)
assume (= [local_ready_1] #b0)
assume (= [local_ready_2] #b0)
assume (= [pc_1] #b00000000000000000000000000000000)
assume (= [pc_2] #b00000000000000000000000000000000)
assume (= [reset] #b1)
assume (= [shim_i_1.load_cooldown] #b000)
assume (= [shim_i_1.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_1.loadstore_fsm] #b000)
assume (= [shim_i_1.loadstore_state] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10690] #b00000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10692] #b00)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10694] #b00)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10696] #b00)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10698] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10700] #b00000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10702] #b00)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10704] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10706] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10708] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10710] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10712] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10714] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10716] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10718] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10720] #b0)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10722] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10724] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10726] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10728] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10730] #b00000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10732] #b00000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10734] #b00000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10736] #b00000000)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10738] #b00)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10740] #b00)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10742] #b00)
assume (= [shim_i_1.lsu_model_i.$auto$async2sync.cc:140:execute$10744] #b00)
assume (= [shim_i_1.mem[0]] #b11111111111111111111001111100011)
assume (= [shim_i_1.mem[10]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[11]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[12]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[13]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[14]] #b11111111111111111111100001000111)
assume (= [shim_i_1.mem[15]] #b11111111111111111111000100111011)
assume (= [shim_i_1.mem[16]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[17]] #b11111111111111111111111111111111)
assume (= [shim_i_1.mem[18]] #b11111111111111111111011011101111)
assume (= [shim_i_1.mem[19]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[1]] #b11111111111111111111010110111111)
assume (= [shim_i_1.mem[20]] #b11111111111111111111111111101111)
assume (= [shim_i_1.mem[21]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[22]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[23]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[24]] #b11111111111111111111011011101111)
assume (= [shim_i_1.mem[25]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[26]] #b11111111111111111111010010001110)
assume (= [shim_i_1.mem[27]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[28]] #b11111111111111111111000010111111)
assume (= [shim_i_1.mem[29]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[2]] #b11111111111111111111111110011001)
assume (= [shim_i_1.mem[30]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[31]] #b11111111111111111111110001110111)
assume (= [shim_i_1.mem[3]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[4]] #b11111111111111111111000010111111)
assume (= [shim_i_1.mem[5]] #b11111111111111111111111111111111)
assume (= [shim_i_1.mem[6]] #b11111111111111111111101111011001)
assume (= [shim_i_1.mem[7]] #b11111111111111111111111111111111)
assume (= [shim_i_1.mem[8]] #b11111111111111111111001010111111)
assume (= [shim_i_1.mem[9]] #b11111111111111111110001010111111)
assume (= [shim_i_1.ready_o] #b0)
assume (= [shim_i_1.regfile[0]] #b01111111111111111111010010111111)
assume (= [shim_i_1.regfile[10]] #b11111111111111111111100101101000)
assume (= [shim_i_1.regfile[11]] #b11111111111111111111011001110110)
assume (= [shim_i_1.regfile[12]] #b11111111111111111111011000001100)
assume (= [shim_i_1.regfile[13]] #b11111111111111111111010101010000)
assume (= [shim_i_1.regfile[14]] #b11111111111111111110111110000001)
assume (= [shim_i_1.regfile[15]] #b11111111111111111111101010100001)
assume (= [shim_i_1.regfile[16]] #b11111111111111111111010010001110)
assume (= [shim_i_1.regfile[17]] #b11111111111111111110101001100100)
assume (= [shim_i_1.regfile[18]] #b11111111111111111111010010111111)
assume (= [shim_i_1.regfile[19]] #b11111111111111111111001100000101)
assume (= [shim_i_1.regfile[1]] #b11111111111111111110110100101011)
assume (= [shim_i_1.regfile[20]] #b01111111111111111110110100111010)
assume (= [shim_i_1.regfile[21]] #b01111111111111111110001010001000)
assume (= [shim_i_1.regfile[22]] #b01111111111111111110110111111001)
assume (= [shim_i_1.regfile[23]] #b11111111111111111111111000011011)
assume (= [shim_i_1.regfile[24]] #b10000000000000000000000000101000)
assume (= [shim_i_1.regfile[25]] #b11111111111111111111101000011010)
assume (= [shim_i_1.regfile[26]] #b01111111111111111110111000011000)
assume (= [shim_i_1.regfile[27]] #b11111111111111111111100010011010)
assume (= [shim_i_1.regfile[28]] #b11111111111111111111001100000010)
assume (= [shim_i_1.regfile[29]] #b11111111111111111111111100001001)
assume (= [shim_i_1.regfile[2]] #b01111111111111111110111110101110)
assume (= [shim_i_1.regfile[30]] #b11111111111111111110000010111001)
assume (= [shim_i_1.regfile[31]] #b11111111111111111110110000001001)
assume (= [shim_i_1.regfile[3]] #b11111111111111111111010110111011)
assume (= [shim_i_1.regfile[4]] #b11111111111111111111001110111101)
assume (= [shim_i_1.regfile[5]] #b11111111111111111111011111100000)
assume (= [shim_i_1.regfile[6]] #b11111111111111111111001100010100)
assume (= [shim_i_1.regfile[7]] #b11111111111111111110100000001000)
assume (= [shim_i_1.regfile[8]] #b11111111111111111111011100011010)
assume (= [shim_i_1.regfile[9]] #b11111111111111111111111101101000)
assume (= [shim_i_1.store_cooldown] #b0)
assume (= [shim_i_1.store_count] #b000)
assume (= [shim_i_1.store_uncommitted] #b0)
assume (= [shim_i_1.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_1.tb_io_instr_valid_i] #b0)
assume (= [shim_i_1.tb_io_is_load_i] #b0)
assume (= [shim_i_1.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_1.tb_io_store_commit_i] false)
assume (= [shim_i_1.tb_io_store_mem_resp_i] #b0)
assume (= [shim_i_2.load_cooldown] #b000)
assume (= [shim_i_2.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_2.loadstore_fsm] #b000)
assume (= [shim_i_2.loadstore_state] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10690] #b00000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10692] #b00)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10694] #b00)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10696] #b00)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10698] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10700] #b00000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10702] #b00)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10704] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10706] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10708] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10710] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10712] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10714] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10716] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10718] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10720] #b0)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10722] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10724] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10726] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10728] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10730] #b00000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10732] #b00000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10734] #b00000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10736] #b00000000)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10738] #b00)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10740] #b00)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10742] #b00)
assume (= [shim_i_2.lsu_model_i.$auto$async2sync.cc:140:execute$10744] #b00)
assume (= [shim_i_2.mem[0]] #b11111111111111111111001111100011)
assume (= [shim_i_2.mem[10]] #b11111111111111111111111101101000)
assume (= [shim_i_2.mem[11]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[12]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[13]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[14]] #b11111111111111111110101111111111)
assume (= [shim_i_2.mem[15]] #b11111111111111111111011100101101)
assume (= [shim_i_2.mem[16]] #b11111111111111111111010101101011)
assume (= [shim_i_2.mem[17]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[18]] #b11111111111111111111001101001001)
assume (= [shim_i_2.mem[19]] #b11111111111111111111110011111011)
assume (= [shim_i_2.mem[1]] #b11111111111111111111000110111011)
assume (= [shim_i_2.mem[20]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[21]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[22]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[23]] #b11111111111111111111011010111111)
assume (= [shim_i_2.mem[24]] #b11111111111111111111001101001001)
assume (= [shim_i_2.mem[25]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[26]] #b11111111111111111111111111001011)
assume (= [shim_i_2.mem[27]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[28]] #b11111111111111111111100010000010)
assume (= [shim_i_2.mem[29]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[2]] #b11111111111111111111111111101011)
assume (= [shim_i_2.mem[30]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[31]] #b11111111111111111111110001110111)
assume (= [shim_i_2.mem[3]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[4]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[5]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[6]] #b11111111111111111111011111101101)
assume (= [shim_i_2.mem[7]] #b11111111111111111111111110011001)
assume (= [shim_i_2.mem[8]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[9]] #b11111111111111111110101101000011)
assume (= [shim_i_2.ready_o] #b0)
assume (= [shim_i_2.regfile[0]] #b01111111111111111111010010111111)
assume (= [shim_i_2.regfile[10]] #b11111111111111111111100101101000)
assume (= [shim_i_2.regfile[11]] #b11111111111111111111011001110110)
assume (= [shim_i_2.regfile[12]] #b11111111111111111111011000001100)
assume (= [shim_i_2.regfile[13]] #b11111111111111111111010101010000)
assume (= [shim_i_2.regfile[14]] #b11111111111111111110111110000001)
assume (= [shim_i_2.regfile[15]] #b11111111111111111111101010100001)
assume (= [shim_i_2.regfile[16]] #b11111111111111111111010010001110)
assume (= [shim_i_2.regfile[17]] #b11111111111111111110101001100100)
assume (= [shim_i_2.regfile[18]] #b11111111111111111111010010111111)
assume (= [shim_i_2.regfile[19]] #b11111111111111111111001100000101)
assume (= [shim_i_2.regfile[1]] #b11111111111111111110110100101011)
assume (= [shim_i_2.regfile[20]] #b01111111111111111110110100111010)
assume (= [shim_i_2.regfile[21]] #b01111111111111111110001010001000)
assume (= [shim_i_2.regfile[22]] #b01111111111111111110110111111001)
assume (= [shim_i_2.regfile[23]] #b11111111111111111111111000011011)
assume (= [shim_i_2.regfile[24]] #b10000000000000000000000000101000)
assume (= [shim_i_2.regfile[25]] #b11111111111111111111101000011010)
assume (= [shim_i_2.regfile[26]] #b01111111111111111110111000011000)
assume (= [shim_i_2.regfile[27]] #b11111111111111111111100010011010)
assume (= [shim_i_2.regfile[28]] #b11111111111111111111001100000010)
assume (= [shim_i_2.regfile[29]] #b11111111111111111111111100001001)
assume (= [shim_i_2.regfile[2]] #b01111111111111111110111110101110)
assume (= [shim_i_2.regfile[30]] #b11111111111111111110000010111001)
assume (= [shim_i_2.regfile[31]] #b11111111111111111110110000001001)
assume (= [shim_i_2.regfile[3]] #b11111111111111111111010110111011)
assume (= [shim_i_2.regfile[4]] #b11111111111111111111001110111101)
assume (= [shim_i_2.regfile[5]] #b11111111111111111111011111100000)
assume (= [shim_i_2.regfile[6]] #b11111111111111111111001100010100)
assume (= [shim_i_2.regfile[7]] #b11111111111111111110100000001000)
assume (= [shim_i_2.regfile[8]] #b11111111111111111111011100011010)
assume (= [shim_i_2.regfile[9]] #b11111111111111111111111101101000)
assume (= [shim_i_2.store_cooldown] #b0)
assume (= [shim_i_2.store_count] #b000)
assume (= [shim_i_2.store_uncommitted] #b0)
assume (= [shim_i_2.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_2.tb_io_instr_valid_i] #b0)
assume (= [shim_i_2.tb_io_is_load_i] #b0)
assume (= [shim_i_2.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_2.tb_io_store_commit_i] false)
assume (= [shim_i_2.tb_io_store_mem_resp_i] #b0)
assume (= [tb_io_instr_i_1] #b01100100000011000000100000000011)
assume (= [tb_io_instr_i_2] #b00000001000011001001010010000011)
assume (= [tb_io_instr_valid_i_1] true)
assume (= [tb_io_instr_valid_i_2] true)

state 0
assume (= [clk] false)

state 1
assume (= [clk] false)

state 2
assume (= [clk] false)

state 3
assume (= [clk] false)

state 4
assume (= [clk] false)

state 5
assume (= [clk] false)

state 6
assume (= [clk] false)

state 7
assume (= [clk] false)

state 8
assume (= [clk] false)

state 9
assume (= [clk] false)

state 10
assume (= [clk] false)

state 11
assume (= [clk] false)

state 12
assume (= [clk] false)

state 13
assume (= [clk] false)

state 14
assume (= [clk] false)

state 15
assume (= [clk] false)

state 16
assume (= [clk] false)

state 17
assume (= [clk] false)

state 18
assume (= [clk] false)

state 19
assume (= [clk] false)

state 20
assume (= [clk] false)

state 21
assume (= [clk] false)

state 22
assume (= [clk] false)

state 23
assume (= [clk] false)

state 24
assume (= [clk] false)

state 25
assume (= [clk] false)

state 26
assume (= [clk] false)

state 27
assume (= [clk] false)

state 28
assume (= [clk] false)

state 29
assume (= [clk] false)

state 30
assume (= [clk] false)

state 31
assume (= [clk] false)

state 32
assume (= [clk] false)

state 33
assume (= [clk] false)

state 34
assume (= [clk] false)

state 35
assume (= [clk] false)

state 36
assume (= [clk] false)

state 37
assume (= [clk] false)

state 38
assume (= [clk] false)
