<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="build::work"/><component name="build_sb::work"/><device die="PA4MGL5000" family="IGLOO2" package="fg896"/><component name="smart_tb::work"/><component name="build_sb_HPMS::work"/><SmartGen version="8.0"/></workspace>