
*** Running vivado
    with args -log fit_timer_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fit_timer_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fit_timer_0.tcl -notrace
Command: synth_design -top fit_timer_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13689 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1354.887 ; gain = 85.914 ; free physical = 1888 ; free virtual = 6655
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fit_timer_0' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/synth/fit_timer_0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NO_CLOCKS bound to: 50000 - type: integer 
	Parameter C_INACCURACY bound to: 10 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FIT_timer' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:399' bound to instance 'U0' of component 'fit_timer' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/synth/fit_timer_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FIT_timer' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NO_CLOCKS bound to: 50000 - type: integer 
	Parameter C_INACCURACY bound to: 10 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (1#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (1#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-256] done synthesizing module 'FIT_timer' (2#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'fit_timer_0' (3#1) [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/synth/fit_timer_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1399.512 ; gain = 130.539 ; free physical = 1900 ; free virtual = 6670
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1399.512 ; gain = 130.539 ; free physical = 1899 ; free virtual = 6669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1399.512 ; gain = 130.539 ; free physical = 1899 ; free virtual = 6669
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/fit_timer_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/fit_timer_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/fit_timer_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/fit_timer_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1699.871 ; gain = 0.000 ; free physical = 1671 ; free virtual = 6441
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1744 ; free virtual = 6514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1744 ; free virtual = 6514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/fit_timer_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1743 ; free virtual = 6513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1744 ; free virtual = 6514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divide_part 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[2].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[3].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[4].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[5].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[6].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[2].Divide_I/Rst_d1_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[3].Divide_I/Rst_d1_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[4].Divide_I/Rst_d1_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[5].Divide_I/Rst_d1_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[6].Divide_I/Rst_d1_reg was removed.  [/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.srcs/sources_1/ip/fit_timer_0/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1731 ; free virtual = 6504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1413 ; free virtual = 6189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1410 ; free virtual = 6186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1405 ; free virtual = 6182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1326 ; free virtual = 6103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1326 ; free virtual = 6102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1325 ; free virtual = 6102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1325 ; free virtual = 6102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1325 ; free virtual = 6102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1325 ; free virtual = 6102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT3   |    15|
|2     |LUT4   |     1|
|3     |SRL16E |     6|
|4     |FDRE   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------------+------+
|      |Instance                              |Module                        |Cells |
+------+--------------------------------------+------------------------------+------+
|1     |top                                   |                              |    33|
|2     |  U0                                  |FIT_timer                     |    33|
|3     |    \Using_SRL16s.SRL16s[1].Divide_I  |Divide_part                   |     9|
|4     |    \Using_SRL16s.SRL16s[2].Divide_I  |Divide_part__parameterized0   |     5|
|5     |    \Using_SRL16s.SRL16s[3].Divide_I  |Divide_part__parameterized0_0 |     5|
|6     |    \Using_SRL16s.SRL16s[4].Divide_I  |Divide_part__parameterized0_1 |     5|
|7     |    \Using_SRL16s.SRL16s[5].Divide_I  |Divide_part__parameterized0_2 |     5|
|8     |    \Using_SRL16s.SRL16s[6].Divide_I  |Divide_part__parameterized0_3 |     4|
+------+--------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.871 ; gain = 430.898 ; free physical = 1325 ; free virtual = 6102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.871 ; gain = 130.539 ; free physical = 1374 ; free virtual = 6151
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1699.879 ; gain = 430.898 ; free physical = 1374 ; free virtual = 6151
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1699.879 ; gain = 442.445 ; free physical = 1366 ; free virtual = 6143
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rv/riscv/e300artydevkit/E300ArtyDevKitFPGAChip.runs/fit_timer_0_synth_1/fit_timer_0.dcp' has been generated.
