{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1372085081086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1372085081089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 16:44:40 2013 " "Processing started: Mon Jun 24 16:44:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1372085081089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1372085081089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAD_fpga -c MAD_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAD_fpga -c MAD_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1372085081090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1372085082700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MADs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MADs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MADs " "Found entity 1: MADs" {  } { { "MADs.bdf" "" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085083509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085083509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-main " "Found design unit 1: counter-main" {  } { { "counter.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/counter.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084529 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/counter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-main " "Found design unit 1: Decoder-main" {  } { { "decoder.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/decoder.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/decoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spiker_50kHz-behavior " "Found design unit 1: spiker_50kHz-behavior" {  } { { "clk_div.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/clk_div.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084534 ""} { "Info" "ISGN_ENTITY_NAME" "1 spiker_50kHz " "Found entity 1: spiker_50kHz" {  } { { "clk_div.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/clk_div.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyfilter-main " "Found design unit 1: Keyfilter-main" {  } { { "keyfilter.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/keyfilter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyfilter " "Found entity 1: Keyfilter" {  } { { "keyfilter.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/keyfilter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084535 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux mux.vhd " "Entity \"Mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/mux.vhd" 16 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1372085084537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-main " "Found design unit 1: Mux-main" {  } { { "mux.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/mux.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084538 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "mux.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/mux.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-main " "Found design unit 1: LCD-main" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084540 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-Behavioral " "Found design unit 1: uart-Behavioral" {  } { { "uart.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/uart.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084542 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/uart.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-main " "Found design unit 1: FSM-main" {  } { { "fsm.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1372085084545 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/fsm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372085084545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372085084545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MADs " "Elaborating entity \"MADs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1372085085112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:inst12 " "Elaborating entity \"LCD\" for hierarchy \"LCD:inst12\"" {  } { { "MADs.bdf" "inst12" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 344 2064 2272 488 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085142 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lcd_blon lcd.vhd(43) " "VHDL Signal Declaration warning at lcd.vhd(43): used implicit default value for signal \"lcd_blon\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1372085085170 "|MADs|LCD:inst12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "chars_string_display lcd.vhd(73) " "VHDL Signal Declaration warning at lcd.vhd(73): used explicit default value for signal \"chars_string_display\" because signal was never assigned a value" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1372085085171 "|MADs|LCD:inst12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "string_seed lcd.vhd(134) " "Verilog HDL or VHDL warning at lcd.vhd(134): object \"string_seed\" assigned a value but never read" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1372085085171 "|MADs|LCD:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiker_50kHz spiker_50kHz:inst1 " "Elaborating entity \"spiker_50kHz\" for hierarchy \"spiker_50kHz:inst1\"" {  } { { "MADs.bdf" "inst1" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 272 1800 1944 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:inst14 " "Elaborating entity \"Mux\" for hierarchy \"Mux:inst14\"" {  } { { "MADs.bdf" "inst14" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 408 1696 1864 520 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux.vhd(44) " "VHDL Process Statement warning at mux.vhd(44): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/mux.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1372085085180 "|MADs|Mux:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux.vhd(48) " "VHDL Process Statement warning at mux.vhd(48): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/mux.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1372085085180 "|MADs|Mux:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst2 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst2\"" {  } { { "MADs.bdf" "inst2" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 616 1392 1584 760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst3 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst3\"" {  } { { "MADs.bdf" "inst3" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 360 3168 3336 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "MADs.bdf" "uart1" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 288 2856 3056 432 "uart1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyfilter Keyfilter:inst15 " "Elaborating entity \"Keyfilter\" for hierarchy \"Keyfilter:inst15\"" {  } { { "MADs.bdf" "inst15" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 776 976 1096 856 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst7 " "Elaborating entity \"counter\" for hierarchy \"counter:inst7\"" {  } { { "MADs.bdf" "inst7" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 288 1208 1368 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372085085208 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst12\|lcd_data\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst12\|lcd_data\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/lcd.vhd" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1372085088286 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1 1372085088286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "MADs.bdf" "" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 416 2400 2576 432 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1372085089049 "|MADs|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "MADs.bdf" "" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 448 2400 2576 464 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1372085089049 "|MADs|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "MADs.bdf" "" { Schematic "/home/basti/Documenti/uni/PSE2013/MAD_fpga/project/MADs.bdf" { { 488 2400 2576 504 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1372085089049 "|MADs|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1372085089049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1372085089455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1372085097093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1372085097093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "730 " "Implemented 730 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1372085097275 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1372085097275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "705 " "Implemented 705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1372085097275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1372085097275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1372085097318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 16:44:57 2013 " "Processing ended: Mon Jun 24 16:44:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1372085097318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1372085097318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1372085097318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1372085097318 ""}
