<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='814' ll='827' type='llvm::SDValue llvm::SelectionDAG::getSplatBuildVector(llvm::EVT VT, const llvm::SDLoc &amp; DL, llvm::SDValue Op)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='811'>/// Return a splat ISD::BUILD_VECTOR node, consisting of Op splatted to all
  /// elements. VT must be a vector type. Op&apos;s type must be the same as (or,
  /// for integers, a type wider than) VT&apos;s element type.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2113' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize18ExpandSPLAT_VECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='938' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer12ExpandSELECTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1435' u='c' c='_ZN4llvm12SelectionDAG11getConstantERKNS_11ConstantIntERKNS_5SDLocENS_3EVTEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1491' u='c' c='_ZN4llvm12SelectionDAG13getConstantFPERKNS_10ConstantFPERKNS_5SDLocENS_3EVTEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1862' u='c' c='_ZN4llvm12SelectionDAG16getVectorShuffleENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_8ArrayRefIiEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5927' u='c' c='_ZL14getMemsetValueN4llvm7SDValueENS_3EVTERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='3762' u='c' c='_ZN4llvm19SelectionDAGBuilder18visitGetElementPtrERKNS_4UserE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='3835' u='c' c='_ZN4llvm19SelectionDAGBuilder18visitGetElementPtrERKNS_4UserE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9717' u='c' c='_ZNK4llvm21AArch64TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5334' u='c' c='_ZNK4llvm16SITargetLowering22lowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='1207' u='c' c='_ZNK4llvm21HexagonTargetLowering15compressHvxPredENS_7SDValueERKNS_5SDLocENS_3MVTERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14049' u='c' c='_ZNK4llvm17PPCTargetLowering20combineVectorShuffleEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='2888' u='c' c='_ZNK4llvm21SystemZTargetLowering16lowerVectorSETCCERNS_12SelectionDAGERKNS_5SDLocENS_3EVTENS_3ISD8CondCodeENS_7SDValueES9_S9_b'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='3780' u='c' c='_ZNK4llvm21SystemZTargetLowering10lowerCTPOPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='3786' u='c' c='_ZNK4llvm21SystemZTargetLowering10lowerCTPOPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1768' u='c' c='_ZNK4llvm25WebAssemblyTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1790' u='c' c='_ZNK4llvm25WebAssemblyTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/unittests/CodeGen/AArch64SelectionDAGTest.cpp' l='211' u='c' c='_ZN4llvm53AArch64SelectionDAGTest_SimplifyDemandedBitsNEON_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/AArch64SelectionDAGTest.cpp' l='215' u='c' c='_ZN4llvm53AArch64SelectionDAGTest_SimplifyDemandedBitsNEON_Test8TestBodyEv'/>
