Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Mar  2 18:17:20 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.174        0.000                      0                  275        0.103        0.000                      0                  275        3.750        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.174        0.000                      0                  275        0.103        0.000                      0                  275        3.750        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.400ns (38.492%)  route 3.835ns (61.508%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509    11.313    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/CLK
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X10Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.487    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.400ns (38.492%)  route 3.835ns (61.508%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509    11.313    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/CLK
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X10Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.487    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.400ns (38.492%)  route 3.835ns (61.508%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509    11.313    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/DP/CLK
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X10Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.487    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.400ns (38.492%)  route 3.835ns (61.508%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509    11.313    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/SP/CLK
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X10Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.487    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.400ns (38.701%)  route 3.801ns (61.299%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476    11.280    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.473    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.400ns (38.701%)  route 3.801ns (61.299%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476    11.280    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.473    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.400ns (38.701%)  route 3.801ns (61.299%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476    11.280    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.473    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.400ns (38.701%)  route 3.801ns (61.299%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476    11.280    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.473    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.400ns (38.701%)  route 3.801ns (61.299%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476    11.280    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.473    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.400ns (38.701%)  route 3.801ns (61.299%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.557     5.078    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.017     6.573    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X9Y27          LUT4 (Prop_lut4_I1_O)        0.295     6.868 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.868    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.941 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     8.757    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     9.063 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     9.730    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.854 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826    10.680    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.804 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476    11.280    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.473    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.557     1.440    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/Q
                         net (fo=2, routed)           0.122     1.703    UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/DIA0
    SLICE_X14Y28         RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/WCLK
    SLICE_X14Y28         RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.453    
    SLICE_X14Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.600    UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_r2_0_3_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.559     1.442    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/Q
                         net (fo=5, routed)           0.116     1.699    UART_UNIT/FIFO_RX_UNIT/memory_reg_r2_0_3_6_7__0/D
    SLICE_X14Y29         RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_r2_0_3_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.825     1.952    UART_UNIT/FIFO_RX_UNIT/memory_reg_r2_0_3_6_7__0/WCLK
    SLICE_X14Y29         RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_r2_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X14Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.574    UART_UNIT/FIFO_RX_UNIT/memory_reg_r2_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.126%)  route 0.343ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.558     1.441    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.343     1.925    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD1
    SLICE_X14Y31         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.827     1.954    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X14Y31         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.785    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y30   BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y30   BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y27    BUTTON_DEBOUNCER/q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y29    BUTTON_DEBOUNCER/q_reg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y29    BUTTON_DEBOUNCER/q_reg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y30    BUTTON_DEBOUNCER/q_reg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y30    BUTTON_DEBOUNCER/q_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y30    BUTTON_DEBOUNCER/q_reg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y30    BUTTON_DEBOUNCER/q_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y28   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 4.445ns (45.983%)  route 5.221ns (54.017%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.879     1.335    UART_UNIT/FIFO_RX_UNIT/seg[2][0]
    SLICE_X15Y27         LUT5 (Prop_lut5_I1_O)        0.124     1.459 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.030     2.489    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.152     2.641 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.312     5.953    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.666 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.666    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 4.503ns (49.309%)  route 4.630ns (50.691%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          1.006     1.462    UART_UNIT/FIFO_RX_UNIT/seg[2][0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.586 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.586    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     1.803 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.623     5.427    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.706     9.133 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.133    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 4.240ns (48.329%)  route 4.533ns (51.671%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.642     1.098    UART_UNIT/FIFO_RX_UNIT/seg[2][0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I1_O)        0.124     1.222 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.790     2.012    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.124     2.136 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.100     5.237    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.772 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.772    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.084ns (47.550%)  route 4.505ns (52.450%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          1.106     1.562    UART_UNIT/FIFO_RX_UNIT/seg[2][1]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124     1.686 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.399     5.085    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.590 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.590    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.315ns (50.241%)  route 4.274ns (49.759%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          1.106     1.562    display_driver/Q[1]
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.153     1.715 r  display_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.167     4.883    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.706     8.589 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.589    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.477ns  (logic 4.239ns (50.007%)  route 4.238ns (49.993%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.620     1.076    UART_UNIT/FIFO_RX_UNIT/seg[2][0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.200 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.669     1.870    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.994 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.948     4.942    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.477 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.477    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 4.316ns (51.173%)  route 4.118ns (48.827%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.913     1.369    display_driver/Q[1]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.154     1.523 r  display_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.205     4.728    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     8.434 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.434    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 4.109ns (49.355%)  route 4.217ns (50.645%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.847     1.303    UART_UNIT/FIFO_RX_UNIT/seg[2][1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.427 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.369     4.797    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.326 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.326    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 4.100ns (50.265%)  route 4.057ns (49.735%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.918     1.374    UART_UNIT/FIFO_RX_UNIT/seg[2][1]
    SLICE_X15Y26         LUT6 (Prop_lut6_I2_O)        0.124     1.498 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.139     4.637    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.157 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.157    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.103ns (52.718%)  route 3.680ns (47.282%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.678     1.134    display_driver/Q[1]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.258 r  display_driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.002     4.260    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.783 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.783    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/select_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.184ns (34.168%)  route 0.355ns (65.832%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.206     0.347    display_driver/Q[0]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.043     0.390 r  display_driver/select_digit[0]_i_1/O
                         net (fo=1, routed)           0.149     0.539    display_driver/select_digit[0]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  display_driver/select_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/select_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.388%)  route 0.371ns (66.612%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.255     0.396    display_driver/Q[0]
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.441 r  display_driver/select_digit[1]_i_1/O
                         net (fo=1, routed)           0.116     0.557    display_driver/select_digit[1]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  display_driver/select_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.410ns (53.441%)  route 1.228ns (46.559%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.206     0.347    display_driver/Q[0]
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  display_driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.023     1.414    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.638 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.638    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.422ns (53.257%)  route 1.248ns (46.743%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.261     0.402    UART_UNIT/FIFO_RX_UNIT/seg[2][1]
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.987     1.434    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.670 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.670    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.422ns (52.807%)  route 1.271ns (47.193%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.200     0.341    UART_UNIT/FIFO_RX_UNIT/seg[2][1]
    SLICE_X15Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.386 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.071     1.457    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.694 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.694    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.407ns (50.801%)  route 1.362ns (49.199%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.256     0.397    UART_UNIT/FIFO_RX_UNIT/seg[2][0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.442 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.107     1.548    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.769 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.769    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.455ns (51.469%)  route 1.372ns (48.531%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.255     0.396    display_driver/Q[0]
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.441 r  display_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.117     1.558    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     2.827 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.827    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.457ns (51.047%)  route 1.397ns (48.953%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.204     0.345    UART_UNIT/FIFO_RX_UNIT/seg[2][0]
    SLICE_X15Y26         LUT4 (Prop_lut4_I1_O)        0.042     0.387 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.193     1.580    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.854 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.854    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.416ns (49.534%)  route 1.443ns (50.466%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.236     0.377    UART_UNIT/FIFO_RX_UNIT/seg[2][0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.422 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.207     1.629    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.859 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.859    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.454ns (50.177%)  route 1.444ns (49.823%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/select_digit_reg[0]/Q
                         net (fo=16, routed)          0.340     0.481    display_driver/Q[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.526 r  display_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.104     1.630    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.268     2.898 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.898    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.359ns  (logic 4.926ns (39.854%)  route 7.434ns (60.146%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.555     5.076    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/Q
                         net (fo=23, routed)          1.701     7.234    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[1]
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.789     8.147    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.154     8.301 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.601     8.902    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X15Y27         LUT5 (Prop_lut5_I4_O)        0.327     9.229 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.030    10.259    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.152    10.411 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.312    13.723    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    17.436 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.436    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.073ns  (logic 4.714ns (39.047%)  route 7.359ns (60.953%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.555     5.076    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/Q
                         net (fo=23, routed)          1.701     7.234    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[1]
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.789     8.147    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.154     8.301 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.834     9.135    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.327     9.462 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.665    10.127    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.251 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.369    13.620    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.149 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.149    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.931ns  (logic 4.721ns (39.565%)  route 7.211ns (60.435%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.555     5.076    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/Q
                         net (fo=23, routed)          1.701     7.234    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[1]
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.789     8.147    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.154     8.301 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.829     9.130    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.327     9.457 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.790    10.247    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.100    13.472    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.007 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.007    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.610ns  (logic 4.591ns (39.545%)  route 7.019ns (60.455%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.555     5.076    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/Q
                         net (fo=27, routed)          1.373     6.868    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[5]
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.296     7.164 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.792     7.956    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_7_n_0
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.080 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.806     8.886    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.010 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.649     9.659    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.783 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.399    13.182    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.687 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.687    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.211ns  (logic 5.149ns (45.930%)  route 6.062ns (54.070%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.555     5.076    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/Q
                         net (fo=27, routed)          1.713     7.208    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[5]
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.296     7.504 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.504    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     7.721 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.726     8.447    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.299     8.746 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.746    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     8.958 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.623    12.581    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.706    16.288 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.288    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 4.581ns (42.931%)  route 6.090ns (57.069%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.555     5.076    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/Q
                         net (fo=23, routed)          1.701     7.234    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[1]
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.358 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.789     8.147    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.154     8.301 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.460     8.761    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.327     9.088 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.139    12.227    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.747 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.747    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 4.498ns (44.617%)  route 5.583ns (55.383%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.555     5.076    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]/Q
                         net (fo=27, routed)          1.373     6.868    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[5]
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.296     7.164 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.792     7.956    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_7_n_0
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.080 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.470     8.551    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.675 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.948    11.623    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.158 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.158    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.869ns  (logic 4.036ns (51.288%)  route 3.833ns (48.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.561     5.082    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X10Y33         FDPE                                         r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDPE (Prop_fdpe_C_Q)         0.518     5.600 r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/Q
                         net (fo=1, routed)           3.833     9.433    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.951 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.951    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 3.961ns (58.313%)  route 2.831ns (41.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.552     5.073    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.831     8.361    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.866 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.866    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 3.957ns (58.507%)  route 2.806ns (41.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.552     5.073    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.806     8.335    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.836 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.836    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.351ns (67.711%)  route 0.644ns (32.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.644     2.224    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.434 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.434    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.372ns (67.820%)  route 0.651ns (32.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.651     2.231    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.462 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.462    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.343ns (65.887%)  route 0.695ns (34.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.695     2.276    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.478 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.478    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.351ns (65.987%)  route 0.696ns (34.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.696     2.277    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.487 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.487    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.357ns (62.518%)  route 0.813ns (37.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.813     2.393    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.609 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.609    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.348ns (60.688%)  route 0.873ns (39.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.873     2.454    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.661 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.661    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.343ns (60.218%)  route 0.887ns (39.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.887     2.467    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.669 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.669    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.347ns (60.012%)  route 0.897ns (39.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.897     2.478    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.684 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.684    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.383ns (52.760%)  route 1.238ns (47.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.561     1.444    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X10Y33         FDPE                                         r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  UART_UNIT/UART_TX_UNIT/tx_reg_reg/Q
                         net (fo=1, routed)           1.238     2.846    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.065 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.065    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.422ns (52.986%)  route 1.262ns (47.014%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.556     1.439    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]/Q
                         net (fo=7, routed)           0.275     1.855    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[7]_0[0]
    SLICE_X14Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.987     2.887    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.123 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.123    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 3.202ns (40.221%)  route 4.759ns (59.779%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509     7.962    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441     4.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 3.202ns (40.221%)  route 4.759ns (59.779%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509     7.962    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441     4.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 3.202ns (40.221%)  route 4.759ns (59.779%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509     7.962    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441     4.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/DP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 3.202ns (40.221%)  route 4.759ns (59.779%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.509     7.962    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WE
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441     4.782    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/WCLK
    SLICE_X10Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7__0/SP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 3.202ns (40.392%)  route 4.726ns (59.608%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476     7.928    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440     4.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 3.202ns (40.392%)  route 4.726ns (59.608%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476     7.928    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440     4.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 3.202ns (40.392%)  route 4.726ns (59.608%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476     7.928    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440     4.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 3.202ns (40.392%)  route 4.726ns (59.608%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476     7.928    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440     4.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 3.202ns (40.392%)  route 4.726ns (59.608%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476     7.928    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440     4.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 3.202ns (40.392%)  route 4.726ns (59.608%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          1.941     3.392    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     3.516 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.516    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.048 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.048    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.162    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.276    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.589 f  BUTTON_DEBOUNCER/q_next1_carry__2/O[3]
                         net (fo=1, routed)           0.816     5.405    BUTTON_DEBOUNCER/q_next0[15]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.306     5.711 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_9/O
                         net (fo=1, routed)           0.667     6.378    BUTTON_DEBOUNCER/current_read_addr[1]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.502 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.826     7.328    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.452 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.476     7.928    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440     4.781    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.219ns (23.222%)  route 0.725ns (76.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.725     0.944    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y27          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.823     1.950    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.219ns (23.222%)  route 0.725ns (76.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.725     0.944    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y27          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.823     1.950    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.219ns (23.222%)  route 0.725ns (76.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.725     0.944    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y27          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.823     1.950    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.219ns (23.222%)  route 0.725ns (76.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.725     0.944    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y27          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.823     1.950    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.219ns (21.313%)  route 0.810ns (78.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.810     1.029    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y28          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.219ns (21.313%)  route 0.810ns (78.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.810     1.029    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y28          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.219ns (21.313%)  route 0.810ns (78.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.810     1.029    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y28          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.219ns (21.313%)  route 0.810ns (78.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.810     1.029    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y28          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.330ns (30.904%)  route 0.739ns (69.096%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF_inst/O
                         net (fo=51, routed)          0.739     0.958    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X8Y28          LUT4 (Prop_lut4_I2_O)        0.045     1.003 r  BUTTON_DEBOUNCER/q_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     1.003    BUTTON_DEBOUNCER/q_reg[4]_i_8_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.069 r  BUTTON_DEBOUNCER/q_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.069    BUTTON_DEBOUNCER/q_reg_reg[4]_i_1_n_6
    SLICE_X8Y28          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BUTTON_DEBOUNCER/q_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.219ns (20.234%)  route 0.864ns (79.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.864     1.084    BUTTON_DEBOUNCER/AR[0]
    SLICE_X8Y29          FDCE                                         f  BUTTON_DEBOUNCER/q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.825     1.952    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X8Y29          FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[10]/C





