read -sv run_verilog_mid/adder_32b_10_71_15208438bc450f4748549ef8eecb2744.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_71_15208438bc450f4748549ef8eecb2744_yosys.v
