-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Mon Nov 28 14:24:13 2022
-- Host        : DESKTOP-ONE956D running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_NCO_V4_1_0_sim_netlist.vhdl
-- Design      : system_NCO_V4_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4 is
  port (
    SINE_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    COS_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    FREQ_WORD : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4 is
  signal \ACCUMULATOR[0]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[0]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[0]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[0]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__17_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__18_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__19_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__20_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__21_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__22_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__23_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__24_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__25_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__26_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__27_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__28_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__29_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__30_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__31_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__32_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__33_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__34_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__17_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__18_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__19_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__20_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__21_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__22_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__23_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__24_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__25_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__26_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__27_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__28_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__29_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__30_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__31_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__32_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__33_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__17_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__18_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__19_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__20_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__21_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__22_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__23_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__24_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__25_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__26_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__27_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__28_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__29_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__30_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__31_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__32_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__33_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__34_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__35_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__17_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__18_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__19_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__20_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__21_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__22_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__23_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__24_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__25_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__26_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__27_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__17_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__18_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__19_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__20_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__21_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__22_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__23_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__24_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__25_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__26_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[0]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[10]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[11]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[12]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[13]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[14]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[15]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[1]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[2]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[3]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[4]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[5]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[6]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[7]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[8]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[9]\ : STD_LOGIC;
  signal \COS[0]_i_1_n_0\ : STD_LOGIC;
  signal \COS[10]_i_1_n_0\ : STD_LOGIC;
  signal \COS[11]_i_1_n_0\ : STD_LOGIC;
  signal \COS[11]_i_3_n_0\ : STD_LOGIC;
  signal \COS[11]_i_4_n_0\ : STD_LOGIC;
  signal \COS[11]_i_5_n_0\ : STD_LOGIC;
  signal \COS[11]_i_6_n_0\ : STD_LOGIC;
  signal \COS[12]_i_1_n_0\ : STD_LOGIC;
  signal \COS[13]_i_1_n_0\ : STD_LOGIC;
  signal \COS[13]_i_4_n_0\ : STD_LOGIC;
  signal \COS[13]_i_5_n_0\ : STD_LOGIC;
  signal \COS[1]_i_1_n_0\ : STD_LOGIC;
  signal \COS[2]_i_1_n_0\ : STD_LOGIC;
  signal \COS[3]_i_1_n_0\ : STD_LOGIC;
  signal \COS[3]_i_3_n_0\ : STD_LOGIC;
  signal \COS[3]_i_4_n_0\ : STD_LOGIC;
  signal \COS[3]_i_5_n_0\ : STD_LOGIC;
  signal \COS[3]_i_6_n_0\ : STD_LOGIC;
  signal \COS[4]_i_1_n_0\ : STD_LOGIC;
  signal \COS[5]_i_1_n_0\ : STD_LOGIC;
  signal \COS[6]_i_1_n_0\ : STD_LOGIC;
  signal \COS[7]_i_1_n_0\ : STD_LOGIC;
  signal \COS[7]_i_3_n_0\ : STD_LOGIC;
  signal \COS[7]_i_4_n_0\ : STD_LOGIC;
  signal \COS[7]_i_5_n_0\ : STD_LOGIC;
  signal \COS[7]_i_6_n_0\ : STD_LOGIC;
  signal \COS[8]_i_1_n_0\ : STD_LOGIC;
  signal \COS[9]_i_1_n_0\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \COS_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \COS_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \COS_reg[13]_i_2_n_7\ : STD_LOGIC;
  signal \COS_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \COS_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \COS_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \COS_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \COS_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \COS_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \SINE[0]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_444_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_445_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_446_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_447_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_448_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_449_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_450_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_451_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_452_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_453_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_454_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_455_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_456_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_457_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_458_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_459_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_460_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_461_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_462_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_463_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_464_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_465_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_466_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_467_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_468_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_469_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_470_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_471_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_472_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_473_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_474_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_475_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_476_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_477_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_478_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_479_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_480_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_481_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_482_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_483_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_484_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_485_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_486_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_487_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_488_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_489_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_490_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_491_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_492_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_493_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_494_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_495_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_496_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_497_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_498_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_499_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_500_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_501_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_502_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_503_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_504_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_505_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_506_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_507_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_508_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_509_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_510_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_511_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_512_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_513_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_514_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_515_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_516_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_517_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_518_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_519_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_520_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_521_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_522_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_523_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_524_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_525_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_526_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_527_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_528_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_529_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_530_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_531_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_532_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_533_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_534_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_535_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_536_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_537_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_538_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_539_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_540_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_541_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_542_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_543_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_544_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_545_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_546_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_547_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_548_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_549_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_550_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_551_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_552_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_553_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_554_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_555_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_556_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_557_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_558_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_559_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_560_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_561_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_562_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_563_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_564_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_565_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_566_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_567_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_568_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_569_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_570_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_571_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_572_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_573_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_574_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_575_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_576_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_577_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_578_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_579_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_580_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_581_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_582_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_583_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_584_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_585_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_586_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_587_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_588_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_589_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_590_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_591_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_592_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_593_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_594_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_595_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_596_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_597_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_598_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_599_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_600_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_601_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_602_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_603_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_604_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_605_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_606_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_607_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_608_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_609_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_610_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_611_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_612_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_613_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_614_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_615_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_616_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_617_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_618_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_619_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_620_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_621_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_622_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_623_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_624_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_625_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_626_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_627_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_628_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_629_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_630_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_631_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_632_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_633_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_634_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_635_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_636_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_637_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_638_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_639_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_640_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_641_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_642_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_643_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_644_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_645_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_646_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_647_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_648_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_649_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_650_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_651_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_652_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_653_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_654_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_655_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_656_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_657_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_658_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_659_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_660_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_661_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_662_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_663_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_664_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_665_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_666_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_667_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_668_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_669_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_670_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_671_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_672_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_673_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_674_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_675_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_676_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_677_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_678_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_679_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_680_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_681_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_682_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_683_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_684_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_685_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_686_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_687_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_688_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_689_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_690_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_691_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_692_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_693_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_694_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_695_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_696_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_697_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_698_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_699_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[13]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[13]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_444_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_445_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_446_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_447_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_448_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_449_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_450_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_451_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_452_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_453_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_454_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_455_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_456_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_457_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_458_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_459_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_460_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_461_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_462_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_463_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_464_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_465_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_466_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_467_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_468_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_469_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_470_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_471_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_472_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_473_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_474_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_475_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_476_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_477_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_478_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_479_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_480_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_481_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_482_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_483_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_484_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_485_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_486_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_487_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_488_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_489_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_490_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_491_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_492_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_493_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_494_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_495_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_496_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_497_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_498_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_499_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_500_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_501_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_502_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_503_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_504_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_505_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_506_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_507_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_508_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_509_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_510_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_511_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_512_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_513_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_514_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_515_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_516_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_517_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_518_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_519_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_520_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_521_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_522_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_523_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_524_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_525_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_526_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_527_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_528_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_529_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_530_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_531_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_532_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_533_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_534_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_535_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_536_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_537_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_538_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_539_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_540_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_541_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_542_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_543_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_544_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_545_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_546_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_547_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_548_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_549_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_550_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_551_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_552_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_553_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_554_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_555_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_556_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_557_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_558_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_559_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_560_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_561_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_562_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_563_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_564_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_565_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_566_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_567_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_568_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_569_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_570_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_571_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_572_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_573_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_574_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_575_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_576_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_577_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_578_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_579_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_580_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_581_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_582_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_583_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_584_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_585_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_586_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_587_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_588_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_589_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_590_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_591_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_592_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_593_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_594_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_595_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_596_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_597_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_598_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_599_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_600_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_601_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_602_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_603_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_604_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_605_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_606_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_607_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_608_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_609_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_610_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_611_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_612_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_613_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_614_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_615_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_616_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_617_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_618_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_619_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_620_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_621_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_622_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_623_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_624_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_625_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_626_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_627_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_628_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_629_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_630_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_631_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_632_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_633_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_634_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_635_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_636_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_637_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_638_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_639_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_640_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_641_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_642_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_643_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_644_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_645_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_646_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_647_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_648_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_649_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_650_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_651_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_652_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_653_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_654_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_655_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_656_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_657_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_658_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_659_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_660_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_661_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_662_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_663_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_664_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_665_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_666_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_667_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_668_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_669_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_670_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_671_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_672_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_673_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_674_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_675_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_676_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_677_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_678_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_679_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_680_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_681_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_682_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_683_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_684_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_685_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_686_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_687_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_688_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_689_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_690_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_691_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_692_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_693_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_694_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_695_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_696_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_697_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_698_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_699_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_101_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_238_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_239_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_240_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_241_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_272_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_273_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_274_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_450_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_451_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_452_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_453_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_454_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_455_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_456_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_457_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_458_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_459_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_460_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_461_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_462_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_463_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_464_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_465_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_466_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_467_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_468_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_469_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_470_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_471_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_472_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_473_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_474_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_475_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_476_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_477_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_478_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_479_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_480_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_481_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_482_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_483_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_484_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_485_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_486_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_487_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_488_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_489_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_490_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_491_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_492_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_493_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_494_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_495_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_496_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_497_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_498_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_499_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_500_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_501_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_502_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_503_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_504_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_505_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_506_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_507_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_508_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_509_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_510_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_511_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_512_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_513_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_514_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_515_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_516_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_517_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_518_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_519_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_520_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_521_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_522_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_523_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_524_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_525_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_526_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_527_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_528_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_529_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_530_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_531_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_532_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_533_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_534_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_535_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_536_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_537_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_538_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_539_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_540_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_541_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_542_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_543_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_544_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_545_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_546_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_547_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_548_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_549_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_550_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_551_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_552_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_553_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_554_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_555_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_556_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_557_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_558_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_559_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_560_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_561_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_562_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_563_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_564_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_565_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_566_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_567_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_568_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_569_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_570_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_571_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_572_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_573_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_574_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_575_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_576_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_577_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_578_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_579_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_580_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_581_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_582_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_583_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_584_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_585_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_586_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_587_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_588_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_589_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_590_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_591_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_592_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_593_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_594_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_595_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_596_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_597_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_598_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_599_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_600_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_601_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_602_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_603_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_604_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_605_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_606_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_607_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_608_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_609_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_610_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_611_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_612_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_613_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_614_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_615_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_616_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_617_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_618_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_619_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_620_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_621_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_622_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_623_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_624_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_625_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_626_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_627_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_628_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_629_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_630_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_631_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_632_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_633_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_634_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_635_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_636_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_637_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_638_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_639_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_640_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_641_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_642_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_643_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_644_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_645_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_646_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_647_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_648_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_649_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_650_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_651_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_652_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_653_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_654_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_655_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_656_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_657_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_658_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_659_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_660_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_661_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_662_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_663_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_664_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_665_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_666_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_667_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_668_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_669_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_670_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_671_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_672_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_673_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_674_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_675_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_676_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_677_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_678_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_679_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_680_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_681_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_682_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_683_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_684_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_685_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_686_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_687_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_688_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_689_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_690_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_691_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_692_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_693_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_694_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_695_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_696_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_697_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_85_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_121_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_204_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_309_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_310_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_311_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_312_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_313_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_314_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_315_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_316_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_317_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_318_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_319_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_320_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_321_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_322_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_323_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_324_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_325_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_326_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_327_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_328_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_329_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_330_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_331_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_332_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_333_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_334_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_335_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_336_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_337_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_338_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_339_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_340_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_341_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_342_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_343_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_344_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_345_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_346_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_347_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_348_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_349_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_350_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_351_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_352_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_353_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_354_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_355_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_356_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_357_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_358_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_359_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_360_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_361_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_370_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_371_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_372_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_373_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_383_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_384_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_385_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_386_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_387_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_388_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_389_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_390_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_391_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_392_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_393_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_394_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_403_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_404_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_405_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_406_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_407_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_408_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_409_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_410_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_411_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_412_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_413_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_414_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_415_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_416_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_417_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_418_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_419_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_420_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_421_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_422_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_423_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_424_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_425_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_426_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_427_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_428_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_429_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_430_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_431_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_432_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_433_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_434_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_435_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_436_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_437_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_438_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_439_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_440_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_441_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_442_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_443_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_444_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_445_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_446_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_447_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_448_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_451_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_452_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_453_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_466_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_467_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_468_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_469_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_470_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_471_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_472_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_473_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_474_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_657_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_658_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_659_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_660_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_661_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_662_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_663_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_664_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_665_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_666_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_667_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_668_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_669_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_670_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_671_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_672_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_673_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_674_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_675_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_676_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_677_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_678_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_679_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_680_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_681_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_682_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_683_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_684_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_685_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_686_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_687_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_688_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_689_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_690_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_691_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_692_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_693_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_694_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_695_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_696_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_697_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_698_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_699_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_700_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_701_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_702_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_703_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_704_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_705_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_706_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_707_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_708_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_709_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_710_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_711_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_712_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_713_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_714_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_715_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_716_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_717_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_718_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_719_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_720_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_721_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_722_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_723_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_724_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_725_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_726_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_727_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_728_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_729_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_730_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_731_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_732_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_733_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_734_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_735_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_736_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_214_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_215_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_216_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_217_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_222_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_225_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_232_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_233_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_234_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_235_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_236_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_237_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_238_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_247_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_249_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_250_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_365_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_366_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_370_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_371_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_372_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_373_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_375_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_376_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_377_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_378_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_379_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_380_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_381_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_382_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_383_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_384_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_385_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_386_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_387_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_388_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_389_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_390_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_391_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_392_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_393_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_394_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_395_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_396_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_397_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_398_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_399_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_400_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_401_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_402_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_403_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_404_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_405_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_406_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_408_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_409_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_410_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_411_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_412_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_413_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_414_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_415_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_416_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_417_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_418_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_419_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_420_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_421_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_422_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_423_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_424_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_425_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_426_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_427_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_428_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_429_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_430_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_431_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_432_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_433_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_434_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_435_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_436_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_437_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_438_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_439_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_440_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_441_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_442_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_443_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_444_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_445_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_446_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_447_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_448_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_449_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_450_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_451_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_452_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_453_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_454_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_455_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_456_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_457_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_458_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_459_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_460_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_461_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_462_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_463_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_464_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_465_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_466_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_467_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_468_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_469_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_470_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_471_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_472_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_473_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_474_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_475_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_476_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_477_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_478_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_479_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_480_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_481_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_482_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_483_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_484_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_485_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_486_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_487_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_488_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_489_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_490_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_491_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_492_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_493_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_495_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_496_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_497_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_498_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_499_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_500_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_501_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_502_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_503_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_504_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_505_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_506_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_507_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_508_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_509_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_510_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_511_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_512_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_513_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_514_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_515_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_516_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_517_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_518_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_519_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_520_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_521_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_522_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_523_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_524_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_525_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_526_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_527_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_528_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_529_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_530_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_531_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_532_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_533_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_534_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_535_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_536_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_537_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_538_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_539_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_540_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_541_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_542_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_543_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_544_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_545_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_546_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_547_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_548_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_549_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_719_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_738_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_739_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_740_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_741_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_87_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_90_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_9_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_162_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_163_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_203_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_204_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_207_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_208_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_214_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_215_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_216_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_217_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_218_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_219_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_220_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_221_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_222_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_225_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_226_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_227_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_228_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_229_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_230_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_231_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_232_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_233_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_234_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_235_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_236_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_237_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_238_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_239_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_240_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_241_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_242_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_243_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_246_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_247_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_249_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_252_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_253_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_254_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_255_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_256_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_257_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_258_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_259_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_260_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_261_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_262_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_263_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_264_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_265_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_266_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_267_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_268_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_269_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_270_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_271_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_272_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_273_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_274_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_275_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_408_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_409_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_410_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_411_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_412_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_413_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_414_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_415_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_416_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_417_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_418_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_419_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_420_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_421_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_422_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_423_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_424_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_425_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_426_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_427_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_428_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_429_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_430_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_431_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_432_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_433_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_434_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_435_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_436_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_437_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_438_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_439_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_440_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_441_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_442_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_443_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_444_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_445_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_446_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_447_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_448_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_449_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_450_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_451_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_452_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_453_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_454_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_455_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_456_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_457_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_458_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_459_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_461_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_463_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_464_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_465_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_466_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_467_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_468_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_469_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_470_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_471_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_472_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_473_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_474_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_475_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_476_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_477_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_478_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_479_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_480_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_481_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_482_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_483_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_484_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_485_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_486_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_487_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_488_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_489_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_490_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_491_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_82_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_86_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_87_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_89_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_92_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_93_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_94_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_95_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_9_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_118_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_119_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_120_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_121_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_128_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_129_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_161_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_162_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_163_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_203_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_204_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_207_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_208_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_214_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_215_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_216_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_217_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_218_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_219_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_220_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_221_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_222_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_225_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_226_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_280_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_336_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_337_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_338_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_339_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_340_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_341_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_342_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_343_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_344_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_345_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_346_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_347_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_348_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_349_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_350_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_351_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_352_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_353_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_354_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_355_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_356_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_357_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_358_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_359_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_360_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_361_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_365_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_366_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_370_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_371_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_372_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_373_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_375_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_376_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_377_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_378_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_379_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_380_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_381_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_382_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_383_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_384_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_385_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_386_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_387_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_388_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_389_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_390_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_391_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_392_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_393_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_128_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_129_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_161_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_162_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_163_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_241_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_246_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_250_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_281_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_282_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_283_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_284_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_285_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_286_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_287_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_288_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_289_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_290_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_291_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_293_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_294_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_295_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_296_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_77_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_116_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_117_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_118_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_119_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_120_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_121_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_128_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_129_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_77_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_9_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_100_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_101_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_102_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_103_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_111_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_1_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_82_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_83_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_85_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_86_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_87_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_89_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_90_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_92_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_93_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_94_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_95_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_96_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_97_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_98_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_99_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_107_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_108_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_110_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_111_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_113_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_114_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_115_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_122_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_188_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_189_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_190_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_191_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_192_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_193_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_194_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_195_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_196_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_197_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_198_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_199_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_200_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_201_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_202_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_203_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_204_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_205_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_206_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_207_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_208_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_209_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_210_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_211_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_212_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_213_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_214_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_215_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_216_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_217_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_218_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_219_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_220_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_221_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_222_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_223_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_224_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_225_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_226_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_227_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_228_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_229_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_230_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_231_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_232_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_233_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_234_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_235_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_236_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_237_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_238_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_239_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_240_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_241_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_242_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_243_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_244_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_245_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_246_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_247_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_248_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_249_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_250_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_251_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_252_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_253_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_254_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_255_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_256_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_257_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_258_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_259_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_260_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_261_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_262_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_263_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_264_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_265_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_266_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_267_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_268_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_269_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_270_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_271_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_272_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_273_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_274_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_275_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_276_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_277_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_278_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_279_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_280_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_281_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_282_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_283_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_284_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_285_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_286_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_287_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_288_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_289_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_290_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_291_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_292_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_293_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_294_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_295_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_296_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_297_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_298_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_299_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_300_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_301_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_302_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_303_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_304_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_305_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_306_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_307_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_308_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_309_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_310_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_311_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_312_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_313_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_314_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_315_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal \SINE_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \SINE_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \SINE_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \SINE_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \SINE_reg[1]_i_100_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_101_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_102_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_103_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_105_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_106_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_107_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_108_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_109_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_110_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_111_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_112_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_113_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_114_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_115_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_116_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_122_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_123_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_188_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_189_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_190_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_191_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_192_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_193_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_194_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_195_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_196_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_197_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_198_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_199_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_200_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_201_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_202_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_203_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_204_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_205_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_206_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_207_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_208_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_209_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_210_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_211_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_212_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_213_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_214_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_215_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_216_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_217_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_218_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_219_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_220_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_221_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_222_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_223_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_224_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_225_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_226_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_227_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_228_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_229_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_230_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_231_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_232_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_233_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_234_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_235_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_236_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_237_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_238_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_239_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_240_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_241_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_242_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_243_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_244_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_245_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_246_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_247_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_248_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_249_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_250_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_251_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_252_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_253_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_254_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_255_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_256_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_257_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_258_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_259_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_260_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_261_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_262_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_263_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_264_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_265_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_266_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_267_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_268_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_269_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_270_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_271_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_272_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_273_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_274_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_275_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_276_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_277_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_278_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_279_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_280_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_281_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_282_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_283_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_284_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_285_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_286_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_287_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_288_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_289_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_290_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_291_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_292_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_293_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_294_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_295_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_296_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_297_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_298_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_299_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_300_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_301_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_302_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_303_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_304_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_305_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_306_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_307_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_308_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_309_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_310_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_311_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_312_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_313_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_314_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_315_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_65_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_66_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_73_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_79_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_80_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_81_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_84_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_88_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_91_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_94_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_95_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_96_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_97_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_98_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_99_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_100_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_102_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_103_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_105_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_106_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_107_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_108_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_109_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_111_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_112_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_113_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_114_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_115_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_116_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_122_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_123_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_188_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_189_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_190_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_191_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_192_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_193_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_194_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_195_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_196_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_197_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_198_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_199_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_200_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_201_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_202_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_203_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_204_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_205_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_206_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_207_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_208_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_209_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_210_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_211_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_212_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_213_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_214_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_215_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_216_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_217_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_218_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_219_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_220_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_221_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_222_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_223_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_224_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_225_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_226_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_227_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_228_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_229_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_230_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_231_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_232_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_233_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_234_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_235_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_236_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_237_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_242_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_243_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_244_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_245_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_246_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_247_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_248_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_249_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_250_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_251_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_252_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_253_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_254_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_255_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_256_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_257_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_258_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_259_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_260_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_261_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_262_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_263_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_264_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_265_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_266_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_267_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_268_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_269_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_270_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_271_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_275_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_276_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_277_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_278_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_279_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_280_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_281_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_282_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_283_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_284_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_285_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_286_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_287_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_288_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_289_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_290_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_291_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_292_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_293_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_294_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_295_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_296_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_297_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_298_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_299_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_300_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_301_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_302_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_303_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_304_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_305_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_306_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_307_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_308_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_309_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_310_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_311_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_312_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_313_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_314_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_315_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_316_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_317_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_318_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_60_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_65_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_66_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_73_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_79_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_80_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_81_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_84_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_88_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_94_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_95_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_96_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_97_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_98_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_99_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_113_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_114_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_115_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_116_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_125_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_126_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_127_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_128_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_129_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_130_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_131_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_132_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_133_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_134_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_148_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_152_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_153_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_154_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_155_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_159_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_160_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_161_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_162_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_163_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_164_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_165_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_166_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_167_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_168_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_169_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_170_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_179_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_180_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_181_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_182_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_183_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_184_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_185_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_186_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_196_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_198_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_199_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_200_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_201_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_202_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_203_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_207_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_208_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_209_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_210_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_365_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_366_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_375_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_376_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_377_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_378_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_379_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_380_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_381_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_382_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_395_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_396_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_397_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_398_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_399_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_400_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_401_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_402_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_449_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_450_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_454_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_455_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_456_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_457_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_458_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_459_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_460_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_461_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_462_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_463_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_464_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_465_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_475_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_476_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_477_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_478_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_479_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_480_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_481_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_482_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \SINE_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \SINE_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \SINE_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_59_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_60_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_66_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_140_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_141_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_142_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_143_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_144_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_145_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_146_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_147_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_150_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_151_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_154_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_155_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_160_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_161_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_162_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_163_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_172_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_173_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_174_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_175_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_188_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_189_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_194_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_195_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_203_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_204_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_205_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_206_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_207_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_208_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_218_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_219_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_220_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_221_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_226_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_227_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_228_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_229_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_230_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_231_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_239_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_240_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_241_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_242_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_243_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_244_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_245_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_246_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_31_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_407_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_48_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_494_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_49_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_50_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_51_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_56_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_57_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_58_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_59_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_65_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_73_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_80_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_81_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_84_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_88_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_156_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_157_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_161_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_172_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_173_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_244_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_245_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_24_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_250_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_251_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_26_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_460_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_462_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_51_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_56_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_79_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_91_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_40_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_41_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_46_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_47_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_48_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_49_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_55_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \SINE_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \SINE_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \SINE_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_56_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_57_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[9]_i_20_n_0\ : STD_LOGIC;
  signal \SINE_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \p_0_out_inferred__0/SINE[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_700_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_701_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_702_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_703_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_704_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_705_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_706_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_707_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_708_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_709_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_710_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_711_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_712_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_713_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_714_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_715_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_716_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_717_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_718_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_719_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_720_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_721_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_722_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_723_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_724_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_725_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_726_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_727_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_728_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_729_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_730_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_731_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_732_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_733_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_734_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_735_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_736_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_737_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_738_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_739_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_740_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_741_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_742_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_743_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_744_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_745_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_746_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_747_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_748_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_749_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_750_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_751_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_752_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_753_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_754_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_755_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_756_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_757_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_758_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_759_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_760_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_761_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_762_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_763_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_764_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_765_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_766_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_767_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_768_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_769_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_770_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_771_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_772_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_773_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_774_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_775_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_776_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_777_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_778_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_779_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_780_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_781_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_782_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_783_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_784_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_785_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_786_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_787_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_788_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_789_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_790_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_791_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_792_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_793_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_794_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_795_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_796_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_797_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_798_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_799_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_800_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_801_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_802_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_803_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_804_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_805_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_806_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_807_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_808_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_809_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_810_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_811_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_812_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_813_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_814_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_815_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_816_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_817_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_818_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_819_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_820_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_821_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_822_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_823_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_824_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_825_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_826_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_827_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_828_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_829_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_830_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_831_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_832_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_833_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_834_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_835_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_836_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_837_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_838_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_839_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_840_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_841_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_842_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_843_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_844_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_845_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_846_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_847_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_848_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_849_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_850_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_851_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_852_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_853_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_854_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_855_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_856_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_857_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_858_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_859_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_860_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_861_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_862_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_863_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_864_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_865_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_866_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_867_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_868_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_869_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_870_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_871_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_872_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_873_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_874_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_875_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_876_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_877_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_878_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_879_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_880_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_881_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_882_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_883_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_884_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_885_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_886_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_887_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_888_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_889_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_890_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_891_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_892_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_893_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_894_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_895_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_896_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_897_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_898_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_899_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_900_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_901_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_902_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_903_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_904_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_905_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_906_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_907_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_908_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_909_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_910_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_911_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_912_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_913_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_914_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_915_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_916_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_917_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_918_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_919_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_920_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_921_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_922_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_923_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_924_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_925_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_926_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_927_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_928_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_929_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_930_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_931_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_932_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_933_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_934_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_935_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_936_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_937_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_938_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_939_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_940_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_941_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_942_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_943_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_944_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_945_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_946_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_947_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_948_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_949_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_950_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_951_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_952_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_953_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_954_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[0]_i_955_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[10]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[11]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[12]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_700_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_701_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_702_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_703_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_704_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_705_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_706_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_707_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_708_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_709_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_710_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_711_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_712_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_713_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_714_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_715_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_716_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_717_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_718_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_719_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_720_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_721_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_722_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_723_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_724_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_725_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_726_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_727_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_728_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_729_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_730_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_731_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_732_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_733_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_734_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_735_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_736_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_737_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_738_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_739_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_740_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_741_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_742_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_743_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_744_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_745_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_746_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_747_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_748_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_749_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_750_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_751_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_752_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_753_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_754_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_755_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_756_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_757_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_758_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_759_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_760_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_761_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_762_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_763_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_764_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_765_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_766_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_767_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_768_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_769_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_770_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_771_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_772_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_773_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_774_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_775_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_776_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_777_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_778_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_779_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_780_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_781_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_782_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_783_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_784_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_785_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_786_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_787_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_788_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_789_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_790_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_791_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_792_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_793_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_794_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_795_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_796_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_797_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_798_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_799_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_800_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_801_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_802_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_803_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_804_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_805_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_806_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_807_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_808_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_809_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_810_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_811_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_812_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_813_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_814_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_815_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_816_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_817_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_818_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_819_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_820_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_821_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_822_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_823_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_824_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_825_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_826_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_827_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_828_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_829_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_830_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_831_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_832_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_833_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_834_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_835_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_836_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_837_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_838_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_839_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_840_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_841_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_842_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_843_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_844_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_845_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_846_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_847_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_848_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_849_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_850_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_851_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_852_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_853_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_854_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_855_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_856_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_857_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_858_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_859_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_860_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_861_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_862_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_863_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_864_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_865_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_866_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_867_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_868_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_869_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_870_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_871_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_872_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_873_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_874_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_875_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_876_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_877_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_878_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_879_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_880_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_881_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_882_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_883_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_884_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_885_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_886_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_887_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_888_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_889_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_890_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_891_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_892_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_893_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_894_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_895_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_896_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_897_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_898_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_899_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_900_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_901_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_902_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_903_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_904_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_905_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_906_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_907_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_908_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_909_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_910_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_911_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_912_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_913_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_914_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_915_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_916_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_917_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_918_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_919_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_920_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_921_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_922_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_923_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_924_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_925_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_926_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_927_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_928_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_929_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_930_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_931_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_932_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_933_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_934_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_935_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_936_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_937_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_938_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_939_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_940_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_941_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_942_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_943_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_944_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_945_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_946_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_947_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_948_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_949_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_950_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_951_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_952_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_953_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_954_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[1]_i_955_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_363_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_364_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_365_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_366_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_397_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_398_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_399_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_698_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_699_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_700_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_701_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_702_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_703_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_704_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_705_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_706_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_707_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_708_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_709_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_710_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_711_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_712_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_713_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_714_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_715_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_716_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_717_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_718_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_719_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_720_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_721_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_722_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_723_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_724_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_725_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_726_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_727_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_728_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_729_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_730_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_731_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_732_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_733_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_734_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_735_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_736_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_737_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_738_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_739_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_740_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_741_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_742_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_743_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_744_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_745_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_746_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_747_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_748_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_749_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_750_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_751_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_752_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_753_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_754_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_755_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_756_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_757_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_758_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_759_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_760_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_761_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_762_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_763_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_764_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_765_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_766_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_767_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_768_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_769_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_770_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_771_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_772_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_773_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_774_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_775_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_776_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_777_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_778_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_779_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_780_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_781_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_782_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_783_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_784_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_785_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_786_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_787_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_788_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_789_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_790_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_791_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_792_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_793_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_794_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_795_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_796_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_797_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_798_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_799_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_800_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_801_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_802_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_803_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_804_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_805_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_806_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_807_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_808_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_809_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_810_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_811_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_812_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_813_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_814_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_815_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_816_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_817_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_818_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_819_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_820_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_821_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_822_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_823_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_824_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_825_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_826_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_827_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_828_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_829_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_830_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_831_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_832_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_833_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_834_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_835_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_836_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_837_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_838_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_839_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_840_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_841_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_842_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_843_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_844_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_845_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_846_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_847_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_848_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_849_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_850_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_851_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_852_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_853_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_854_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_855_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_856_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_857_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_858_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_859_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_860_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_861_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_862_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_863_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_864_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_865_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_866_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_867_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_868_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_869_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_870_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_871_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_872_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_873_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_874_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_875_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_876_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_877_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_878_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_879_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_880_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_881_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_882_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_883_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_884_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_885_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_886_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_887_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_888_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_889_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_890_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_891_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_892_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_893_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_894_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_895_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_896_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_897_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_898_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_899_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_900_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_901_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_902_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_903_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_904_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_905_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_906_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_907_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_908_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_909_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_910_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_911_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_912_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_913_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_914_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_915_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_916_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_917_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_918_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_919_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_920_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_921_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_922_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_923_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_924_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_925_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_926_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_927_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_928_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_929_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_930_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_931_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_932_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_933_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_934_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_935_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_936_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_937_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_938_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_939_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_940_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_941_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_942_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_943_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_944_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[2]_i_945_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_237_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_238_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_247_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_248_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_249_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_250_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_251_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_252_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_253_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_254_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_274_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_275_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_276_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_278_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_279_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_280_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_281_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_298_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_299_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_300_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_491_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_492_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_493_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_494_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_495_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_496_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_497_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_498_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_499_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_500_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_501_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_502_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_515_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_516_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_517_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_520_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_521_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_522_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_523_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_524_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_525_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_526_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_527_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_528_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_529_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_530_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_531_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_532_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_533_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_534_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_535_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_536_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_537_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_538_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_539_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_540_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_541_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_542_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_543_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_544_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_545_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_546_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_547_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_548_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_549_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_550_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_551_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_552_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_553_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_554_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_555_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_556_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_557_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_558_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_559_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_560_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_561_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_562_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_563_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_564_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_565_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_566_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_567_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_568_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_569_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_570_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_579_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_580_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_581_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_582_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_583_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_584_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_585_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_586_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_587_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_596_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_597_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_598_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_599_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_600_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_601_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_602_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_603_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_606_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_607_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_608_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_609_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_610_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_611_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_612_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_613_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_614_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_615_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_616_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_617_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_618_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_619_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_620_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_621_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_622_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_623_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_624_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_625_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_626_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_627_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_628_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_629_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_630_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_631_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_632_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_633_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_634_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_635_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_636_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_637_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_638_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_639_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_640_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_641_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_642_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_643_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_644_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_645_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_646_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_647_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_648_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_649_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_650_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_651_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_652_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_653_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_654_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_655_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_656_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_737_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_738_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_739_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_740_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_741_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_742_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_743_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_744_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_745_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_746_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_747_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_748_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_749_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_750_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_751_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_752_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_753_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_754_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_755_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_756_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_757_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_758_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_759_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_760_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_761_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_762_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_763_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_764_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_765_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_766_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_767_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_768_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_769_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_770_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_771_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_772_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_773_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_774_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_775_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_776_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_777_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_778_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_779_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_780_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_781_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_782_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_783_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_784_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_785_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_786_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_787_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_788_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_789_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_790_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_791_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_792_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_793_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_794_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_795_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_796_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_797_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_798_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_799_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_800_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_801_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_802_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_803_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_804_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_805_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_806_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_807_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_808_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_809_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_810_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_811_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_812_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_813_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_814_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_815_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_816_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[3]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_251_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_252_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_253_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_254_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_264_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_265_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_266_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_270_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_277_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_278_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_279_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_280_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_291_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_292_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_294_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_295_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_296_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_305_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_309_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_310_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_313_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_314_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_315_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_316_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_550_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_551_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_552_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_553_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_554_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_555_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_556_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_557_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_558_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_559_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_560_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_561_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_562_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_563_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_564_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_565_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_566_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_567_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_568_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_569_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_570_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_571_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_572_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_573_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_574_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_575_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_576_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_577_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_578_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_579_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_580_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_581_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_582_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_583_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_584_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_585_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_586_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_587_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_588_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_589_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_590_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_591_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_592_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_593_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_594_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_595_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_596_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_597_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_598_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_599_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_600_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_601_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_602_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_603_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_604_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_605_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_606_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_607_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_608_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_609_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_610_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_611_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_612_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_613_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_614_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_615_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_616_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_617_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_618_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_620_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_621_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_622_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_623_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_624_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_625_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_626_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_627_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_628_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_629_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_630_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_631_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_632_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_633_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_634_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_635_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_636_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_637_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_638_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_639_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_640_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_641_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_642_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_643_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_644_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_645_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_646_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_647_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_648_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_649_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_650_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_651_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_652_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_653_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_654_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_655_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_656_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_657_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_658_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_659_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_660_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_661_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_662_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_663_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_664_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_665_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_666_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_667_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_668_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_669_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_670_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_671_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_672_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_673_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_674_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_675_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_676_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_677_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_678_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_679_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_680_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_681_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_682_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_683_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_684_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_685_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_686_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_687_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_688_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_689_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_690_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_691_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_692_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_693_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_694_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_696_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_697_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_698_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_699_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_700_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_701_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_702_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_703_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_704_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_705_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_706_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_707_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_708_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_709_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_710_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_711_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_712_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_713_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_714_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_715_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_716_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_717_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_718_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_720_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_721_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_722_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_723_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_724_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_725_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_726_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_727_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_728_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_729_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_730_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_731_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_732_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_733_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_734_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_735_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_736_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_737_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_742_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_743_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_744_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_745_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[4]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_276_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_277_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_278_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_279_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_280_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_281_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_291_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_292_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_294_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_295_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_296_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_298_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_299_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_300_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_305_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_309_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_310_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_311_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_312_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_313_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_314_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_315_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_350_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_351_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_354_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_356_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_359_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_361_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_362_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_363_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_364_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_365_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_366_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_370_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_376_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_377_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_380_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_381_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_382_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_383_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_384_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_385_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_386_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_387_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_388_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_389_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_391_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_392_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_393_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_396_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_397_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_398_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_399_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_400_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_401_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_402_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_403_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_404_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_405_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_406_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_407_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_492_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_493_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_494_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_495_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_496_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_497_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_498_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_499_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_500_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_501_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_502_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_503_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_504_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_505_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_506_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_507_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_508_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_509_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_510_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_511_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_512_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_513_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_514_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_515_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_516_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_517_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_518_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_519_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_520_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_521_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_522_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_523_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_524_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_525_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_526_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_527_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_528_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_529_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_530_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_531_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_532_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_533_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_535_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_536_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_537_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_539_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_540_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_541_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_542_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_543_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_544_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_545_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_546_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_547_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_548_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_549_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_550_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_551_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_552_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_553_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_554_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_555_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_556_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_557_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_558_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_559_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_560_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_561_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_562_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_563_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_564_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_565_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_566_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_567_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_568_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_569_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_570_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_571_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_572_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_573_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_574_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_575_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[5]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_237_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_238_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_239_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_240_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_241_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_242_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_243_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_244_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_245_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_246_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_247_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_249_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_250_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_251_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_252_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_253_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_254_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_255_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_257_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_258_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_259_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_260_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_261_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_262_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_264_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_265_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_266_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_270_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_271_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_273_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_274_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_275_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_276_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_277_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_278_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_279_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_281_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_285_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_286_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_291_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_294_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_295_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_296_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_298_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_299_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_300_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_305_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_309_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_310_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_311_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_312_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_313_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_314_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_315_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_316_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_394_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_395_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_396_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_397_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_398_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_399_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_400_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_401_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_402_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_403_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_404_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_405_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_406_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_407_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_408_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_409_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_410_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_411_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_412_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_413_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_414_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_415_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_416_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_417_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_418_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_419_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_420_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_421_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_422_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_423_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_424_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_425_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_426_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_427_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_428_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_429_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_430_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_431_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_432_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_433_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_434_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_435_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_436_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_437_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_438_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_439_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_440_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_441_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_442_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_443_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_444_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_445_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_446_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_447_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_448_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_449_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_450_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_451_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_219_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_220_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_221_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_222_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_224_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_226_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_227_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_228_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_229_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_230_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_231_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_232_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_233_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_234_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_235_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_236_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_237_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_238_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_239_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_240_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_242_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_243_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_244_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_245_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_247_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_248_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_249_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_251_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_252_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_253_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_254_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_255_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_257_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_258_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_259_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_260_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_261_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_262_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_264_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_265_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_266_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_267_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_268_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_269_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_270_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_271_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_273_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_274_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_275_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_276_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_277_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_278_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_279_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_280_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_298_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_299_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_300_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_305_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_309_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_310_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_311_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_312_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[8]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE[9]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_316_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_350_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_351_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_354_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_356_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_359_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_361_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_362_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_363_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_364_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_365_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_366_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_370_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_374_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_376_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_377_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_378_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_379_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_380_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_381_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_382_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_383_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_384_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_385_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_386_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_387_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_388_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_389_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_390_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_391_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_392_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_393_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_394_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_395_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_396_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_397_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_398_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_399_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_400_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_401_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_402_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_403_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_404_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_405_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_406_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_407_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_408_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_409_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_410_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_411_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_412_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_413_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_414_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_415_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_416_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_417_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_418_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_419_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_420_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_421_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_422_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_423_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_424_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_425_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_426_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_427_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_428_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_429_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_430_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_431_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_432_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_433_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_434_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_435_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_436_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_437_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_438_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_439_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_440_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_441_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_442_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_443_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_316_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_350_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_351_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_354_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_356_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_359_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_361_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_362_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_363_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_364_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_365_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_366_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_370_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_374_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_376_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_377_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_378_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_379_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_380_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_381_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_382_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_383_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_384_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_385_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_386_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_387_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_388_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_389_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_390_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_391_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_392_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_393_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_394_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_395_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_396_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_397_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_398_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_399_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_400_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_401_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_402_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_403_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_404_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_405_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_406_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_407_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_408_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_409_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_410_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_411_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_412_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_413_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_414_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_415_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_416_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_417_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_418_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_419_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_420_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_421_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_422_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_423_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_424_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_425_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_426_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_427_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_428_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_429_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_430_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_431_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_432_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_433_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_434_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_435_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_436_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_437_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_438_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_439_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_440_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_441_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_442_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_443_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_319_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_320_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_321_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_324_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_325_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_326_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_327_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_332_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_333_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_334_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_335_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_336_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_337_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_338_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_343_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_344_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_345_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_348_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_349_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_350_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_351_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_352_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_353_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_354_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_356_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_359_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_361_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_362_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_367_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_368_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_369_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_370_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_371_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_372_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_373_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_374_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_375_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_376_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_377_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_378_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_379_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_380_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_381_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_382_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_383_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_384_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_385_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_386_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_387_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_388_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_389_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_390_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_391_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_392_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_393_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_394_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_395_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_396_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_400_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_401_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_402_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_403_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_404_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_405_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_406_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_407_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_408_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_409_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_410_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_411_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_412_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_413_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_414_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_415_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_416_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_417_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_418_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_419_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_420_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_421_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_422_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_423_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_424_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_425_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_426_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_427_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_428_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_429_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_430_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_431_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_432_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_433_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_434_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_435_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_436_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_437_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_438_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_439_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_440_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_441_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_442_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_443_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_444_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_445_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_446_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_447_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_448_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_449_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_219_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_220_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_221_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_222_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_223_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_225_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_239_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_240_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_241_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_242_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_243_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_244_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_245_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_246_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_255_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_257_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_258_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_259_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_260_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_261_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_262_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_263_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_264_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_265_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_266_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_270_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_271_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_273_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_277_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_287_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_288_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_289_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_290_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_291_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_292_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_293_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_294_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_295_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_296_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_303_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_304_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_305_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_306_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_307_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_308_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_483_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_484_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_485_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_486_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_487_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_488_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_489_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_490_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_503_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_504_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_505_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_506_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_507_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_508_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_509_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_510_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_511_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_512_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_513_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_514_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_518_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_519_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_571_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_572_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_573_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_574_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_575_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_576_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_577_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_578_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_588_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_589_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_590_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_591_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_592_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_593_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_594_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_595_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_604_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_605_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_255_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_256_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_257_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_258_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_259_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_260_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_261_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_262_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_271_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_272_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_273_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_274_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_275_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_276_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_281_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_282_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_283_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_284_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_297_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_298_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_299_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_300_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_301_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_302_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_311_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_312_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_318_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_328_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_329_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_330_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_331_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_339_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_340_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_341_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_342_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_346_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_347_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_350_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_351_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_354_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_355_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_356_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_357_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_358_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_359_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_360_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_361_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_619_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_695_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[4]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_316_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_317_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_322_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_323_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_378_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_379_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_390_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_394_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_395_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_534_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_538_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[6]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[7]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[7]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[7]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[8]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[8]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[8]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[9]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[9]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/SINE_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_ACCUMULATOR_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_COS_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_COS_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_COS_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_COS_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SINE_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SINE_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[16]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__0\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__1\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__10\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__11\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__12\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__13\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__14\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__15\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__16\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__17\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__18\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__19\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__2\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__20\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__21\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__22\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__23\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__24\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__25\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__26\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__27\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__28\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__29\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__3\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__30\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__31\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__32\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__33\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__34\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__4\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__5\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__6\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__7\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__8\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__9\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]\ : label is "ACCUMULATOR_reg[20]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[20]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__0\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__1\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__10\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__11\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__12\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__13\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__14\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__15\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__16\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__17\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__18\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__19\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__2\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__20\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__21\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__22\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__23\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__24\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__25\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__26\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__27\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__28\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__29\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__3\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__30\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__31\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__32\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__33\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__4\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__5\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__6\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__7\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__8\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__9\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__0\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__1\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__10\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__11\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__12\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__2\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__3\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__4\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__5\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__6\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__7\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__8\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__9\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__0\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__1\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]\ : label is "ACCUMULATOR_reg[24]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[24]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__0\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__0\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__1\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__10\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__11\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__12\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__13\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__14\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__15\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__16\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__17\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__18\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__19\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__2\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__20\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__21\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__22\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__23\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__24\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__25\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__26\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__27\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__28\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__29\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__3\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__30\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__31\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__32\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__33\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__34\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__35\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__4\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__5\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__6\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__7\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__8\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__9\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__0\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__1\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__10\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__11\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__12\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__13\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__14\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__15\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__16\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__17\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__18\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__19\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__2\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__20\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__21\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__22\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__23\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__24\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__25\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__26\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__27\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__3\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__4\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__5\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__6\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__7\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__8\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__9\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__0\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__1\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__10\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__11\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__12\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__13\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__14\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__15\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__16\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__17\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__18\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__19\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__2\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__20\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__21\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__22\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__23\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__24\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__25\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__26\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__3\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__4\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__5\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__6\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__7\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__8\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__9\ : label is "ACCUMULATOR_reg[27]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[28]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__0\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__1\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__10\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__11\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__12\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__13\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__2\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__3\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__4\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__5\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__6\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__7\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__8\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__9\ : label is "ACCUMULATOR_reg[29]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \COS_reg[13]_i_3\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SINE[10]_i_29\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SINE[10]_i_30\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SINE[10]_i_32\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SINE[10]_i_58\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \SINE[10]_i_59\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SINE[10]_i_62\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SINE[10]_i_63\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SINE[10]_i_69\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \SINE[11]_i_20\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SINE[11]_i_21\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SINE[11]_i_32\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SINE[11]_i_43\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SINE[11]_i_44\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SINE[12]_i_22\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SINE[12]_i_23\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SINE[12]_i_24\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SINE[12]_i_25\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \SINE[4]_i_17\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SINE[4]_i_380\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SINE[4]_i_381\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SINE[4]_i_413\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SINE[4]_i_440\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SINE[4]_i_452\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SINE[4]_i_519\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SINE[4]_i_719\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SINE[5]_i_165\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SINE[5]_i_17\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SINE[5]_i_177\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SINE[5]_i_190\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SINE[5]_i_198\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SINE[5]_i_200\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SINE[5]_i_204\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SINE[5]_i_208\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SINE[5]_i_210\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SINE[5]_i_218\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SINE[5]_i_259\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SINE[5]_i_262\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SINE[5]_i_270\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SINE[5]_i_374\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \SINE[5]_i_413\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SINE[5]_i_414\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SINE[5]_i_428\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SINE[5]_i_441\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SINE[6]_i_124\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SINE[6]_i_126\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SINE[6]_i_128\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SINE[6]_i_130\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SINE[6]_i_132\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SINE[6]_i_134\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SINE[6]_i_135\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SINE[6]_i_166\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SINE[6]_i_171\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SINE[6]_i_176\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SINE[6]_i_178\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SINE[6]_i_179\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SINE[6]_i_181\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SINE[6]_i_191\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SINE[6]_i_193\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SINE[6]_i_194\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SINE[6]_i_202\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SINE[6]_i_205\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \SINE[6]_i_211\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SINE[6]_i_248\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SINE[6]_i_280\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \SINE[6]_i_292\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \SINE[6]_i_349\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SINE[6]_i_351\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SINE[6]_i_353\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SINE[6]_i_357\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SINE[6]_i_358\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \SINE[6]_i_361\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SINE[6]_i_375\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SINE[6]_i_377\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SINE[6]_i_378\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SINE[6]_i_386\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SINE[6]_i_390\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SINE[6]_i_392\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SINE[7]_i_138\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SINE[7]_i_145\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \SINE[7]_i_147\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SINE[7]_i_152\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SINE[7]_i_157\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SINE[7]_i_162\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SINE[7]_i_163\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SINE[7]_i_165\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \SINE[7]_i_169\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SINE[7]_i_171\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SINE[7]_i_174\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SINE[7]_i_179\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \SINE[7]_i_183\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SINE[7]_i_186\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SINE[7]_i_190\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SINE[7]_i_210\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \SINE[7]_i_241\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SINE[7]_i_246\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SINE[7]_i_250\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SINE[7]_i_284\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SINE[7]_i_286\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SINE[7]_i_292\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \SINE[7]_i_294\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SINE[7]_i_296\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SINE[8]_i_119\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SINE[8]_i_122\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SINE[8]_i_124\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SINE[8]_i_125\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SINE[8]_i_128\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SINE[8]_i_129\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SINE[8]_i_130\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SINE[8]_i_141\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SINE[8]_i_146\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SINE[8]_i_151\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SINE[9]_i_111\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \SINE[9]_i_126\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SINE[9]_i_35\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SINE[9]_i_39\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SINE[9]_i_81\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SINE[9]_i_82\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SINE[9]_i_83\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SINE[9]_i_84\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SINE[9]_i_86\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SINE[9]_i_87\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SINE[9]_i_89\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SINE[9]_i_90\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SINE[9]_i_95\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \SINE[9]_i_99\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[10]_i_44\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[10]_i_46\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[10]_i_47\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[10]_i_64\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[10]_i_67\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[11]_i_26\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[11]_i_27\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[11]_i_39\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[12]_i_15\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[4]_i_46\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[4]_i_554\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[4]_i_582\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[4]_i_586\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[4]_i_690\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[4]_i_718\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_278\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_284\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_290\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_297\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_298\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_300\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_304\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_306\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_308\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_310\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_386\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_46\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_498\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_551\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_559\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_570\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[5]_i_571\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_239\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_241\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_246\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_253\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_256\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_264\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_265\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_267\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_277\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_279\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_282\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_287\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_296\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_297\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_301\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_329\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_395\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_397\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_399\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_403\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_413\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_417\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_418\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_426\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_435\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_436\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_440\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[6]_i_442\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_208\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_211\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_224\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_227\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_230\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_232\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_240\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_253\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_254\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_258\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_268\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_297\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_299\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_301\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_307\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[7]_i_309\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_164\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_165\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_170\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_172\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_179\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_182\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_187\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_194\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[8]_i_195\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_108\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_114\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_115\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_116\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_118\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_120\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_121\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_129\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_66\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/SINE[9]_i_70\ : label is "soft_lutpair36";
begin
\ACCUMULATOR[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(3),
      I1 => \ACCUMULATOR_reg_n_0_[3]\,
      O => \ACCUMULATOR[0]_i_2_n_0\
    );
\ACCUMULATOR[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(2),
      I1 => \ACCUMULATOR_reg_n_0_[2]\,
      O => \ACCUMULATOR[0]_i_3_n_0\
    );
\ACCUMULATOR[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(1),
      I1 => \ACCUMULATOR_reg_n_0_[1]\,
      O => \ACCUMULATOR[0]_i_4_n_0\
    );
\ACCUMULATOR[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(0),
      I1 => \ACCUMULATOR_reg_n_0_[0]\,
      O => \ACCUMULATOR[0]_i_5_n_0\
    );
\ACCUMULATOR[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(15),
      I1 => \ACCUMULATOR_reg_n_0_[15]\,
      O => \ACCUMULATOR[12]_i_2_n_0\
    );
\ACCUMULATOR[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(14),
      I1 => \ACCUMULATOR_reg_n_0_[14]\,
      O => \ACCUMULATOR[12]_i_3_n_0\
    );
\ACCUMULATOR[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(13),
      I1 => \ACCUMULATOR_reg_n_0_[13]\,
      O => \ACCUMULATOR[12]_i_4_n_0\
    );
\ACCUMULATOR[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(12),
      I1 => \ACCUMULATOR_reg_n_0_[12]\,
      O => \ACCUMULATOR[12]_i_5_n_0\
    );
\ACCUMULATOR[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(19),
      I1 => sel(3),
      O => \ACCUMULATOR[16]_i_2_n_0\
    );
\ACCUMULATOR[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(18),
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      O => \ACCUMULATOR[16]_i_3_n_0\
    );
\ACCUMULATOR[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(17),
      I1 => sel(1),
      O => \ACCUMULATOR[16]_i_4_n_0\
    );
\ACCUMULATOR[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(16),
      I1 => sel(0),
      O => \ACCUMULATOR[16]_i_5_n_0\
    );
\ACCUMULATOR[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(23),
      I1 => sel(7),
      O => \ACCUMULATOR[20]_i_2_n_0\
    );
\ACCUMULATOR[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(22),
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      O => \ACCUMULATOR[20]_i_3_n_0\
    );
\ACCUMULATOR[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(21),
      I1 => sel(5),
      O => \ACCUMULATOR[20]_i_4_n_0\
    );
\ACCUMULATOR[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(20),
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \ACCUMULATOR[20]_i_5_n_0\
    );
\ACCUMULATOR[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(27),
      I1 => \ACCUMULATOR_reg[27]_rep_n_0\,
      O => \ACCUMULATOR[24]_i_2_n_0\
    );
\ACCUMULATOR[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(26),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      O => \ACCUMULATOR[24]_i_3_n_0\
    );
\ACCUMULATOR[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(25),
      I1 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \ACCUMULATOR[24]_i_4_n_0\
    );
\ACCUMULATOR[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(24),
      I1 => sel(8),
      O => \ACCUMULATOR[24]_i_5_n_0\
    );
\ACCUMULATOR[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(31),
      I1 => p_0_in(1),
      O => \ACCUMULATOR[28]_i_2_n_0\
    );
\ACCUMULATOR[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(30),
      I1 => p_0_in(0),
      O => \ACCUMULATOR[28]_i_3_n_0\
    );
\ACCUMULATOR[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(29),
      I1 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      O => \ACCUMULATOR[28]_i_4_n_0\
    );
\ACCUMULATOR[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(28),
      I1 => sel(12),
      O => \ACCUMULATOR[28]_i_5_n_0\
    );
\ACCUMULATOR[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(7),
      I1 => \ACCUMULATOR_reg_n_0_[7]\,
      O => \ACCUMULATOR[4]_i_2_n_0\
    );
\ACCUMULATOR[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(6),
      I1 => \ACCUMULATOR_reg_n_0_[6]\,
      O => \ACCUMULATOR[4]_i_3_n_0\
    );
\ACCUMULATOR[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(5),
      I1 => \ACCUMULATOR_reg_n_0_[5]\,
      O => \ACCUMULATOR[4]_i_4_n_0\
    );
\ACCUMULATOR[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(4),
      I1 => \ACCUMULATOR_reg_n_0_[4]\,
      O => \ACCUMULATOR[4]_i_5_n_0\
    );
\ACCUMULATOR[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(11),
      I1 => \ACCUMULATOR_reg_n_0_[11]\,
      O => \ACCUMULATOR[8]_i_2_n_0\
    );
\ACCUMULATOR[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(10),
      I1 => \ACCUMULATOR_reg_n_0_[10]\,
      O => \ACCUMULATOR[8]_i_3_n_0\
    );
\ACCUMULATOR[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(9),
      I1 => \ACCUMULATOR_reg_n_0_[9]\,
      O => \ACCUMULATOR[8]_i_4_n_0\
    );
\ACCUMULATOR[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(8),
      I1 => \ACCUMULATOR_reg_n_0_[8]\,
      O => \ACCUMULATOR[8]_i_5_n_0\
    );
\ACCUMULATOR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[0]\
    );
\ACCUMULATOR_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACCUMULATOR_reg[0]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[0]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[0]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(3 downto 0),
      O(3) => \ACCUMULATOR_reg[0]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[0]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[0]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[0]_i_1_n_7\,
      S(3) => \ACCUMULATOR[0]_i_2_n_0\,
      S(2) => \ACCUMULATOR[0]_i_3_n_0\,
      S(1) => \ACCUMULATOR[0]_i_4_n_0\,
      S(0) => \ACCUMULATOR[0]_i_5_n_0\
    );
\ACCUMULATOR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[10]\
    );
\ACCUMULATOR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[11]\
    );
\ACCUMULATOR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[12]\
    );
\ACCUMULATOR_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[8]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[12]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[12]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[12]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(15 downto 12),
      O(3) => \ACCUMULATOR_reg[12]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[12]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[12]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[12]_i_1_n_7\,
      S(3) => \ACCUMULATOR[12]_i_2_n_0\,
      S(2) => \ACCUMULATOR[12]_i_3_n_0\,
      S(1) => \ACCUMULATOR[12]_i_4_n_0\,
      S(0) => \ACCUMULATOR[12]_i_5_n_0\
    );
\ACCUMULATOR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[13]\
    );
\ACCUMULATOR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[14]\
    );
\ACCUMULATOR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[15]\
    );
\ACCUMULATOR_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_7\,
      Q => sel(0)
    );
\ACCUMULATOR_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[12]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[16]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[16]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[16]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(19 downto 16),
      O(3) => \ACCUMULATOR_reg[16]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[16]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[16]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[16]_i_1_n_7\,
      S(3) => \ACCUMULATOR[16]_i_2_n_0\,
      S(2) => \ACCUMULATOR[16]_i_3_n_0\,
      S(1) => \ACCUMULATOR[16]_i_4_n_0\,
      S(0) => \ACCUMULATOR[16]_i_5_n_0\
    );
\ACCUMULATOR_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_6\,
      Q => sel(1)
    );
\ACCUMULATOR_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => sel(2)
    );
\ACCUMULATOR_reg[18]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep_n_0\
    );
\ACCUMULATOR_reg[18]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__0_n_0\
    );
\ACCUMULATOR_reg[18]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__1_n_0\
    );
\ACCUMULATOR_reg[18]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__10_n_0\
    );
\ACCUMULATOR_reg[18]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__11_n_0\
    );
\ACCUMULATOR_reg[18]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__12_n_0\
    );
\ACCUMULATOR_reg[18]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__13_n_0\
    );
\ACCUMULATOR_reg[18]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__14_n_0\
    );
\ACCUMULATOR_reg[18]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__15_n_0\
    );
\ACCUMULATOR_reg[18]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__16_n_0\
    );
\ACCUMULATOR_reg[18]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__17_n_0\
    );
\ACCUMULATOR_reg[18]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__18_n_0\
    );
\ACCUMULATOR_reg[18]_rep__19\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__19_n_0\
    );
\ACCUMULATOR_reg[18]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__2_n_0\
    );
\ACCUMULATOR_reg[18]_rep__20\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__20_n_0\
    );
\ACCUMULATOR_reg[18]_rep__21\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__21_n_0\
    );
\ACCUMULATOR_reg[18]_rep__22\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__22_n_0\
    );
\ACCUMULATOR_reg[18]_rep__23\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__23_n_0\
    );
\ACCUMULATOR_reg[18]_rep__24\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__24_n_0\
    );
\ACCUMULATOR_reg[18]_rep__25\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__25_n_0\
    );
\ACCUMULATOR_reg[18]_rep__26\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__26_n_0\
    );
\ACCUMULATOR_reg[18]_rep__27\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__27_n_0\
    );
\ACCUMULATOR_reg[18]_rep__28\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__28_n_0\
    );
\ACCUMULATOR_reg[18]_rep__29\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__29_n_0\
    );
\ACCUMULATOR_reg[18]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__3_n_0\
    );
\ACCUMULATOR_reg[18]_rep__30\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__30_n_0\
    );
\ACCUMULATOR_reg[18]_rep__31\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__31_n_0\
    );
\ACCUMULATOR_reg[18]_rep__32\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__32_n_0\
    );
\ACCUMULATOR_reg[18]_rep__33\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__33_n_0\
    );
\ACCUMULATOR_reg[18]_rep__34\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__34_n_0\
    );
\ACCUMULATOR_reg[18]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__4_n_0\
    );
\ACCUMULATOR_reg[18]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__5_n_0\
    );
\ACCUMULATOR_reg[18]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__6_n_0\
    );
\ACCUMULATOR_reg[18]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__7_n_0\
    );
\ACCUMULATOR_reg[18]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__8_n_0\
    );
\ACCUMULATOR_reg[18]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__9_n_0\
    );
\ACCUMULATOR_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => sel(3)
    );
\ACCUMULATOR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[1]\
    );
\ACCUMULATOR_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => sel(4)
    );
\ACCUMULATOR_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[16]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[20]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[20]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[20]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(23 downto 20),
      O(3) => \ACCUMULATOR_reg[20]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[20]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[20]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[20]_i_1_n_7\,
      S(3) => \ACCUMULATOR[20]_i_2_n_0\,
      S(2) => \ACCUMULATOR[20]_i_3_n_0\,
      S(1) => \ACCUMULATOR[20]_i_4_n_0\,
      S(0) => \ACCUMULATOR[20]_i_5_n_0\
    );
\ACCUMULATOR_reg[20]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep_n_0\
    );
\ACCUMULATOR_reg[20]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__0_n_0\
    );
\ACCUMULATOR_reg[20]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__1_n_0\
    );
\ACCUMULATOR_reg[20]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__10_n_0\
    );
\ACCUMULATOR_reg[20]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__11_n_0\
    );
\ACCUMULATOR_reg[20]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__12_n_0\
    );
\ACCUMULATOR_reg[20]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__13_n_0\
    );
\ACCUMULATOR_reg[20]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__14_n_0\
    );
\ACCUMULATOR_reg[20]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__15_n_0\
    );
\ACCUMULATOR_reg[20]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__16_n_0\
    );
\ACCUMULATOR_reg[20]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__17_n_0\
    );
\ACCUMULATOR_reg[20]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__18_n_0\
    );
\ACCUMULATOR_reg[20]_rep__19\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__19_n_0\
    );
\ACCUMULATOR_reg[20]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__2_n_0\
    );
\ACCUMULATOR_reg[20]_rep__20\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__20_n_0\
    );
\ACCUMULATOR_reg[20]_rep__21\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__21_n_0\
    );
\ACCUMULATOR_reg[20]_rep__22\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__22_n_0\
    );
\ACCUMULATOR_reg[20]_rep__23\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__23_n_0\
    );
\ACCUMULATOR_reg[20]_rep__24\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__24_n_0\
    );
\ACCUMULATOR_reg[20]_rep__25\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__25_n_0\
    );
\ACCUMULATOR_reg[20]_rep__26\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__26_n_0\
    );
\ACCUMULATOR_reg[20]_rep__27\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__27_n_0\
    );
\ACCUMULATOR_reg[20]_rep__28\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__28_n_0\
    );
\ACCUMULATOR_reg[20]_rep__29\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__29_n_0\
    );
\ACCUMULATOR_reg[20]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__3_n_0\
    );
\ACCUMULATOR_reg[20]_rep__30\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__30_n_0\
    );
\ACCUMULATOR_reg[20]_rep__31\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__31_n_0\
    );
\ACCUMULATOR_reg[20]_rep__32\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__32_n_0\
    );
\ACCUMULATOR_reg[20]_rep__33\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__33_n_0\
    );
\ACCUMULATOR_reg[20]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__4_n_0\
    );
\ACCUMULATOR_reg[20]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__5_n_0\
    );
\ACCUMULATOR_reg[20]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__6_n_0\
    );
\ACCUMULATOR_reg[20]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__7_n_0\
    );
\ACCUMULATOR_reg[20]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__8_n_0\
    );
\ACCUMULATOR_reg[20]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__9_n_0\
    );
\ACCUMULATOR_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => sel(5)
    );
\ACCUMULATOR_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => sel(6)
    );
\ACCUMULATOR_reg[22]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\ACCUMULATOR_reg[22]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\ACCUMULATOR_reg[22]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\ACCUMULATOR_reg[22]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__10_n_0\
    );
\ACCUMULATOR_reg[22]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__11_n_0\
    );
\ACCUMULATOR_reg[22]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__12_n_0\
    );
\ACCUMULATOR_reg[22]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\ACCUMULATOR_reg[22]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\ACCUMULATOR_reg[22]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\ACCUMULATOR_reg[22]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__5_n_0\
    );
\ACCUMULATOR_reg[22]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\ACCUMULATOR_reg[22]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\ACCUMULATOR_reg[22]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\ACCUMULATOR_reg[22]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__9_n_0\
    );
\ACCUMULATOR_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => sel(7)
    );
\ACCUMULATOR_reg[23]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\ACCUMULATOR_reg[23]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\ACCUMULATOR_reg[23]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\ACCUMULATOR_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => sel(8)
    );
\ACCUMULATOR_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[20]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[24]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[24]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[24]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(27 downto 24),
      O(3) => \ACCUMULATOR_reg[24]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[24]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[24]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[24]_i_1_n_7\,
      S(3) => \ACCUMULATOR[24]_i_2_n_0\,
      S(2) => \ACCUMULATOR[24]_i_3_n_0\,
      S(1) => \ACCUMULATOR[24]_i_4_n_0\,
      S(0) => \ACCUMULATOR[24]_i_5_n_0\
    );
\ACCUMULATOR_reg[24]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep_n_0\
    );
\ACCUMULATOR_reg[24]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\ACCUMULATOR_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => sel(9)
    );
\ACCUMULATOR_reg[25]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\ACCUMULATOR_reg[25]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\ACCUMULATOR_reg[25]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\ACCUMULATOR_reg[25]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__10_n_0\
    );
\ACCUMULATOR_reg[25]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__11_n_0\
    );
\ACCUMULATOR_reg[25]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__12_n_0\
    );
\ACCUMULATOR_reg[25]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__13_n_0\
    );
\ACCUMULATOR_reg[25]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__14_n_0\
    );
\ACCUMULATOR_reg[25]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__15_n_0\
    );
\ACCUMULATOR_reg[25]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__16_n_0\
    );
\ACCUMULATOR_reg[25]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__17_n_0\
    );
\ACCUMULATOR_reg[25]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__18_n_0\
    );
\ACCUMULATOR_reg[25]_rep__19\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__19_n_0\
    );
\ACCUMULATOR_reg[25]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__2_n_0\
    );
\ACCUMULATOR_reg[25]_rep__20\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__20_n_0\
    );
\ACCUMULATOR_reg[25]_rep__21\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__21_n_0\
    );
\ACCUMULATOR_reg[25]_rep__22\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__22_n_0\
    );
\ACCUMULATOR_reg[25]_rep__23\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__23_n_0\
    );
\ACCUMULATOR_reg[25]_rep__24\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__24_n_0\
    );
\ACCUMULATOR_reg[25]_rep__25\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__25_n_0\
    );
\ACCUMULATOR_reg[25]_rep__26\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__26_n_0\
    );
\ACCUMULATOR_reg[25]_rep__27\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__27_n_0\
    );
\ACCUMULATOR_reg[25]_rep__28\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__28_n_0\
    );
\ACCUMULATOR_reg[25]_rep__29\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__29_n_0\
    );
\ACCUMULATOR_reg[25]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__3_n_0\
    );
\ACCUMULATOR_reg[25]_rep__30\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__30_n_0\
    );
\ACCUMULATOR_reg[25]_rep__31\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__31_n_0\
    );
\ACCUMULATOR_reg[25]_rep__32\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__32_n_0\
    );
\ACCUMULATOR_reg[25]_rep__33\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__33_n_0\
    );
\ACCUMULATOR_reg[25]_rep__34\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__34_n_0\
    );
\ACCUMULATOR_reg[25]_rep__35\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__35_n_0\
    );
\ACCUMULATOR_reg[25]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__4_n_0\
    );
\ACCUMULATOR_reg[25]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__5_n_0\
    );
\ACCUMULATOR_reg[25]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__6_n_0\
    );
\ACCUMULATOR_reg[25]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__7_n_0\
    );
\ACCUMULATOR_reg[25]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__8_n_0\
    );
\ACCUMULATOR_reg[25]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__9_n_0\
    );
\ACCUMULATOR_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => sel(10)
    );
\ACCUMULATOR_reg[26]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\ACCUMULATOR_reg[26]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__0_n_0\
    );
\ACCUMULATOR_reg[26]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__1_n_0\
    );
\ACCUMULATOR_reg[26]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__10_n_0\
    );
\ACCUMULATOR_reg[26]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__11_n_0\
    );
\ACCUMULATOR_reg[26]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__12_n_0\
    );
\ACCUMULATOR_reg[26]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__13_n_0\
    );
\ACCUMULATOR_reg[26]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__14_n_0\
    );
\ACCUMULATOR_reg[26]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__15_n_0\
    );
\ACCUMULATOR_reg[26]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__16_n_0\
    );
\ACCUMULATOR_reg[26]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__17_n_0\
    );
\ACCUMULATOR_reg[26]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__18_n_0\
    );
\ACCUMULATOR_reg[26]_rep__19\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__19_n_0\
    );
\ACCUMULATOR_reg[26]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__2_n_0\
    );
\ACCUMULATOR_reg[26]_rep__20\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__20_n_0\
    );
\ACCUMULATOR_reg[26]_rep__21\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__21_n_0\
    );
\ACCUMULATOR_reg[26]_rep__22\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__22_n_0\
    );
\ACCUMULATOR_reg[26]_rep__23\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__23_n_0\
    );
\ACCUMULATOR_reg[26]_rep__24\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__24_n_0\
    );
\ACCUMULATOR_reg[26]_rep__25\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__25_n_0\
    );
\ACCUMULATOR_reg[26]_rep__26\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__26_n_0\
    );
\ACCUMULATOR_reg[26]_rep__27\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__27_n_0\
    );
\ACCUMULATOR_reg[26]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__3_n_0\
    );
\ACCUMULATOR_reg[26]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__4_n_0\
    );
\ACCUMULATOR_reg[26]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__5_n_0\
    );
\ACCUMULATOR_reg[26]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__6_n_0\
    );
\ACCUMULATOR_reg[26]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__7_n_0\
    );
\ACCUMULATOR_reg[26]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__8_n_0\
    );
\ACCUMULATOR_reg[26]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__9_n_0\
    );
\ACCUMULATOR_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => sel(11)
    );
\ACCUMULATOR_reg[27]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep_n_0\
    );
\ACCUMULATOR_reg[27]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__0_n_0\
    );
\ACCUMULATOR_reg[27]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__1_n_0\
    );
\ACCUMULATOR_reg[27]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__10_n_0\
    );
\ACCUMULATOR_reg[27]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__11_n_0\
    );
\ACCUMULATOR_reg[27]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__12_n_0\
    );
\ACCUMULATOR_reg[27]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__13_n_0\
    );
\ACCUMULATOR_reg[27]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__14_n_0\
    );
\ACCUMULATOR_reg[27]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__15_n_0\
    );
\ACCUMULATOR_reg[27]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__16_n_0\
    );
\ACCUMULATOR_reg[27]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__17_n_0\
    );
\ACCUMULATOR_reg[27]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__18_n_0\
    );
\ACCUMULATOR_reg[27]_rep__19\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__19_n_0\
    );
\ACCUMULATOR_reg[27]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__2_n_0\
    );
\ACCUMULATOR_reg[27]_rep__20\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__20_n_0\
    );
\ACCUMULATOR_reg[27]_rep__21\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__21_n_0\
    );
\ACCUMULATOR_reg[27]_rep__22\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__22_n_0\
    );
\ACCUMULATOR_reg[27]_rep__23\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__23_n_0\
    );
\ACCUMULATOR_reg[27]_rep__24\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__24_n_0\
    );
\ACCUMULATOR_reg[27]_rep__25\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__25_n_0\
    );
\ACCUMULATOR_reg[27]_rep__26\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__26_n_0\
    );
\ACCUMULATOR_reg[27]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__3_n_0\
    );
\ACCUMULATOR_reg[27]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__4_n_0\
    );
\ACCUMULATOR_reg[27]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__5_n_0\
    );
\ACCUMULATOR_reg[27]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__6_n_0\
    );
\ACCUMULATOR_reg[27]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__7_n_0\
    );
\ACCUMULATOR_reg[27]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__8_n_0\
    );
\ACCUMULATOR_reg[27]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__9_n_0\
    );
\ACCUMULATOR_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_7\,
      Q => sel(12)
    );
\ACCUMULATOR_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[24]_i_1_n_0\,
      CO(3) => \NLW_ACCUMULATOR_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ACCUMULATOR_reg[28]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[28]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => FREQ_WORD(30 downto 28),
      O(3) => \ACCUMULATOR_reg[28]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[28]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[28]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[28]_i_1_n_7\,
      S(3) => \ACCUMULATOR[28]_i_2_n_0\,
      S(2) => \ACCUMULATOR[28]_i_3_n_0\,
      S(1) => \ACCUMULATOR[28]_i_4_n_0\,
      S(0) => \ACCUMULATOR[28]_i_5_n_0\
    );
\ACCUMULATOR_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => sel(13)
    );
\ACCUMULATOR_reg[29]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\ACCUMULATOR_reg[29]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\ACCUMULATOR_reg[29]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\ACCUMULATOR_reg[29]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__10_n_0\
    );
\ACCUMULATOR_reg[29]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__11_n_0\
    );
\ACCUMULATOR_reg[29]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__12_n_0\
    );
\ACCUMULATOR_reg[29]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__13_n_0\
    );
\ACCUMULATOR_reg[29]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\ACCUMULATOR_reg[29]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\ACCUMULATOR_reg[29]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\ACCUMULATOR_reg[29]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\ACCUMULATOR_reg[29]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\ACCUMULATOR_reg[29]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\ACCUMULATOR_reg[29]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\ACCUMULATOR_reg[29]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\ACCUMULATOR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[2]\
    );
\ACCUMULATOR_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_5\,
      Q => p_0_in(0)
    );
\ACCUMULATOR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => p_0_in(1)
    );
\ACCUMULATOR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[3]\
    );
\ACCUMULATOR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[4]\
    );
\ACCUMULATOR_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[0]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[4]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[4]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[4]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(7 downto 4),
      O(3) => \ACCUMULATOR_reg[4]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[4]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[4]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[4]_i_1_n_7\,
      S(3) => \ACCUMULATOR[4]_i_2_n_0\,
      S(2) => \ACCUMULATOR[4]_i_3_n_0\,
      S(1) => \ACCUMULATOR[4]_i_4_n_0\,
      S(0) => \ACCUMULATOR[4]_i_5_n_0\
    );
\ACCUMULATOR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[5]\
    );
\ACCUMULATOR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[6]\
    );
\ACCUMULATOR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[7]\
    );
\ACCUMULATOR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[8]\
    );
\ACCUMULATOR_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[4]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[8]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[8]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[8]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(11 downto 8),
      O(3) => \ACCUMULATOR_reg[8]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[8]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[8]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[8]_i_1_n_7\,
      S(3) => \ACCUMULATOR[8]_i_2_n_0\,
      S(2) => \ACCUMULATOR[8]_i_3_n_0\,
      S(1) => \ACCUMULATOR[8]_i_4_n_0\,
      S(0) => \ACCUMULATOR[8]_i_5_n_0\
    );
\ACCUMULATOR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[9]\
    );
\COS[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \p_0_out_inferred__0/SINE[0]_i_3_n_0\,
      I2 => \COS_reg[3]_i_2_n_7\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[0]_i_1_n_0\
    );
\COS[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(10),
      I1 => \p_0_out_inferred__0/SINE[10]_i_3_n_0\,
      I2 => \COS_reg[11]_i_2_n_5\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[10]_i_1_n_0\
    );
\COS[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(11),
      I1 => \p_0_out_inferred__0/SINE[11]_i_3_n_0\,
      I2 => \COS_reg[11]_i_2_n_4\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[11]_i_1_n_0\
    );
\COS[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(11),
      I1 => \p_0_out_inferred__0/SINE[11]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[11]_i_3_n_0\
    );
\COS[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(10),
      I1 => \p_0_out_inferred__0/SINE[10]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[11]_i_4_n_0\
    );
\COS[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(9),
      I1 => \p_0_out_inferred__0/SINE[9]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[11]_i_5_n_0\
    );
\COS[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(8),
      I1 => \p_0_out_inferred__0/SINE_reg[8]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[11]_i_6_n_0\
    );
\COS[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(12),
      I1 => \p_0_out_inferred__0/SINE[12]_i_3_n_0\,
      I2 => \COS_reg[13]_i_2_n_7\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[12]_i_1_n_0\
    );
\COS[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \COS_reg[13]_i_2_n_2\,
      I1 => \COS_reg[13]_i_3_n_5\,
      O => \COS[13]_i_1_n_0\
    );
\COS[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(12),
      I1 => \p_0_out_inferred__0/SINE[12]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[13]_i_4_n_0\
    );
\COS[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(0),
      O => \COS[13]_i_5_n_0\
    );
\COS[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(1),
      I1 => \p_0_out_inferred__0/SINE[1]_i_3_n_0\,
      I2 => \COS_reg[3]_i_2_n_6\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[1]_i_1_n_0\
    );
\COS[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(2),
      I1 => \p_0_out_inferred__0/SINE[2]_i_3_n_0\,
      I2 => \COS_reg[3]_i_2_n_5\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[2]_i_1_n_0\
    );
\COS[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(3),
      I1 => \p_0_out_inferred__0/SINE[3]_i_3_n_0\,
      I2 => \COS_reg[3]_i_2_n_4\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[3]_i_1_n_0\
    );
\COS[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(3),
      I1 => \p_0_out_inferred__0/SINE[3]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[3]_i_3_n_0\
    );
\COS[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(2),
      I1 => \p_0_out_inferred__0/SINE[2]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[3]_i_4_n_0\
    );
\COS[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(1),
      I1 => \p_0_out_inferred__0/SINE[1]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[3]_i_5_n_0\
    );
\COS[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \p_0_out_inferred__0/SINE[0]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[3]_i_6_n_0\
    );
\COS[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(4),
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_3_n_0\,
      I2 => \COS_reg[7]_i_2_n_7\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[4]_i_1_n_0\
    );
\COS[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(5),
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_3_n_0\,
      I2 => \COS_reg[7]_i_2_n_6\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[5]_i_1_n_0\
    );
\COS[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(6),
      I1 => \p_0_out_inferred__0/SINE[6]_i_3_n_0\,
      I2 => \COS_reg[7]_i_2_n_5\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[6]_i_1_n_0\
    );
\COS[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(7),
      I1 => \p_0_out_inferred__0/SINE[7]_i_3_n_0\,
      I2 => \COS_reg[7]_i_2_n_4\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[7]_i_1_n_0\
    );
\COS[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(7),
      I1 => \p_0_out_inferred__0/SINE[7]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[7]_i_3_n_0\
    );
\COS[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(6),
      I1 => \p_0_out_inferred__0/SINE[6]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[7]_i_4_n_0\
    );
\COS[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(5),
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[7]_i_5_n_0\
    );
\COS[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(4),
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_3_n_0\,
      I2 => \COS_reg[13]_i_3_n_6\,
      O => \COS[7]_i_6_n_0\
    );
\COS[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(8),
      I1 => \p_0_out_inferred__0/SINE_reg[8]_i_3_n_0\,
      I2 => \COS_reg[11]_i_2_n_7\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[8]_i_1_n_0\
    );
\COS[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(9),
      I1 => \p_0_out_inferred__0/SINE[9]_i_3_n_0\,
      I2 => \COS_reg[11]_i_2_n_6\,
      I3 => \COS_reg[13]_i_3_n_5\,
      I4 => \COS_reg[13]_i_3_n_6\,
      O => \COS[9]_i_1_n_0\
    );
\COS_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[0]_i_1_n_0\,
      Q => COS_WAVE(0)
    );
\COS_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[10]_i_1_n_0\,
      Q => COS_WAVE(10)
    );
\COS_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[11]_i_1_n_0\,
      Q => COS_WAVE(11)
    );
\COS_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COS_reg[7]_i_2_n_0\,
      CO(3) => \COS_reg[11]_i_2_n_0\,
      CO(2) => \COS_reg[11]_i_2_n_1\,
      CO(1) => \COS_reg[11]_i_2_n_2\,
      CO(0) => \COS_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COS_reg[11]_i_2_n_4\,
      O(2) => \COS_reg[11]_i_2_n_5\,
      O(1) => \COS_reg[11]_i_2_n_6\,
      O(0) => \COS_reg[11]_i_2_n_7\,
      S(3) => \COS[11]_i_3_n_0\,
      S(2) => \COS[11]_i_4_n_0\,
      S(1) => \COS[11]_i_5_n_0\,
      S(0) => \COS[11]_i_6_n_0\
    );
\COS_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[12]_i_1_n_0\,
      Q => COS_WAVE(12)
    );
\COS_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[13]_i_1_n_0\,
      Q => COS_WAVE(13)
    );
\COS_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COS_reg[11]_i_2_n_0\,
      CO(3 downto 2) => \NLW_COS_reg[13]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \COS_reg[13]_i_2_n_2\,
      CO(0) => \NLW_COS_reg[13]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_COS_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \COS_reg[13]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \COS[13]_i_4_n_0\
    );
\COS_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_COS_reg[13]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \COS_reg[13]_i_3_n_2\,
      CO(0) => \COS_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in(0),
      DI(0) => '0',
      O(3) => \NLW_COS_reg[13]_i_3_O_UNCONNECTED\(3),
      O(2) => \COS_reg[13]_i_3_n_5\,
      O(1) => \COS_reg[13]_i_3_n_6\,
      O(0) => \NLW_COS_reg[13]_i_3_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => p_0_in(1),
      S(1) => \COS[13]_i_5_n_0\,
      S(0) => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\COS_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[1]_i_1_n_0\,
      Q => COS_WAVE(1)
    );
\COS_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[2]_i_1_n_0\,
      Q => COS_WAVE(2)
    );
\COS_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[3]_i_1_n_0\,
      Q => COS_WAVE(3)
    );
\COS_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \COS_reg[3]_i_2_n_0\,
      CO(2) => \COS_reg[3]_i_2_n_1\,
      CO(1) => \COS_reg[3]_i_2_n_2\,
      CO(0) => \COS_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \COS_reg[3]_i_2_n_4\,
      O(2) => \COS_reg[3]_i_2_n_5\,
      O(1) => \COS_reg[3]_i_2_n_6\,
      O(0) => \COS_reg[3]_i_2_n_7\,
      S(3) => \COS[3]_i_3_n_0\,
      S(2) => \COS[3]_i_4_n_0\,
      S(1) => \COS[3]_i_5_n_0\,
      S(0) => \COS[3]_i_6_n_0\
    );
\COS_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[4]_i_1_n_0\,
      Q => COS_WAVE(4)
    );
\COS_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[5]_i_1_n_0\,
      Q => COS_WAVE(5)
    );
\COS_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[6]_i_1_n_0\,
      Q => COS_WAVE(6)
    );
\COS_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[7]_i_1_n_0\,
      Q => COS_WAVE(7)
    );
\COS_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COS_reg[3]_i_2_n_0\,
      CO(3) => \COS_reg[7]_i_2_n_0\,
      CO(2) => \COS_reg[7]_i_2_n_1\,
      CO(1) => \COS_reg[7]_i_2_n_2\,
      CO(0) => \COS_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COS_reg[7]_i_2_n_4\,
      O(2) => \COS_reg[7]_i_2_n_5\,
      O(1) => \COS_reg[7]_i_2_n_6\,
      O(0) => \COS_reg[7]_i_2_n_7\,
      S(3) => \COS[7]_i_3_n_0\,
      S(2) => \COS[7]_i_4_n_0\,
      S(1) => \COS[7]_i_5_n_0\,
      S(0) => \COS[7]_i_6_n_0\
    );
\COS_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[8]_i_1_n_0\,
      Q => COS_WAVE(8)
    );
\COS_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \COS[9]_i_1_n_0\,
      Q => COS_WAVE(9)
    );
\SINE[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \p_0_out_inferred__0/SINE[0]_i_3_n_0\,
      I2 => p_0_in1_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[0]_i_1_n_0\
    );
\SINE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_4_n_0\,
      I1 => \SINE_reg[0]_i_5_n_0\,
      I2 => sel(0),
      I3 => \SINE_reg[0]_i_6_n_0\,
      I4 => sel(1),
      I5 => \SINE_reg[0]_i_7_n_0\,
      O => p_0_out(0)
    );
\SINE[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_60_n_0\,
      I1 => \SINE_reg[0]_i_61_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_62_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_63_n_0\,
      O => \SINE[0]_i_28_n_0\
    );
\SINE[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_64_n_0\,
      I1 => \SINE_reg[0]_i_65_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_67_n_0\,
      O => \SINE[0]_i_29_n_0\
    );
\SINE[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_68_n_0\,
      I1 => \SINE_reg[0]_i_69_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_70_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_71_n_0\,
      O => \SINE[0]_i_30_n_0\
    );
\SINE[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_72_n_0\,
      I1 => \SINE_reg[0]_i_73_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_74_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_75_n_0\,
      O => \SINE[0]_i_31_n_0\
    );
\SINE[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_76_n_0\,
      I1 => \SINE_reg[0]_i_77_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_78_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_79_n_0\,
      O => \SINE[0]_i_32_n_0\
    );
\SINE[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_80_n_0\,
      I1 => \SINE_reg[0]_i_81_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_83_n_0\,
      O => \SINE[0]_i_33_n_0\
    );
\SINE[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_84_n_0\,
      I1 => \SINE_reg[0]_i_85_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_86_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_87_n_0\,
      O => \SINE[0]_i_34_n_0\
    );
\SINE[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_88_n_0\,
      I1 => \SINE_reg[0]_i_89_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_90_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_91_n_0\,
      O => \SINE[0]_i_35_n_0\
    );
\SINE[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_92_n_0\,
      I1 => \SINE_reg[0]_i_93_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_94_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_95_n_0\,
      O => \SINE[0]_i_36_n_0\
    );
\SINE[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_96_n_0\,
      I1 => \SINE_reg[0]_i_97_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_98_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_99_n_0\,
      O => \SINE[0]_i_37_n_0\
    );
\SINE[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_100_n_0\,
      I1 => \SINE_reg[0]_i_101_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_102_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_103_n_0\,
      O => \SINE[0]_i_38_n_0\
    );
\SINE[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_104_n_0\,
      I1 => \SINE_reg[0]_i_105_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_106_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_107_n_0\,
      O => \SINE[0]_i_39_n_0\
    );
\SINE[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_108_n_0\,
      I1 => \SINE_reg[0]_i_109_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_110_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_111_n_0\,
      O => \SINE[0]_i_40_n_0\
    );
\SINE[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_112_n_0\,
      I1 => \SINE_reg[0]_i_113_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_114_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_115_n_0\,
      O => \SINE[0]_i_41_n_0\
    );
\SINE[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_116_n_0\,
      I1 => \SINE_reg[0]_i_117_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_118_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_119_n_0\,
      O => \SINE[0]_i_42_n_0\
    );
\SINE[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_120_n_0\,
      I1 => \SINE_reg[0]_i_121_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[0]_i_122_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[0]_i_123_n_0\,
      O => \SINE[0]_i_43_n_0\
    );
\SINE[0]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C5BF131ADE94713"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_444_n_0\
    );
\SINE[0]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"402837DC99A2CD75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_445_n_0\
    );
\SINE[0]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2806D8F2DDD38D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_446_n_0\
    );
\SINE[0]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B9382697CC7DE3E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_447_n_0\
    );
\SINE[0]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F5826CB04EE268E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      O => \SINE[0]_i_448_n_0\
    );
\SINE[0]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12C811F1648F5AA4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_449_n_0\
    );
\SINE[0]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D328E85B947F6D3D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_450_n_0\
    );
\SINE[0]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"596A2C15D2B9846F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_451_n_0\
    );
\SINE[0]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF83697D8AC86246"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      O => \SINE[0]_i_452_n_0\
    );
\SINE[0]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34099D5643FCA100"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_453_n_0\
    );
\SINE[0]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF55B1490DE3A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_454_n_0\
    );
\SINE[0]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E5581BA2B12E748"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_455_n_0\
    );
\SINE[0]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7288D8F776F79FD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_456_n_0\
    );
\SINE[0]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C4D25FB5B90C00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_457_n_0\
    );
\SINE[0]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC56982037B951FB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      O => \SINE[0]_i_458_n_0\
    );
\SINE[0]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58E1F94A179C0D34"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_459_n_0\
    );
\SINE[0]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B176B063A7627736"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_460_n_0\
    );
\SINE[0]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B130022ACFEFDDD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_461_n_0\
    );
\SINE[0]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"458511DE10DB05CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_462_n_0\
    );
\SINE[0]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF10AFFF70AF5000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_463_n_0\
    );
\SINE[0]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D415814291431477"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_464_n_0\
    );
\SINE[0]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001D0444FE60FBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_465_n_0\
    );
\SINE[0]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FAB6FBCFE9DFB89"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_466_n_0\
    );
\SINE[0]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55028057A9FDFF88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_467_n_0\
    );
\SINE[0]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"039DEAA63ECAFAF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_468_n_0\
    );
\SINE[0]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD557AA54AAA855"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_469_n_0\
    );
\SINE[0]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E7B3E8C7E6A1DC9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_470_n_0\
    );
\SINE[0]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"765555FD91A8AA22"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_471_n_0\
    );
\SINE[0]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4294D1A71580D6B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_472_n_0\
    );
\SINE[0]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0108F3F3FEF70"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_473_n_0\
    );
\SINE[0]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C110F395A684A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_474_n_0\
    );
\SINE[0]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC03F04407FC4FBB"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_475_n_0\
    );
\SINE[0]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E910BA749EA248E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_476_n_0\
    );
\SINE[0]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90FBAF0C42F005EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_477_n_0\
    );
\SINE[0]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0147ADE812DC7622"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_478_n_0\
    );
\SINE[0]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75940B231CE1FF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_479_n_0\
    );
\SINE[0]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"395E791B82C34C28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_480_n_0\
    );
\SINE[0]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0BE0854A9CD2374"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_481_n_0\
    );
\SINE[0]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7DC368840AE047C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_482_n_0\
    );
\SINE[0]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B41B068E51E87AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_483_n_0\
    );
\SINE[0]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43F8D952E8CA0640"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      O => \SINE[0]_i_484_n_0\
    );
\SINE[0]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A68F1724D96073DA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_485_n_0\
    );
\SINE[0]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF61A2057BF31DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      O => \SINE[0]_i_486_n_0\
    );
\SINE[0]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5C2C67BB11D8B06"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_487_n_0\
    );
\SINE[0]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD8DF72235DD879D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      O => \SINE[0]_i_488_n_0\
    );
\SINE[0]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE2377B921CF12E2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_489_n_0\
    );
\SINE[0]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60AEE24A43F917F9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[0]_i_490_n_0\
    );
\SINE[0]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A27B6FC4D52E3B86"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_491_n_0\
    );
\SINE[0]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E790FEC1F7D2AED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_492_n_0\
    );
\SINE[0]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65ADE58C9A525273"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_493_n_0\
    );
\SINE[0]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B821FD51ED18744"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_494_n_0\
    );
\SINE[0]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2021A18FDEDE5230"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_495_n_0\
    );
\SINE[0]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"481356C6591206C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_496_n_0\
    );
\SINE[0]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F070FF1F1F0F10"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_497_n_0\
    );
\SINE[0]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7ECA06CE039F13A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_498_n_0\
    );
\SINE[0]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF2AA8A002D5577F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_499_n_0\
    );
\SINE[0]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D89F05ACC9CA45F9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_500_n_0\
    );
\SINE[0]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF30FF0700CF04F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_501_n_0\
    );
\SINE[0]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26EDA2EDB3B8F829"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_502_n_0\
    );
\SINE[0]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC7EFE7E038101A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_503_n_0\
    );
\SINE[0]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B221E12265177457"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_504_n_0\
    );
\SINE[0]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A2A0AA2F5D5F55C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_505_n_0\
    );
\SINE[0]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1136556E4031057"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_506_n_0\
    );
\SINE[0]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE7F7D65A082829A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[0]_i_507_n_0\
    );
\SINE[0]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D72C0E953BD71DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_508_n_0\
    );
\SINE[0]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66DD88AB4061374C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_509_n_0\
    );
\SINE[0]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"481DE7F15BAF214F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_510_n_0\
    );
\SINE[0]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D61F3683E86843"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_511_n_0\
    );
\SINE[0]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F4A6CA16C4A086C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_512_n_0\
    );
\SINE[0]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695F82E41780F59B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_513_n_0\
    );
\SINE[0]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D04739ED0175ABDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_514_n_0\
    );
\SINE[0]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C53C13D84E06E10"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_515_n_0\
    );
\SINE[0]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61AF53BCAC60AC06"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_516_n_0\
    );
\SINE[0]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4935AC06EC07979D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_517_n_0\
    );
\SINE[0]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D75683F3D6D1272"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_518_n_0\
    );
\SINE[0]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC254BFFE4D2A13"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_519_n_0\
    );
\SINE[0]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E28E0D7E4D7B5F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_520_n_0\
    );
\SINE[0]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B34C50D084AE3F87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_521_n_0\
    );
\SINE[0]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC298328D6D772F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_522_n_0\
    );
\SINE[0]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F016082946ADB59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_523_n_0\
    );
\SINE[0]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F8CD8D95F9C8948"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_524_n_0\
    );
\SINE[0]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC1C9C1623E363E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_525_n_0\
    );
\SINE[0]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE29FF34EF25FA35"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_526_n_0\
    );
\SINE[0]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B99BDA5A666525AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_527_n_0\
    );
\SINE[0]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FAA7EBD7BACEBC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_528_n_0\
    );
\SINE[0]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA101A10C5EFE5EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_529_n_0\
    );
\SINE[0]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90570562814314B7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_530_n_0\
    );
\SINE[0]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE64D55509BB2AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_531_n_0\
    );
\SINE[0]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7048059C241154E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_532_n_0\
    );
\SINE[0]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C25A587D3DA7878"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_533_n_0\
    );
\SINE[0]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E2947780739526"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_534_n_0\
    );
\SINE[0]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B537BD684A9AC29"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_535_n_0\
    );
\SINE[0]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD2F7B58EA193E4D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_536_n_0\
    );
\SINE[0]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDFAF5A10A050A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_537_n_0\
    );
\SINE[0]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0C6A096B583F4C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_538_n_0\
    );
\SINE[0]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58FFF0008F001FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_539_n_0\
    );
\SINE[0]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A21C76DA02A860CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_540_n_0\
    );
\SINE[0]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0495EB5A71AA9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_541_n_0\
    );
\SINE[0]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CD7E1A097A48AE2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_542_n_0\
    );
\SINE[0]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"241F49AAE6C4B11A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_543_n_0\
    );
\SINE[0]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DC86D3F9AE77228"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_544_n_0\
    );
\SINE[0]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5C45BC8922A2C9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_545_n_0\
    );
\SINE[0]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73EB94074224C8EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_546_n_0\
    );
\SINE[0]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F40F21781AB0EDC6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_547_n_0\
    );
\SINE[0]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C935FA04228E42E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_548_n_0\
    );
\SINE[0]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D60A86E8792E1B5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_549_n_0\
    );
\SINE[0]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F952C06B11BD719B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_550_n_0\
    );
\SINE[0]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B51CC26B2CD7F881"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_551_n_0\
    );
\SINE[0]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"653D7F22776D2F75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      O => \SINE[0]_i_552_n_0\
    );
\SINE[0]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"358A72FDDE67A813"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_553_n_0\
    );
\SINE[0]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C80AA61CD379D71"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_554_n_0\
    );
\SINE[0]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16BC0AA425B6F13F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[0]_i_555_n_0\
    );
\SINE[0]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E186F513E013974E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_556_n_0\
    );
\SINE[0]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F7F0FC0C000E03F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_557_n_0\
    );
\SINE[0]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B53DE12E603B7DBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_558_n_0\
    );
\SINE[0]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40006AFFFDFF5500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_559_n_0\
    );
\SINE[0]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6F9EC38AAF86D2B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_560_n_0\
    );
\SINE[0]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7F222A8180DDD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_561_n_0\
    );
\SINE[0]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A130EC45FD202C5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_562_n_0\
    );
\SINE[0]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22577FFFD4880000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_563_n_0\
    );
\SINE[0]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23B064A330B165F6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_564_n_0\
    );
\SINE[0]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDE26CCC23DDB333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_565_n_0\
    );
\SINE[0]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9120E475C4713D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_566_n_0\
    );
\SINE[0]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB22775546D580A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_567_n_0\
    );
\SINE[0]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48FBDAE89CAEEB9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_568_n_0\
    );
\SINE[0]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44D5F5F32B2A0A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_569_n_0\
    );
\SINE[0]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC9AA91AF9EDBC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_570_n_0\
    );
\SINE[0]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"870F8F2E78F07091"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[0]_i_571_n_0\
    );
\SINE[0]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D728A69539971FB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      O => \SINE[0]_i_572_n_0\
    );
\SINE[0]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"993237DDCC75288B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_573_n_0\
    );
\SINE[0]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C81FE7B57BAD8147"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_574_n_0\
    );
\SINE[0]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82695F3EF4C683B8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_575_n_0\
    );
\SINE[0]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97F826C924EA268E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      O => \SINE[0]_i_576_n_0\
    );
\SINE[0]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C89F6519F024CEE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_577_n_0\
    );
\SINE[0]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7282027927F7D35"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_578_n_0\
    );
\SINE[0]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22CB99584736EC0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_579_n_0\
    );
\SINE[0]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C58329FD8ACC6046"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      O => \SINE[0]_i_580_n_0\
    );
\SINE[0]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4DB5F68A90C0A93"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_581_n_0\
    );
\SINE[0]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD757A272D6D2270"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_582_n_0\
    );
\SINE[0]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81BA2B82F74C54A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_583_n_0\
    );
\SINE[0]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7208D8F772F79DDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_584_n_0\
    );
\SINE[0]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B5C1B9520D3E00E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_585_n_0\
    );
\SINE[0]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC29A822F6D772F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      O => \SINE[0]_i_586_n_0\
    );
\SINE[0]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB52879C0D74E0CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_587_n_0\
    );
\SINE[0]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551400CB10DF05CA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_588_n_0\
    );
\SINE[0]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30FFCF80CF1030"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_589_n_0\
    );
\SINE[0]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E8D985C4D9C8849"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_590_n_0\
    );
\SINE[0]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42FF5200B502BDFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_591_n_0\
    );
\SINE[0]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56491CC852081DD9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_592_n_0\
    );
\SINE[0]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF07F7F100F8080"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_593_n_0\
    );
\SINE[0]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8E3F636AD62F635"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_594_n_0\
    );
\SINE[0]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"705FF0F00F800F1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_595_n_0\
    );
\SINE[0]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C080D395F69526"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_596_n_0\
    );
\SINE[0]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB69C97834879687"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_597_n_0\
    );
\SINE[0]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29EA3CBFFFA6EBA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_598_n_0\
    );
\SINE[0]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EE600001918FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_599_n_0\
    );
\SINE[0]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E281C3D097458447"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_600_n_0\
    );
\SINE[0]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5848484AA7B5B718"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_601_n_0\
    );
\SINE[0]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9358504C924D417"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_602_n_0\
    );
\SINE[0]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A1B1B3BE4E4C4C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_603_n_0\
    );
\SINE[0]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E912FE542EA040AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_604_n_0\
    );
\SINE[0]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43AF955BF004EE51"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_605_n_0\
    );
\SINE[0]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"294FA7B09ADC7422"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_606_n_0\
    );
\SINE[0]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9B3341FEEE5482A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_607_n_0\
    );
\SINE[0]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD86D2792C77228"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_608_n_0\
    );
\SINE[0]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"182355FCFE5C8932"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_609_n_0\
    );
\SINE[0]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75DC36C8600E847A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_610_n_0\
    );
\SINE[0]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4969F4071EB5B058"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_611_n_0\
    );
\SINE[0]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BFA3516A8CA0640"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      O => \SINE[0]_i_612_n_0\
    );
\SINE[0]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13D9A470738EDB35"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_613_n_0\
    );
\SINE[0]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C76982017BD11DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      O => \SINE[0]_i_614_n_0\
    );
\SINE[0]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53B50DC76A10D67F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_615_n_0\
    );
\SINE[0]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD2D7F22756D07D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      O => \SINE[0]_i_616_n_0\
    );
\SINE[0]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1B8210ADF6676ED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_617_n_0\
    );
\SINE[0]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C800AE14D379759"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_618_n_0\
    );
\SINE[0]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79F5C24EB6AAB539"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_619_n_0\
    );
\SINE[0]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A8217D65ED386C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_620_n_0\
    );
\SINE[0]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989B1B136664EC8C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_621_n_0\
    );
\SINE[0]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C186C202D6139756"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_622_n_0\
    );
\SINE[0]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0FEFF010E0100F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_623_n_0\
    );
\SINE[0]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A5F1B261B3E487"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_624_n_0\
    );
\SINE[0]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F05055EF2F8FAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_625_n_0\
    );
\SINE[0]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F799F6C0A6D39B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_626_n_0\
    );
\SINE[0]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D59900462B62FF99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_627_n_0\
    );
\SINE[0]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1127403654615D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_628_n_0\
    );
\SINE[0]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A43C3C39CBC3C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_629_n_0\
    );
\SINE[0]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF4A8B7C8E4D9A38"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_630_n_0\
    );
\SINE[0]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F070080F0FD7F7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_631_n_0\
    );
\SINE[0]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1271322167B474B7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_632_n_0\
    );
\SINE[0]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0DBD0050FA02DF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_633_n_0\
    );
\SINE[0]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"336570A6326521F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_634_n_0\
    );
\SINE[0]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AF50002950AFFF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      O => \SINE[0]_i_635_n_0\
    );
\SINE[0]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B97240EF51BD719B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_636_n_0\
    );
\SINE[0]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4021375C98A2DDF4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_637_n_0\
    );
\SINE[0]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4815BF79D3C72D6F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_638_n_0\
    );
\SINE[0]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F3283696CC7DE3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_639_n_0\
    );
\SINE[0]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56FC04AAC04CB61D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_640_n_0\
    );
\SINE[0]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9660988E055BF9A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_641_n_0\
    );
\SINE[0]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3047BDED03D5AB3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_642_n_0\
    );
\SINE[0]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D936BA038C41F5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_643_n_0\
    );
\SINE[0]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"618F51B464EAAE06"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_644_n_0\
    );
\SINE[0]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"390C0D974A71F1C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_645_n_0\
    );
\SINE[0]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6577C83F3D6D9A72"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_646_n_0\
    );
\SINE[0]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79E04BDF2EB31C28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_647_n_0\
    );
\SINE[0]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D82060D7D8DFDD5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_648_n_0\
    );
\SINE[0]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C04BA59D12F87C9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_649_n_0\
    );
\SINE[0]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C56AB8328DC5D72D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_650_n_0\
    );
\SINE[0]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F88E45B187DB384"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_651_n_0\
    );
\SINE[0]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEABEF34FE35FB21"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_652_n_0\
    );
\SINE[0]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030222E2FCDD9D15"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_653_n_0\
    );
\SINE[0]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B27267A6266376B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_654_n_0\
    );
\SINE[0]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D522D5FDABD5AA22"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_655_n_0\
    );
\SINE[0]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9E2F637A437E324"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_656_n_0\
    );
\SINE[0]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05C5E4EEBA3B1311"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_657_n_0\
    );
\SINE[0]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569C09C850DD0CDA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_658_n_0\
    );
\SINE[0]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5002AA2FBDFD55D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_659_n_0\
    );
\SINE[0]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E3C6B0C6AD97BD8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_660_n_0\
    );
\SINE[0]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD550AAA02A8F557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_661_n_0\
    );
\SINE[0]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D304005BC140155E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_662_n_0\
    );
\SINE[0]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56959DBD6A6A4242"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_663_n_0\
    );
\SINE[0]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16DB2BE827CA2EF9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_664_n_0\
    );
\SINE[0]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A08109095EF6F6B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_665_n_0\
    );
\SINE[0]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D3E6AB92DAF7BF8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_666_n_0\
    );
\SINE[0]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D10BD10A2EF464F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_667_n_0\
    );
\SINE[0]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"327E9C910246A8CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_668_n_0\
    );
\SINE[0]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9052FB71AE059CEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_669_n_0\
    );
\SINE[0]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24D7E180F5E40AE2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_670_n_0\
    );
\SINE[0]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E74459A2B11ADEF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_671_n_0\
    );
\SINE[0]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7E3590EA470CEB8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_672_n_0\
    );
\SINE[0]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41B8B6C908235475"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_673_n_0\
    );
\SINE[0]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6598C8DD72287862"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_674_n_0\
    );
\SINE[0]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B41ED1FB078C62D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_675_n_0\
    );
\SINE[0]_i_676\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF92387C24228AE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_676_n_0\
    );
\SINE[0]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E06E92F5F793EC8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_677_n_0\
    );
\SINE[0]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB5240AF31BF739B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_678_n_0\
    );
\SINE[0]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CD7B881426B1D3E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_679_n_0\
    );
\SINE[0]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5730B8DE5375FB9F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      O => \SINE[0]_i_680_n_0\
    );
\SINE[0]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE77281362BD8FE2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_681_n_0\
    );
\SINE[0]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC02AA41CF379D71"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      O => \SINE[0]_i_682_n_0\
    );
\SINE[0]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A62EBD31C35F28E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_683_n_0\
    );
\SINE[0]_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B56CE82CF83B7D3A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_684_n_0\
    );
\SINE[0]_i_685\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA887E57577F01A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_685_n_0\
    );
\SINE[0]_i_686\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EFD68AC2DEC78B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_686_n_0\
    );
\SINE[0]_i_687\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24CEACCFDB313130"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_687_n_0\
    );
\SINE[0]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF5C0B7D8E4D1B38"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_688_n_0\
    );
\SINE[0]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0BDF57F5F020A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_689_n_0\
    );
\SINE[0]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6083D58271938647"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_690_n_0\
    );
\SINE[0]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF0C000301F7FFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_691_n_0\
    );
\SINE[0]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BEAEAD99EBDF28C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_692_n_0\
    );
\SINE[0]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D37C2C83D17C269"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[0]_i_693_n_0\
    );
\SINE[0]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21B2648771B265D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_694_n_0\
    );
\SINE[0]_i_695\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EFFEF00F50050FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_695_n_0\
    );
\SINE[0]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDDE9A48DC5F8B08"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_696_n_0\
    );
\SINE[0]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D7C000082A3FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_697_n_0\
    );
\SINE[0]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCE9A498F5C8B28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_698_n_0\
    );
\SINE[0]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787871F1878E0E0E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__18_n_0\,
      O => \SINE[0]_i_699_n_0\
    );
\SINE[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(10),
      I1 => \p_0_out_inferred__0/SINE[10]_i_3_n_0\,
      I2 => p_0_in1_in(10),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[10]_i_1_n_0\
    );
\SINE[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_26_n_0\,
      I1 => \SINE[10]_i_27_n_0\,
      I2 => sel(8),
      I3 => \SINE[10]_i_28_n_0\,
      I4 => sel(7),
      I5 => \SINE[10]_i_29_n_0\,
      O => \SINE[10]_i_10_n_0\
    );
\SINE[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[10]_i_30_n_0\,
      I1 => sel(8),
      I2 => \SINE[10]_i_31_n_0\,
      I3 => sel(7),
      I4 => \SINE[10]_i_32_n_0\,
      O => \SINE[10]_i_11_n_0\
    );
\SINE[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[10]_i_33_n_0\,
      I1 => sel(8),
      I2 => \SINE[10]_i_34_n_0\,
      I3 => sel(12),
      I4 => \SINE[10]_i_16_n_0\,
      O => \SINE[10]_i_12_n_0\
    );
\SINE[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_26_n_0\,
      I1 => \SINE[10]_i_35_n_0\,
      I2 => sel(8),
      I3 => \SINE[10]_i_28_n_0\,
      I4 => sel(7),
      I5 => \SINE[10]_i_29_n_0\,
      O => \SINE[10]_i_13_n_0\
    );
\SINE[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => sel(8),
      I1 => \SINE[10]_i_30_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[10]_i_36_n_0\,
      I4 => sel(7),
      I5 => \SINE[10]_i_37_n_0\,
      O => \SINE[10]_i_14_n_0\
    );
\SINE[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[10]_i_33_n_0\,
      I1 => sel(8),
      I2 => \SINE[10]_i_38_n_0\,
      I3 => sel(7),
      I4 => \SINE[10]_i_39_n_0\,
      O => \SINE[10]_i_15_n_0\
    );
\SINE[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9FFFFFFD9FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => sel(8),
      I5 => \SINE[10]_i_40_n_0\,
      O => \SINE[10]_i_16_n_0\
    );
\SINE[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_26_n_0\,
      I1 => \SINE[10]_i_27_n_0\,
      I2 => sel(8),
      I3 => \SINE[10]_i_41_n_0\,
      I4 => sel(7),
      I5 => \SINE[10]_i_29_n_0\,
      O => \SINE[10]_i_17_n_0\
    );
\SINE[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \SINE[10]_i_4_n_0\,
      I1 => sel(0),
      I2 => \SINE[10]_i_5_n_0\,
      I3 => sel(1),
      I4 => \SINE[10]_i_6_n_0\,
      O => p_0_out(10)
    );
\SINE[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFE00330000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I2 => \SINE[12]_i_24_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_26_n_0\
    );
\SINE[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F08F00000F00F0F"
    )
        port map (
      I0 => \SINE[12]_i_24_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_27_n_0\
    );
\SINE[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00F000B0F00F0F"
    )
        port map (
      I0 => \SINE[10]_i_58_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_28_n_0\
    );
\SINE[10]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C03C3C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_29_n_0\
    );
\SINE[10]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D9FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[10]_i_30_n_0\
    );
\SINE[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3E3C3C3FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \SINE[11]_i_44_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[10]_i_31_n_0\
    );
\SINE[10]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A7FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[10]_i_32_n_0\
    );
\SINE[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0CF08000F00F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => sel(7),
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_33_n_0\
    );
\SINE[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_59_n_0\,
      I1 => \SINE[10]_i_60_n_0\,
      I2 => sel(7),
      I3 => \SINE[10]_i_61_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I5 => \SINE[10]_i_62_n_0\,
      O => \SINE[10]_i_34_n_0\
    );
\SINE[10]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F08F00000F00F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_35_n_0\
    );
\SINE[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD99999FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[10]_i_36_n_0\
    );
\SINE[10]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00FBFFFFFFFFF"
    )
        port map (
      I0 => \SINE[10]_i_63_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[10]_i_37_n_0\
    );
\SINE[10]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C013C00C3C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \SINE[11]_i_43_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_38_n_0\
    );
\SINE[10]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0000FF00FF0BF"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_39_n_0\
    );
\SINE[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[10]_i_10_n_0\,
      I1 => sel(12),
      I2 => \SINE[10]_i_11_n_0\,
      I3 => sel(5),
      I4 => \SINE[10]_i_12_n_0\,
      O => \SINE[10]_i_4_n_0\
    );
\SINE[10]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F00F3FFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => sel(7),
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[10]_i_40_n_0\
    );
\SINE[10]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00F000B0F00F0F"
    )
        port map (
      I0 => \SINE[12]_i_22_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_41_n_0\
    );
\SINE[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_13_n_0\,
      I1 => \SINE[10]_i_14_n_0\,
      I2 => sel(5),
      I3 => \SINE[10]_i_15_n_0\,
      I4 => sel(12),
      I5 => \SINE[10]_i_16_n_0\,
      O => \SINE[10]_i_5_n_0\
    );
\SINE[10]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \SINE[10]_i_58_n_0\
    );
\SINE[10]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_59_n_0\
    );
\SINE[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[10]_i_17_n_0\,
      I1 => sel(12),
      I2 => \SINE[10]_i_11_n_0\,
      I3 => sel(5),
      I4 => \SINE[10]_i_12_n_0\,
      O => \SINE[10]_i_6_n_0\
    );
\SINE[10]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6061616199999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_60_n_0\
    );
\SINE[10]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0000FF00FF07F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_61_n_0\
    );
\SINE[10]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"619B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[10]_i_62_n_0\
    );
\SINE[10]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[10]_i_63_n_0\
    );
\SINE[10]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \SINE[10]_i_68_n_0\
    );
\SINE[10]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[10]_i_69_n_0\
    );
\SINE[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(11),
      I1 => \p_0_out_inferred__0/SINE[11]_i_3_n_0\,
      I2 => p_0_in1_in(11),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[11]_i_1_n_0\
    );
\SINE[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(11),
      I1 => \p_0_out_inferred__0/SINE[11]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[11]_i_11_n_0\
    );
\SINE[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(10),
      I1 => \p_0_out_inferred__0/SINE[10]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[11]_i_12_n_0\
    );
\SINE[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(9),
      I1 => \p_0_out_inferred__0/SINE[9]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[11]_i_13_n_0\
    );
\SINE[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(8),
      I1 => \p_0_out_inferred__0/SINE_reg[8]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[11]_i_14_n_0\
    );
\SINE[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => sel(8),
      I1 => \SINE[11]_i_21_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[11]_i_31_n_0\,
      I4 => sel(7),
      I5 => \SINE[11]_i_32_n_0\,
      O => \SINE[11]_i_15_n_0\
    );
\SINE[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[11]_i_33_n_0\,
      I1 => sel(7),
      I2 => \SINE[11]_i_34_n_0\,
      I3 => sel(8),
      I4 => \SINE[11]_i_20_n_0\,
      O => \SINE[11]_i_16_n_0\
    );
\SINE[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[11]_i_21_n_0\,
      I1 => sel(8),
      I2 => \SINE[11]_i_35_n_0\,
      I3 => sel(7),
      I4 => \SINE[11]_i_32_n_0\,
      O => \SINE[11]_i_17_n_0\
    );
\SINE[11]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[11]_i_33_n_0\,
      I1 => sel(7),
      I2 => \SINE[11]_i_36_n_0\,
      I3 => sel(8),
      I4 => \SINE[11]_i_20_n_0\,
      O => \SINE[11]_i_18_n_0\
    );
\SINE[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F030F0FFF7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => sel(7),
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[11]_i_19_n_0\
    );
\SINE[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE_reg[11]_i_5_n_0\,
      I1 => sel(1),
      I2 => \SINE_reg[11]_i_6_n_0\,
      I3 => sel(5),
      I4 => \SINE[11]_i_7_n_0\,
      O => p_0_out(11)
    );
\SINE[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"157F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[11]_i_20_n_0\
    );
\SINE[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[11]_i_21_n_0\
    );
\SINE[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008000FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => sel(7),
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[11]_i_22_n_0\
    );
\SINE[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8880FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[11]_i_31_n_0\
    );
\SINE[11]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[11]_i_32_n_0\
    );
\SINE[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF04FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[11]_i_43_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[11]_i_33_n_0\
    );
\SINE[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F070F0FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[11]_i_34_n_0\
    );
\SINE[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCC080FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \SINE[11]_i_44_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[11]_i_35_n_0\
    );
\SINE[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0B0F0FFFFFFF"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[11]_i_36_n_0\
    );
\SINE[11]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[11]_i_43_n_0\
    );
\SINE[11]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[11]_i_44_n_0\
    );
\SINE[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[11]_i_19_n_0\,
      I1 => \SINE[11]_i_20_n_0\,
      I2 => sel(12),
      I3 => \SINE[11]_i_21_n_0\,
      I4 => sel(8),
      I5 => \SINE[11]_i_22_n_0\,
      O => \SINE[11]_i_7_n_0\
    );
\SINE[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(12),
      I1 => \p_0_out_inferred__0/SINE[12]_i_3_n_0\,
      I2 => p_0_in1_in(12),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[12]_i_1_n_0\
    );
\SINE[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[12]_i_10_n_0\
    );
\SINE[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBBBBB"
    )
        port map (
      I0 => \SINE[12]_i_18_n_0\,
      I1 => sel(7),
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[12]_i_11_n_0\
    );
\SINE[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBBBBB"
    )
        port map (
      I0 => \SINE[12]_i_19_n_0\,
      I1 => sel(7),
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[12]_i_12_n_0\
    );
\SINE[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF7FFFFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => sel(7),
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[12]_i_13_n_0\
    );
\SINE[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33337F3FFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \SINE[12]_i_22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[12]_i_18_n_0\
    );
\SINE[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33337F3FFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \SINE[12]_i_23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \SINE[12]_i_19_n_0\
    );
\SINE[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[12]_i_4_n_0\,
      I1 => sel(1),
      I2 => \SINE[12]_i_5_n_0\,
      I3 => sel(5),
      I4 => \SINE[12]_i_6_n_0\,
      O => p_0_out(12)
    );
\SINE[12]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[12]_i_22_n_0\
    );
\SINE[12]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[12]_i_23_n_0\
    );
\SINE[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[12]_i_24_n_0\
    );
\SINE[12]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[12]_i_25_n_0\
    );
\SINE[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51FF55FF51FF00AA"
    )
        port map (
      I0 => sel(12),
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \SINE[12]_i_10_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => sel(8),
      I5 => \SINE[12]_i_11_n_0\,
      O => \SINE[12]_i_4_n_0\
    );
\SINE[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51FF55FF51FF00AA"
    )
        port map (
      I0 => sel(12),
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \SINE[12]_i_10_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => sel(8),
      I5 => \SINE[12]_i_12_n_0\,
      O => \SINE[12]_i_5_n_0\
    );
\SINE[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51FF55FF51FF00AA"
    )
        port map (
      I0 => sel(12),
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \SINE[12]_i_10_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => sel(8),
      I5 => \SINE[12]_i_13_n_0\,
      O => \SINE[12]_i_6_n_0\
    );
\SINE[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \SINE_reg[13]_i_2_n_2\,
      I1 => p_0_in(1),
      O => \SINE[13]_i_1_n_0\
    );
\SINE[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(12),
      I1 => \p_0_out_inferred__0/SINE[12]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[13]_i_3_n_0\
    );
\SINE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(1),
      I1 => \p_0_out_inferred__0/SINE[1]_i_3_n_0\,
      I2 => p_0_in1_in(1),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[1]_i_1_n_0\
    );
\SINE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_4_n_0\,
      I1 => \SINE_reg[1]_i_5_n_0\,
      I2 => sel(0),
      I3 => \SINE_reg[1]_i_6_n_0\,
      I4 => sel(1),
      I5 => \SINE_reg[1]_i_7_n_0\,
      O => p_0_out(1)
    );
\SINE[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_60_n_0\,
      I1 => \SINE_reg[1]_i_61_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_62_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_63_n_0\,
      O => \SINE[1]_i_28_n_0\
    );
\SINE[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_64_n_0\,
      I1 => \SINE_reg[1]_i_65_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_67_n_0\,
      O => \SINE[1]_i_29_n_0\
    );
\SINE[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_68_n_0\,
      I1 => \SINE_reg[1]_i_69_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_70_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_71_n_0\,
      O => \SINE[1]_i_30_n_0\
    );
\SINE[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_72_n_0\,
      I1 => \SINE_reg[1]_i_73_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_74_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_75_n_0\,
      O => \SINE[1]_i_31_n_0\
    );
\SINE[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_76_n_0\,
      I1 => \SINE_reg[1]_i_77_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_78_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_79_n_0\,
      O => \SINE[1]_i_32_n_0\
    );
\SINE[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_80_n_0\,
      I1 => \SINE_reg[1]_i_81_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_83_n_0\,
      O => \SINE[1]_i_33_n_0\
    );
\SINE[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_84_n_0\,
      I1 => \SINE_reg[1]_i_85_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_86_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_87_n_0\,
      O => \SINE[1]_i_34_n_0\
    );
\SINE[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_88_n_0\,
      I1 => \SINE_reg[1]_i_89_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_90_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_91_n_0\,
      O => \SINE[1]_i_35_n_0\
    );
\SINE[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_92_n_0\,
      I1 => \SINE_reg[1]_i_93_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_94_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_95_n_0\,
      O => \SINE[1]_i_36_n_0\
    );
\SINE[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_96_n_0\,
      I1 => \SINE_reg[1]_i_97_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_98_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_99_n_0\,
      O => \SINE[1]_i_37_n_0\
    );
\SINE[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_100_n_0\,
      I1 => \SINE_reg[1]_i_101_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_102_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_103_n_0\,
      O => \SINE[1]_i_38_n_0\
    );
\SINE[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_104_n_0\,
      I1 => \SINE_reg[1]_i_105_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_106_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_107_n_0\,
      O => \SINE[1]_i_39_n_0\
    );
\SINE[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_108_n_0\,
      I1 => \SINE_reg[1]_i_109_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_110_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_111_n_0\,
      O => \SINE[1]_i_40_n_0\
    );
\SINE[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_112_n_0\,
      I1 => \SINE_reg[1]_i_113_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_114_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_115_n_0\,
      O => \SINE[1]_i_41_n_0\
    );
\SINE[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_116_n_0\,
      I1 => \SINE_reg[1]_i_117_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_118_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_119_n_0\,
      O => \SINE[1]_i_42_n_0\
    );
\SINE[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_120_n_0\,
      I1 => \SINE_reg[1]_i_121_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[1]_i_122_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[1]_i_123_n_0\,
      O => \SINE[1]_i_43_n_0\
    );
\SINE[1]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"095F7C823D0278A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_444_n_0\
    );
\SINE[1]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D80207DA17DD70A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_445_n_0\
    );
\SINE[1]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0DB75875D72F85"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_446_n_0\
    );
\SINE[1]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1660ADC770BD5E2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_447_n_0\
    );
\SINE[1]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AD8D024E8EA4242"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_448_n_0\
    );
\SINE[1]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11658BC4FC9A1461"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_449_n_0\
    );
\SINE[1]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC725AC8BB9F1715"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_450_n_0\
    );
\SINE[1]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA11BD573CC600B8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_451_n_0\
    );
\SINE[1]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"449EFE14D77DF75D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      O => \SINE[1]_i_452_n_0\
    );
\SINE[1]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F21C32AA0D77E29"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_453_n_0\
    );
\SINE[1]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D07A3AB4040CEEE7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[1]_i_454_n_0\
    );
\SINE[1]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7F3591E2649AEF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_455_n_0\
    );
\SINE[1]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AB8A208D755DF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_456_n_0\
    );
\SINE[1]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB9D3762CCB26A9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_457_n_0\
    );
\SINE[1]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB05439D319F379F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_458_n_0\
    );
\SINE[1]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED1B05F81245E88F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_459_n_0\
    );
\SINE[1]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30E737E6CF19180D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_460_n_0\
    );
\SINE[1]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93DDED22DD0022F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_461_n_0\
    );
\SINE[1]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F9A9FC960376536"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_462_n_0\
    );
\SINE[1]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7338BFFF8CC74000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_463_n_0\
    );
\SINE[1]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF7B11C6EE3985F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_464_n_0\
    );
\SINE[1]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76888977807379CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_465_n_0\
    );
\SINE[1]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"306160748F8A9E8B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_466_n_0\
    );
\SINE[1]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30C8CF43CB7F30B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_467_n_0\
    );
\SINE[1]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19D26E842C91738D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_468_n_0\
    );
\SINE[1]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AFF550500ABFD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_469_n_0\
    );
\SINE[1]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF608A749E618B35"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_470_n_0\
    );
\SINE[1]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70A0A5510F5F78A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_471_n_0\
    );
\SINE[1]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11550472FBACFB9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_472_n_0\
    );
\SINE[1]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003F7038BFC00BC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_473_n_0\
    );
\SINE[1]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1B50E78F4830B7D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_474_n_0\
    );
\SINE[1]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4845B7BBABB454E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_475_n_0\
    );
\SINE[1]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C72E2EA4C458FAF2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[1]_i_476_n_0\
    );
\SINE[1]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"334DE3B65CB9B649"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_477_n_0\
    );
\SINE[1]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666CEC921A98B57"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[1]_i_478_n_0\
    );
\SINE[1]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F208B77F97FA08A2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_479_n_0\
    );
\SINE[1]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46EFDB3319B78846"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[1]_i_480_n_0\
    );
\SINE[1]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6856A8FC5721FD8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_481_n_0\
    );
\SINE[1]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28438B75FD17BD97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[1]_i_482_n_0\
    );
\SINE[1]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F17B946C8465FB91"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_483_n_0\
    );
\SINE[1]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5028A2D56D2F85DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_484_n_0\
    );
\SINE[1]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"441A1B6EE295954A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_485_n_0\
    );
\SINE[1]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB07E39D8E40CE60"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_486_n_0\
    );
\SINE[1]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9EC87027CDB32FD8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_487_n_0\
    );
\SINE[1]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B74B83FC33778F4B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_488_n_0\
    );
\SINE[1]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50268EC9739F5126"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_489_n_0\
    );
\SINE[1]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA11008A19FE5DDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      O => \SINE[1]_i_490_n_0\
    );
\SINE[1]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B8A97C7C434794"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_491_n_0\
    );
\SINE[1]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD2DA3D65C2983D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_492_n_0\
    );
\SINE[1]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5952A4A4FC73839"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_493_n_0\
    );
\SINE[1]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"465B530EADF5A471"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_494_n_0\
    );
\SINE[1]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EA17F2D805EA090"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_495_n_0\
    );
\SINE[1]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BAABFE5A455400"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_496_n_0\
    );
\SINE[1]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C00C3C4C3FF3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_497_n_0\
    );
\SINE[1]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF9A8F1F30E575E2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_498_n_0\
    );
\SINE[1]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF7F34807C0F03F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_499_n_0\
    );
\SINE[1]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA214DF7DD3218E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_500_n_0\
    );
\SINE[1]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8303FCFCC1C03E3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_501_n_0\
    );
\SINE[1]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C581D48F3A7A236"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_502_n_0\
    );
\SINE[1]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CC0833F3CCBC33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_503_n_0\
    );
\SINE[1]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"924657512CBBB8EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_504_n_0\
    );
\SINE[1]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500A8FFA0D57F2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_505_n_0\
    );
\SINE[1]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62B4A7E0D94B481E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      O => \SINE[1]_i_506_n_0\
    );
\SINE[1]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B0AA82A55D55FC5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_507_n_0\
    );
\SINE[1]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"149CB2628ECC4060"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_508_n_0\
    );
\SINE[1]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C10D186EA7D1D08D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_509_n_0\
    );
\SINE[1]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB16F61C53F9D931"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_510_n_0\
    );
\SINE[1]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A76DD0B950AE25C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_511_n_0\
    );
\SINE[1]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A84A72F8AA4008"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_512_n_0\
    );
\SINE[1]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B6C149A149B61C5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_513_n_0\
    );
\SINE[1]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F0AF0A8A5FF0755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_514_n_0\
    );
\SINE[1]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B5DD620C020A5D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_515_n_0\
    );
\SINE[1]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBF171453D9F931"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_516_n_0\
    );
\SINE[1]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E23D88DA7D2ADF27"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_517_n_0\
    );
\SINE[1]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57AAAD1812F0DA5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[1]_i_518_n_0\
    );
\SINE[1]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59F28E4CA759F31F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_519_n_0\
    );
\SINE[1]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6639028097D77FD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_520_n_0\
    );
\SINE[1]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37CC62A27B339D65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_521_n_0\
    );
\SINE[1]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8279FF52DA517FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_522_n_0\
    );
\SINE[1]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F1448A4E90FDF59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_523_n_0\
    );
\SINE[1]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"809590C46F7A6EBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_524_n_0\
    );
\SINE[1]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DAA8A750FA5F058"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_525_n_0\
    );
\SINE[1]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E1E9F0270ED60FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_526_n_0\
    );
\SINE[1]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90B04FCFD6952A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_527_n_0\
    );
\SINE[1]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F6E90846E7B91C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_528_n_0\
    );
\SINE[1]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB73C483FC0C03F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_529_n_0\
    );
\SINE[1]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FC9E1369AE97503"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_530_n_0\
    );
\SINE[1]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5CC5D7728332288"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_531_n_0\
    );
\SINE[1]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1184EE3A11D57B2C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_532_n_0\
    );
\SINE[1]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC2FF5AD0AD02A52"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_533_n_0\
    );
\SINE[1]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1961EF8F5030BFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_534_n_0\
    );
\SINE[1]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"163EE9C192976DE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_535_n_0\
    );
\SINE[1]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5385EE6A80D57B2F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_536_n_0\
    );
\SINE[1]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEA65959EEEF1110"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_537_n_0\
    );
\SINE[1]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1749E8A60258BDE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_538_n_0\
    );
\SINE[1]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F3FC0C08F00F0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_539_n_0\
    );
\SINE[1]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A228DDA8767F882A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[1]_i_540_n_0\
    );
\SINE[1]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34CB63836E34DA7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_541_n_0\
    );
\SINE[1]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"587A2A27C28DD59F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_542_n_0\
    );
\SINE[1]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D7F9708F2A7087F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_543_n_0\
    );
\SINE[1]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72CDE70F259FA052"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[1]_i_544_n_0\
    );
\SINE[1]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A856FD21EDA042FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_545_n_0\
    );
\SINE[1]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF41C1F9BD77BD53"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_546_n_0\
    );
\SINE[1]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A64619484EB7B2C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_547_n_0\
    );
\SINE[1]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"428DAD27BB9B1715"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_548_n_0\
    );
\SINE[1]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E91635BF80E94A20"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_549_n_0\
    );
\SINE[1]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB0D439DCE60C860"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_550_n_0\
    );
\SINE[1]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70CD2FB31E30D826"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_551_n_0\
    );
\SINE[1]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FAD05FA55E70FA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_552_n_0\
    );
\SINE[1]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E2351DB508E26C8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_553_n_0\
    );
\SINE[1]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E91B08AA1FF4DDF7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      O => \SINE[1]_i_554_n_0\
    );
\SINE[1]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34AE939DCB7060C2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_555_n_0\
    );
\SINE[1]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4354BC3A56C5AB7E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_556_n_0\
    );
\SINE[1]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC4F03B8F0370BC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_557_n_0\
    );
\SINE[1]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30E5F0E28F181A1D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_558_n_0\
    );
\SINE[1]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3338F8C38CCF0F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_559_n_0\
    );
\SINE[1]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC03A9D7AD5238C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_560_n_0\
    );
\SINE[1]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FF5B00AD728A0DF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_561_n_0\
    );
\SINE[1]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"564A530EACF5A4F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_562_n_0\
    );
\SINE[1]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F20855FF04F7AA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_563_n_0\
    );
\SINE[1]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02475644EDB9A8EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_564_n_0\
    );
\SINE[1]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33ECC033127FFD00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_565_n_0\
    );
\SINE[1]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AB5ACF0510F4A1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_566_n_0\
    );
\SINE[1]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE5D58A051AAAF5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_567_n_0\
    );
\SINE[1]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22CD67B9338846AC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_568_n_0\
    );
\SINE[1]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F4CEE4E01B311B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_569_n_0\
    );
\SINE[1]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2B7C2B63D49585D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_570_n_0\
    );
\SINE[1]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5552AAAADA55A3B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[1]_i_571_n_0\
    );
\SINE[1]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"149CB8628ECE4060"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_572_n_0\
    );
\SINE[1]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58E32F852FD8F20E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_573_n_0\
    );
\SINE[1]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7916FE1C53D9D971"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_574_n_0\
    );
\SINE[1]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F475222A1D89E4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_575_n_0\
    );
\SINE[1]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AD85026E8EA4202"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_576_n_0\
    );
\SINE[1]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3B694E7942A6B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_577_n_0\
    );
\SINE[1]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F0A70A8ADFF0555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_578_n_0\
    );
\SINE[1]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FF3946EE284297"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_579_n_0\
    );
\SINE[1]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64BE9E14F7F57D5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      O => \SINE[1]_i_580_n_0\
    );
\SINE[1]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F8028DE345FD129"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_581_n_0\
    );
\SINE[1]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7AAAD1800F0FA5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[1]_i_582_n_0\
    );
\SINE[1]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D951B60CA60D71BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_583_n_0\
    );
\SINE[1]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CF0C408B773BF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_584_n_0\
    );
\SINE[1]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"397546C2C78295DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_585_n_0\
    );
\SINE[1]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8259F750FA517FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_586_n_0\
    );
\SINE[1]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED17BA706AE507BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_587_n_0\
    );
\SINE[1]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"908590C66F396A39"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_588_n_0\
    );
\SINE[1]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C87F7F3F3F8080C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_589_n_0\
    );
\SINE[1]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E9A9F4A707560B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_590_n_0\
    );
\SINE[1]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5405ABF75FF8A20"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_591_n_0\
    );
\SINE[1]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F907A846E913BD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_592_n_0\
    );
\SINE[1]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3CC04880C33F3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_593_n_0\
    );
\SINE[1]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3769CD1668FD9703"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_594_n_0\
    );
\SINE[1]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F0FC0C80C3FF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_595_n_0\
    );
\SINE[1]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0550FAA8104FEF30"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_596_n_0\
    );
\SINE[1]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FBDC2520B2AD4D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_597_n_0\
    );
\SINE[1]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C99E22749E83617C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_598_n_0\
    );
\SINE[1]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C7CC3F0030FF8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_599_n_0\
    );
\SINE[1]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"110504D0EFAAFB2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_600_n_0\
    );
\SINE[1]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE1111459BA060"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_601_n_0\
    );
\SINE[1]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11EF45AF40B21DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_602_n_0\
    );
\SINE[1]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5A04480BB5FBB7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_603_n_0\
    );
\SINE[1]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C72E2E84545AF2B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[1]_i_604_n_0\
    );
\SINE[1]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC394B661BC24E97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_605_n_0\
    );
\SINE[1]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666ECE8121AB8B57"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[1]_i_606_n_0\
    );
\SINE[1]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8DFDE803165685F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_607_n_0\
    );
\SINE[1]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52DDE70F259FA052"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[1]_i_608_n_0\
    );
\SINE[1]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8DE570202FDA9CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_609_n_0\
    );
\SINE[1]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA438B75FD171D93"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[1]_i_610_n_0\
    );
\SINE[1]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73049A6E85936B34"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_611_n_0\
    );
\SINE[1]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"603882D52D2F85DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_612_n_0\
    );
\SINE[1]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C86A059D35D86A80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_613_n_0\
    );
\SINE[1]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB05639DCE60CC60"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_614_n_0\
    );
\SINE[1]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C2042D783F7D588"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_615_n_0\
    );
\SINE[1]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7AD05FA55E70F25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_616_n_0\
    );
\SINE[1]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EAE61D971D82E24"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_617_n_0\
    );
\SINE[1]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E91308AA1FF6DDD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      O => \SINE[1]_i_618_n_0\
    );
\SINE[1]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5639834FC356BC12"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_619_n_0\
    );
\SINE[1]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4954A2FA5401ABFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_620_n_0\
    );
\SINE[1]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0D731D54E2AC64A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_621_n_0\
    );
\SINE[1]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C5B5ACAB124A471"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_622_n_0\
    );
\SINE[1]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FC8C433FFFC400"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_623_n_0\
    );
\SINE[1]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCA8ADBA42455640"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_624_n_0\
    );
\SINE[1]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718278C28E3D87BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_625_n_0\
    );
\SINE[1]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D32253272CD99DC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_626_n_0\
    );
\SINE[1]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BD3642C3D2AD6D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_627_n_0\
    );
\SINE[1]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2455700A9BBB8EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_628_n_0\
    );
\SINE[1]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16833F03C07CC0FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_629_n_0\
    );
\SINE[1]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CFD2DC8D307C237"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_630_n_0\
    );
\SINE[1]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8966F6968E99616"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_631_n_0\
    );
\SINE[1]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32465752EDB9B8AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_632_n_0\
    );
\SINE[1]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4EB1910041FFB6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_633_n_0\
    );
\SINE[1]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DB749A758B01E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_634_n_0\
    );
\SINE[1]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B85507AA2AA85557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__16_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__17_n_0\,
      O => \SINE[1]_i_635_n_0\
    );
\SINE[1]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C9CF2628EC86060"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_636_n_0\
    );
\SINE[1]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7D12F72582FF285"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_637_n_0\
    );
\SINE[1]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB14B69C5B71D931"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_638_n_0\
    );
\SINE[1]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF51923892AF41C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_639_n_0\
    );
\SINE[1]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5800A72F8AA4008"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_640_n_0\
    );
\SINE[1]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA9E743A1365EB9E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_641_n_0\
    );
\SINE[1]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F0AF090A5FF0755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_642_n_0\
    );
\SINE[1]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35FE42A8C239F757"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_643_n_0\
    );
\SINE[1]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB9F151CD3D97931"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_644_n_0\
    );
\SINE[1]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80DE38D55F2981C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_645_n_0\
    );
\SINE[1]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FAAAD1832F0DA5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[1]_i_646_n_0\
    );
\SINE[1]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"580CA6E1C9B3510C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_647_n_0\
    );
\SINE[1]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C39228037D77F55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_648_n_0\
    );
\SINE[1]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86C9428A34963D53"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_649_n_0\
    );
\SINE[1]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0271FF52D853FFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_650_n_0\
    );
\SINE[1]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12E0FA07EDBB1770"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_651_n_0\
    );
\SINE[1]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C191900C7FF26EF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_652_n_0\
    );
\SINE[1]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C639393A5BE42C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_653_n_0\
    );
\SINE[1]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2170712B9E9E8FD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_654_n_0\
    );
\SINE[1]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CC74000F3303BFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_655_n_0\
    );
\SINE[1]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3966CA0C67F3990C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_656_n_0\
    );
\SINE[1]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878778783D944369"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_657_n_0\
    );
\SINE[1]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F8A60349ECB6526"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_658_n_0\
    );
\SINE[1]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CD32D71930ED286"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_659_n_0\
    );
\SINE[1]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D08491D56E7B7F2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_660_n_0\
    );
\SINE[1]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0070FFFF8F1070"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_661_n_0\
    );
\SINE[1]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E17461271ECB8BDC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_662_n_0\
    );
\SINE[1]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F167C3E83E983C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_663_n_0\
    );
\SINE[1]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F32C847A907F952B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_664_n_0\
    );
\SINE[1]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1EE10E66F19EF59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_665_n_0\
    );
\SINE[1]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2374DC8A61658FDA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_666_n_0\
    );
\SINE[1]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BBB8444554FA0B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_667_n_0\
    );
\SINE[1]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2328DD88747D882A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[1]_i_668_n_0\
    );
\SINE[1]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCB21C59B3C749B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_669_n_0\
    );
\SINE[1]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787A2827C285559F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_670_n_0\
    );
\SINE[1]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31DF64806801DF75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_671_n_0\
    );
\SINE[1]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DF3EB121836B876"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[1]_i_672_n_0\
    );
\SINE[1]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"165FB903A802DE74"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_673_n_0\
    );
\SINE[1]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B077CD27AF5DF74F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_674_n_0\
    );
\SINE[1]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E46DB379BB1E4E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_675_n_0\
    );
\SINE[1]_i_676\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"428DA527BB9F1715"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_676_n_0\
    );
\SINE[1]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF51D6AE4906AB5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_677_n_0\
    );
\SINE[1]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E30D479DCE60C860"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_678_n_0\
    );
\SINE[1]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E127324C8FD9D0A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_679_n_0\
    );
\SINE[1]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71BE369E53D953B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_680_n_0\
    );
\SINE[1]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFD9CC647137AED9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_681_n_0\
    );
\SINE[1]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11B08A21FF4DDF7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      O => \SINE[1]_i_682_n_0\
    );
\SINE[1]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"294F83BC5692BC6B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_683_n_0\
    );
\SINE[1]_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03D653C5BC29293A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_684_n_0\
    );
\SINE[1]_i_685\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"580FAAA0A7F0455D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_685_n_0\
    );
\SINE[1]_i_686\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8DD97326CCD9233F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_686_n_0\
    );
\SINE[1]_i_687\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81A15A907E5F6F6F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_687_n_0\
    );
\SINE[1]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC095D3823F7B2C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_688_n_0\
    );
\SINE[1]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"605FBFAF9FA06050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_689_n_0\
    );
\SINE[1]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C5A594AA2B5A470"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_690_n_0\
    );
\SINE[1]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3404CBFF03F0FC0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_691_n_0\
    );
\SINE[1]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23571246CDB8A83D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_692_n_0\
    );
\SINE[1]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF43E3C032BC142"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_693_n_0\
    );
\SINE[1]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2B5A6B05D4A581F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_694_n_0\
    );
\SINE[1]_i_695\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"803FFB80C33C3CC3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_695_n_0\
    );
\SINE[1]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"206732E6CF19CC19"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_696_n_0\
    );
\SINE[1]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1F107FF0800F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_697_n_0\
    );
\SINE[1]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D087C2162DE83CC9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      O => \SINE[1]_i_698_n_0\
    );
\SINE[1]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52D55B55AD2AA4AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[1]_i_699_n_0\
    );
\SINE[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(2),
      I1 => \p_0_out_inferred__0/SINE[2]_i_3_n_0\,
      I2 => p_0_in1_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[2]_i_1_n_0\
    );
\SINE[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_272_n_0\,
      I1 => \SINE[2]_i_239_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \SINE[2]_i_273_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__4_n_0\,
      I5 => \SINE[2]_i_274_n_0\,
      O => \SINE[2]_i_101_n_0\
    );
\SINE[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_4_n_0\,
      I1 => \SINE_reg[2]_i_5_n_0\,
      I2 => sel(0),
      I3 => \SINE_reg[2]_i_6_n_0\,
      I4 => sel(1),
      I5 => \SINE_reg[2]_i_7_n_0\,
      O => p_0_out(2)
    );
\SINE[2]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A05A25A15E35A15A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_238_n_0\
    );
\SINE[2]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE6677DC2888222A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      O => \SINE[2]_i_239_n_0\
    );
\SINE[2]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BE11CC2F11C43E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_240_n_0\
    );
\SINE[2]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565737AAA8FFDD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      O => \SINE[2]_i_241_n_0\
    );
\SINE[2]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A15ADA363FA5A14A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_272_n_0\
    );
\SINE[2]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BE31C1EE31C4AE3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_273_n_0\
    );
\SINE[2]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575737AAA8FFDD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      O => \SINE[2]_i_274_n_0\
    );
\SINE[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_60_n_0\,
      I1 => \SINE_reg[2]_i_61_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_62_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_63_n_0\,
      O => \SINE[2]_i_28_n_0\
    );
\SINE[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_64_n_0\,
      I1 => \SINE_reg[2]_i_65_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_67_n_0\,
      O => \SINE[2]_i_29_n_0\
    );
\SINE[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_68_n_0\,
      I1 => \SINE_reg[2]_i_69_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_70_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_71_n_0\,
      O => \SINE[2]_i_30_n_0\
    );
\SINE[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_72_n_0\,
      I1 => \SINE_reg[2]_i_73_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_74_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_75_n_0\,
      O => \SINE[2]_i_31_n_0\
    );
\SINE[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_76_n_0\,
      I1 => \SINE_reg[2]_i_77_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_78_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_79_n_0\,
      O => \SINE[2]_i_32_n_0\
    );
\SINE[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_80_n_0\,
      I1 => \SINE_reg[2]_i_81_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_83_n_0\,
      O => \SINE[2]_i_33_n_0\
    );
\SINE[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_84_n_0\,
      I1 => \SINE[2]_i_85_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_86_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_87_n_0\,
      O => \SINE[2]_i_34_n_0\
    );
\SINE[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_88_n_0\,
      I1 => \SINE_reg[2]_i_89_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_90_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_91_n_0\,
      O => \SINE[2]_i_35_n_0\
    );
\SINE[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_92_n_0\,
      I1 => \SINE_reg[2]_i_93_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_94_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_95_n_0\,
      O => \SINE[2]_i_36_n_0\
    );
\SINE[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_96_n_0\,
      I1 => \SINE_reg[2]_i_97_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_98_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_99_n_0\,
      O => \SINE[2]_i_37_n_0\
    );
\SINE[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_100_n_0\,
      I1 => \SINE[2]_i_101_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_102_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_103_n_0\,
      O => \SINE[2]_i_38_n_0\
    );
\SINE[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_104_n_0\,
      I1 => \SINE_reg[2]_i_105_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_106_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_107_n_0\,
      O => \SINE[2]_i_39_n_0\
    );
\SINE[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_108_n_0\,
      I1 => \SINE_reg[2]_i_109_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_110_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_111_n_0\,
      O => \SINE[2]_i_40_n_0\
    );
\SINE[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_112_n_0\,
      I1 => \SINE_reg[2]_i_113_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_114_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_115_n_0\,
      O => \SINE[2]_i_41_n_0\
    );
\SINE[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_116_n_0\,
      I1 => \SINE_reg[2]_i_117_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_118_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_119_n_0\,
      O => \SINE[2]_i_42_n_0\
    );
\SINE[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_120_n_0\,
      I1 => \SINE_reg[2]_i_121_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[2]_i_122_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[2]_i_123_n_0\,
      O => \SINE[2]_i_43_n_0\
    );
\SINE[2]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FF038002AAADA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_450_n_0\
    );
\SINE[2]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B70F40B48F40B43F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_451_n_0\
    );
\SINE[2]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC0C80703F343BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_452_n_0\
    );
\SINE[2]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD64649293B9B964"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_453_n_0\
    );
\SINE[2]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1E16C65B5BF3F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_454_n_0\
    );
\SINE[2]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D971EF2E2490997"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_455_n_0\
    );
\SINE[2]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"832F0F3D28800882"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_456_n_0\
    );
\SINE[2]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BE44EB3B45B7B24"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_457_n_0\
    );
\SINE[2]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30FBF4B3F33FB3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      O => \SINE[2]_i_458_n_0\
    );
\SINE[2]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB45C46C78BBBB45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_459_n_0\
    );
\SINE[2]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FCC37FB3333FB33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[2]_i_460_n_0\
    );
\SINE[2]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"802ED9307FD9802E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_461_n_0\
    );
\SINE[2]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF733FF7FFBFF33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      O => \SINE[2]_i_462_n_0\
    );
\SINE[2]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A943529E9E212943"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_463_n_0\
    );
\SINE[2]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"837F800C00CC3FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_464_n_0\
    );
\SINE[2]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FC0700FD4710F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_465_n_0\
    );
\SINE[2]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F18660399E799B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_466_n_0\
    );
\SINE[2]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F50906F6592AB74"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_467_n_0\
    );
\SINE[2]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D2DB2A5D293485A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_468_n_0\
    );
\SINE[2]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C559B2AB2AA6D55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_469_n_0\
    );
\SINE[2]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0190EFA9FE6F1467"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_470_n_0\
    );
\SINE[2]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE86697902019E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_471_n_0\
    );
\SINE[2]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0243BDA83222DDDC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_472_n_0\
    );
\SINE[2]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B7CEE1150AF83FE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_473_n_0\
    );
\SINE[2]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171ECCE0711B97E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[2]_i_474_n_0\
    );
\SINE[2]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8173CC357A8EA1D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_475_n_0\
    );
\SINE[2]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C22D4DB3D22C58A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[2]_i_476_n_0\
    );
\SINE[2]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2186DE7BFEF90106"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_477_n_0\
    );
\SINE[2]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFBAEFEB14671005"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_478_n_0\
    );
\SINE[2]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F33BACCA4C25B35"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_479_n_0\
    );
\SINE[2]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C29DDACD7D42356"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_480_n_0\
    );
\SINE[2]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E23DB94607F942BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_481_n_0\
    );
\SINE[2]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DF5F5F57C6868C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_482_n_0\
    );
\SINE[2]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A38658E39778E38"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_483_n_0\
    );
\SINE[2]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FD882254A857FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_484_n_0\
    );
\SINE[2]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB07F07807F0FB07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_485_n_0\
    );
\SINE[2]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555537AAA8FFDD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[2]_i_486_n_0\
    );
\SINE[2]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BE3B41EE33D1EE3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_487_n_0\
    );
\SINE[2]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD777399088AAA22"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      O => \SINE[2]_i_488_n_0\
    );
\SINE[2]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21DACA5E5EA5A5CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_489_n_0\
    );
\SINE[2]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CA6228FDDD7FFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      O => \SINE[2]_i_490_n_0\
    );
\SINE[2]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D50D3AD00DAAD04D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_491_n_0\
    );
\SINE[2]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C80C0040CC3333F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_492_n_0\
    );
\SINE[2]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6484884877F7758"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_493_n_0\
    );
\SINE[2]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC4008C3037303F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_494_n_0\
    );
\SINE[2]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"578FF8568BE9568F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_495_n_0\
    );
\SINE[2]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82200AA55FEFF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      O => \SINE[2]_i_496_n_0\
    );
\SINE[2]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CAA11EDBA11ED86"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_497_n_0\
    );
\SINE[2]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78D90726A4F05B0E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_498_n_0\
    );
\SINE[2]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FD0459A9A6DAA54"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_499_n_0\
    );
\SINE[2]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"296B3832C79CC34D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_500_n_0\
    );
\SINE[2]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44C5BA3A3A6445D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_501_n_0\
    );
\SINE[2]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F344FEAB00FF01"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_502_n_0\
    );
\SINE[2]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"837CAE51788701FE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_503_n_0\
    );
\SINE[2]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9787581D68FDE2E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_504_n_0\
    );
\SINE[2]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB5450AF6D90837C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_505_n_0\
    );
\SINE[2]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8359060E79B4E9F1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_506_n_0\
    );
\SINE[2]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6817D72814EBE917"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_507_n_0\
    );
\SINE[2]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9498C59D7A673AF2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_508_n_0\
    );
\SINE[2]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE96E9FD006996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_509_n_0\
    );
\SINE[2]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BFEA9BA01104601"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_510_n_0\
    );
\SINE[2]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BD30C7ED3242BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_511_n_0\
    );
\SINE[2]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"684A7DC99235C222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_512_n_0\
    );
\SINE[2]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E815BD4217E8C23D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      O => \SINE[2]_i_513_n_0\
    );
\SINE[2]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0BC2C2A28A4A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_514_n_0\
    );
\SINE[2]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2FD7D0E2B80D2FD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_515_n_0\
    );
\SINE[2]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"686181831D1F1FD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_516_n_0\
    );
\SINE[2]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC469B6D069B6CC6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_517_n_0\
    );
\SINE[2]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F2B05A57AFEF0D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_518_n_0\
    );
\SINE[2]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DF6F668610D0DB7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_519_n_0\
    );
\SINE[2]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800FFFFB00C0C00C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_520_n_0\
    );
\SINE[2]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4898D4B4BB4F41C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_521_n_0\
    );
\SINE[2]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97D77F7C1D1F1FD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_522_n_0\
    );
\SINE[2]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"844BE44A3994B335"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_523_n_0\
    );
\SINE[2]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC83FFB3733F333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      O => \SINE[2]_i_524_n_0\
    );
\SINE[2]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"267F5FD1D02622CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_525_n_0\
    );
\SINE[2]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF733BFFFBBFF33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      O => \SINE[2]_i_526_n_0\
    );
\SINE[2]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61D6DEBCAD6161DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_527_n_0\
    );
\SINE[2]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9777802222227FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_528_n_0\
    );
\SINE[2]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE09FF70BFF288E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_529_n_0\
    );
\SINE[2]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1E471611E5B8E9F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_530_n_0\
    );
\SINE[2]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA7554AB2F50926F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_531_n_0\
    );
\SINE[2]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CB2ADB7D24D5A58"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_532_n_0\
    );
\SINE[2]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AD5659A932FBA45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_533_n_0\
    );
\SINE[2]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C181EEEB7E6F1054"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_534_n_0\
    );
\SINE[2]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4196FE0103FE7986"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_535_n_0\
    );
\SINE[2]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2263DDBC3CAA5754"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_536_n_0\
    );
\SINE[2]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A027DFF85DC0A23F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_537_n_0\
    );
\SINE[2]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"372732B7C89D4858"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_538_n_0\
    );
\SINE[2]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBE81D1717C7EAB8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_539_n_0\
    );
\SINE[2]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDA27A42D5CD3A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_540_n_0\
    );
\SINE[2]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E916966800D7FB00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_541_n_0\
    );
\SINE[2]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA1045FE6F9095"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_542_n_0\
    );
\SINE[2]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42F553ACBD43AC53"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_543_n_0\
    );
\SINE[2]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CA84356DDDC2377"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_544_n_0\
    );
\SINE[2]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BDCA353D4212ED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_545_n_0\
    );
\SINE[2]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F54FD557788A800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_546_n_0\
    );
\SINE[2]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A7171C7C69A0870"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_547_n_0\
    );
\SINE[2]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FD800A52A857FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_548_n_0\
    );
\SINE[2]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F8704F8F80F0F87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_549_n_0\
    );
\SINE[2]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8A22208DFFFF775"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      O => \SINE[2]_i_550_n_0\
    );
\SINE[2]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D31BC5E42CAED31B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_551_n_0\
    );
\SINE[2]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E808022229D557F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_552_n_0\
    );
\SINE[2]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888B77B8A977880"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_553_n_0\
    );
\SINE[2]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AA008A505F515FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_554_n_0\
    );
\SINE[2]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A797546A7800A79"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_555_n_0\
    );
\SINE[2]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82A00AA57FCFD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_556_n_0\
    );
\SINE[2]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1A24E5F953DE1E2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_557_n_0\
    );
\SINE[2]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F00F0EA7345B8F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_558_n_0\
    );
\SINE[2]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55D4AB6D909A6D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_559_n_0\
    );
\SINE[2]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B3A67E3D4C71C0D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_560_n_0\
    );
\SINE[2]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20D545BA9B643A45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_561_n_0\
    );
\SINE[2]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57AB56FEA9043901"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_562_n_0\
    );
\SINE[2]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE7C01837C7186"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_563_n_0\
    );
\SINE[2]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3664373DC893CCC2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_564_n_0\
    );
\SINE[2]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A23F5DC04D40A23F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_565_n_0\
    );
\SINE[2]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55B904E8FA06FF11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_566_n_0\
    );
\SINE[2]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E914281717E8E738"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_567_n_0\
    );
\SINE[2]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"930A83DD6CB73D22"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_568_n_0\
    );
\SINE[2]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699600FFFE69F904"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_569_n_0\
    );
\SINE[2]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB89FEB845760143"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_570_n_0\
    );
\SINE[2]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BD43ACBD420EF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_571_n_0\
    );
\SINE[2]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"488A7CDBB3758220"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_572_n_0\
    );
\SINE[2]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2BD15E2E81747F9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_573_n_0\
    );
\SINE[2]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B42C2A2AA4A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_574_n_0\
    );
\SINE[2]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D70F30DA0F20D72F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_575_n_0\
    );
\SINE[2]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"686981831D1F1F97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_576_n_0\
    );
\SINE[2]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC669379669BED66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_577_n_0\
    );
\SINE[2]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1E96C65B5BF3B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_578_n_0\
    );
\SINE[2]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D9696E2E20D0997"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_579_n_0\
    );
\SINE[2]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800FFFFB08C0C00C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_580_n_0\
    );
\SINE[2]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76B44BF2A54BF69C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_581_n_0\
    );
\SINE[2]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93D3F3797577F7D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      O => \SINE[2]_i_582_n_0\
    );
\SINE[2]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB44446A3B9B9B45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_583_n_0\
    );
\SINE[2]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FC83FFB3333F333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      O => \SINE[2]_i_584_n_0\
    );
\SINE[2]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A67F6FD1D122226E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_585_n_0\
    );
\SINE[2]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF733FFFFFBFF33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      O => \SINE[2]_i_586_n_0\
    );
\SINE[2]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6156D2BCBC2121C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_587_n_0\
    );
\SINE[2]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97778022222277FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_588_n_0\
    );
\SINE[2]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EDFD07071888FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_589_n_0\
    );
\SINE[2]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E711E64018EE599F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_590_n_0\
    );
\SINE[2]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9ABD6540E5229AFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_591_n_0\
    );
\SINE[2]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CB22DA7D24D1258"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_592_n_0\
    );
\SINE[2]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ED59A6545BA3A45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_593_n_0\
    );
\SINE[2]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81EE7E1091EB6F45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      O => \SINE[2]_i_594_n_0\
    );
\SINE[2]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE86F9FC016996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_595_n_0\
    );
\SINE[2]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0243BDA830AAD554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_596_n_0\
    );
\SINE[2]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"837C7483AF5001FE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_597_n_0\
    );
\SINE[2]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37673237D897C858"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_598_n_0\
    );
\SINE[2]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81517E82847C33D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_599_n_0\
    );
\SINE[2]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4D22D240D58B3A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_600_n_0\
    );
\SINE[2]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699600FFD728E914"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_601_n_0\
    );
\SINE[2]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFEF14451095"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_602_n_0\
    );
\SINE[2]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BDBC5353AC0A53"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_603_n_0\
    );
\SINE[2]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CD7DD2328568C76"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      O => \SINE[2]_i_604_n_0\
    );
\SINE[2]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2BDED1235C242BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_605_n_0\
    );
\SINE[2]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35F5F5D17C6068C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_606_n_0\
    );
\SINE[2]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A7931C7478A8E30"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_607_n_0\
    );
\SINE[2]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FD882256A857FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_608_n_0\
    );
\SINE[2]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1B3C7C61E2C79B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_609_n_0\
    );
\SINE[2]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8822228DFFFF775"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      O => \SINE[2]_i_610_n_0\
    );
\SINE[2]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C52FBAD00FBAD52F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_611_n_0\
    );
\SINE[2]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C80C00C0CC3337F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_612_n_0\
    );
\SINE[2]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7AC8B77F08A77FD8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_613_n_0\
    );
\SINE[2]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAA008A505F515FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_614_n_0\
    );
\SINE[2]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0789F8568978578D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_615_n_0\
    );
\SINE[2]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82A00AA57FEFD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      O => \SINE[2]_i_616_n_0\
    );
\SINE[2]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC9255ED9251EC02"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_617_n_0\
    );
\SINE[2]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECF00F0EA5F45B0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_618_n_0\
    );
\SINE[2]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A65549292BA6F65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_619_n_0\
    );
\SINE[2]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B3867E3C6C79C4D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_620_n_0\
    );
\SINE[2]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"649BBA45C5BA3AC5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_621_n_0\
    );
\SINE[2]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EB56FEA900BB01"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_622_n_0\
    );
\SINE[2]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE8F797C8341BE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_623_n_0\
    );
\SINE[2]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7176435C8ED8ACA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_624_n_0\
    );
\SINE[2]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B7CEF5050AB827E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_625_n_0\
    );
\SINE[2]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B590E4AF1B6F1F1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_626_n_0\
    );
\SINE[2]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E92817D797EBE814"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_627_n_0\
    );
\SINE[2]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94B8C53D6A473AF2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_628_n_0\
    );
\SINE[2]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0196FE0006FF6916"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_629_n_0\
    );
\SINE[2]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBA9FEB801461141"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_630_n_0\
    );
\SINE[2]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BDF32CBD4342F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_631_n_0\
    );
\SINE[2]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"688A7DCB92358222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_632_n_0\
    );
\SINE[2]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E23DF80717EA42BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__20_n_0\,
      O => \SINE[2]_i_633_n_0\
    );
\SINE[2]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0BC2C2A2CA4A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_634_n_0\
    );
\SINE[2]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF2128F0F05FDF25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_635_n_0\
    );
\SINE[2]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"682183831D1F97D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_636_n_0\
    );
\SINE[2]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C82996512996C86"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_637_n_0\
    );
\SINE[2]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05DAF05A57AFEF0D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_638_n_0\
    );
\SINE[2]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CF6F268698D1DF6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_639_n_0\
    );
\SINE[2]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFB300C0C00C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_640_n_0\
    );
\SINE[2]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B48909434AB4B41C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_641_n_0\
    );
\SINE[2]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97F77D7C1D1F9FD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_642_n_0\
    );
\SINE[2]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C46464BABB91C56C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_643_n_0\
    );
\SINE[2]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFA85FFD5755F555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      O => \SINE[2]_i_644_n_0\
    );
\SINE[2]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27DD802E59912EDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_645_n_0\
    );
\SINE[2]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F773BFFFB3FF33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      O => \SINE[2]_i_646_n_0\
    );
\SINE[2]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D922EECA44D913F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_647_n_0\
    );
\SINE[2]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7770022222A7FFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_648_n_0\
    );
\SINE[2]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDE702F8EF03F877"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_649_n_0\
    );
\SINE[2]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1E071691E9B8E97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_650_n_0\
    );
\SINE[2]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"926DAB54558B90AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_651_n_0\
    );
\SINE[2]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F2A5B34A4D5A58"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_652_n_0\
    );
\SINE[2]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A456D90D52A9A65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_653_n_0\
    );
\SINE[2]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C789FE6B76671094"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_654_n_0\
    );
\SINE[2]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7986BE6901FEFD00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_655_n_0\
    );
\SINE[2]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222DD9CBDA84755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_656_n_0\
    );
\SINE[2]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1083AE7C7C700187"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_657_n_0\
    );
\SINE[2]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE08E601BB59F60"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      O => \SINE[2]_i_658_n_0\
    );
\SINE[2]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C738E81715E217E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_659_n_0\
    );
\SINE[2]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC58B3A42D6CD387"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_660_n_0\
    );
\SINE[2]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E914689716E9FF28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_661_n_0\
    );
\SINE[2]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF3C1090EB6F0591"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      O => \SINE[2]_i_662_n_0\
    );
\SINE[2]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5343BCBD4AAC53"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_663_n_0\
    );
\SINE[2]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCA84356DFDC2373"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_664_n_0\
    );
\SINE[2]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52EDBD42C2BD35CF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_665_n_0\
    );
\SINE[2]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF56FD5777888800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_666_n_0\
    );
\SINE[2]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B975862875CF3871"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_667_n_0\
    );
\SINE[2]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F5802A52A85FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_668_n_0\
    );
\SINE[2]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F90A0F8F80707A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_669_n_0\
    );
\SINE[2]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B535BB32DE56DF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_670_n_0\
    );
\SINE[2]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA351EC2B14CE639"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_671_n_0\
    );
\SINE[2]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE6677DCA888222A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      O => \SINE[2]_i_672_n_0\
    );
\SINE[2]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C05E25895EB5C15A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_673_n_0\
    );
\SINE[2]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8A22288DFFFF775"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      O => \SINE[2]_i_674_n_0\
    );
\SINE[2]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C52F2AD0F045452F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_675_n_0\
    );
\SINE[2]_i_676\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E008022229D557F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_676_n_0\
    );
\SINE[2]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6880F57983575880"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_677_n_0\
    );
\SINE[2]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"682929091D1D1F5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_678_n_0\
    );
\SINE[2]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"226D6D7A9F82226D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_679_n_0\
    );
\SINE[2]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02A02AA57FCFD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      O => \SINE[2]_i_680_n_0\
    );
\SINE[2]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA126DAE137DAE12"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_681_n_0\
    );
\SINE[2]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4F00B0EA726D9CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_682_n_0\
    );
\SINE[2]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA652FD455AA926F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_683_n_0\
    );
\SINE[2]_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B3AE7E3D4C5180D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_684_n_0\
    );
\SINE[2]_i_685\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AC5449A9F2ABA45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_685_n_0\
    );
\SINE[2]_i_686\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77ABF6FE09443901"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_686_n_0\
    );
\SINE[2]_i_687\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58138FEEF7EC0813"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_687_n_0\
    );
\SINE[2]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18681F7DE287E042"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_688_n_0\
    );
\SINE[2]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"906F7C83AB7450AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_689_n_0\
    );
\SINE[2]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B0E7949B4F1A633"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_690_n_0\
    );
\SINE[2]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB1CE81716EBD7A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_691_n_0\
    );
\SINE[2]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"988D63723A38C5D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_692_n_0\
    );
\SINE[2]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7906966901D6FF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_693_n_0\
    );
\SINE[2]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A899F1E847460E17"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => sel(3),
      O => \SINE[2]_i_694_n_0\
    );
\SINE[2]_i_695\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12CD42BDBD423847"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_695_n_0\
    );
\SINE[2]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A4DB7229ACA7534"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_696_n_0\
    );
\SINE[2]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47EAB91D3D1742E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__18_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__19_n_0\,
      O => \SINE[2]_i_697_n_0\
    );
\SINE[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_238_n_0\,
      I1 => \SINE[2]_i_239_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \SINE[2]_i_240_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__4_n_0\,
      I5 => \SINE[2]_i_241_n_0\,
      O => \SINE[2]_i_85_n_0\
    );
\SINE[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(3),
      I1 => \p_0_out_inferred__0/SINE[3]_i_3_n_0\,
      I2 => p_0_in1_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[3]_i_1_n_0\
    );
\SINE[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_325_n_0\,
      I1 => \SINE[3]_i_326_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_327_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_328_n_0\,
      O => \SINE[3]_i_121_n_0\
    );
\SINE[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_329_n_0\,
      I1 => \SINE[3]_i_330_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_331_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_332_n_0\,
      O => \SINE[3]_i_122_n_0\
    );
\SINE[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_333_n_0\,
      I1 => \SINE[3]_i_334_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_335_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_336_n_0\,
      O => \SINE[3]_i_123_n_0\
    );
\SINE[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_337_n_0\,
      I1 => \SINE[3]_i_338_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_339_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_340_n_0\,
      O => \SINE[3]_i_124_n_0\
    );
\SINE[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(3),
      I1 => \p_0_out_inferred__0/SINE[3]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[3]_i_13_n_0\
    );
\SINE[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BEE115AA552AC11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_135_n_0\
    );
\SINE[3]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF0100FAFF7FFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_136_n_0\
    );
\SINE[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FB8520F4EBDB047"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_137_n_0\
    );
\SINE[3]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01090119D9D1D9D1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_138_n_0\
    );
\SINE[3]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B838C7E11E472838"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_139_n_0\
    );
\SINE[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(2),
      I1 => \p_0_out_inferred__0/SINE[2]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[3]_i_14_n_0\
    );
\SINE[3]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFE00F0FFE0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_140_n_0\
    );
\SINE[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D693ED9269D6296C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_141_n_0\
    );
\SINE[3]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700FEFFFEFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_142_n_0\
    );
\SINE[3]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83837CC47B7C8383"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_143_n_0\
    );
\SINE[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F00FF0000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_144_n_0\
    );
\SINE[3]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D2A94F5D46B02D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_145_n_0\
    );
\SINE[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007F000300F8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_146_n_0\
    );
\SINE[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_361_n_0\,
      I1 => \SINE[3]_i_362_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_363_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_364_n_0\,
      O => \SINE[3]_i_147_n_0\
    );
\SINE[3]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_367_n_0\,
      I1 => \SINE[3]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_368_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_369_n_0\,
      O => \SINE[3]_i_149_n_0\
    );
\SINE[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(1),
      I1 => \p_0_out_inferred__0/SINE[1]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[3]_i_15_n_0\
    );
\SINE[3]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_370_n_0\,
      I1 => \SINE[3]_i_144_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_371_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_372_n_0\,
      O => \SINE[3]_i_150_n_0\
    );
\SINE[3]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_373_n_0\,
      I1 => \SINE[3]_i_176_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_374_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_178_n_0\,
      O => \SINE[3]_i_151_n_0\
    );
\SINE[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_383_n_0\,
      I1 => \SINE[3]_i_384_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_385_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_386_n_0\,
      O => \SINE[3]_i_156_n_0\
    );
\SINE[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_387_n_0\,
      I1 => \SINE[3]_i_388_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_389_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_390_n_0\,
      O => \SINE[3]_i_157_n_0\
    );
\SINE[3]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_391_n_0\,
      I1 => \SINE[3]_i_392_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_393_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_394_n_0\,
      O => \SINE[3]_i_158_n_0\
    );
\SINE[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \p_0_out_inferred__0/SINE[0]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[3]_i_16_n_0\
    );
\SINE[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_41_n_0\,
      I1 => \SINE_reg[3]_i_42_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_43_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_44_n_0\,
      O => \SINE[3]_i_17_n_0\
    );
\SINE[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_419_n_0\,
      I1 => \SINE[3]_i_420_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_421_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_328_n_0\,
      O => \SINE[3]_i_171_n_0\
    );
\SINE[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_422_n_0\,
      I1 => \SINE[3]_i_330_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_423_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_424_n_0\,
      O => \SINE[3]_i_172_n_0\
    );
\SINE[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_425_n_0\,
      I1 => \SINE[3]_i_384_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_426_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_336_n_0\,
      O => \SINE[3]_i_173_n_0\
    );
\SINE[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_427_n_0\,
      I1 => \SINE[3]_i_338_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_428_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_429_n_0\,
      O => \SINE[3]_i_174_n_0\
    );
\SINE[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AECA3FAF5015EA50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_175_n_0\
    );
\SINE[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665999B34D9B3364"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_176_n_0\
    );
\SINE[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBC0BFEF5035C050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_177_n_0\
    );
\SINE[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BDDDCCCC4626222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_178_n_0\
    );
\SINE[3]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5301EE5AA5AC5331"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_187_n_0\
    );
\SINE[3]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4652B0B9AD4F47"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_188_n_0\
    );
\SINE[3]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01090119D9D1D991"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_189_n_0\
    );
\SINE[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_47_n_0\,
      I1 => \SINE_reg[3]_i_48_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_49_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_50_n_0\,
      O => \SINE[3]_i_19_n_0\
    );
\SINE[3]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B838C7E916C73838"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_190_n_0\
    );
\SINE[3]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFA00E0FFE0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_191_n_0\
    );
\SINE[3]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6296D0992F6966C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_192_n_0\
    );
\SINE[3]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83937C847B7C8383"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_193_n_0\
    );
\SINE[3]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D4960A2B69F5D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_194_n_0\
    );
\SINE[3]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_446_n_0\,
      I1 => \SINE[3]_i_447_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_448_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_364_n_0\,
      O => \SINE[3]_i_195_n_0\
    );
\SINE[3]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_451_n_0\,
      I1 => \SINE[3]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_452_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_453_n_0\,
      O => \SINE[3]_i_197_n_0\
    );
\SINE[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_5_n_0\,
      I1 => \SINE_reg[3]_i_6_n_0\,
      I2 => sel(0),
      I3 => \SINE[3]_i_7_n_0\,
      I4 => sel(1),
      I5 => \SINE_reg[3]_i_8_n_0\,
      O => p_0_out(3)
    );
\SINE[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_51_n_0\,
      I1 => \SINE[3]_i_52_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[3]_i_53_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[3]_i_54_n_0\,
      O => \SINE[3]_i_20_n_0\
    );
\SINE[3]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_466_n_0\,
      I1 => \SINE[3]_i_384_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_467_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_468_n_0\,
      O => \SINE[3]_i_204_n_0\
    );
\SINE[3]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_469_n_0\,
      I1 => \SINE[3]_i_470_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_471_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_390_n_0\,
      O => \SINE[3]_i_205_n_0\
    );
\SINE[3]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_472_n_0\,
      I1 => \SINE[3]_i_473_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_474_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_394_n_0\,
      O => \SINE[3]_i_206_n_0\
    );
\SINE[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_59_n_0\,
      I1 => \SINE_reg[3]_i_60_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_61_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_62_n_0\,
      O => \SINE[3]_i_23_n_0\
    );
\SINE[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_65_n_0\,
      I1 => \SINE_reg[3]_i_66_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_67_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_68_n_0\,
      O => \SINE[3]_i_25_n_0\
    );
\SINE[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_69_n_0\,
      I1 => \SINE[3]_i_70_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[3]_i_71_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[3]_i_72_n_0\,
      O => \SINE[3]_i_26_n_0\
    );
\SINE[3]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34CC6CC8CA13C333"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_309_n_0\
    );
\SINE[3]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5035C050AFEA35BF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_310_n_0\
    );
\SINE[3]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7159711A9EA69624"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_311_n_0\
    );
\SINE[3]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115EA502FAE153F"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_312_n_0\
    );
\SINE[3]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFB00000000FE"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_313_n_0\
    );
\SINE[3]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C40EFBEBF3841BF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_314_n_0\
    );
\SINE[3]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AD5AD57BD57B54A"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_315_n_0\
    );
\SINE[3]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14BF4010AFC33FBF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_316_n_0\
    );
\SINE[3]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B83A3A73C3C3C5CD"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_317_n_0\
    );
\SINE[3]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEA955BE96BE4156"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_318_n_0\
    );
\SINE[3]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAE67E651449919"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_319_n_0\
    );
\SINE[3]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE40D7BEBEBE41D7"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_320_n_0\
    );
\SINE[3]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BF159F0F01EB40E"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_321_n_0\
    );
\SINE[3]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1654AB8750E95654"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_322_n_0\
    );
\SINE[3]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46DDA9732A5795AA"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_323_n_0\
    );
\SINE[3]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAB541656BE6954"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_324_n_0\
    );
\SINE[3]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D298393D67C6C05"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[3]_i_325_n_0\
    );
\SINE[3]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D5500005554FF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_326_n_0\
    );
\SINE[3]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27BF88427DC427BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_327_n_0\
    );
\SINE[3]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000C0800000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_328_n_0\
    );
\SINE[3]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46B8F0380FC747E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[3]_i_329_n_0\
    );
\SINE[3]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0B0F03C3FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_330_n_0\
    );
\SINE[3]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1229C712D638ED96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_331_n_0\
    );
\SINE[3]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88155757775557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_332_n_0\
    );
\SINE[3]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA5BDB0124FEA4DA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[3]_i_333_n_0\
    );
\SINE[3]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23BBAA8800225555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_334_n_0\
    );
\SINE[3]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5D5920E4EEBA1D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_335_n_0\
    );
\SINE[3]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0F0F00F3FFF0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_336_n_0\
    );
\SINE[3]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B24DB54A354A4D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_337_n_0\
    );
\SINE[3]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002D5D51117AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_338_n_0\
    );
\SINE[3]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E0CF3FB14758A0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_339_n_0\
    );
\SINE[3]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757D7D7D4753537B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_340_n_0\
    );
\SINE[3]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DFD3DDCC4424222"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_341_n_0\
    );
\SINE[3]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFC0BFAF5014C240"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_342_n_0\
    );
\SINE[3]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"649B699349B7DB36"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_343_n_0\
    );
\SINE[3]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEA3DAFD015EAC0"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_344_n_0\
    );
\SINE[3]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE1011F1F58819"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_345_n_0\
    );
\SINE[3]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41BF41433841BE20"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_346_n_0\
    );
\SINE[3]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AA8814575577"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_347_n_0\
    );
\SINE[3]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBBF40EF50413C40"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_348_n_0\
    );
\SINE[3]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2C3E32B2D2DAC8"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_349_n_0\
    );
\SINE[3]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4156E941AA69BEAB"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_350_n_0\
    );
\SINE[3]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A5AA79F70A55870"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_351_n_0\
    );
\SINE[3]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4196A8414141BEA8"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_352_n_0\
    );
\SINE[3]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EEEF11EE51719B"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_353_n_0\
    );
\SINE[3]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8AB54F8A716ABA3"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_354_n_0\
    );
\SINE[3]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"587078A4A68FA70F"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_355_n_0\
    );
\SINE[3]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"49A95450AF16E9AB"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_356_n_0\
    );
\SINE[3]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F000E00FFF70CF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_357_n_0\
    );
\SINE[3]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"240BFB247404DBA4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_358_n_0\
    );
\SINE[3]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFF337FFFFFB0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_359_n_0\
    );
\SINE[3]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6315EA718E738CEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_360_n_0\
    );
\SINE[3]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62358EE38A711DCA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_361_n_0\
    );
\SINE[3]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFB33FFFFFFB0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_362_n_0\
    );
\SINE[3]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3409F304FB24DBF6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_363_n_0\
    );
\SINE[3]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA220207773B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_364_n_0\
    );
\SINE[3]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3388EE791C773188"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_367_n_0\
    );
\SINE[3]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26079D19FD62E6C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_368_n_0\
    );
\SINE[3]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3BBBB8FFFFFFF7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_369_n_0\
    );
\SINE[3]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"893378C477EC8833"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_370_n_0\
    );
\SINE[3]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D4860A2B69F5D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_371_n_0\
    );
\SINE[3]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE007F000700F8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_372_n_0\
    );
\SINE[3]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC23FEF5015CA50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_373_n_0\
    );
\SINE[3]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40BFEB103D4050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_374_n_0\
    );
\SINE[3]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB5B0105A4EEFA5B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[3]_i_383_n_0\
    );
\SINE[3]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ABFAA80000B5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_384_n_0\
    );
\SINE[3]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A550AFB14EAD52AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_385_n_0\
    );
\SINE[3]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE8AAAA5577DDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_386_n_0\
    );
\SINE[3]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C04FB8C3B0473FB8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_387_n_0\
    );
\SINE[3]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0B0F03C7FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_388_n_0\
    );
\SINE[3]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1629C718E792E9D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_389_n_0\
    );
\SINE[3]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D991113355555DDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_390_n_0\
    );
\SINE[3]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"297E017C936C9281"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_391_n_0\
    );
\SINE[3]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D5500005556FD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_392_n_0\
    );
\SINE[3]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B82F42B7C0B847D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_393_n_0\
    );
\SINE[3]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400088800000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_394_n_0\
    );
\SINE[3]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AF070E0F00F0F0F"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_403_n_0\
    );
\SINE[3]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"153D4050AFEA3DAF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_404_n_0\
    );
\SINE[3]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7719518A98E6A264"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_405_n_0\
    );
\SINE[3]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115CA502FEA152F"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_406_n_0\
    );
\SINE[3]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9EB00004400FE"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_407_n_0\
    );
\SINE[3]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE40CFBEBF3C41FF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_408_n_0\
    );
\SINE[3]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A55B9579D47DD62"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_409_n_0\
    );
\SINE[3]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34BF4014AFC2BFBF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_410_n_0\
    );
\SINE[3]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B83A3273C3C7CDCD"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_411_n_0\
    );
\SINE[3]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEA94196D6BE4155"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_412_n_0\
    );
\SINE[3]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABA5DDA6550A525"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_413_n_0\
    );
\SINE[3]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2847BEBFBE4157"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_414_n_0\
    );
\SINE[3]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BF159F0F01EB60E"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_415_n_0\
    );
\SINE[3]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1654AB1758E9545C"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_416_n_0\
    );
\SINE[3]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42DDA9732A57D5AA"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_417_n_0\
    );
\SINE[3]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6AB515656BEE954"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_418_n_0\
    );
\SINE[3]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DFE017C836C9281"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_419_n_0\
    );
\SINE[3]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D5500005554FD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_420_n_0\
    );
\SINE[3]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B827D037C2BD479"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_421_n_0\
    );
\SINE[3]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2B8B0380FC747E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[3]_i_422_n_0\
    );
\SINE[3]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1629C712D638EDD6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_423_n_0\
    );
\SINE[3]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D991111355555DDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_424_n_0\
    );
\SINE[3]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA41BFEDBEC055B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_425_n_0\
    );
\SINE[3]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A552ADB14EB15AAD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_426_n_0\
    );
\SINE[3]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998E6215709DE671"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_427_n_0\
    );
\SINE[3]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E0CFBCB34718A04"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_428_n_0\
    );
\SINE[3]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D5947535B7B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_429_n_0\
    );
\SINE[3]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFF11118101AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_430_n_0\
    );
\SINE[3]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41BF40413841BE28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_431_n_0\
    );
\SINE[3]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A880145755FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_432_n_0\
    );
\SINE[3]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C340BFC310BE4040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_433_n_0\
    );
\SINE[3]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D9236DA3CD23249"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_434_n_0\
    );
\SINE[3]_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4154A941BEE996AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_435_n_0\
    );
\SINE[3]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5AAF9F70A558F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_436_n_0\
    );
\SINE[3]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41D76941BE41BEAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_437_n_0\
    );
\SINE[3]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFF05FA4545AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_438_n_0\
    );
\SINE[3]_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9AB54F80756AB07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_439_n_0\
    );
\SINE[3]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577A8084A0807F7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_440_n_0\
    );
\SINE[3]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6954AB69AFA916AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_441_n_0\
    );
\SINE[3]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA220207773B9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_442_n_0\
    );
\SINE[3]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"240BFB24F404DBF4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_443_n_0\
    );
\SINE[3]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFF33FFFFFFB0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_444_n_0\
    );
\SINE[3]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"628EEA9C15F371EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_445_n_0\
    );
\SINE[3]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2718CEB8E731D8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_446_n_0\
    );
\SINE[3]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDD77FFFFDD0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_447_n_0\
    );
\SINE[3]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3405F304FBA4DBFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_448_n_0\
    );
\SINE[3]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DB2EA65705F0DA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_451_n_0\
    );
\SINE[3]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED6D291392D6FC6D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_452_n_0\
    );
\SINE[3]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3BB9B8FFFFFFF7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_453_n_0\
    );
\SINE[3]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB5B0125A4EEDA5B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[3]_i_466_n_0\
    );
\SINE[3]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD104EADEEB1522F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_467_n_0\
    );
\SINE[3]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC8AAAA5577DDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_468_n_0\
    );
\SINE[3]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D047B8E1B8C71FB8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_469_n_0\
    );
\SINE[3]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C030F03C7FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_470_n_0\
    );
\SINE[3]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1629C712E59669D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_471_n_0\
    );
\SINE[3]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29817E7C93D22D81"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_472_n_0\
    );
\SINE[3]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955500005556FD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_473_n_0\
    );
\SINE[3]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B82F46B7C0B847D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_474_n_0\
    );
\SINE[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_17_n_0\,
      I1 => \SINE_reg[3]_i_18_n_0\,
      I2 => sel(5),
      I3 => \SINE[3]_i_19_n_0\,
      I4 => sel(12),
      I5 => \SINE[3]_i_20_n_0\,
      O => \SINE[3]_i_5_n_0\
    );
\SINE[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_135_n_0\,
      I1 => \SINE[3]_i_136_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_137_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_138_n_0\,
      O => \SINE[3]_i_52_n_0\
    );
\SINE[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_139_n_0\,
      I1 => \SINE[3]_i_140_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_141_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_142_n_0\,
      O => \SINE[3]_i_53_n_0\
    );
\SINE[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_143_n_0\,
      I1 => \SINE[3]_i_144_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_145_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_146_n_0\,
      O => \SINE[3]_i_54_n_0\
    );
\SINE[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_147_n_0\,
      I1 => \SINE_reg[3]_i_148_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[3]_i_149_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[3]_i_150_n_0\,
      O => \SINE[3]_i_55_n_0\
    );
\SINE[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_151_n_0\,
      I1 => \SINE_reg[3]_i_152_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_153_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_154_n_0\,
      O => \SINE[3]_i_56_n_0\
    );
\SINE[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_155_n_0\,
      I1 => \SINE[3]_i_156_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[3]_i_157_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[3]_i_158_n_0\,
      O => \SINE[3]_i_57_n_0\
    );
\SINE[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_159_n_0\,
      I1 => \SINE_reg[3]_i_160_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_161_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_162_n_0\,
      O => \SINE[3]_i_58_n_0\
    );
\SINE[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_175_n_0\,
      I1 => \SINE[3]_i_176_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_177_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_178_n_0\,
      O => \SINE[3]_i_65_n_0\
    );
\SINE[3]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000505A5F5E5A507"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_657_n_0\
    );
\SINE[3]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F46D0B0B92F4F47"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[3]_i_658_n_0\
    );
\SINE[3]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF0100EEFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_659_n_0\
    );
\SINE[3]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1125DE5AA5EE51B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_660_n_0\
    );
\SINE[3]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FF017F8111AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_661_n_0\
    );
\SINE[3]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4140D741BCBE4038"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_662_n_0\
    );
\SINE[3]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A800145755FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_663_n_0\
    );
\SINE[3]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C140BFC334BF4010"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_664_n_0\
    );
\SINE[3]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD232D83CD2B249"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_665_n_0\
    );
\SINE[3]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4154BEA9A94196AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_666_n_0\
    );
\SINE[3]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A58AF1F70A558F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_667_n_0\
    );
\SINE[3]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41572841BE69BEBE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_668_n_0\
    );
\SINE[3]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE10FE1F15B711B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_669_n_0\
    );
\SINE[3]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9AB5CE80754AB07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_670_n_0\
    );
\SINE[3]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EAA050A8005FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_671_n_0\
    );
\SINE[3]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E954ABE9B6AB56AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_672_n_0\
    );
\SINE[3]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74747666D7D7D75F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_673_n_0\
    );
\SINE[3]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80E4FCBB375100C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_674_n_0\
    );
\SINE[3]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004B3330337CCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_675_n_0\
    );
\SINE[3]_i_676\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45B24A4548B5BA4D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      O => \SINE[3]_i_676_n_0\
    );
\SINE[3]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AF0F0E0C00F0F0F"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_677_n_0\
    );
\SINE[3]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"153F4014AFCA3FAF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_678_n_0\
    );
\SINE[3]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771959AA98E6A664"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_679_n_0\
    );
\SINE[3]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15C03551AF15EAAF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_680_n_0\
    );
\SINE[3]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9AB0000C600FE"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_681_n_0\
    );
\SINE[3]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBF40BEC341BFC7"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_682_n_0\
    );
\SINE[3]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABB955579DD5666A"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_683_n_0\
    );
\SINE[3]_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CBF403CEF40BFEF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_684_n_0\
    );
\SINE[3]_i_685\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"338ACC353633CCDD"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_685_n_0\
    );
\SINE[3]_i_686\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAA415656BE4951"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_686_n_0\
    );
\SINE[3]_i_687\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFC3BBC4330C7C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I1 => sel(11),
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_687_n_0\
    );
\SINE[3]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2841BEBFBE4145"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_688_n_0\
    );
\SINE[3]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BF179F0F00EB60E"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[3]_i_689_n_0\
    );
\SINE[3]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16ABE8545416A958"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_690_n_0\
    );
\SINE[3]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62DDA9732A57D5A8"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_691_n_0\
    );
\SINE[3]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AB415654B6E950"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_692_n_0\
    );
\SINE[3]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000525A5F5E5A507"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_693_n_0\
    );
\SINE[3]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED042B0B94F2F46"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_694_n_0\
    );
\SINE[3]_i_695\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF0300FCFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_695_n_0\
    );
\SINE[3]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121555A2AE4E1B11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_696_n_0\
    );
\SINE[3]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FF000700F0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_697_n_0\
    );
\SINE[3]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D982442A2FDDB955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[3]_i_698_n_0\
    );
\SINE[3]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFF00FF0001FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_699_n_0\
    );
\SINE[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_23_n_0\,
      I1 => \SINE_reg[3]_i_24_n_0\,
      I2 => sel(5),
      I3 => \SINE[3]_i_25_n_0\,
      I4 => sel(12),
      I5 => \SINE[3]_i_26_n_0\,
      O => \SINE[3]_i_7_n_0\
    );
\SINE[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_187_n_0\,
      I1 => \SINE[3]_i_136_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_188_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_189_n_0\,
      O => \SINE[3]_i_70_n_0\
    );
\SINE[3]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8933684077EC803B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_700_n_0\
    );
\SINE[3]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BDDDCCCC422222A"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => sel(4),
      O => \SINE[3]_i_701_n_0\
    );
\SINE[3]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C240AFCB143F4010"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => sel(4),
      I5 => sel(3),
      O => \SINE[3]_i_702_n_0\
    );
\SINE[3]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA5A51FF5A70F58"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_703_n_0\
    );
\SINE[3]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAF50C0C0EA3550"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_704_n_0\
    );
\SINE[3]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FF81778911EA"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_705_n_0\
    );
\SINE[3]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100C741BEBE40BE"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_706_n_0\
    );
\SINE[3]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA81A880557F577F"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_707_n_0\
    );
\SINE[3]_i_708\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040EF413CBF4038"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_708_n_0\
    );
\SINE[3]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C3C32B2D2D2D84D"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_709_n_0\
    );
\SINE[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_190_n_0\,
      I1 => \SINE[3]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_192_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_142_n_0\,
      O => \SINE[3]_i_71_n_0\
    );
\SINE[3]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6951AB49BEA956BE"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_710_n_0\
    );
\SINE[3]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A664B7B7C9DB4C4C"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_711_n_0\
    );
\SINE[3]_i_712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155A841BE29BEBE"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_712_n_0\
    );
\SINE[3]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE1CDE1F11B711F"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_713_n_0\
    );
\SINE[3]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABF8ABE917AB5407"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_714_n_0\
    );
\SINE[3]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EAA050A8005FEF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_715_n_0\
    );
\SINE[3]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E950ABE996AB54A7"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_716_n_0\
    );
\SINE[3]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74747666D7D7DF5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      O => \SINE[3]_i_717_n_0\
    );
\SINE[3]_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C4FCBB7F5300C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_718_n_0\
    );
\SINE[3]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CB3330337CCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      O => \SINE[3]_i_719_n_0\
    );
\SINE[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_193_n_0\,
      I1 => \SINE[3]_i_144_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \SINE[3]_i_194_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__9_n_0\,
      I5 => \SINE[3]_i_146_n_0\,
      O => \SINE[3]_i_72_n_0\
    );
\SINE[3]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454A4AB2B5B54D4F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[3]_i_720_n_0\
    );
\SINE[3]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C6CC8CAC3133337"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_721_n_0\
    );
\SINE[3]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1550BF15EF3FC2AF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_722_n_0\
    );
\SINE[3]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771959AE98E6A644"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_723_n_0\
    );
\SINE[3]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15D03515AE35EAAF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_724_n_0\
    );
\SINE[3]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF09AB0000C600FE"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_725_n_0\
    );
\SINE[3]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBF30BEC340BFC3"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_726_n_0\
    );
\SINE[3]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABDD5557BD554EAA"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_727_n_0\
    );
\SINE[3]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FBF503CEB40BFEF"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_728_n_0\
    );
\SINE[3]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"338ACC357633C0DD"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_729_n_0\
    );
\SINE[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_195_n_0\,
      I1 => \SINE_reg[3]_i_196_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[3]_i_197_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_198_n_0\,
      O => \SINE[3]_i_73_n_0\
    );
\SINE[3]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAA415657BE6941"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_730_n_0\
    );
\SINE[3]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE766E54149991B9"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_731_n_0\
    );
\SINE[3]_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BED7B8BE41419741"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[3]_i_732_n_0\
    );
\SINE[3]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A5FF00CD1200FA"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_733_n_0\
    );
\SINE[3]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A7E9545416ABF8"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_734_n_0\
    );
\SINE[3]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D2D25A797925A58"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[3]_i_735_n_0\
    );
\SINE[3]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16AF41545416A941"
    )
        port map (
      I0 => sel(11),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__35_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__31_n_0\,
      O => \SINE[3]_i_736_n_0\
    );
\SINE[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_199_n_0\,
      I1 => \SINE_reg[3]_i_200_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_201_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_202_n_0\,
      O => \SINE[3]_i_74_n_0\
    );
\SINE[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_203_n_0\,
      I1 => \SINE[3]_i_204_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[3]_i_205_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[3]_i_206_n_0\,
      O => \SINE[3]_i_75_n_0\
    );
\SINE[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_207_n_0\,
      I1 => \SINE_reg[3]_i_208_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE_reg[3]_i_209_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE_reg[3]_i_210_n_0\,
      O => \SINE[3]_i_76_n_0\
    );
\SINE[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(4),
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_3_n_0\,
      I2 => p_0_in1_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[4]_i_1_n_0\
    );
\SINE[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_24_n_0\,
      I1 => \SINE_reg[4]_i_25_n_0\,
      I2 => sel(5),
      I3 => \SINE[4]_i_26_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[4]_i_27_n_0\,
      O => \SINE[4]_i_10_n_0\
    );
\SINE[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_28_n_0\,
      I1 => \SINE_reg[4]_i_29_n_0\,
      I2 => sel(5),
      I3 => \SINE_reg[4]_i_30_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[4]_i_31_n_0\,
      O => \SINE[4]_i_11_n_0\
    );
\SINE[4]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888BB88BBBB"
    )
        port map (
      I0 => \SINE[4]_i_378_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_148_n_0\
    );
\SINE[4]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \SINE[4]_i_379_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I2 => \SINE[4]_i_380_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I5 => \SINE[4]_i_381_n_0\,
      O => \SINE[4]_i_149_n_0\
    );
\SINE[4]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_386_n_0\,
      I1 => \SINE[4]_i_387_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_388_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_389_n_0\,
      O => \SINE[4]_i_152_n_0\
    );
\SINE[4]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_390_n_0\,
      I1 => \SINE[4]_i_391_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_392_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_393_n_0\,
      O => \SINE[4]_i_153_n_0\
    );
\SINE[4]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AA00AA2798BF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_156_n_0\
    );
\SINE[4]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0003FFF1FFF8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_157_n_0\
    );
\SINE[4]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F5CD4BF5F54A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_158_n_0\
    );
\SINE[4]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C34BC32D3D3D3D3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_159_n_0\
    );
\SINE[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_48_n_0\,
      I1 => \SINE_reg[4]_i_49_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[4]_i_50_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_51_n_0\,
      O => \SINE[4]_i_16_n_0\
    );
\SINE[4]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBFFFF8BBB0000"
    )
        port map (
      I0 => \SINE[4]_i_406_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \SINE_reg[4]_i_407_n_0\,
      O => \SINE[4]_i_164_n_0\
    );
\SINE[4]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_408_n_0\,
      I1 => \SINE[4]_i_409_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_410_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_411_n_0\,
      O => \SINE[4]_i_165_n_0\
    );
\SINE[4]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_412_n_0\,
      I1 => \SINE[4]_i_413_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_414_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_415_n_0\,
      O => \SINE[4]_i_166_n_0\
    );
\SINE[4]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_416_n_0\,
      I1 => \SINE[4]_i_417_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_418_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_419_n_0\,
      O => \SINE[4]_i_167_n_0\
    );
\SINE[4]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A0A1A1F3FB5F5E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_168_n_0\
    );
\SINE[4]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77EE10F751FF0875"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_169_n_0\
    );
\SINE[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \SINE[4]_i_52_n_0\,
      I2 => \SINE_reg[4]_i_53_n_0\,
      O => \SINE[4]_i_17_n_0\
    );
\SINE[4]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5E5F5E04A0A4A1A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_170_n_0\
    );
\SINE[4]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555AF555AB55AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_171_n_0\
    );
\SINE[4]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A4A2B4F45DF55F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_176_n_0\
    );
\SINE[4]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA8AA80A0100055"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_177_n_0\
    );
\SINE[4]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DF0AB354BBAA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_178_n_0\
    );
\SINE[4]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF1F9F0F010B000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_179_n_0\
    );
\SINE[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_54_n_0\,
      I1 => \SINE[4]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[4]_i_56_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_57_n_0\,
      O => \SINE[4]_i_18_n_0\
    );
\SINE[4]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_428_n_0\,
      I1 => \SINE[4]_i_429_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_430_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_431_n_0\,
      O => \SINE[4]_i_180_n_0\
    );
\SINE[4]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_432_n_0\,
      I1 => \SINE[4]_i_433_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_434_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_435_n_0\,
      O => \SINE[4]_i_181_n_0\
    );
\SINE[4]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_436_n_0\,
      I1 => \SINE[4]_i_387_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_437_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_438_n_0\,
      O => \SINE[4]_i_182_n_0\
    );
\SINE[4]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_439_n_0\,
      I1 => \SINE[4]_i_440_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_441_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_442_n_0\,
      O => \SINE[4]_i_183_n_0\
    );
\SINE[4]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC4040AA01AA1BF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_184_n_0\
    );
\SINE[4]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAFA5A450525A2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_185_n_0\
    );
\SINE[4]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E35F5E5B5F5CA4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_186_n_0\
    );
\SINE[4]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9944A2D9BA552699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_187_n_0\
    );
\SINE[4]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B220AB44BB40AF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      O => \SINE[4]_i_190_n_0\
    );
\SINE[4]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B30030CC04CCCCB3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_191_n_0\
    );
\SINE[4]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF4454FBFD5D40BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_192_n_0\
    );
\SINE[4]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57565E5A7A7A7AE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_193_n_0\
    );
\SINE[4]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_451_n_0\,
      I1 => \SINE[4]_i_452_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_453_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_454_n_0\,
      O => \SINE[4]_i_196_n_0\
    );
\SINE[4]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_455_n_0\,
      I1 => \SINE[4]_i_409_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_456_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_457_n_0\,
      O => \SINE[4]_i_197_n_0\
    );
\SINE[4]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_458_n_0\,
      I1 => \SINE[4]_i_459_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_460_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_415_n_0\,
      O => \SINE[4]_i_198_n_0\
    );
\SINE[4]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_461_n_0\,
      I1 => \SINE[4]_i_462_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_463_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_464_n_0\,
      O => \SINE[4]_i_199_n_0\
    );
\SINE[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_60_n_0\,
      I1 => \SINE_reg[4]_i_61_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[4]_i_62_n_0\,
      I4 => sel(7),
      I5 => \SINE[4]_i_63_n_0\,
      O => \SINE[4]_i_20_n_0\
    );
\SINE[4]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A1A1F35B5F5E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_200_n_0\
    );
\SINE[4]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5E5F5C04A0A0A1A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_201_n_0\
    );
\SINE[4]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556AF555AB55AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_202_n_0\
    );
\SINE[4]_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[4]_i_477_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I2 => \SINE[4]_i_429_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I4 => \SINE_reg[4]_i_151_n_0\,
      O => \SINE[4]_i_209_n_0\
    );
\SINE[4]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_478_n_0\,
      I1 => \SINE[4]_i_433_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_479_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_435_n_0\,
      O => \SINE[4]_i_210_n_0\
    );
\SINE[4]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_480_n_0\,
      I1 => \SINE[4]_i_387_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_481_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_482_n_0\,
      O => \SINE[4]_i_211_n_0\
    );
\SINE[4]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_483_n_0\,
      I1 => \SINE[4]_i_391_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_484_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_393_n_0\,
      O => \SINE[4]_i_212_n_0\
    );
\SINE[4]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC0840AA01AA3BF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_213_n_0\
    );
\SINE[4]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BF5FE51FF5544AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_214_n_0\
    );
\SINE[4]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB4A0A360A0AB5F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_215_n_0\
    );
\SINE[4]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B5DD4BF5F54A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_216_n_0\
    );
\SINE[4]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C343C32D3D3D3D3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_217_n_0\
    );
\SINE[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_66_n_0\,
      I1 => \SINE_reg[4]_i_67_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[4]_i_68_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_69_n_0\,
      O => \SINE[4]_i_22_n_0\
    );
\SINE[4]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBFFFF8BBB0000"
    )
        port map (
      I0 => \SINE[4]_i_493_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \SINE_reg[4]_i_494_n_0\,
      O => \SINE[4]_i_222_n_0\
    );
\SINE[4]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_495_n_0\,
      I1 => \SINE[4]_i_409_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_496_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_497_n_0\,
      O => \SINE[4]_i_223_n_0\
    );
\SINE[4]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_498_n_0\,
      I1 => \SINE[4]_i_459_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_499_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_415_n_0\,
      O => \SINE[4]_i_224_n_0\
    );
\SINE[4]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_500_n_0\,
      I1 => \SINE[4]_i_501_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_502_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_419_n_0\,
      O => \SINE[4]_i_225_n_0\
    );
\SINE[4]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA0A2B4F45DF55F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_232_n_0\
    );
\SINE[4]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA8AA80A0100055"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_233_n_0\
    );
\SINE[4]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DF02B354BBAA20"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_234_n_0\
    );
\SINE[4]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_515_n_0\,
      I1 => \SINE[4]_i_516_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_517_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_431_n_0\,
      O => \SINE[4]_i_235_n_0\
    );
\SINE[4]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_518_n_0\,
      I1 => \SINE[4]_i_433_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_434_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_519_n_0\,
      O => \SINE[4]_i_236_n_0\
    );
\SINE[4]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_520_n_0\,
      I1 => \SINE[4]_i_521_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_522_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_438_n_0\,
      O => \SINE[4]_i_237_n_0\
    );
\SINE[4]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_523_n_0\,
      I1 => \SINE[4]_i_440_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_524_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_525_n_0\,
      O => \SINE[4]_i_238_n_0\
    );
\SINE[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_72_n_0\,
      I1 => \SINE_reg[4]_i_73_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[4]_i_74_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_75_n_0\,
      O => \SINE[4]_i_24_n_0\
    );
\SINE[4]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_540_n_0\,
      I1 => \SINE[4]_i_452_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_541_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_454_n_0\,
      O => \SINE[4]_i_247_n_0\
    );
\SINE[4]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_542_n_0\,
      I1 => \SINE[4]_i_543_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_544_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_457_n_0\,
      O => \SINE[4]_i_248_n_0\
    );
\SINE[4]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_545_n_0\,
      I1 => \SINE[4]_i_459_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_546_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_547_n_0\,
      O => \SINE[4]_i_249_n_0\
    );
\SINE[4]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_548_n_0\,
      I1 => \SINE[4]_i_462_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_463_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_549_n_0\,
      O => \SINE[4]_i_250_n_0\
    );
\SINE[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_78_n_0\,
      I1 => \SINE[4]_i_79_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[4]_i_80_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_81_n_0\,
      O => \SINE[4]_i_26_n_0\
    );
\SINE[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_84_n_0\,
      I1 => \SINE_reg[4]_i_85_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[4]_i_86_n_0\,
      I4 => sel(7),
      I5 => \SINE[4]_i_87_n_0\,
      O => \SINE[4]_i_28_n_0\
    );
\SINE[4]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565AF555A5F5AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_362_n_0\
    );
\SINE[4]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5E5F5C84A0A0A1A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_363_n_0\
    );
\SINE[4]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77EE10F751FF0855"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_364_n_0\
    );
\SINE[4]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA3F5511BFFE55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_365_n_0\
    );
\SINE[4]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C68CAC3C3C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_366_n_0\
    );
\SINE[4]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5C9F54A0A0A0A36"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_367_n_0\
    );
\SINE[4]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCF308FF00FF33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_368_n_0\
    );
\SINE[4]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A1EB5B5F5F5E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_369_n_0\
    );
\SINE[4]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9B5D557D757"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_370_n_0\
    );
\SINE[4]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545BDB0A0BA2A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_371_n_0\
    );
\SINE[4]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFD55F54002AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_372_n_0\
    );
\SINE[4]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02BBA244FFD455DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_373_n_0\
    );
\SINE[4]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5FF00CD000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_374_n_0\
    );
\SINE[4]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5F4B0B03A2A0A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_375_n_0\
    );
\SINE[4]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A8A0A080850507"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_376_n_0\
    );
\SINE[4]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2B4A0F4F45F5D4B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_377_n_0\
    );
\SINE[4]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5C5657D7B7D3A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_378_n_0\
    );
\SINE[4]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D7D7FFBBB929292"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_379_n_0\
    );
\SINE[4]_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_380_n_0\
    );
\SINE[4]_i_381\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F0000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_381_n_0\
    );
\SINE[4]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4444445DDDFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_382_n_0\
    );
\SINE[4]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB9393921240106C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_383_n_0\
    );
\SINE[4]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFFF77777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_384_n_0\
    );
\SINE[4]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"131018686CECECEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_385_n_0\
    );
\SINE[4]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0C00CC0C40CFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_386_n_0\
    );
\SINE[4]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA0000FF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_387_n_0\
    );
\SINE[4]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A8B2B87C5D5C555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_388_n_0\
    );
\SINE[4]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44620000FFFF7777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_389_n_0\
    );
\SINE[4]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F3E3E5E5C5CD0D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_390_n_0\
    );
\SINE[4]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000008000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_391_n_0\
    );
\SINE[4]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DC4DD40DE00223B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_392_n_0\
    );
\SINE[4]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B1B7F7F7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_393_n_0\
    );
\SINE[4]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9944A299BA556699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_394_n_0\
    );
\SINE[4]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F5DF845FF5540AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_395_n_0\
    );
\SINE[4]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCFC3C0303C3C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_396_n_0\
    );
\SINE[4]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E04ACA0A1A351FB5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_397_n_0\
    );
\SINE[4]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575E6A6AA8A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_398_n_0\
    );
\SINE[4]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B45BF44BF50B5D0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_399_n_0\
    );
\SINE[4]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B30430CC0CCCCC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_400_n_0\
    );
\SINE[4]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BA00AF40AB40AF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      O => \SINE[4]_i_401_n_0\
    );
\SINE[4]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004F0FFF000C4CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      O => \SINE[4]_i_402_n_0\
    );
\SINE[4]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F45C5F5B4B0BA3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_403_n_0\
    );
\SINE[4]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001557FF5FFFFFEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_404_n_0\
    );
\SINE[4]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BB2A20AB44FF4C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_405_n_0\
    );
\SINE[4]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF0ED4FFAF7850F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_406_n_0\
    );
\SINE[4]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADAAA00AB0105255"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_408_n_0\
    );
\SINE[4]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000500E000E0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_409_n_0\
    );
\SINE[4]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8046004C666FDDFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_410_n_0\
    );
\SINE[4]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCECCCF99999991"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \SINE[4]_i_411_n_0\
    );
\SINE[4]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD55DD44770833AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_412_n_0\
    );
\SINE[4]_i_413\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001F0F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_413_n_0\
    );
\SINE[4]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74787A3A3AAA8A83"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_414_n_0\
    );
\SINE[4]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEC8FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \SINE[4]_i_415_n_0\
    );
\SINE[4]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1A3A1232F3F2F5E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_416_n_0\
    );
\SINE[4]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F803000000FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_417_n_0\
    );
\SINE[4]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2F2F0FD5D4D4D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_418_n_0\
    );
\SINE[4]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFDFDFFFBB999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_419_n_0\
    );
\SINE[4]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C286AC3C3C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_420_n_0\
    );
\SINE[4]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD055674000AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_421_n_0\
    );
\SINE[4]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"694B6B4BC3D3C3D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_422_n_0\
    );
\SINE[4]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A1A37B5F5F5F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_423_n_0\
    );
\SINE[4]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0CF0FF00F0F3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_424_n_0\
    );
\SINE[4]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5DD4B4B0B0A22A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_425_n_0\
    );
\SINE[4]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BAFF5D5F5D00A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_426_n_0\
    );
\SINE[4]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AFAA18FFDD5575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_427_n_0\
    );
\SINE[4]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9393929200106C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_428_n_0\
    );
\SINE[4]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC444445DDDFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_429_n_0\
    );
\SINE[4]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030B07407CF0FCF4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_430_n_0\
    );
\SINE[4]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FCFCFCFFFBF3F3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_431_n_0\
    );
\SINE[4]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87C5C545757D7D7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_432_n_0\
    );
\SINE[4]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8000000FF00FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_433_n_0\
    );
\SINE[4]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D6D7D7FBBBA9292"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_434_n_0\
    );
\SINE[4]_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377F0000AAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_435_n_0\
    );
\SINE[4]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3F2000A2228BBBF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_436_n_0\
    );
\SINE[4]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AA8C7588BFCD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_437_n_0\
    );
\SINE[4]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F100000FFFF0FFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_438_n_0\
    );
\SINE[4]_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A72E3E3E5E5CD4D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_439_n_0\
    );
\SINE[4]_i_440\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00080FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_440_n_0\
    );
\SINE[4]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DECDD40DE00A21B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_441_n_0\
    );
\SINE[4]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001ABBB777FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_442_n_0\
    );
\SINE[4]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2C343233D3D3DDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_443_n_0\
    );
\SINE[4]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F5B54BF54BF50A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_444_n_0\
    );
\SINE[4]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0001FFF1FFF8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_445_n_0\
    );
\SINE[4]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C94A0A360A0AB5B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_446_n_0\
    );
\SINE[4]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02033B3F02022A2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      O => \SINE[4]_i_447_n_0\
    );
\SINE[4]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F45C5D5F5B0BA3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_448_n_0\
    );
\SINE[4]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030F073F7FFF7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_449_n_0\
    );
\SINE[4]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B0B0BA2A0F4B4F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_450_n_0\
    );
\SINE[4]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C6CECEFEF979393"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_451_n_0\
    );
\SINE[4]_i_452\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      O => \SINE[4]_i_452_n_0\
    );
\SINE[4]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E687C71313191139"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_453_n_0\
    );
\SINE[4]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00FFF8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_454_n_0\
    );
\SINE[4]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BAA982288244455"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_455_n_0\
    );
\SINE[4]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80462044666FDDDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_456_n_0\
    );
\SINE[4]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0100FE0000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \SINE[4]_i_457_n_0\
    );
\SINE[4]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87D5D5D4D478703A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_458_n_0\
    );
\SINE[4]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF000011FF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \SINE[4]_i_459_n_0\
    );
\SINE[4]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757C783A3A2A8A82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_460_n_0\
    );
\SINE[4]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1A1C1A32B2F2F3E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_461_n_0\
    );
\SINE[4]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC01000000FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_462_n_0\
    );
\SINE[4]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2B2F0FDFD4D4D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_463_n_0\
    );
\SINE[4]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFDFDFFFBB9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_464_n_0\
    );
\SINE[4]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C686AC3C3C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_465_n_0\
    );
\SINE[4]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF4595B4003AAA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_466_n_0\
    );
\SINE[4]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA7508FF00FF51A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_467_n_0\
    );
\SINE[4]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A1AB5B5F5F5E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_468_n_0\
    );
\SINE[4]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9B9D557D757"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_469_n_0\
    );
\SINE[4]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5075AF00AAAA18"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_470_n_0\
    );
\SINE[4]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FCFF3B3F3B00C0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_471_n_0\
    );
\SINE[4]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BBAA44FFF4555F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_472_n_0\
    );
\SINE[4]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF1F9F0F000B000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_473_n_0\
    );
\SINE[4]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5F4B0B0BA2A0A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_474_n_0\
    );
\SINE[4]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA8AA80A0100057"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_475_n_0\
    );
\SINE[4]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B4A0B4F45DFD5B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_476_n_0\
    );
\SINE[4]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB9393921200106C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_477_n_0\
    );
\SINE[4]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85C5C54575797D3A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_478_n_0\
    );
\SINE[4]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D7D7D7BBB9A9292"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_479_n_0\
    );
\SINE[4]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B70C00CC0C48CFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_480_n_0\
    );
\SINE[4]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAB055A09FF555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_481_n_0\
    );
\SINE[4]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44420000FFFF7777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_482_n_0\
    );
\SINE[4]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F3E3E7E5E5CD0D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_483_n_0\
    );
\SINE[4]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DE4DD40DE00223B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_484_n_0\
    );
\SINE[4]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57565A5A7A7A78E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_485_n_0\
    );
\SINE[4]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B45FF44BF50BDD0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_486_n_0\
    );
\SINE[4]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B30430CC0CCCCCB3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_487_n_0\
    );
\SINE[4]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BA20AB40AB40AF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      O => \SINE[4]_i_488_n_0\
    );
\SINE[4]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"023F0B3F022A022A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      O => \SINE[4]_i_489_n_0\
    );
\SINE[4]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F45C5F5F4B0BA3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_490_n_0\
    );
\SINE[4]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001557FF5FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_491_n_0\
    );
\SINE[4]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BB0A22AB04FF44"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_492_n_0\
    );
\SINE[4]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66CCE9F7EEDF9933"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_493_n_0\
    );
\SINE[4]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAA982288244655"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_495_n_0\
    );
\SINE[4]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8046204C666FDDDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_496_n_0\
    );
\SINE[4]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCF99999991"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \SINE[4]_i_497_n_0\
    );
\SINE[4]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5D5D5D4F47A703A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_498_n_0\
    );
\SINE[4]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757C7A3A3AAA8A82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_499_n_0\
    );
\SINE[4]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1A1A1232B3F2F1E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_500_n_0\
    );
\SINE[4]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F801000000FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_501_n_0\
    );
\SINE[4]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2F2F0FDDD4D4D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_502_n_0\
    );
\SINE[4]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65755959AEA6A6E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_503_n_0\
    );
\SINE[4]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5E5F5E0CA0A4A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_504_n_0\
    );
\SINE[4]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E5E1F1F170785"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_505_n_0\
    );
\SINE[4]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A0A1A1B1FB5F5F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_506_n_0\
    );
\SINE[4]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3868C3C3C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_507_n_0\
    );
\SINE[4]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD855674000AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_508_n_0\
    );
\SINE[4]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696B6B4B43C3C3D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_509_n_0\
    );
\SINE[4]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007AA9ABFFF5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_510_n_0\
    );
\SINE[4]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0EF0FF00F0F3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_511_n_0\
    );
\SINE[4]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5DD5F4B0B0A0AA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_512_n_0\
    );
\SINE[4]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BAFF5F5F5D00A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_513_n_0\
    );
\SINE[4]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002BAA24BFFD555D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_514_n_0\
    );
\SINE[4]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFA5EF0F85120820"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_515_n_0\
    );
\SINE[4]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC444445DDDDFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_516_n_0\
    );
\SINE[4]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050F07205AB0FAF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_517_n_0\
    );
\SINE[4]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83C58545757D7D7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_518_n_0\
    );
\SINE[4]_i_519\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F00AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_519_n_0\
    );
\SINE[4]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_148_n_0\,
      I1 => \SINE[4]_i_149_n_0\,
      I2 => sel(7),
      I3 => \SINE_reg[4]_i_150_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \SINE_reg[4]_i_151_n_0\,
      O => \SINE[4]_i_52_n_0\
    );
\SINE[4]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7F2000A2220BBBF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[4]_i_520_n_0\
    );
\SINE[4]_i_521\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00F0F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      O => \SINE[4]_i_521_n_0\
    );
\SINE[4]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AA8C7528BBCD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_522_n_0\
    );
\SINE[4]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A3F55F80FFAF5C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_523_n_0\
    );
\SINE[4]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73F8F300F3308C07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_524_n_0\
    );
\SINE[4]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222223337777FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_525_n_0\
    );
\SINE[4]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5756565A5A7A7A68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_526_n_0\
    );
\SINE[4]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4454DBFF5540BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_527_n_0\
    );
\SINE[4]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0307033F7FFF7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \SINE[4]_i_528_n_0\
    );
\SINE[4]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B0B0BA2A0B4A4F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_529_n_0\
    );
\SINE[4]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02033B3F00022A2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      O => \SINE[4]_i_530_n_0\
    );
\SINE[4]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F4FC5D5F5B0B03"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_531_n_0\
    );
\SINE[4]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8EAEA651191918"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \SINE[4]_i_532_n_0\
    );
\SINE[4]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E00A1ACA0A1F35"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_533_n_0\
    );
\SINE[4]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"949494B5AD292969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \SINE[4]_i_534_n_0\
    );
\SINE[4]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A35F5E5B5F5C84A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_535_n_0\
    );
\SINE[4]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0001FFF0FFFC000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \SINE[4]_i_536_n_0\
    );
\SINE[4]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C10A4AB44A1A0AB5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      O => \SINE[4]_i_537_n_0\
    );
\SINE[4]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2C3C3233D3D3D9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \SINE[4]_i_538_n_0\
    );
\SINE[4]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F5B449F54BF50A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_539_n_0\
    );
\SINE[4]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C6CECEFEFD79393"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_540_n_0\
    );
\SINE[4]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE87C71313191339"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_541_n_0\
    );
\SINE[4]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BAA98A288244455"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_542_n_0\
    );
\SINE[4]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100F000E0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_543_n_0\
    );
\SINE[4]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"920480446C6D6DFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_544_n_0\
    );
\SINE[4]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FD5C5D4D478703A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_545_n_0\
    );
\SINE[4]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7574783A3A3A8A82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      O => \SINE[4]_i_546_n_0\
    );
\SINE[4]_i_547\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF8FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \SINE[4]_i_547_n_0\
    );
\SINE[4]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02BC12FA12FA33E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_548_n_0\
    );
\SINE[4]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFEFFFFFF0CF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_549_n_0\
    );
\SINE[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_156_n_0\,
      I1 => \SINE[4]_i_157_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_158_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_159_n_0\,
      O => \SINE[4]_i_55_n_0\
    );
\SINE[4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_168_n_0\,
      I1 => \SINE[4]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_170_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_171_n_0\,
      O => \SINE[4]_i_60_n_0\
    );
\SINE[4]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_176_n_0\,
      I1 => \SINE[4]_i_177_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_178_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_179_n_0\,
      O => \SINE[4]_i_63_n_0\
    );
\SINE[4]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_184_n_0\,
      I1 => \SINE[4]_i_185_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_186_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_187_n_0\,
      O => \SINE[4]_i_66_n_0\
    );
\SINE[4]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_190_n_0\,
      I1 => \SINE[4]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_192_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_193_n_0\,
      O => \SINE[4]_i_68_n_0\
    );
\SINE[4]_i_719\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \SINE[4]_i_719_n_0\
    );
\SINE[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_200_n_0\,
      I1 => \SINE[4]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_201_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_202_n_0\,
      O => \SINE[4]_i_72_n_0\
    );
\SINE[4]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFF00FFF0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      O => \SINE[4]_i_738_n_0\
    );
\SINE[4]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E085050F5F0F0DA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__10_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \SINE[4]_i_739_n_0\
    );
\SINE[4]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFF00FFEAFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \SINE[4]_i_740_n_0\
    );
\SINE[4]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E697C71313191139"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__25_n_0\,
      O => \SINE[4]_i_741_n_0\
    );
\SINE[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_213_n_0\,
      I1 => \SINE[4]_i_185_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_214_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_187_n_0\,
      O => \SINE[4]_i_78_n_0\
    );
\SINE[4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_215_n_0\,
      I1 => \SINE[4]_i_157_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_216_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_217_n_0\,
      O => \SINE[4]_i_79_n_0\
    );
\SINE[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_16_n_0\,
      I1 => \SINE[4]_i_17_n_0\,
      I2 => sel(5),
      I3 => \SINE[4]_i_18_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[4]_i_19_n_0\,
      O => \SINE[4]_i_8_n_0\
    );
\SINE[4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_232_n_0\,
      I1 => \SINE[4]_i_233_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \SINE[4]_i_234_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__7_n_0\,
      I5 => \SINE[4]_i_179_n_0\,
      O => \SINE[4]_i_87_n_0\
    );
\SINE[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_20_n_0\,
      I1 => \SINE_reg[4]_i_21_n_0\,
      I2 => sel(5),
      I3 => \SINE[4]_i_22_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[4]_i_23_n_0\,
      O => \SINE[4]_i_9_n_0\
    );
\SINE[4]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_239_n_0\,
      I1 => \SINE_reg[4]_i_240_n_0\,
      I2 => sel(7),
      I3 => \SINE_reg[4]_i_241_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \SINE_reg[4]_i_242_n_0\,
      O => \SINE[4]_i_90_n_0\
    );
\SINE[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_243_n_0\,
      I1 => \SINE_reg[4]_i_244_n_0\,
      I2 => sel(7),
      I3 => \SINE_reg[4]_i_245_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \SINE_reg[4]_i_246_n_0\,
      O => \SINE[4]_i_91_n_0\
    );
\SINE[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(5),
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_3_n_0\,
      I2 => p_0_in1_in(5),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[5]_i_1_n_0\
    );
\SINE[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_24_n_0\,
      I1 => \SINE_reg[5]_i_25_n_0\,
      I2 => sel(5),
      I3 => \SINE_reg[5]_i_26_n_0\,
      I4 => sel(12),
      I5 => \SINE[5]_i_27_n_0\,
      O => \SINE[5]_i_10_n_0\
    );
\SINE[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_28_n_0\,
      I1 => \SINE[5]_i_29_n_0\,
      I2 => sel(5),
      I3 => \SINE_reg[5]_i_30_n_0\,
      I4 => sel(12),
      I5 => \SINE[5]_i_31_n_0\,
      O => \SINE[5]_i_11_n_0\
    );
\SINE[5]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002222AAAA888C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_144_n_0\
    );
\SINE[5]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD9CBCDCFFF5F7F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_145_n_0\
    );
\SINE[5]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7C7D7E262222222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_146_n_0\
    );
\SINE[5]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444622200888888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_147_n_0\
    );
\SINE[5]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDDDDD55577773"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_148_n_0\
    );
\SINE[5]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC3C3C3FC3CBC3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_149_n_0\
    );
\SINE[5]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28281C9DDDDDDDD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_150_n_0\
    );
\SINE[5]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666466659191999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_151_n_0\
    );
\SINE[5]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222022292888A88C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_152_n_0\
    );
\SINE[5]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88999AAA22222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_153_n_0\
    );
\SINE[5]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B73C3F0F0C0C0CC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[5]_i_154_n_0\
    );
\SINE[5]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF3FFF0FFF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_155_n_0\
    );
\SINE[5]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB888888BBBBBB"
    )
        port map (
      I0 => \SINE[5]_i_412_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_158_n_0\
    );
\SINE[5]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFC0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE[5]_i_413_n_0\,
      I1 => \SINE[5]_i_414_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_159_n_0\
    );
\SINE[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_48_n_0\,
      I1 => \SINE[5]_i_49_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[5]_i_50_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[5]_i_51_n_0\,
      O => \SINE[5]_i_16_n_0\
    );
\SINE[5]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888BB88BBBB"
    )
        port map (
      I0 => \SINE[5]_i_415_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I2 => \SINE[10]_i_68_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_160_n_0\
    );
\SINE[5]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_418_n_0\,
      I1 => \SINE[5]_i_202_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_419_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_420_n_0\,
      O => \SINE[5]_i_162_n_0\
    );
\SINE[5]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_421_n_0\,
      I1 => \SINE[5]_i_422_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_423_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_200_n_0\,
      O => \SINE[5]_i_163_n_0\
    );
\SINE[5]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BFFFDDD5555577"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \SINE[5]_i_164_n_0\
    );
\SINE[5]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC41110"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_165_n_0\
    );
\SINE[5]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA80AA00DB0B5F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_166_n_0\
    );
\SINE[5]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"232B2B3BAEAEAEAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_167_n_0\
    );
\SINE[5]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000040CCCCCC8C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_168_n_0\
    );
\SINE[5]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8004000FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      O => \SINE[5]_i_169_n_0\
    );
\SINE[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \SINE[5]_i_52_n_0\,
      I2 => \SINE_reg[5]_i_53_n_0\,
      O => \SINE[5]_i_17_n_0\
    );
\SINE[5]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55FDA4FF55F4A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_170_n_0\
    );
\SINE[5]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AEAAA9B9B9BBA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \SINE[5]_i_171_n_0\
    );
\SINE[5]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A0A0A0A0FA0A8A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_174_n_0\
    );
\SINE[5]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_175_n_0\
    );
\SINE[5]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D772D6727373737B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_176_n_0\
    );
\SINE[5]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \SINE[5]_i_177_n_0\
    );
\SINE[5]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7F7FFD44444445"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_178_n_0\
    );
\SINE[5]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15FFFF00FFFF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_179_n_0\
    );
\SINE[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_54_n_0\,
      I1 => \SINE[5]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[5]_i_56_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_57_n_0\,
      O => \SINE[5]_i_18_n_0\
    );
\SINE[5]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22220000333B9888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_180_n_0\
    );
\SINE[5]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDD999DDFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_181_n_0\
    );
\SINE[5]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000F0FFEFFFCF7F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      O => \SINE[5]_i_182_n_0\
    );
\SINE[5]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAFADED0444444C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_183_n_0\
    );
\SINE[5]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110020277777777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_184_n_0\
    );
\SINE[5]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0000C07FCFC3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_185_n_0\
    );
\SINE[5]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000057A8FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_186_n_0\
    );
\SINE[5]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF00FFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_187_n_0\
    );
\SINE[5]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FF00FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_188_n_0\
    );
\SINE[5]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABDAA8000BF5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_189_n_0\
    );
\SINE[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_58_n_0\,
      I1 => \SINE[5]_i_59_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[5]_i_60_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_61_n_0\,
      O => \SINE[5]_i_19_n_0\
    );
\SINE[5]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_190_n_0\
    );
\SINE[5]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42AAFFFF5000AA80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_191_n_0\
    );
\SINE[5]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000FF0FFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_192_n_0\
    );
\SINE[5]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_428_n_0\,
      I1 => \SINE[5]_i_429_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_430_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_255_n_0\,
      O => \SINE[5]_i_193_n_0\
    );
\SINE[5]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_431_n_0\,
      I1 => \SINE[5]_i_432_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_433_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_434_n_0\,
      O => \SINE[5]_i_194_n_0\
    );
\SINE[5]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_246_n_0\,
      I1 => \SINE[5]_i_435_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_436_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_437_n_0\,
      O => \SINE[5]_i_195_n_0\
    );
\SINE[5]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_438_n_0\,
      I1 => \SINE[5]_i_439_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_440_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_441_n_0\,
      O => \SINE[5]_i_196_n_0\
    );
\SINE[5]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82020202BAA0A8A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_197_n_0\
    );
\SINE[5]_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F70FF0F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_198_n_0\
    );
\SINE[5]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD8DCD05BFB7BBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_199_n_0\
    );
\SINE[5]_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_200_n_0\
    );
\SINE[5]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FEF2FFD44444444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_201_n_0\
    );
\SINE[5]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFD5FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[5]_i_202_n_0\
    );
\SINE[5]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0003F00F8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_203_n_0\
    );
\SINE[5]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5177"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_204_n_0\
    );
\SINE[5]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D555CEEEEEEB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_205_n_0\
    );
\SINE[5]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15FF000000FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_206_n_0\
    );
\SINE[5]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEACAEAC151C141C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_207_n_0\
    );
\SINE[5]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_208_n_0\
    );
\SINE[5]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E32323333B1A1A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \SINE[5]_i_209_n_0\
    );
\SINE[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_64_n_0\,
      I1 => \SINE[5]_i_65_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[5]_i_66_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_67_n_0\,
      O => \SINE[5]_i_21_n_0\
    );
\SINE[5]_i_210\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000F0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_210_n_0\
    );
\SINE[5]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FFFF03037CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_211_n_0\
    );
\SINE[5]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00303030F333B333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_212_n_0\
    );
\SINE[5]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B833B833B8CC"
    )
        port map (
      I0 => \SINE[5]_i_442_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \SINE[5]_i_443_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_213_n_0\
    );
\SINE[5]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_444_n_0\,
      I1 => \SINE[5]_i_445_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_446_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_447_n_0\,
      O => \SINE[5]_i_214_n_0\
    );
\SINE[5]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_448_n_0\,
      I1 => \SINE[5]_i_449_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_450_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_451_n_0\,
      O => \SINE[5]_i_215_n_0\
    );
\SINE[5]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_452_n_0\,
      I1 => \SINE[5]_i_453_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_454_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_455_n_0\,
      O => \SINE[5]_i_216_n_0\
    );
\SINE[5]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7F3F7F44444445"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_217_n_0\
    );
\SINE[5]_i_218\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF0FF0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_218_n_0\
    );
\SINE[5]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222000333BB888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_219_n_0\
    );
\SINE[5]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDD999DDDFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_220_n_0\
    );
\SINE[5]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5D5D1CFEBEBFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_221_n_0\
    );
\SINE[5]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91111111FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      O => \SINE[5]_i_222_n_0\
    );
\SINE[5]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1A0A4E4E4F4D4DC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[5]_i_223_n_0\
    );
\SINE[5]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202008087F7BB999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_224_n_0\
    );
\SINE[5]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF00FF7F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_225_n_0\
    );
\SINE[5]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA80002F5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_226_n_0\
    );
\SINE[5]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46AA7FFF5400AA80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_227_n_0\
    );
\SINE[5]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000FF07FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_228_n_0\
    );
\SINE[5]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_456_n_0\,
      I1 => \SINE[5]_i_429_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_457_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_458_n_0\,
      O => \SINE[5]_i_229_n_0\
    );
\SINE[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_70_n_0\,
      I1 => \SINE[5]_i_71_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[5]_i_72_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_73_n_0\,
      O => \SINE[5]_i_23_n_0\
    );
\SINE[5]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_459_n_0\,
      I1 => \SINE[5]_i_432_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_154_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_434_n_0\,
      O => \SINE[5]_i_230_n_0\
    );
\SINE[5]_i_231\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE_reg[5]_i_460_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \SINE[5]_i_461_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I4 => \SINE[5]_i_437_n_0\,
      O => \SINE[5]_i_231_n_0\
    );
\SINE[5]_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[5]_i_144_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I2 => \SINE[5]_i_439_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I4 => \SINE_reg[5]_i_462_n_0\,
      O => \SINE[5]_i_232_n_0\
    );
\SINE[5]_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[5]_i_415_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I2 => \SINE[5]_i_210_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I4 => \SINE_reg[5]_i_161_n_0\,
      O => \SINE[5]_i_233_n_0\
    );
\SINE[5]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_412_n_0\,
      I1 => \SINE[5]_i_206_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_463_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_208_n_0\,
      O => \SINE[5]_i_234_n_0\
    );
\SINE[5]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_464_n_0\,
      I1 => \SINE[5]_i_202_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_465_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_420_n_0\,
      O => \SINE[5]_i_235_n_0\
    );
\SINE[5]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_466_n_0\,
      I1 => \SINE[5]_i_422_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_467_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_200_n_0\,
      O => \SINE[5]_i_236_n_0\
    );
\SINE[5]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B833B833B8CC"
    )
        port map (
      I0 => \SINE[5]_i_468_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \SINE[5]_i_469_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_237_n_0\
    );
\SINE[5]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_470_n_0\,
      I1 => \SINE[5]_i_445_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_471_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_472_n_0\,
      O => \SINE[5]_i_238_n_0\
    );
\SINE[5]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_448_n_0\,
      I1 => \SINE[5]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_473_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_171_n_0\,
      O => \SINE[5]_i_239_n_0\
    );
\SINE[5]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_474_n_0\,
      I1 => \SINE[5]_i_453_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_475_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_455_n_0\,
      O => \SINE[5]_i_240_n_0\
    );
\SINE[5]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222000333B9888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_241_n_0\
    );
\SINE[5]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5D5D1EFEBEBFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_242_n_0\
    );
\SINE[5]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000FF15FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_243_n_0\
    );
\SINE[5]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1E1A1FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[5]_i_246_n_0\
    );
\SINE[5]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9B9B999E6E6E6E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_247_n_0\
    );
\SINE[5]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2DA0B0B5F5F5F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_248_n_0\
    );
\SINE[5]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A525A45A525A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_249_n_0\
    );
\SINE[5]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E817E017FFFFFFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[5]_i_252_n_0\
    );
\SINE[5]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC8C8C0C000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_253_n_0\
    );
\SINE[5]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888889CCDDC4DD57"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_254_n_0\
    );
\SINE[5]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070D050C0CEC4CFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_255_n_0\
    );
\SINE[5]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A000AAFA8AA90"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_256_n_0\
    );
\SINE[5]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F38037FFCFCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_257_n_0\
    );
\SINE[5]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FAF2FFD44444444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_258_n_0\
    );
\SINE[5]_i_259\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFDFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[5]_i_259_n_0\
    );
\SINE[5]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0001F00F8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_260_n_0\
    );
\SINE[5]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"450FEA0A2FAA0D05"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \SINE[5]_i_261_n_0\
    );
\SINE[5]_i_262\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF116A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_262_n_0\
    );
\SINE[5]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B833B833B8CC"
    )
        port map (
      I0 => \SINE[5]_i_442_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \SINE[5]_i_484_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_263_n_0\
    );
\SINE[5]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_444_n_0\,
      I1 => \SINE[5]_i_445_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_485_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_447_n_0\,
      O => \SINE[5]_i_264_n_0\
    );
\SINE[5]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_486_n_0\,
      I1 => \SINE[5]_i_487_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_450_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_488_n_0\,
      O => \SINE[5]_i_265_n_0\
    );
\SINE[5]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_489_n_0\,
      I1 => \SINE[5]_i_490_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_454_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_491_n_0\,
      O => \SINE[5]_i_266_n_0\
    );
\SINE[5]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFF0FF0F3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_267_n_0\
    );
\SINE[5]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5D5D14FEBEBFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_268_n_0\
    );
\SINE[5]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1A0A4E4E4E4D4DC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[5]_i_269_n_0\
    );
\SINE[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_80_n_0\,
      I1 => \SINE[5]_i_81_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[5]_i_72_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_82_n_0\,
      O => \SINE[5]_i_27_n_0\
    );
\SINE[5]_i_270\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03043F3F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_270_n_0\
    );
\SINE[5]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222008087F7BB999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_271_n_0\
    );
\SINE[5]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000055A8FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_272_n_0\
    );
\SINE[5]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7777706666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_273_n_0\
    );
\SINE[5]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCC80004F3333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_274_n_0\
    );
\SINE[5]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46AA7FFFD400AA88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_275_n_0\
    );
\SINE[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_83_n_0\,
      I1 => \SINE[5]_i_84_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE_reg[5]_i_85_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_86_n_0\,
      O => \SINE[5]_i_28_n_0\
    );
\SINE[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_87_n_0\,
      I1 => \SINE[5]_i_88_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[5]_i_66_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_89_n_0\,
      O => \SINE[5]_i_29_n_0\
    );
\SINE[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_92_n_0\,
      I1 => \SINE[5]_i_93_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[5]_i_94_n_0\,
      I4 => sel(7),
      I5 => \SINE[5]_i_95_n_0\,
      O => \SINE[5]_i_31_n_0\
    );
\SINE[5]_i_374\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \SINE[5]_i_374_n_0\
    );
\SINE[5]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500F032F0FFF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_408_n_0\
    );
\SINE[5]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"889C88DCD4D7D5D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_409_n_0\
    );
\SINE[5]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A888888080FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_410_n_0\
    );
\SINE[5]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD7D7D657777773"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_411_n_0\
    );
\SINE[5]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D551EEEAEEEB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_412_n_0\
    );
\SINE[5]_i_413\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_413_n_0\
    );
\SINE[5]_i_414\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222766E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_414_n_0\
    );
\SINE[5]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222280007EFEB99D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_415_n_0\
    );
\SINE[5]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04444444DDD55555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_416_n_0\
    );
\SINE[5]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF11156AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_417_n_0\
    );
\SINE[5]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFFFFF330303030"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_418_n_0\
    );
\SINE[5]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100E0003F00F0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_419_n_0\
    );
\SINE[5]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551111177777777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_420_n_0\
    );
\SINE[5]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020222B8A4A8A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_421_n_0\
    );
\SINE[5]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF7F00FFFF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_422_n_0\
    );
\SINE[5]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DCD07BFBFBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_423_n_0\
    );
\SINE[5]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFED9D99B9B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_424_n_0\
    );
\SINE[5]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"282828888C9CDCDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_425_n_0\
    );
\SINE[5]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800333333333C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_426_n_0\
    );
\SINE[5]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DDDDDDDC7D7D7D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_427_n_0\
    );
\SINE[5]_i_428\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E017FFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[5]_i_428_n_0\
    );
\SINE[5]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA8A8888080FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_429_n_0\
    );
\SINE[5]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888889CCDDC4DD77"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_430_n_0\
    );
\SINE[5]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015FFEA800000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[5]_i_431_n_0\
    );
\SINE[5]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8C0C3CC8C0C0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_432_n_0\
    );
\SINE[5]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7F7636323222A28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      O => \SINE[5]_i_433_n_0\
    );
\SINE[5]_i_434\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7F3F00"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_434_n_0\
    );
\SINE[5]_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B999B999E6E6E6E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_435_n_0\
    );
\SINE[5]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A25A0B0B5F5F5F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_436_n_0\
    );
\SINE[5]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5646466659191999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_437_n_0\
    );
\SINE[5]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6222222322282828"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_438_n_0\
    );
\SINE[5]_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD9CBCDCFFF7F7F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_439_n_0\
    );
\SINE[5]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7C7D7C262226222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_440_n_0\
    );
\SINE[5]_i_441\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"46420888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_441_n_0\
    );
\SINE[5]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62222222383838A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_442_n_0\
    );
\SINE[5]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55F5F0A5F5F4F2F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_443_n_0\
    );
\SINE[5]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F3F3F3F0F3373F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_444_n_0\
    );
\SINE[5]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800333333333C8C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_445_n_0\
    );
\SINE[5]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2829290D888C8C8C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_446_n_0\
    );
\SINE[5]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFDF9F9F9F9EB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_447_n_0\
    );
\SINE[5]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222622232282A28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \SINE[5]_i_448_n_0\
    );
\SINE[5]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA004000FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      O => \SINE[5]_i_449_n_0\
    );
\SINE[5]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D7D7D7D7636322"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_450_n_0\
    );
\SINE[5]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66EAAAAAAAAA777F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \SINE[5]_i_451_n_0\
    );
\SINE[5]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BFBFFDD5555557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \SINE[5]_i_452_n_0\
    );
\SINE[5]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F05045050500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_453_n_0\
    );
\SINE[5]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22282288238819DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_454_n_0\
    );
\SINE[5]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"232B2B3BAAAEAEAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_455_n_0\
    );
\SINE[5]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD5D457777F7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_456_n_0\
    );
\SINE[5]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"889C88DCDCD7D5D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_457_n_0\
    );
\SINE[5]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070D050C0CFC4CFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_458_n_0\
    );
\SINE[5]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022222AAA888884"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_459_n_0\
    );
\SINE[5]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A25A0F0B5F5F5D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_461_n_0\
    );
\SINE[5]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEACACAC151C145C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_463_n_0\
    );
\SINE[5]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFFFFFB30303030"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_464_n_0\
    );
\SINE[5]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0003F00F0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \SINE[5]_i_465_n_0\
    );
\SINE[5]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202BAA4A8A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_466_n_0\
    );
\SINE[5]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DCD05BFBFBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[5]_i_467_n_0\
    );
\SINE[5]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A0A0A0A0FA0AAA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_468_n_0\
    );
\SINE[5]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D772D6727773737B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_469_n_0\
    );
\SINE[5]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DDDDDDDC5D7D7D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_470_n_0\
    );
\SINE[5]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28282808889CDCDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_471_n_0\
    );
\SINE[5]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF9FDF9F9FBF9EB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_472_n_0\
    );
\SINE[5]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD77F673DD776222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_473_n_0\
    );
\SINE[5]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BFFFFDD5555557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \SINE[5]_i_474_n_0\
    );
\SINE[5]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22282288238C99DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_475_n_0\
    );
\SINE[5]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3034300C00C0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_476_n_0\
    );
\SINE[5]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7C7D7C2E2226222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_477_n_0\
    );
\SINE[5]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB5F5F0FFFFDF5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_478_n_0\
    );
\SINE[5]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000222AAAAA888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_479_n_0\
    );
\SINE[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_144_n_0\,
      I1 => \SINE[5]_i_145_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_146_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_147_n_0\,
      O => \SINE[5]_i_48_n_0\
    );
\SINE[5]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1FFF0FFF0000"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_480_n_0\
    );
\SINE[5]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7F777632322222A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[5]_i_481_n_0\
    );
\SINE[5]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8C0C3CCCC0C0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      O => \SINE[5]_i_482_n_0\
    );
\SINE[5]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005FFEA800000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[5]_i_483_n_0\
    );
\SINE[5]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D75F0A5F5F4F2F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_484_n_0\
    );
\SINE[5]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2829292D888C8C8C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_485_n_0\
    );
\SINE[5]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E262622232282228"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_486_n_0\
    );
\SINE[5]_i_487\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A040FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      O => \SINE[5]_i_487_n_0\
    );
\SINE[5]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAAAAAA777F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_488_n_0\
    );
\SINE[5]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D3D1DDD8DDDDDD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_489_n_0\
    );
\SINE[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_148_n_0\,
      I1 => \SINE[5]_i_149_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_150_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_151_n_0\,
      O => \SINE[5]_i_49_n_0\
    );
\SINE[5]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC451111110"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      O => \SINE[5]_i_490_n_0\
    );
\SINE[5]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAAAAA2AFFBFAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      O => \SINE[5]_i_491_n_0\
    );
\SINE[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_152_n_0\,
      I1 => \SINE[5]_i_153_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_154_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_155_n_0\,
      O => \SINE[5]_i_50_n_0\
    );
\SINE[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_158_n_0\,
      I1 => \SINE[5]_i_159_n_0\,
      I2 => sel(7),
      I3 => \SINE[5]_i_160_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I5 => \SINE_reg[5]_i_161_n_0\,
      O => \SINE[5]_i_52_n_0\
    );
\SINE[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_164_n_0\,
      I1 => \SINE[5]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_166_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_167_n_0\,
      O => \SINE[5]_i_54_n_0\
    );
\SINE[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_168_n_0\,
      I1 => \SINE[5]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_170_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_171_n_0\,
      O => \SINE[5]_i_55_n_0\
    );
\SINE[5]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_174_n_0\,
      I1 => \SINE[5]_i_175_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_176_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_177_n_0\,
      O => \SINE[5]_i_57_n_0\
    );
\SINE[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_178_n_0\,
      I1 => \SINE[5]_i_179_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_180_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_181_n_0\,
      O => \SINE[5]_i_58_n_0\
    );
\SINE[5]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[5]_i_182_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \SINE[5]_i_183_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I4 => \SINE[5]_i_184_n_0\,
      O => \SINE[5]_i_59_n_0\
    );
\SINE[5]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_185_n_0\,
      I1 => \SINE[5]_i_186_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_187_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_188_n_0\,
      O => \SINE[5]_i_60_n_0\
    );
\SINE[5]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_189_n_0\,
      I1 => \SINE[5]_i_190_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_191_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_192_n_0\,
      O => \SINE[5]_i_61_n_0\
    );
\SINE[5]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_197_n_0\,
      I1 => \SINE[5]_i_198_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_199_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_200_n_0\,
      O => \SINE[5]_i_64_n_0\
    );
\SINE[5]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_201_n_0\,
      I1 => \SINE[5]_i_202_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_203_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_204_n_0\,
      O => \SINE[5]_i_65_n_0\
    );
\SINE[5]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_205_n_0\,
      I1 => \SINE[5]_i_206_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_207_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_208_n_0\,
      O => \SINE[5]_i_66_n_0\
    );
\SINE[5]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_209_n_0\,
      I1 => \SINE[5]_i_210_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_211_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_212_n_0\,
      O => \SINE[5]_i_67_n_0\
    );
\SINE[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_217_n_0\,
      I1 => \SINE[5]_i_218_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_219_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_220_n_0\,
      O => \SINE[5]_i_70_n_0\
    );
\SINE[5]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_221_n_0\,
      I1 => \SINE[5]_i_222_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_223_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_184_n_0\,
      O => \SINE[5]_i_71_n_0\
    );
\SINE[5]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_224_n_0\,
      I1 => \SINE[5]_i_186_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_225_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_188_n_0\,
      O => \SINE[5]_i_72_n_0\
    );
\SINE[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_226_n_0\,
      I1 => \SINE[5]_i_190_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_227_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_228_n_0\,
      O => \SINE[5]_i_73_n_0\
    );
\SINE[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_16_n_0\,
      I1 => \SINE[5]_i_17_n_0\,
      I2 => sel(5),
      I3 => \SINE[5]_i_18_n_0\,
      I4 => sel(12),
      I5 => \SINE[5]_i_19_n_0\,
      O => \SINE[5]_i_8_n_0\
    );
\SINE[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_178_n_0\,
      I1 => \SINE[5]_i_179_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_241_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_181_n_0\,
      O => \SINE[5]_i_80_n_0\
    );
\SINE[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_242_n_0\,
      I1 => \SINE[5]_i_222_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_223_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_184_n_0\,
      O => \SINE[5]_i_81_n_0\
    );
\SINE[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_226_n_0\,
      I1 => \SINE[5]_i_190_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_227_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_243_n_0\,
      O => \SINE[5]_i_82_n_0\
    );
\SINE[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_246_n_0\,
      I1 => \SINE[5]_i_247_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_248_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_249_n_0\,
      O => \SINE[5]_i_84_n_0\
    );
\SINE[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_252_n_0\,
      I1 => \SINE[5]_i_253_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_254_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_255_n_0\,
      O => \SINE[5]_i_86_n_0\
    );
\SINE[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_256_n_0\,
      I1 => \SINE[5]_i_198_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_257_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_200_n_0\,
      O => \SINE[5]_i_87_n_0\
    );
\SINE[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_258_n_0\,
      I1 => \SINE[5]_i_259_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_260_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_204_n_0\,
      O => \SINE[5]_i_88_n_0\
    );
\SINE[5]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_261_n_0\,
      I1 => \SINE[5]_i_210_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_262_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_212_n_0\,
      O => \SINE[5]_i_89_n_0\
    );
\SINE[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_20_n_0\,
      I1 => \SINE[5]_i_21_n_0\,
      I2 => sel(5),
      I3 => \SINE_reg[5]_i_22_n_0\,
      I4 => sel(12),
      I5 => \SINE[5]_i_23_n_0\,
      O => \SINE[5]_i_9_n_0\
    );
\SINE[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_217_n_0\,
      I1 => \SINE[5]_i_218_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_219_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_267_n_0\,
      O => \SINE[5]_i_92_n_0\
    );
\SINE[5]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_268_n_0\,
      I1 => \SINE[5]_i_222_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_269_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_270_n_0\,
      O => \SINE[5]_i_93_n_0\
    );
\SINE[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_271_n_0\,
      I1 => \SINE[5]_i_272_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_273_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_188_n_0\,
      O => \SINE[5]_i_94_n_0\
    );
\SINE[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_274_n_0\,
      I1 => \SINE[5]_i_190_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \SINE[5]_i_275_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__8_n_0\,
      I5 => \SINE[5]_i_228_n_0\,
      O => \SINE[5]_i_95_n_0\
    );
\SINE[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(6),
      I1 => \p_0_out_inferred__0/SINE[6]_i_3_n_0\,
      I2 => p_0_in1_in(6),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[6]_i_1_n_0\
    );
\SINE[6]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_336_n_0\,
      I1 => \SINE[6]_i_337_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_338_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_339_n_0\,
      O => \SINE[6]_i_118_n_0\
    );
\SINE[6]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_340_n_0\,
      I1 => \SINE[6]_i_341_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_342_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_205_n_0\,
      O => \SINE[6]_i_119_n_0\
    );
\SINE[6]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_343_n_0\,
      I1 => \SINE[6]_i_344_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_173_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_345_n_0\,
      O => \SINE[6]_i_120_n_0\
    );
\SINE[6]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_346_n_0\,
      I1 => \SINE[6]_i_347_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_348_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_349_n_0\,
      O => \SINE[6]_i_121_n_0\
    );
\SINE[6]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73F3F3F30F080C40"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_122_n_0\
    );
\SINE[6]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8CC0C0F0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_123_n_0\
    );
\SINE[6]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_124_n_0\
    );
\SINE[6]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE000000FFFFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_125_n_0\
    );
\SINE[6]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF01F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_126_n_0\
    );
\SINE[6]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF550000FFEAFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_127_n_0\
    );
\SINE[6]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EADD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_128_n_0\
    );
\SINE[6]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5FFFFAAAB0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_129_n_0\
    );
\SINE[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_42_n_0\,
      I1 => \SINE[6]_i_43_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_44_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_45_n_0\,
      O => \SINE[6]_i_13_n_0\
    );
\SINE[6]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_130_n_0\
    );
\SINE[6]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202066676767"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_131_n_0\
    );
\SINE[6]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[6]_i_132_n_0\
    );
\SINE[6]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0F54FADAFA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_133_n_0\
    );
\SINE[6]_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800FFFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_134_n_0\
    );
\SINE[6]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77779888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_135_n_0\
    );
\SINE[6]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFE0FFFFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_136_n_0\
    );
\SINE[6]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_175_n_0\,
      I1 => \SINE[6]_i_176_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_350_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_178_n_0\,
      O => \SINE[6]_i_137_n_0\
    );
\SINE[6]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_171_n_0\,
      I1 => \SINE[6]_i_172_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_351_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_174_n_0\,
      O => \SINE[6]_i_138_n_0\
    );
\SINE[6]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_352_n_0\,
      I1 => \SINE[6]_i_353_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_169_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_170_n_0\,
      O => \SINE[6]_i_139_n_0\
    );
\SINE[6]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_200_n_0\,
      I1 => \SINE[6]_i_354_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_165_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_166_n_0\,
      O => \SINE[6]_i_140_n_0\
    );
\SINE[6]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_190_n_0\,
      I1 => \SINE[6]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_355_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_193_n_0\,
      O => \SINE[6]_i_141_n_0\
    );
\SINE[6]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_356_n_0\,
      I1 => \SINE[6]_i_187_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_357_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_189_n_0\,
      O => \SINE[6]_i_142_n_0\
    );
\SINE[6]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_182_n_0\,
      I1 => \SINE[6]_i_183_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_184_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_358_n_0\,
      O => \SINE[6]_i_143_n_0\
    );
\SINE[6]_i_144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[6]_i_179_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_180_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[6]_i_359_n_0\,
      O => \SINE[6]_i_144_n_0\
    );
\SINE[6]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_360_n_0\,
      I1 => \SINE[6]_i_361_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_362_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_181_n_0\,
      O => \SINE[6]_i_145_n_0\
    );
\SINE[6]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_167_n_0\,
      I1 => \SINE[6]_i_363_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_364_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_365_n_0\,
      O => \SINE[6]_i_146_n_0\
    );
\SINE[6]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_171_n_0\,
      I1 => \SINE[6]_i_172_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_173_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_366_n_0\,
      O => \SINE[6]_i_147_n_0\
    );
\SINE[6]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_367_n_0\,
      I1 => \SINE[6]_i_176_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_368_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_178_n_0\,
      O => \SINE[6]_i_148_n_0\
    );
\SINE[6]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \SINE[6]_i_369_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_210_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[6]_i_124_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[6]_i_149_n_0\
    );
\SINE[6]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_125_n_0\,
      I1 => \SINE[6]_i_161_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_212_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_213_n_0\,
      O => \SINE[6]_i_150_n_0\
    );
\SINE[6]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_216_n_0\,
      I1 => \SINE[6]_i_134_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_218_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_136_n_0\,
      O => \SINE[6]_i_151_n_0\
    );
\SINE[6]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_194_n_0\,
      I1 => \SINE[6]_i_370_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_196_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_197_n_0\,
      O => \SINE[6]_i_152_n_0\
    );
\SINE[6]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_371_n_0\,
      I1 => \SINE[6]_i_372_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_204_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_205_n_0\,
      O => \SINE[6]_i_153_n_0\
    );
\SINE[6]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_373_n_0\,
      I1 => \SINE[6]_i_374_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_338_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_339_n_0\,
      O => \SINE[6]_i_154_n_0\
    );
\SINE[6]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_375_n_0\,
      I1 => \SINE[6]_i_374_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_338_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_339_n_0\,
      O => \SINE[6]_i_155_n_0\
    );
\SINE[6]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_340_n_0\,
      I1 => \SINE[6]_i_372_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_376_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_205_n_0\,
      O => \SINE[6]_i_156_n_0\
    );
\SINE[6]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_343_n_0\,
      I1 => \SINE[6]_i_377_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_378_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_201_n_0\,
      O => \SINE[6]_i_157_n_0\
    );
\SINE[6]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_346_n_0\,
      I1 => \SINE[6]_i_370_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_379_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_349_n_0\,
      O => \SINE[6]_i_158_n_0\
    );
\SINE[6]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDDDDD32282028"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_159_n_0\
    );
\SINE[6]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFEF28C8C8CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_160_n_0\
    );
\SINE[6]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0015FF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_161_n_0\
    );
\SINE[6]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0F56FADAFA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_162_n_0\
    );
\SINE[6]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00017FFFFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_163_n_0\
    );
\SINE[6]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FAFEFAFAFAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_164_n_0\
    );
\SINE[6]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEAA00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_165_n_0\
    );
\SINE[6]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_166_n_0\
    );
\SINE[6]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9515555545555757"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_167_n_0\
    );
\SINE[6]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFFF40000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_168_n_0\
    );
\SINE[6]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7FEBEBAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \SINE[6]_i_169_n_0\
    );
\SINE[6]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008880AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_170_n_0\
    );
\SINE[6]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_171_n_0\
    );
\SINE[6]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0000ABBBFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_172_n_0\
    );
\SINE[6]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155555FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_173_n_0\
    );
\SINE[6]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54005557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_174_n_0\
    );
\SINE[6]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAB8B8B8A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_175_n_0\
    );
\SINE[6]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_176_n_0\
    );
\SINE[6]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000005500100050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_177_n_0\
    );
\SINE[6]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_178_n_0\
    );
\SINE[6]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[6]_i_179_n_0\
    );
\SINE[6]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222CCC7C7C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_180_n_0\
    );
\SINE[6]_i_181\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F100F0F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_181_n_0\
    );
\SINE[6]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002B00005540FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_182_n_0\
    );
\SINE[6]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFF00FFFF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_183_n_0\
    );
\SINE[6]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDF98888888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_184_n_0\
    );
\SINE[6]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBDDDDDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_185_n_0\
    );
\SINE[6]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32323222C4C64646"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_186_n_0\
    );
\SINE[6]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFFFF1FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_187_n_0\
    );
\SINE[6]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00000000FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_188_n_0\
    );
\SINE[6]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FEFFFFFFFFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_189_n_0\
    );
\SINE[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_56_n_0\,
      I1 => \SINE[6]_i_57_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_44_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_58_n_0\,
      O => \SINE[6]_i_19_n_0\
    );
\SINE[6]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0007FF00FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_190_n_0\
    );
\SINE[6]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_191_n_0\
    );
\SINE[6]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000FFFF0155002A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_192_n_0\
    );
\SINE[6]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_193_n_0\
    );
\SINE[6]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_194_n_0\
    );
\SINE[6]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02032323555D5F5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_195_n_0\
    );
\SINE[6]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F6F7F6AEAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \SINE[6]_i_196_n_0\
    );
\SINE[6]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22222AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_197_n_0\
    );
\SINE[6]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8888800000004"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_198_n_0\
    );
\SINE[6]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFFFFF3B30000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_199_n_0\
    );
\SINE[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_4_n_0\,
      I1 => \SINE_reg[6]_i_5_n_0\,
      I2 => sel(0),
      I3 => \SINE[6]_i_6_n_0\,
      I4 => sel(1),
      I5 => \SINE[6]_i_7_n_0\,
      O => p_0_out(6)
    );
\SINE[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_59_n_0\,
      I1 => \SINE[6]_i_60_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_61_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_62_n_0\,
      O => \SINE[6]_i_20_n_0\
    );
\SINE[6]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F017FFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_200_n_0\
    );
\SINE[6]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_201_n_0\
    );
\SINE[6]_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_202_n_0\
    );
\SINE[6]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111500002A2AFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_203_n_0\
    );
\SINE[6]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8003003033333337"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \SINE[6]_i_204_n_0\
    );
\SINE[6]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_205_n_0\
    );
\SINE[6]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7F7EFFFFFFFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_206_n_0\
    );
\SINE[6]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACECC4C4FFFF7777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_207_n_0\
    );
\SINE[6]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88000044445444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_208_n_0\
    );
\SINE[6]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD30282028"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_209_n_0\
    );
\SINE[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_63_n_0\,
      I1 => \SINE[6]_i_64_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_66_n_0\,
      O => \SINE[6]_i_21_n_0\
    );
\SINE[6]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FEF28C8C8CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_210_n_0\
    );
\SINE[6]_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_211_n_0\
    );
\SINE[6]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1F0000FFF0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_212_n_0\
    );
\SINE[6]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAADDDDDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_213_n_0\
    );
\SINE[6]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD54FFFFAAAF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_214_n_0\
    );
\SINE[6]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220202066676767"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_215_n_0\
    );
\SINE[6]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F34FCBCFC3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_216_n_0\
    );
\SINE[6]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000FFFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[6]_i_217_n_0\
    );
\SINE[6]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777798888888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_218_n_0\
    );
\SINE[6]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_380_n_0\,
      I1 => \SINE[6]_i_176_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_381_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_178_n_0\,
      O => \SINE[6]_i_219_n_0\
    );
\SINE[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_67_n_0\,
      I1 => \SINE[6]_i_68_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_69_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_70_n_0\,
      O => \SINE[6]_i_22_n_0\
    );
\SINE[6]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_171_n_0\,
      I1 => \SINE[6]_i_382_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_173_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_366_n_0\,
      O => \SINE[6]_i_220_n_0\
    );
\SINE[6]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_383_n_0\,
      I1 => \SINE[6]_i_363_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_384_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_365_n_0\,
      O => \SINE[6]_i_221_n_0\
    );
\SINE[6]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_385_n_0\,
      I1 => \SINE[6]_i_386_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_387_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_166_n_0\,
      O => \SINE[6]_i_222_n_0\
    );
\SINE[6]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_388_n_0\,
      I1 => \SINE[6]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_389_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_193_n_0\,
      O => \SINE[6]_i_223_n_0\
    );
\SINE[6]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_390_n_0\,
      I1 => \SINE[6]_i_187_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_188_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_189_n_0\,
      O => \SINE[6]_i_224_n_0\
    );
\SINE[6]_i_225\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[6]_i_391_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_392_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[6]_i_185_n_0\,
      O => \SINE[6]_i_225_n_0\
    );
\SINE[6]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_360_n_0\,
      I1 => \SINE[6]_i_361_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_393_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_181_n_0\,
      O => \SINE[6]_i_226_n_0\
    );
\SINE[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_71_n_0\,
      I1 => \SINE[6]_i_72_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_73_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_74_n_0\,
      O => \SINE[6]_i_23_n_0\
    );
\SINE[6]_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \SINE[6]_i_248_n_0\
    );
\SINE[6]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \SINE[6]_i_280_n_0\
    );
\SINE[6]_i_292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_292_n_0\
    );
\SINE[6]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777F7FFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_336_n_0\
    );
\SINE[6]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0B0FFBFFF3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_337_n_0\
    );
\SINE[6]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88800000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_338_n_0\
    );
\SINE[6]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555530101000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_339_n_0\
    );
\SINE[6]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEA00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_340_n_0\
    );
\SINE[6]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000010F0FFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_341_n_0\
    );
\SINE[6]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000801454555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \SINE[6]_i_342_n_0\
    );
\SINE[6]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA888000000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_343_n_0\
    );
\SINE[6]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAFFFFDDDD0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_344_n_0\
    );
\SINE[6]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF80FF80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_345_n_0\
    );
\SINE[6]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_346_n_0\
    );
\SINE[6]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0C0F337333F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_347_n_0\
    );
\SINE[6]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F6F7F6A6AAAEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \SINE[6]_i_348_n_0\
    );
\SINE[6]_i_349\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF222A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_349_n_0\
    );
\SINE[6]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000805500100050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_350_n_0\
    );
\SINE[6]_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_351_n_0\
    );
\SINE[6]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9515155545555757"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_352_n_0\
    );
\SINE[6]_i_353\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FF4000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_353_n_0\
    );
\SINE[6]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333BFBBBBBBA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_354_n_0\
    );
\SINE[6]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000FFFF8155000A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_355_n_0\
    );
\SINE[6]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32323222C4C6C646"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_356_n_0\
    );
\SINE[6]_i_357\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000FFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_357_n_0\
    );
\SINE[6]_i_358\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_358_n_0\
    );
\SINE[6]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF010000FF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_359_n_0\
    );
\SINE[6]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFF000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_360_n_0\
    );
\SINE[6]_i_361\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[6]_i_361_n_0\
    );
\SINE[6]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222CEC7C7C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_362_n_0\
    );
\SINE[6]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880FFFF40000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_363_n_0\
    );
\SINE[6]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF7EFB77FFEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => sel(3),
      O => \SINE[6]_i_364_n_0\
    );
\SINE[6]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FD550001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_365_n_0\
    );
\SINE[6]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF50005557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_366_n_0\
    );
\SINE[6]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAFA0AAA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_367_n_0\
    );
\SINE[6]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8081050500040404"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_368_n_0\
    );
\SINE[6]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD32282028"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_369_n_0\
    );
\SINE[6]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02032323555D5D5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_370_n_0\
    );
\SINE[6]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAEA00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_371_n_0\
    );
\SINE[6]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11150000222AFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_372_n_0\
    );
\SINE[6]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777F7EFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_373_n_0\
    );
\SINE[6]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACECCCC4FFFFF777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_374_n_0\
    );
\SINE[6]_i_375\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[6]_i_375_n_0\
    );
\SINE[6]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8014801454555557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \SINE[6]_i_376_n_0\
    );
\SINE[6]_i_377\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFDD00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_377_n_0\
    );
\SINE[6]_i_378\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_378_n_0\
    );
\SINE[6]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F6F7F6AEAAAEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \SINE[6]_i_379_n_0\
    );
\SINE[6]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAFA0A8A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_380_n_0\
    );
\SINE[6]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8081050504040404"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_381_n_0\
    );
\SINE[6]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0000F0FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[6]_i_382_n_0\
    );
\SINE[6]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033333333337333F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_383_n_0\
    );
\SINE[6]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF7AEF5FFFEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => sel(3),
      O => \SINE[6]_i_384_n_0\
    );
\SINE[6]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00117FFFFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_385_n_0\
    );
\SINE[6]_i_386\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AFFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[6]_i_386_n_0\
    );
\SINE[6]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEAAA00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[6]_i_387_n_0\
    );
\SINE[6]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFF0015FF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_388_n_0\
    );
\SINE[6]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF0555020A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_389_n_0\
    );
\SINE[6]_i_390\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3222C646"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[6]_i_390_n_0\
    );
\SINE[6]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F1F0FC00F0FF0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \SINE[6]_i_391_n_0\
    );
\SINE[6]_i_392\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF000"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_392_n_0\
    );
\SINE[6]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222C6C7C7C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[6]_i_393_n_0\
    );
\SINE[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[6]_i_12_n_0\,
      I1 => \SINE[6]_i_13_n_0\,
      I2 => sel(5),
      I3 => \SINE_reg[6]_i_14_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[6]_i_15_n_0\,
      O => \SINE[6]_i_4_n_0\
    );
\SINE[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \SINE[6]_i_122_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_123_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[6]_i_124_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[6]_i_42_n_0\
    );
\SINE[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_125_n_0\,
      I1 => \SINE[6]_i_126_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_127_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_128_n_0\,
      O => \SINE[6]_i_43_n_0\
    );
\SINE[6]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_129_n_0\,
      I1 => \SINE[6]_i_130_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_131_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_132_n_0\,
      O => \SINE[6]_i_44_n_0\
    );
\SINE[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_133_n_0\,
      I1 => \SINE[6]_i_134_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_135_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_136_n_0\,
      O => \SINE[6]_i_45_n_0\
    );
\SINE[6]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_145_n_0\,
      I1 => \SINE[6]_i_64_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_66_n_0\,
      O => \SINE[6]_i_50_n_0\
    );
\SINE[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_59_n_0\,
      I1 => \SINE[6]_i_146_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_147_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_148_n_0\,
      O => \SINE[6]_i_51_n_0\
    );
\SINE[6]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_149_n_0\,
      I1 => \SINE[6]_i_150_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_73_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_151_n_0\,
      O => \SINE[6]_i_52_n_0\
    );
\SINE[6]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_152_n_0\,
      I1 => \SINE[6]_i_68_n_0\,
      I2 => sel(8),
      I3 => \SINE[6]_i_153_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[6]_i_154_n_0\,
      O => \SINE[6]_i_53_n_0\
    );
\SINE[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \SINE[6]_i_159_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_160_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[6]_i_124_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[6]_i_56_n_0\
    );
\SINE[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_125_n_0\,
      I1 => \SINE[6]_i_161_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_127_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_128_n_0\,
      O => \SINE[6]_i_57_n_0\
    );
\SINE[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_162_n_0\,
      I1 => \SINE[6]_i_134_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_135_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_136_n_0\,
      O => \SINE[6]_i_58_n_0\
    );
\SINE[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_163_n_0\,
      I1 => \SINE[6]_i_164_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_165_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_166_n_0\,
      O => \SINE[6]_i_59_n_0\
    );
\SINE[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[6]_i_18_n_0\,
      I1 => \SINE[6]_i_19_n_0\,
      I2 => sel(5),
      I3 => \SINE[6]_i_20_n_0\,
      I4 => sel(12),
      I5 => \SINE[6]_i_21_n_0\,
      O => \SINE[6]_i_6_n_0\
    );
\SINE[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_167_n_0\,
      I1 => \SINE[6]_i_168_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_169_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_170_n_0\,
      O => \SINE[6]_i_60_n_0\
    );
\SINE[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_171_n_0\,
      I1 => \SINE[6]_i_172_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_173_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_174_n_0\,
      O => \SINE[6]_i_61_n_0\
    );
\SINE[6]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_175_n_0\,
      I1 => \SINE[6]_i_176_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_177_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_178_n_0\,
      O => \SINE[6]_i_62_n_0\
    );
\SINE[6]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[6]_i_179_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_180_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[6]_i_181_n_0\,
      O => \SINE[6]_i_63_n_0\
    );
\SINE[6]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_182_n_0\,
      I1 => \SINE[6]_i_183_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_184_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_185_n_0\,
      O => \SINE[6]_i_64_n_0\
    );
\SINE[6]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_186_n_0\,
      I1 => \SINE[6]_i_187_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_188_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_189_n_0\,
      O => \SINE[6]_i_65_n_0\
    );
\SINE[6]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_190_n_0\,
      I1 => \SINE[6]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_192_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_193_n_0\,
      O => \SINE[6]_i_66_n_0\
    );
\SINE[6]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_194_n_0\,
      I1 => \SINE[6]_i_195_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_196_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_197_n_0\,
      O => \SINE[6]_i_67_n_0\
    );
\SINE[6]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_198_n_0\,
      I1 => \SINE[6]_i_199_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_200_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_201_n_0\,
      O => \SINE[6]_i_68_n_0\
    );
\SINE[6]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_202_n_0\,
      I1 => \SINE[6]_i_203_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_204_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_205_n_0\,
      O => \SINE[6]_i_69_n_0\
    );
\SINE[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_22_n_0\,
      I1 => \SINE[6]_i_23_n_0\,
      I2 => sel(5),
      I3 => \SINE_reg[6]_i_24_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[6]_i_25_n_0\,
      O => \SINE[6]_i_7_n_0\
    );
\SINE[6]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[6]_i_206_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \SINE[6]_i_207_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \SINE[6]_i_208_n_0\,
      O => \SINE[6]_i_70_n_0\
    );
\SINE[6]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \SINE[6]_i_209_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_210_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[6]_i_124_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[6]_i_71_n_0\
    );
\SINE[6]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_211_n_0\,
      I1 => \SINE[6]_i_161_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_212_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_213_n_0\,
      O => \SINE[6]_i_72_n_0\
    );
\SINE[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_214_n_0\,
      I1 => \SINE[6]_i_130_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_215_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_132_n_0\,
      O => \SINE[6]_i_73_n_0\
    );
\SINE[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_216_n_0\,
      I1 => \SINE[6]_i_217_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \SINE[6]_i_218_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_136_n_0\,
      O => \SINE[6]_i_74_n_0\
    );
\SINE[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(7),
      I1 => \p_0_out_inferred__0/SINE[7]_i_3_n_0\,
      I2 => p_0_in1_in(7),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[7]_i_1_n_0\
    );
\SINE[7]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_281_n_0\,
      I1 => \SINE[7]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_171_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_172_n_0\,
      O => \SINE[7]_i_125_n_0\
    );
\SINE[7]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF4AE0EF4F4F4F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \SINE[7]_i_282_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_126_n_0\
    );
\SINE[7]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \SINE[7]_i_283_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_156_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_157_n_0\,
      O => \SINE[7]_i_127_n_0\
    );
\SINE[7]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_158_n_0\,
      I1 => \SINE[7]_i_284_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_185_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_161_n_0\,
      O => \SINE[7]_i_128_n_0\
    );
\SINE[7]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_187_n_0\,
      I1 => \SINE[7]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_285_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_286_n_0\,
      O => \SINE[7]_i_129_n_0\
    );
\SINE[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(7),
      I1 => \p_0_out_inferred__0/SINE[7]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[7]_i_13_n_0\
    );
\SINE[7]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_287_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_288_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_145_n_0\,
      O => \SINE[7]_i_130_n_0\
    );
\SINE[7]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_133_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[7]_i_289_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I4 => \SINE[7]_i_290_n_0\,
      O => \SINE[7]_i_131_n_0\
    );
\SINE[7]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1F0F1A1A5A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[7]_i_132_n_0\
    );
\SINE[7]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFA8000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_133_n_0\
    );
\SINE[7]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8FFFFC0FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_134_n_0\
    );
\SINE[7]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_135_n_0\
    );
\SINE[7]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000555FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_136_n_0\
    );
\SINE[7]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_137_n_0\
    );
\SINE[7]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_138_n_0\
    );
\SINE[7]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_139_n_0\
    );
\SINE[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(6),
      I1 => \p_0_out_inferred__0/SINE[6]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[7]_i_14_n_0\
    );
\SINE[7]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005F0015FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_140_n_0\
    );
\SINE[7]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFEA000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_141_n_0\
    );
\SINE[7]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACEEFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_142_n_0\
    );
\SINE[7]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444899B9B9B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_143_n_0\
    );
\SINE[7]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44454949BBBBBBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_144_n_0\
    );
\SINE[7]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_145_n_0\
    );
\SINE[7]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000001FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_146_n_0\
    );
\SINE[7]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3FB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_147_n_0\
    );
\SINE[7]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999DDDDDDDDDDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_148_n_0\
    );
\SINE[7]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8881FFFF55550000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_149_n_0\
    );
\SINE[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(5),
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[7]_i_15_n_0\
    );
\SINE[7]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFEA000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_150_n_0\
    );
\SINE[7]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0000001500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_151_n_0\
    );
\SINE[7]_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E666FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_152_n_0\
    );
\SINE[7]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCABBBBBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_153_n_0\
    );
\SINE[7]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A800FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_154_n_0\
    );
\SINE[7]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF54FF54"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_155_n_0\
    );
\SINE[7]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005FFFFEAAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[7]_i_156_n_0\
    );
\SINE[7]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_157_n_0\
    );
\SINE[7]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_158_n_0\
    );
\SINE[7]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800FFFF00800000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[7]_i_159_n_0\
    );
\SINE[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_out(4),
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_3_n_0\,
      I2 => p_0_in(0),
      O => \SINE[7]_i_16_n_0\
    );
\SINE[7]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FE04EA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \SINE[7]_i_160_n_0\
    );
\SINE[7]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE66666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_161_n_0\
    );
\SINE[7]_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C40C0F3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_162_n_0\
    );
\SINE[7]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[7]_i_163_n_0\
    );
\SINE[7]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555AFA0AAA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_164_n_0\
    );
\SINE[7]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_165_n_0\
    );
\SINE[7]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFF000F0FFF0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[7]_i_166_n_0\
    );
\SINE[7]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888999FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_167_n_0\
    );
\SINE[7]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB54444444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_168_n_0\
    );
\SINE[7]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_169_n_0\
    );
\SINE[7]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57577777CCC88888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_170_n_0\
    );
\SINE[7]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_171_n_0\
    );
\SINE[7]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_172_n_0\
    );
\SINE[7]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1F0F1A1A5A1A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      O => \SINE[7]_i_173_n_0\
    );
\SINE[7]_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFF8F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_174_n_0\
    );
\SINE[7]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000155FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_175_n_0\
    );
\SINE[7]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F000F000FF0FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_176_n_0\
    );
\SINE[7]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44454149BBBBBBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_177_n_0\
    );
\SINE[7]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFFFFEAFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_178_n_0\
    );
\SINE[7]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B5F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_179_n_0\
    );
\SINE[7]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800FFFF00FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_180_n_0\
    );
\SINE[7]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFFF000F0FFF0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_181_n_0\
    );
\SINE[7]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7666666600000222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_182_n_0\
    );
\SINE[7]_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCABBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_183_n_0\
    );
\SINE[7]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00FFFF00800000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[7]_i_184_n_0\
    );
\SINE[7]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0E4E4A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \SINE[7]_i_185_n_0\
    );
\SINE[7]_i_186\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFA800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[7]_i_186_n_0\
    );
\SINE[7]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555B8B8B8A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_187_n_0\
    );
\SINE[7]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000E07000FF0FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_188_n_0\
    );
\SINE[7]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_189_n_0\
    );
\SINE[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_47_n_0\,
      I1 => \SINE[7]_i_48_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_49_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_50_n_0\,
      O => \SINE[7]_i_19_n_0\
    );
\SINE[7]_i_190\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10703F00"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_190_n_0\
    );
\SINE[7]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777DD55BBBB0111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_191_n_0\
    );
\SINE[7]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444448B9B9B9B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_192_n_0\
    );
\SINE[7]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000F1FFFF0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_193_n_0\
    );
\SINE[7]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6666666FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_194_n_0\
    );
\SINE[7]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF4444FFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_195_n_0\
    );
\SINE[7]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015FFFFEAAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[7]_i_196_n_0\
    );
\SINE[7]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FA10EA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \SINE[7]_i_197_n_0\
    );
\SINE[7]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555AFA0A8A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_198_n_0\
    );
\SINE[7]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_291_n_0\,
      I1 => \SINE[7]_i_292_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_293_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_294_n_0\,
      O => \SINE[7]_i_199_n_0\
    );
\SINE[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[7]_i_5_n_0\,
      I1 => \SINE[7]_i_6_n_0\,
      I2 => sel(0),
      I3 => \SINE[7]_i_7_n_0\,
      I4 => sel(1),
      I5 => \SINE[7]_i_8_n_0\,
      O => p_0_out(7)
    );
\SINE[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_51_n_0\,
      I1 => \SINE[7]_i_52_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_53_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_54_n_0\,
      O => \SINE[7]_i_20_n_0\
    );
\SINE[7]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \SINE[7]_i_295_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \SINE[7]_i_171_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_296_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_200_n_0\
    );
\SINE[7]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0C000F3F7CFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_201_n_0\
    );
\SINE[7]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0E00F0F5FF0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_202_n_0\
    );
\SINE[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_55_n_0\,
      I1 => \SINE[7]_i_56_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_57_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_58_n_0\,
      O => \SINE[7]_i_21_n_0\
    );
\SINE[7]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \SINE[7]_i_210_n_0\
    );
\SINE[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_59_n_0\,
      I1 => \SINE[7]_i_60_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_61_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_62_n_0\,
      O => \SINE[7]_i_22_n_0\
    );
\SINE[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_63_n_0\,
      I1 => \SINE[7]_i_64_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_66_n_0\,
      O => \SINE[7]_i_23_n_0\
    );
\SINE[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_67_n_0\,
      I1 => \SINE[7]_i_68_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_69_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_70_n_0\,
      O => \SINE[7]_i_24_n_0\
    );
\SINE[7]_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \SINE[7]_i_241_n_0\
    );
\SINE[7]_i_246\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0111AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \SINE[7]_i_246_n_0\
    );
\SINE[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_55_n_0\,
      I1 => \SINE[7]_i_71_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_72_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_73_n_0\,
      O => \SINE[7]_i_25_n_0\
    );
\SINE[7]_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \SINE[7]_i_250_n_0\
    );
\SINE[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_47_n_0\,
      I1 => \SINE[7]_i_48_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_74_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_75_n_0\,
      O => \SINE[7]_i_26_n_0\
    );
\SINE[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_76_n_0\,
      I1 => \SINE[7]_i_77_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_53_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_78_n_0\,
      O => \SINE[7]_i_27_n_0\
    );
\SINE[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_79_n_0\,
      I1 => \SINE[7]_i_80_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_57_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_81_n_0\,
      O => \SINE[7]_i_28_n_0\
    );
\SINE[7]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577777CCC88888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_281_n_0\
    );
\SINE[7]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC00008000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_282_n_0\
    );
\SINE[7]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF5554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_283_n_0\
    );
\SINE[7]_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FF0800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[7]_i_284_n_0\
    );
\SINE[7]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_285_n_0\
    );
\SINE[7]_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_286_n_0\
    );
\SINE[7]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303030C0C3C7CF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_287_n_0\
    );
\SINE[7]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303043CFCFCFCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_288_n_0\
    );
\SINE[7]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFA8FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_289_n_0\
    );
\SINE[7]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000EFFF4444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_290_n_0\
    );
\SINE[7]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFF000000FF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_291_n_0\
    );
\SINE[7]_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_292_n_0\
    );
\SINE[7]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA00000000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_293_n_0\
    );
\SINE[7]_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_294_n_0\
    );
\SINE[7]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF7000F8FFF0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_295_n_0\
    );
\SINE[7]_i_296\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      O => \SINE[7]_i_296_n_0\
    );
\SINE[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_59_n_0\,
      I1 => \SINE[7]_i_60_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_125_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_126_n_0\,
      O => \SINE[7]_i_43_n_0\
    );
\SINE[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_127_n_0\,
      I1 => \SINE[7]_i_128_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_72_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_129_n_0\,
      O => \SINE[7]_i_44_n_0\
    );
\SINE[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_130_n_0\,
      I1 => \SINE[7]_i_68_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_69_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_70_n_0\,
      O => \SINE[7]_i_45_n_0\
    );
\SINE[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_63_n_0\,
      I1 => \SINE[7]_i_131_n_0\,
      I2 => sel(8),
      I3 => \SINE[7]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[7]_i_66_n_0\,
      O => \SINE[7]_i_46_n_0\
    );
\SINE[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FF74FF74BB7444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \SINE[7]_i_132_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_47_n_0\
    );
\SINE[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_133_n_0\,
      I1 => \SINE[7]_i_134_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_135_n_0\,
      O => \SINE[7]_i_48_n_0\
    );
\SINE[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_136_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_137_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_138_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_49_n_0\
    );
\SINE[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_139_n_0\,
      I1 => \SINE[7]_i_140_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_141_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_142_n_0\,
      O => \SINE[7]_i_50_n_0\
    );
\SINE[7]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_143_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_144_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_145_n_0\,
      O => \SINE[7]_i_51_n_0\
    );
\SINE[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_146_n_0\,
      I1 => \SINE[7]_i_145_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_147_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_148_n_0\,
      O => \SINE[7]_i_52_n_0\
    );
\SINE[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B8FFB8FF"
    )
        port map (
      I0 => \SINE[7]_i_149_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_150_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_53_n_0\
    );
\SINE[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_151_n_0\,
      I1 => \SINE[7]_i_152_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_153_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_154_n_0\,
      O => \SINE[7]_i_54_n_0\
    );
\SINE[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \SINE[7]_i_155_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_156_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_157_n_0\,
      O => \SINE[7]_i_55_n_0\
    );
\SINE[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_158_n_0\,
      I1 => \SINE[7]_i_159_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_160_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_161_n_0\,
      O => \SINE[7]_i_56_n_0\
    );
\SINE[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => \SINE[7]_i_162_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_163_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_57_n_0\
    );
\SINE[7]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_164_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[7]_i_165_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \SINE[7]_i_166_n_0\,
      O => \SINE[7]_i_58_n_0\
    );
\SINE[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0E00F0F5FF0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \SINE[11]_i_44_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      O => \SINE[7]_i_59_n_0\
    );
\SINE[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_19_n_0\,
      I1 => \SINE[7]_i_20_n_0\,
      I2 => sel(5),
      I3 => \SINE[7]_i_21_n_0\,
      I4 => sel(12),
      I5 => \SINE[7]_i_22_n_0\,
      O => \SINE[7]_i_6_n_0\
    );
\SINE[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_167_n_0\,
      I1 => \SINE[7]_i_145_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_168_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_169_n_0\,
      O => \SINE[7]_i_60_n_0\
    );
\SINE[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_170_n_0\,
      I1 => \SINE[7]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_171_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_172_n_0\,
      O => \SINE[7]_i_61_n_0\
    );
\SINE[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AF0AF0EF0F0F5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \SINE[12]_i_25_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_62_n_0\
    );
\SINE[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FF74FF74BB7444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \SINE[7]_i_173_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_63_n_0\
    );
\SINE[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_133_n_0\,
      I1 => \SINE[7]_i_174_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_135_n_0\,
      O => \SINE[7]_i_64_n_0\
    );
\SINE[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \SINE[7]_i_175_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[7]_i_138_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \SINE[7]_i_176_n_0\,
      O => \SINE[7]_i_65_n_0\
    );
\SINE[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \SINE[7]_i_140_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_141_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_142_n_0\,
      O => \SINE[7]_i_66_n_0\
    );
\SINE[7]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_143_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_177_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_145_n_0\,
      O => \SINE[7]_i_67_n_0\
    );
\SINE[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_146_n_0\,
      I1 => \SINE[7]_i_145_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_178_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_179_n_0\,
      O => \SINE[7]_i_68_n_0\
    );
\SINE[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \SINE[7]_i_180_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I5 => \SINE[7]_i_181_n_0\,
      O => \SINE[7]_i_69_n_0\
    );
\SINE[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_23_n_0\,
      I1 => \SINE[7]_i_24_n_0\,
      I2 => sel(5),
      I3 => \SINE[7]_i_25_n_0\,
      I4 => sel(12),
      I5 => \SINE[7]_i_22_n_0\,
      O => \SINE[7]_i_7_n_0\
    );
\SINE[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_182_n_0\,
      I1 => \SINE[7]_i_152_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_183_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_154_n_0\,
      O => \SINE[7]_i_70_n_0\
    );
\SINE[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_158_n_0\,
      I1 => \SINE[7]_i_184_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_185_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_161_n_0\,
      O => \SINE[7]_i_71_n_0\
    );
\SINE[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => \SINE[7]_i_162_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_186_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_72_n_0\
    );
\SINE[7]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_187_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[7]_i_165_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \SINE[7]_i_166_n_0\,
      O => \SINE[7]_i_73_n_0\
    );
\SINE[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \SINE[7]_i_188_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_137_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_138_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \SINE[7]_i_74_n_0\
    );
\SINE[7]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_189_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[7]_i_190_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \SINE[7]_i_191_n_0\,
      O => \SINE[7]_i_75_n_0\
    );
\SINE[7]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_192_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_144_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_145_n_0\,
      O => \SINE[7]_i_76_n_0\
    );
\SINE[7]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[7]_i_193_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_147_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[7]_i_148_n_0\,
      O => \SINE[7]_i_77_n_0\
    );
\SINE[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_151_n_0\,
      I1 => \SINE[7]_i_194_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_153_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_154_n_0\,
      O => \SINE[7]_i_78_n_0\
    );
\SINE[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \SINE[7]_i_195_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[7]_i_196_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[7]_i_79_n_0\
    );
\SINE[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_26_n_0\,
      I1 => \SINE[7]_i_27_n_0\,
      I2 => sel(5),
      I3 => \SINE[7]_i_28_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[7]_i_29_n_0\,
      O => \SINE[7]_i_8_n_0\
    );
\SINE[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__32_n_0\,
      I1 => \SINE[7]_i_159_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[7]_i_197_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[7]_i_161_n_0\,
      O => \SINE[7]_i_80_n_0\
    );
\SINE[7]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[7]_i_198_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[7]_i_165_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \SINE[7]_i_166_n_0\,
      O => \SINE[7]_i_81_n_0\
    );
\SINE[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(8),
      I1 => \p_0_out_inferred__0/SINE_reg[8]_i_3_n_0\,
      I2 => p_0_in1_in(8),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[8]_i_1_n_0\
    );
\SINE[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_24_n_0\,
      I1 => \SINE[8]_i_25_n_0\,
      I2 => sel(5),
      I3 => \SINE[8]_i_26_n_0\,
      I4 => sel(12),
      I5 => \SINE[8]_i_23_n_0\,
      O => \SINE[8]_i_10_n_0\
    );
\SINE[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_27_n_0\,
      I1 => \SINE[8]_i_21_n_0\,
      I2 => sel(5),
      I3 => \SINE[8]_i_28_n_0\,
      I4 => sel(12),
      I5 => \SINE[8]_i_29_n_0\,
      O => \SINE[8]_i_11_n_0\
    );
\SINE[8]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333C9C9C999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_116_n_0\
    );
\SINE[8]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54000000FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[8]_i_117_n_0\
    );
\SINE[8]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03330000FB33FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_118_n_0\
    );
\SINE[8]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7447"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_119_n_0\
    );
\SINE[8]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEF00000FF0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_120_n_0\
    );
\SINE[8]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00000000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_121_n_0\
    );
\SINE[8]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_122_n_0\
    );
\SINE[8]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_123_n_0\
    );
\SINE[8]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_124_n_0\
    );
\SINE[8]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF304C03"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_125_n_0\
    );
\SINE[8]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F00FF0000FFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[8]_i_126_n_0\
    );
\SINE[8]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EAFF00FFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[8]_i_127_n_0\
    );
\SINE[8]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \SINE[8]_i_128_n_0\
    );
\SINE[8]_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[8]_i_129_n_0\
    );
\SINE[8]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"86"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \SINE[8]_i_130_n_0\
    );
\SINE[8]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0AF4F4F4F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_131_n_0\
    );
\SINE[8]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000FF7FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[8]_i_132_n_0\
    );
\SINE[8]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F00004000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_133_n_0\
    );
\SINE[8]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF01AA00FF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_134_n_0\
    );
\SINE[8]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFAAAA55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_135_n_0\
    );
\SINE[8]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3F30F080000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[8]_i_136_n_0\
    );
\SINE[8]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5000F5F40FFF0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[10]_i_63_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_137_n_0\
    );
\SINE[8]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0FF0FFFBF0F"
    )
        port map (
      I0 => \SINE[9]_i_95_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_138_n_0\
    );
\SINE[8]_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30C73F3B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_139_n_0\
    );
\SINE[8]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE0F00FAFFF0FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_140_n_0\
    );
\SINE[8]_i_141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500F5FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_141_n_0\
    );
\SINE[8]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFE000000FFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_142_n_0\
    );
\SINE[8]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0F00000FF0FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_143_n_0\
    );
\SINE[8]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E0FF0FFFFF0F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[8]_i_144_n_0\
    );
\SINE[8]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55554000AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[8]_i_145_n_0\
    );
\SINE[8]_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9111FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      O => \SINE[8]_i_146_n_0\
    );
\SINE[8]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777700004000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_147_n_0\
    );
\SINE[8]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3332323633333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_148_n_0\
    );
\SINE[8]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD33320000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[8]_i_149_n_0\
    );
\SINE[8]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[8]_i_150_n_0\
    );
\SINE[8]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"800F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__28_n_0\,
      O => \SINE[8]_i_151_n_0\
    );
\SINE[8]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0000F0C08F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_152_n_0\
    );
\SINE[8]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11150000DDDDFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_153_n_0\
    );
\SINE[8]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_154_n_0\
    );
\SINE[8]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3737222232227777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_155_n_0\
    );
\SINE[8]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFF33334CCCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_156_n_0\
    );
\SINE[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_44_n_0\,
      I1 => \SINE[8]_i_45_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_47_n_0\,
      O => \SINE[8]_i_16_n_0\
    );
\SINE[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_48_n_0\,
      I1 => \SINE[8]_i_49_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_50_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_51_n_0\,
      O => \SINE[8]_i_17_n_0\
    );
\SINE[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_52_n_0\,
      I1 => \SINE[8]_i_53_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_54_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_55_n_0\,
      O => \SINE[8]_i_18_n_0\
    );
\SINE[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_44_n_0\,
      I1 => \SINE[8]_i_58_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_59_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_60_n_0\,
      O => \SINE[8]_i_20_n_0\
    );
\SINE[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_48_n_0\,
      I1 => \SINE[8]_i_61_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_62_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_63_n_0\,
      O => \SINE[8]_i_21_n_0\
    );
\SINE[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_52_n_0\,
      I1 => \SINE[8]_i_64_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_66_n_0\,
      O => \SINE[8]_i_22_n_0\
    );
\SINE[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_67_n_0\,
      I1 => \SINE[8]_i_68_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_69_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_70_n_0\,
      O => \SINE[8]_i_23_n_0\
    );
\SINE[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_44_n_0\,
      I1 => \SINE[8]_i_45_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_71_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_72_n_0\,
      O => \SINE[8]_i_24_n_0\
    );
\SINE[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_48_n_0\,
      I1 => \SINE[8]_i_49_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_50_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_73_n_0\,
      O => \SINE[8]_i_25_n_0\
    );
\SINE[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_52_n_0\,
      I1 => \SINE[8]_i_74_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_54_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_75_n_0\,
      O => \SINE[8]_i_26_n_0\
    );
\SINE[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_44_n_0\,
      I1 => \SINE[8]_i_76_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_59_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_60_n_0\,
      O => \SINE[8]_i_27_n_0\
    );
\SINE[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_77_n_0\,
      I1 => \SINE[8]_i_78_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_66_n_0\,
      O => \SINE[8]_i_28_n_0\
    );
\SINE[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_67_n_0\,
      I1 => \SINE[8]_i_68_n_0\,
      I2 => sel(8),
      I3 => \SINE[8]_i_69_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[8]_i_79_n_0\,
      O => \SINE[8]_i_29_n_0\
    );
\SINE[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F300000CFC0EFEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_116_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_44_n_0\
    );
\SINE[8]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_117_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[8]_i_118_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \SINE[8]_i_119_n_0\,
      O => \SINE[8]_i_45_n_0\
    );
\SINE[8]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[8]_i_120_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \SINE[8]_i_121_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[8]_i_122_n_0\,
      O => \SINE[8]_i_46_n_0\
    );
\SINE[8]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_123_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[8]_i_124_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \SINE[8]_i_125_n_0\,
      O => \SINE[8]_i_47_n_0\
    );
\SINE[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F00FEFFF0FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[9]_i_87_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[8]_i_48_n_0\
    );
\SINE[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00F01F0FFF0FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[8]_i_49_n_0\
    );
\SINE[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B8FFB8FF"
    )
        port map (
      I0 => \SINE[8]_i_126_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \SINE[8]_i_127_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \SINE[8]_i_128_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[8]_i_50_n_0\
    );
\SINE[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BFBFFF00B0B0"
    )
        port map (
      I0 => \SINE[8]_i_129_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_130_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_173_n_0\,
      O => \SINE[8]_i_51_n_0\
    );
\SINE[8]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \SINE[8]_i_131_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \SINE[8]_i_132_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_52_n_0\
    );
\SINE[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \SINE[8]_i_133_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_134_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[8]_i_135_n_0\,
      O => \SINE[8]_i_53_n_0\
    );
\SINE[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F30300302CFCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \SINE[12]_i_25_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_54_n_0\
    );
\SINE[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF8F80B0B0808F"
    )
        port map (
      I0 => \SINE[8]_i_136_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_55_n_0\
    );
\SINE[8]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_117_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[8]_i_141_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \SINE[8]_i_119_n_0\,
      O => \SINE[8]_i_58_n_0\
    );
\SINE[8]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_142_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[8]_i_122_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \SINE[8]_i_143_n_0\,
      O => \SINE[8]_i_59_n_0\
    );
\SINE[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F004050A0AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[12]_i_23_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_60_n_0\
    );
\SINE[8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00F04F0FFF0FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[12]_i_23_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \SINE[8]_i_61_n_0\
    );
\SINE[8]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \SINE[8]_i_126_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \SINE[8]_i_128_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \SINE[8]_i_144_n_0\,
      O => \SINE[8]_i_62_n_0\
    );
\SINE[8]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_145_n_0\,
      I1 => \SINE[8]_i_146_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_130_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_173_n_0\,
      O => \SINE[8]_i_63_n_0\
    );
\SINE[8]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \SINE[8]_i_147_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_148_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[8]_i_135_n_0\,
      O => \SINE[8]_i_64_n_0\
    );
\SINE[8]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F30300302CFCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \SINE[12]_i_24_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_65_n_0\
    );
\SINE[8]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF8F80B0B0808F"
    )
        port map (
      I0 => \SINE[8]_i_149_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_66_n_0\
    );
\SINE[8]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE0F00FAFFF0FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[11]_i_44_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_67_n_0\
    );
\SINE[8]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00F05F0FFF0FEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[10]_i_68_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_68_n_0\
    );
\SINE[8]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0FF0FFFBF0F"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_69_n_0\
    );
\SINE[8]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5000F5F40FFF0FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[9]_i_95_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_70_n_0\
    );
\SINE[8]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_142_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \SINE[8]_i_121_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[8]_i_122_n_0\,
      O => \SINE[8]_i_71_n_0\
    );
\SINE[8]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_123_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \SINE[8]_i_150_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[8]_i_124_n_0\,
      O => \SINE[8]_i_72_n_0\
    );
\SINE[8]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BFBFFF00B0B0"
    )
        port map (
      I0 => \SINE[8]_i_151_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_130_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \SINE[6]_i_173_n_0\,
      O => \SINE[8]_i_73_n_0\
    );
\SINE[8]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \SINE[8]_i_133_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_148_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[8]_i_135_n_0\,
      O => \SINE[8]_i_74_n_0\
    );
\SINE[8]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B88B8B8888B"
    )
        port map (
      I0 => \SINE[8]_i_152_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_75_n_0\
    );
\SINE[8]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_117_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[8]_i_153_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \SINE[8]_i_119_n_0\,
      O => \SINE[8]_i_76_n_0\
    );
\SINE[8]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50C0C0AFA0CFCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I1 => \SINE[8]_i_154_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \SINE[8]_i_132_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[8]_i_77_n_0\
    );
\SINE[8]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[8]_i_155_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \SINE[8]_i_148_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[8]_i_135_n_0\,
      O => \SINE[8]_i_78_n_0\
    );
\SINE[8]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800747730FFB8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \SINE[8]_i_156_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[8]_i_79_n_0\
    );
\SINE[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_16_n_0\,
      I1 => \SINE[8]_i_17_n_0\,
      I2 => sel(5),
      I3 => \SINE[8]_i_18_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[8]_i_19_n_0\,
      O => \SINE[8]_i_8_n_0\
    );
\SINE[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_20_n_0\,
      I1 => \SINE[8]_i_21_n_0\,
      I2 => sel(5),
      I3 => \SINE[8]_i_22_n_0\,
      I4 => sel(12),
      I5 => \SINE[8]_i_23_n_0\,
      O => \SINE[8]_i_9_n_0\
    );
\SINE[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => p_0_out(9),
      I1 => \p_0_out_inferred__0/SINE[9]_i_3_n_0\,
      I2 => p_0_in1_in(9),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \SINE[9]_i_1_n_0\
    );
\SINE[9]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[9]_i_82_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[9]_i_96_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \SINE[9]_i_126_n_0\,
      O => \SINE[9]_i_100_n_0\
    );
\SINE[9]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FBFB08080B0BF80"
    )
        port map (
      I0 => \SINE[9]_i_127_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_101_n_0\
    );
\SINE[9]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00F00FBFFFFFFF"
    )
        port map (
      I0 => \SINE[10]_i_63_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      O => \SINE[9]_i_102_n_0\
    );
\SINE[9]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FF0F800FF0F0"
    )
        port map (
      I0 => \SINE[9]_i_87_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_103_n_0\
    );
\SINE[9]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \SINE[9]_i_111_n_0\
    );
\SINE[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_32_n_0\,
      I1 => \SINE[9]_i_33_n_0\,
      I2 => sel(8),
      I3 => \SINE[9]_i_34_n_0\,
      I4 => sel(7),
      I5 => \SINE[9]_i_35_n_0\,
      O => \SINE[9]_i_12_n_0\
    );
\SINE[9]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CF3C34C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_126_n_0\
    );
\SINE[9]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333C3CCC4CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[9]_i_127_n_0\
    );
\SINE[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[9]_i_36_n_0\,
      I1 => sel(8),
      I2 => \SINE[9]_i_37_n_0\,
      I3 => sel(7),
      I4 => \SINE[9]_i_38_n_0\,
      O => \SINE[9]_i_13_n_0\
    );
\SINE[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_39_n_0\,
      I1 => \SINE[9]_i_40_n_0\,
      I2 => sel(8),
      I3 => \SINE[9]_i_41_n_0\,
      I4 => sel(7),
      I5 => \SINE[9]_i_42_n_0\,
      O => \SINE[9]_i_14_n_0\
    );
\SINE[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[9]_i_43_n_0\,
      I1 => sel(7),
      I2 => \SINE[9]_i_44_n_0\,
      I3 => sel(8),
      I4 => \SINE[9]_i_45_n_0\,
      O => \SINE[9]_i_15_n_0\
    );
\SINE[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_32_n_0\,
      I1 => \SINE[9]_i_46_n_0\,
      I2 => sel(8),
      I3 => \SINE[9]_i_34_n_0\,
      I4 => sel(7),
      I5 => \SINE[9]_i_35_n_0\,
      O => \SINE[9]_i_16_n_0\
    );
\SINE[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[9]_i_36_n_0\,
      I1 => sel(8),
      I2 => \SINE[9]_i_47_n_0\,
      I3 => sel(7),
      I4 => \SINE[9]_i_48_n_0\,
      O => \SINE[9]_i_17_n_0\
    );
\SINE[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_39_n_0\,
      I1 => \SINE[9]_i_49_n_0\,
      I2 => sel(8),
      I3 => \SINE[9]_i_50_n_0\,
      I4 => sel(7),
      I5 => \SINE[9]_i_51_n_0\,
      O => \SINE[9]_i_18_n_0\
    );
\SINE[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_39_n_0\,
      I1 => \SINE[9]_i_49_n_0\,
      I2 => sel(8),
      I3 => \SINE[9]_i_41_n_0\,
      I4 => sel(7),
      I5 => \SINE[9]_i_42_n_0\,
      O => \SINE[9]_i_19_n_0\
    );
\SINE[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_4_n_0\,
      I1 => \SINE[9]_i_5_n_0\,
      I2 => sel(0),
      I3 => \SINE[9]_i_6_n_0\,
      I4 => sel(1),
      I5 => \SINE_reg[9]_i_7_n_0\,
      O => p_0_out(9)
    );
\SINE[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3332FFFFCC330000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \SINE[12]_i_24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_32_n_0\
    );
\SINE[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_80_n_0\,
      I1 => \SINE[9]_i_81_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[9]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[9]_i_83_n_0\,
      O => \SINE[9]_i_33_n_0\
    );
\SINE[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0FF0F800FF0F0"
    )
        port map (
      I0 => \SINE[10]_i_69_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_34_n_0\
    );
\SINE[9]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FC00C78"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_35_n_0\
    );
\SINE[9]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[9]_i_84_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[9]_i_85_n_0\,
      I3 => sel(7),
      I4 => \SINE[9]_i_86_n_0\,
      O => \SINE[9]_i_36_n_0\
    );
\SINE[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EFFF0FFF0FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \SINE[9]_i_87_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[9]_i_37_n_0\
    );
\SINE[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \SINE[9]_i_88_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \SINE[9]_i_89_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I5 => \SINE[9]_i_90_n_0\,
      O => \SINE[9]_i_38_n_0\
    );
\SINE[9]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32FFC300"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_39_n_0\
    );
\SINE[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_12_n_0\,
      I1 => \SINE[9]_i_13_n_0\,
      I2 => sel(5),
      I3 => \SINE[9]_i_14_n_0\,
      I4 => sel(12),
      I5 => \SINE[9]_i_15_n_0\,
      O => \SINE[9]_i_4_n_0\
    );
\SINE[9]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[9]_i_91_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[9]_i_92_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I4 => \SINE[9]_i_83_n_0\,
      O => \SINE[9]_i_40_n_0\
    );
\SINE[9]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC33FC20C3C0C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \SINE[12]_i_24_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_41_n_0\
    );
\SINE[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FBFB08080B0BF80"
    )
        port map (
      I0 => \SINE[9]_i_93_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_42_n_0\
    );
\SINE[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4F0F5F0FFF0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \SINE[12]_i_23_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[9]_i_43_n_0\
    );
\SINE[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0FFF0FFF4F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \SINE[10]_i_63_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[9]_i_44_n_0\
    );
\SINE[9]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80FC0F3FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => sel(7),
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      O => \SINE[9]_i_45_n_0\
    );
\SINE[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_80_n_0\,
      I1 => \SINE[9]_i_94_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[9]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[9]_i_83_n_0\,
      O => \SINE[9]_i_46_n_0\
    );
\SINE[9]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EFFF0FFF0FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \SINE[11]_i_44_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[9]_i_47_n_0\
    );
\SINE[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00F00FBFFFFFFF"
    )
        port map (
      I0 => \SINE[9]_i_95_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      O => \SINE[9]_i_48_n_0\
    );
\SINE[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_82_n_0\,
      I1 => \SINE[9]_i_96_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \SINE[9]_i_92_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I5 => \SINE[9]_i_83_n_0\,
      O => \SINE[9]_i_49_n_0\
    );
\SINE[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_16_n_0\,
      I1 => \SINE[9]_i_17_n_0\,
      I2 => sel(5),
      I3 => \SINE[9]_i_18_n_0\,
      I4 => sel(12),
      I5 => \SINE[9]_i_15_n_0\,
      O => \SINE[9]_i_5_n_0\
    );
\SINE[9]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC33FC20C3C0C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \SINE[12]_i_25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_50_n_0\
    );
\SINE[9]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBB88888B8BB88"
    )
        port map (
      I0 => \SINE[9]_i_97_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_51_n_0\
    );
\SINE[9]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[9]_i_98_n_0\,
      I1 => sel(7),
      I2 => \SINE[9]_i_99_n_0\,
      I3 => sel(8),
      I4 => \SINE[9]_i_45_n_0\,
      O => \SINE[9]_i_52_n_0\
    );
\SINE[9]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_39_n_0\,
      I1 => \SINE[9]_i_100_n_0\,
      I2 => sel(8),
      I3 => \SINE[9]_i_50_n_0\,
      I4 => sel(7),
      I5 => \SINE[9]_i_101_n_0\,
      O => \SINE[9]_i_53_n_0\
    );
\SINE[9]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[9]_i_36_n_0\,
      I1 => sel(8),
      I2 => \SINE[9]_i_47_n_0\,
      I3 => sel(7),
      I4 => \SINE[9]_i_102_n_0\,
      O => \SINE[9]_i_54_n_0\
    );
\SINE[9]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_32_n_0\,
      I1 => \SINE[9]_i_46_n_0\,
      I2 => sel(8),
      I3 => \SINE[9]_i_103_n_0\,
      I4 => sel(7),
      I5 => \SINE[9]_i_35_n_0\,
      O => \SINE[9]_i_55_n_0\
    );
\SINE[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_12_n_0\,
      I1 => \SINE[9]_i_13_n_0\,
      I2 => sel(5),
      I3 => \SINE[9]_i_19_n_0\,
      I4 => sel(12),
      I5 => \SINE[9]_i_15_n_0\,
      O => \SINE[9]_i_6_n_0\
    );
\SINE[9]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00570000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[9]_i_80_n_0\
    );
\SINE[9]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_81_n_0\
    );
\SINE[9]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[9]_i_82_n_0\
    );
\SINE[9]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_83_n_0\
    );
\SINE[9]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"355D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[9]_i_84_n_0\
    );
\SINE[9]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F1F0FFF0F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[9]_i_85_n_0\
    );
\SINE[9]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3DDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      O => \SINE[9]_i_86_n_0\
    );
\SINE[9]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      O => \SINE[9]_i_87_n_0\
    );
\SINE[9]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550000EAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[9]_i_88_n_0\
    );
\SINE[9]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_89_n_0\
    );
\SINE[9]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"49FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      O => \SINE[9]_i_90_n_0\
    );
\SINE[9]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAFF55AA1500AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_91_n_0\
    );
\SINE[9]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667676799999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[9]_i_92_n_0\
    );
\SINE[9]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555559A9A9A8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      O => \SINE[9]_i_93_n_0\
    );
\SINE[9]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_94_n_0\
    );
\SINE[9]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      O => \SINE[9]_i_95_n_0\
    );
\SINE[9]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF007F0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_96_n_0\
    );
\SINE[9]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFF00000F05F80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      O => \SINE[9]_i_97_n_0\
    );
\SINE[9]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1F0F5F0FFF0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[9]_i_98_n_0\
    );
\SINE[9]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF3F3F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__23_n_0\,
      O => \SINE[9]_i_99_n_0\
    );
\SINE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[0]_i_1_n_0\,
      Q => SINE_WAVE(0)
    );
\SINE_reg[0]_i_100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_268_n_0\,
      I1 => \SINE_reg[0]_i_269_n_0\,
      O => \SINE_reg[0]_i_100_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_270_n_0\,
      I1 => \SINE_reg[0]_i_271_n_0\,
      O => \SINE_reg[0]_i_101_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_272_n_0\,
      I1 => \SINE_reg[0]_i_273_n_0\,
      O => \SINE_reg[0]_i_102_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_274_n_0\,
      I1 => \SINE_reg[0]_i_275_n_0\,
      O => \SINE_reg[0]_i_103_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_276_n_0\,
      I1 => \SINE_reg[0]_i_277_n_0\,
      O => \SINE_reg[0]_i_104_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_278_n_0\,
      I1 => \SINE_reg[0]_i_279_n_0\,
      O => \SINE_reg[0]_i_105_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_280_n_0\,
      I1 => \SINE_reg[0]_i_281_n_0\,
      O => \SINE_reg[0]_i_106_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_282_n_0\,
      I1 => \SINE_reg[0]_i_283_n_0\,
      O => \SINE_reg[0]_i_107_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_284_n_0\,
      I1 => \SINE_reg[0]_i_285_n_0\,
      O => \SINE_reg[0]_i_108_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_286_n_0\,
      I1 => \SINE_reg[0]_i_287_n_0\,
      O => \SINE_reg[0]_i_109_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_288_n_0\,
      I1 => \SINE_reg[0]_i_289_n_0\,
      O => \SINE_reg[0]_i_110_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_290_n_0\,
      I1 => \SINE_reg[0]_i_291_n_0\,
      O => \SINE_reg[0]_i_111_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_292_n_0\,
      I1 => \SINE_reg[0]_i_293_n_0\,
      O => \SINE_reg[0]_i_112_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_294_n_0\,
      I1 => \SINE_reg[0]_i_295_n_0\,
      O => \SINE_reg[0]_i_113_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_296_n_0\,
      I1 => \SINE_reg[0]_i_297_n_0\,
      O => \SINE_reg[0]_i_114_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_115\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_298_n_0\,
      I1 => \SINE_reg[0]_i_299_n_0\,
      O => \SINE_reg[0]_i_115_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_116\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_300_n_0\,
      I1 => \SINE_reg[0]_i_301_n_0\,
      O => \SINE_reg[0]_i_116_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_302_n_0\,
      I1 => \SINE_reg[0]_i_303_n_0\,
      O => \SINE_reg[0]_i_117_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_304_n_0\,
      I1 => \SINE_reg[0]_i_305_n_0\,
      O => \SINE_reg[0]_i_118_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_119\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_306_n_0\,
      I1 => \SINE_reg[0]_i_307_n_0\,
      O => \SINE_reg[0]_i_119_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_28_n_0\,
      I1 => \SINE[0]_i_29_n_0\,
      O => \SINE_reg[0]_i_12_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_120\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_308_n_0\,
      I1 => \SINE_reg[0]_i_309_n_0\,
      O => \SINE_reg[0]_i_120_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_121\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_310_n_0\,
      I1 => \SINE_reg[0]_i_311_n_0\,
      O => \SINE_reg[0]_i_121_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_312_n_0\,
      I1 => \SINE_reg[0]_i_313_n_0\,
      O => \SINE_reg[0]_i_122_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_314_n_0\,
      I1 => \SINE_reg[0]_i_315_n_0\,
      O => \SINE_reg[0]_i_123_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_30_n_0\,
      I1 => \SINE[0]_i_31_n_0\,
      O => \SINE_reg[0]_i_13_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_32_n_0\,
      I1 => \SINE[0]_i_33_n_0\,
      O => \SINE_reg[0]_i_14_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_34_n_0\,
      I1 => \SINE[0]_i_35_n_0\,
      O => \SINE_reg[0]_i_15_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_36_n_0\,
      I1 => \SINE[0]_i_37_n_0\,
      O => \SINE_reg[0]_i_16_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_38_n_0\,
      I1 => \SINE[0]_i_39_n_0\,
      O => \SINE_reg[0]_i_17_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_40_n_0\,
      I1 => \SINE[0]_i_41_n_0\,
      O => \SINE_reg[0]_i_18_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_444_n_0\,
      I1 => \SINE[0]_i_445_n_0\,
      O => \SINE_reg[0]_i_188_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_446_n_0\,
      I1 => \SINE[0]_i_447_n_0\,
      O => \SINE_reg[0]_i_189_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_42_n_0\,
      I1 => \SINE[0]_i_43_n_0\,
      O => \SINE_reg[0]_i_19_n_0\,
      S => sel(12)
    );
\SINE_reg[0]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_448_n_0\,
      I1 => \SINE[0]_i_449_n_0\,
      O => \SINE_reg[0]_i_190_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_450_n_0\,
      I1 => \SINE[0]_i_451_n_0\,
      O => \SINE_reg[0]_i_191_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_452_n_0\,
      I1 => \SINE[0]_i_453_n_0\,
      O => \SINE_reg[0]_i_192_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_454_n_0\,
      I1 => \SINE[0]_i_455_n_0\,
      O => \SINE_reg[0]_i_193_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_456_n_0\,
      I1 => \SINE[0]_i_457_n_0\,
      O => \SINE_reg[0]_i_194_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_458_n_0\,
      I1 => \SINE[0]_i_459_n_0\,
      O => \SINE_reg[0]_i_195_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_460_n_0\,
      I1 => \SINE[0]_i_461_n_0\,
      O => \SINE_reg[0]_i_196_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_462_n_0\,
      I1 => \SINE[0]_i_463_n_0\,
      O => \SINE_reg[0]_i_197_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_464_n_0\,
      I1 => \SINE[0]_i_465_n_0\,
      O => \SINE_reg[0]_i_198_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_466_n_0\,
      I1 => \SINE[0]_i_467_n_0\,
      O => \SINE_reg[0]_i_199_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_468_n_0\,
      I1 => \SINE[0]_i_469_n_0\,
      O => \SINE_reg[0]_i_200_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_470_n_0\,
      I1 => \SINE[0]_i_471_n_0\,
      O => \SINE_reg[0]_i_201_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_472_n_0\,
      I1 => \SINE[0]_i_473_n_0\,
      O => \SINE_reg[0]_i_202_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_474_n_0\,
      I1 => \SINE[0]_i_475_n_0\,
      O => \SINE_reg[0]_i_203_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_476_n_0\,
      I1 => \SINE[0]_i_477_n_0\,
      O => \SINE_reg[0]_i_204_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_478_n_0\,
      I1 => \SINE[0]_i_479_n_0\,
      O => \SINE_reg[0]_i_205_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_480_n_0\,
      I1 => \SINE[0]_i_481_n_0\,
      O => \SINE_reg[0]_i_206_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_482_n_0\,
      I1 => \SINE[0]_i_483_n_0\,
      O => \SINE_reg[0]_i_207_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_484_n_0\,
      I1 => \SINE[0]_i_485_n_0\,
      O => \SINE_reg[0]_i_208_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_209\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_486_n_0\,
      I1 => \SINE[0]_i_487_n_0\,
      O => \SINE_reg[0]_i_209_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_210\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_488_n_0\,
      I1 => \SINE[0]_i_489_n_0\,
      O => \SINE_reg[0]_i_210_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_490_n_0\,
      I1 => \SINE[0]_i_491_n_0\,
      O => \SINE_reg[0]_i_211_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_492_n_0\,
      I1 => \SINE[0]_i_493_n_0\,
      O => \SINE_reg[0]_i_212_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_213\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_494_n_0\,
      I1 => \SINE[0]_i_495_n_0\,
      O => \SINE_reg[0]_i_213_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_214\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_496_n_0\,
      I1 => \SINE[0]_i_497_n_0\,
      O => \SINE_reg[0]_i_214_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_215\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_498_n_0\,
      I1 => \SINE[0]_i_499_n_0\,
      O => \SINE_reg[0]_i_215_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_216\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_500_n_0\,
      I1 => \SINE[0]_i_501_n_0\,
      O => \SINE_reg[0]_i_216_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_502_n_0\,
      I1 => \SINE[0]_i_503_n_0\,
      O => \SINE_reg[0]_i_217_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_504_n_0\,
      I1 => \SINE[0]_i_505_n_0\,
      O => \SINE_reg[0]_i_218_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_506_n_0\,
      I1 => \SINE[0]_i_507_n_0\,
      O => \SINE_reg[0]_i_219_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_220\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_508_n_0\,
      I1 => \SINE[0]_i_509_n_0\,
      O => \SINE_reg[0]_i_220_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_510_n_0\,
      I1 => \SINE[0]_i_511_n_0\,
      O => \SINE_reg[0]_i_221_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_512_n_0\,
      I1 => \SINE[0]_i_513_n_0\,
      O => \SINE_reg[0]_i_222_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_223\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_514_n_0\,
      I1 => \SINE[0]_i_515_n_0\,
      O => \SINE_reg[0]_i_223_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_224\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_516_n_0\,
      I1 => \SINE[0]_i_517_n_0\,
      O => \SINE_reg[0]_i_224_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_225\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_518_n_0\,
      I1 => \SINE[0]_i_519_n_0\,
      O => \SINE_reg[0]_i_225_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_520_n_0\,
      I1 => \SINE[0]_i_521_n_0\,
      O => \SINE_reg[0]_i_226_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_227\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_522_n_0\,
      I1 => \SINE[0]_i_523_n_0\,
      O => \SINE_reg[0]_i_227_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_228\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_524_n_0\,
      I1 => \SINE[0]_i_525_n_0\,
      O => \SINE_reg[0]_i_228_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_526_n_0\,
      I1 => \SINE[0]_i_527_n_0\,
      O => \SINE_reg[0]_i_229_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_528_n_0\,
      I1 => \SINE[0]_i_529_n_0\,
      O => \SINE_reg[0]_i_230_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_530_n_0\,
      I1 => \SINE[0]_i_531_n_0\,
      O => \SINE_reg[0]_i_231_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_532_n_0\,
      I1 => \SINE[0]_i_533_n_0\,
      O => \SINE_reg[0]_i_232_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_534_n_0\,
      I1 => \SINE[0]_i_535_n_0\,
      O => \SINE_reg[0]_i_233_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_536_n_0\,
      I1 => \SINE[0]_i_537_n_0\,
      O => \SINE_reg[0]_i_234_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_235\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_538_n_0\,
      I1 => \SINE[0]_i_539_n_0\,
      O => \SINE_reg[0]_i_235_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_236\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_540_n_0\,
      I1 => \SINE[0]_i_541_n_0\,
      O => \SINE_reg[0]_i_236_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_237\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_542_n_0\,
      I1 => \SINE[0]_i_543_n_0\,
      O => \SINE_reg[0]_i_237_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_544_n_0\,
      I1 => \SINE[0]_i_545_n_0\,
      O => \SINE_reg[0]_i_238_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_546_n_0\,
      I1 => \SINE[0]_i_547_n_0\,
      O => \SINE_reg[0]_i_239_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_548_n_0\,
      I1 => \SINE[0]_i_549_n_0\,
      O => \SINE_reg[0]_i_240_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_550_n_0\,
      I1 => \SINE[0]_i_551_n_0\,
      O => \SINE_reg[0]_i_241_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_552_n_0\,
      I1 => \SINE[0]_i_553_n_0\,
      O => \SINE_reg[0]_i_242_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_554_n_0\,
      I1 => \SINE[0]_i_555_n_0\,
      O => \SINE_reg[0]_i_243_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_556_n_0\,
      I1 => \SINE[0]_i_557_n_0\,
      O => \SINE_reg[0]_i_244_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_558_n_0\,
      I1 => \SINE[0]_i_559_n_0\,
      O => \SINE_reg[0]_i_245_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_560_n_0\,
      I1 => \SINE[0]_i_561_n_0\,
      O => \SINE_reg[0]_i_246_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_562_n_0\,
      I1 => \SINE[0]_i_563_n_0\,
      O => \SINE_reg[0]_i_247_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_564_n_0\,
      I1 => \SINE[0]_i_565_n_0\,
      O => \SINE_reg[0]_i_248_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_566_n_0\,
      I1 => \SINE[0]_i_567_n_0\,
      O => \SINE_reg[0]_i_249_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_568_n_0\,
      I1 => \SINE[0]_i_569_n_0\,
      O => \SINE_reg[0]_i_250_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_570_n_0\,
      I1 => \SINE[0]_i_571_n_0\,
      O => \SINE_reg[0]_i_251_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_572_n_0\,
      I1 => \SINE[0]_i_573_n_0\,
      O => \SINE_reg[0]_i_252_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_574_n_0\,
      I1 => \SINE[0]_i_575_n_0\,
      O => \SINE_reg[0]_i_253_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_576_n_0\,
      I1 => \SINE[0]_i_577_n_0\,
      O => \SINE_reg[0]_i_254_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_578_n_0\,
      I1 => \SINE[0]_i_579_n_0\,
      O => \SINE_reg[0]_i_255_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_580_n_0\,
      I1 => \SINE[0]_i_581_n_0\,
      O => \SINE_reg[0]_i_256_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_582_n_0\,
      I1 => \SINE[0]_i_583_n_0\,
      O => \SINE_reg[0]_i_257_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_584_n_0\,
      I1 => \SINE[0]_i_585_n_0\,
      O => \SINE_reg[0]_i_258_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_586_n_0\,
      I1 => \SINE[0]_i_587_n_0\,
      O => \SINE_reg[0]_i_259_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_588_n_0\,
      I1 => \SINE[0]_i_589_n_0\,
      O => \SINE_reg[0]_i_260_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_590_n_0\,
      I1 => \SINE[0]_i_591_n_0\,
      O => \SINE_reg[0]_i_261_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_592_n_0\,
      I1 => \SINE[0]_i_593_n_0\,
      O => \SINE_reg[0]_i_262_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_263\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_594_n_0\,
      I1 => \SINE[0]_i_595_n_0\,
      O => \SINE_reg[0]_i_263_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_264\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_596_n_0\,
      I1 => \SINE[0]_i_597_n_0\,
      O => \SINE_reg[0]_i_264_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_265\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_598_n_0\,
      I1 => \SINE[0]_i_599_n_0\,
      O => \SINE_reg[0]_i_265_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_266\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_600_n_0\,
      I1 => \SINE[0]_i_601_n_0\,
      O => \SINE_reg[0]_i_266_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_267\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_602_n_0\,
      I1 => \SINE[0]_i_603_n_0\,
      O => \SINE_reg[0]_i_267_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_268\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_604_n_0\,
      I1 => \SINE[0]_i_605_n_0\,
      O => \SINE_reg[0]_i_268_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_269\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_606_n_0\,
      I1 => \SINE[0]_i_607_n_0\,
      O => \SINE_reg[0]_i_269_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_270\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_608_n_0\,
      I1 => \SINE[0]_i_609_n_0\,
      O => \SINE_reg[0]_i_270_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_610_n_0\,
      I1 => \SINE[0]_i_611_n_0\,
      O => \SINE_reg[0]_i_271_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_272\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_612_n_0\,
      I1 => \SINE[0]_i_613_n_0\,
      O => \SINE_reg[0]_i_272_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_614_n_0\,
      I1 => \SINE[0]_i_615_n_0\,
      O => \SINE_reg[0]_i_273_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_616_n_0\,
      I1 => \SINE[0]_i_617_n_0\,
      O => \SINE_reg[0]_i_274_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_618_n_0\,
      I1 => \SINE[0]_i_619_n_0\,
      O => \SINE_reg[0]_i_275_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_620_n_0\,
      I1 => \SINE[0]_i_621_n_0\,
      O => \SINE_reg[0]_i_276_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_622_n_0\,
      I1 => \SINE[0]_i_623_n_0\,
      O => \SINE_reg[0]_i_277_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_624_n_0\,
      I1 => \SINE[0]_i_625_n_0\,
      O => \SINE_reg[0]_i_278_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_626_n_0\,
      I1 => \SINE[0]_i_627_n_0\,
      O => \SINE_reg[0]_i_279_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_628_n_0\,
      I1 => \SINE[0]_i_629_n_0\,
      O => \SINE_reg[0]_i_280_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_630_n_0\,
      I1 => \SINE[0]_i_631_n_0\,
      O => \SINE_reg[0]_i_281_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_632_n_0\,
      I1 => \SINE[0]_i_633_n_0\,
      O => \SINE_reg[0]_i_282_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_634_n_0\,
      I1 => \SINE[0]_i_635_n_0\,
      O => \SINE_reg[0]_i_283_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_636_n_0\,
      I1 => \SINE[0]_i_637_n_0\,
      O => \SINE_reg[0]_i_284_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_638_n_0\,
      I1 => \SINE[0]_i_639_n_0\,
      O => \SINE_reg[0]_i_285_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_640_n_0\,
      I1 => \SINE[0]_i_641_n_0\,
      O => \SINE_reg[0]_i_286_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_642_n_0\,
      I1 => \SINE[0]_i_643_n_0\,
      O => \SINE_reg[0]_i_287_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_644_n_0\,
      I1 => \SINE[0]_i_645_n_0\,
      O => \SINE_reg[0]_i_288_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_646_n_0\,
      I1 => \SINE[0]_i_647_n_0\,
      O => \SINE_reg[0]_i_289_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_648_n_0\,
      I1 => \SINE[0]_i_649_n_0\,
      O => \SINE_reg[0]_i_290_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_650_n_0\,
      I1 => \SINE[0]_i_651_n_0\,
      O => \SINE_reg[0]_i_291_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_652_n_0\,
      I1 => \SINE[0]_i_653_n_0\,
      O => \SINE_reg[0]_i_292_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_654_n_0\,
      I1 => \SINE[0]_i_655_n_0\,
      O => \SINE_reg[0]_i_293_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_656_n_0\,
      I1 => \SINE[0]_i_657_n_0\,
      O => \SINE_reg[0]_i_294_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_658_n_0\,
      I1 => \SINE[0]_i_659_n_0\,
      O => \SINE_reg[0]_i_295_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_660_n_0\,
      I1 => \SINE[0]_i_661_n_0\,
      O => \SINE_reg[0]_i_296_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_662_n_0\,
      I1 => \SINE[0]_i_663_n_0\,
      O => \SINE_reg[0]_i_297_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_664_n_0\,
      I1 => \SINE[0]_i_665_n_0\,
      O => \SINE_reg[0]_i_298_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_666_n_0\,
      I1 => \SINE[0]_i_667_n_0\,
      O => \SINE_reg[0]_i_299_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_668_n_0\,
      I1 => \SINE[0]_i_669_n_0\,
      O => \SINE_reg[0]_i_300_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_670_n_0\,
      I1 => \SINE[0]_i_671_n_0\,
      O => \SINE_reg[0]_i_301_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_672_n_0\,
      I1 => \SINE[0]_i_673_n_0\,
      O => \SINE_reg[0]_i_302_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_674_n_0\,
      I1 => \SINE[0]_i_675_n_0\,
      O => \SINE_reg[0]_i_303_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_676_n_0\,
      I1 => \SINE[0]_i_677_n_0\,
      O => \SINE_reg[0]_i_304_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_678_n_0\,
      I1 => \SINE[0]_i_679_n_0\,
      O => \SINE_reg[0]_i_305_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_680_n_0\,
      I1 => \SINE[0]_i_681_n_0\,
      O => \SINE_reg[0]_i_306_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_682_n_0\,
      I1 => \SINE[0]_i_683_n_0\,
      O => \SINE_reg[0]_i_307_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_684_n_0\,
      I1 => \SINE[0]_i_685_n_0\,
      O => \SINE_reg[0]_i_308_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_686_n_0\,
      I1 => \SINE[0]_i_687_n_0\,
      O => \SINE_reg[0]_i_309_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_688_n_0\,
      I1 => \SINE[0]_i_689_n_0\,
      O => \SINE_reg[0]_i_310_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_690_n_0\,
      I1 => \SINE[0]_i_691_n_0\,
      O => \SINE_reg[0]_i_311_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_692_n_0\,
      I1 => \SINE[0]_i_693_n_0\,
      O => \SINE_reg[0]_i_312_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_694_n_0\,
      I1 => \SINE[0]_i_695_n_0\,
      O => \SINE_reg[0]_i_313_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_696_n_0\,
      I1 => \SINE[0]_i_697_n_0\,
      O => \SINE_reg[0]_i_314_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_698_n_0\,
      I1 => \SINE[0]_i_699_n_0\,
      O => \SINE_reg[0]_i_315_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__5_n_0\
    );
\SINE_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_12_n_0\,
      I1 => \SINE_reg[0]_i_13_n_0\,
      O => \SINE_reg[0]_i_4_n_0\,
      S => sel(5)
    );
\SINE_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_14_n_0\,
      I1 => \SINE_reg[0]_i_15_n_0\,
      O => \SINE_reg[0]_i_5_n_0\,
      S => sel(5)
    );
\SINE_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_16_n_0\,
      I1 => \SINE_reg[0]_i_17_n_0\,
      O => \SINE_reg[0]_i_6_n_0\,
      S => sel(5)
    );
\SINE_reg[0]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_188_n_0\,
      I1 => \SINE_reg[0]_i_189_n_0\,
      O => \SINE_reg[0]_i_60_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_190_n_0\,
      I1 => \SINE_reg[0]_i_191_n_0\,
      O => \SINE_reg[0]_i_61_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_192_n_0\,
      I1 => \SINE_reg[0]_i_193_n_0\,
      O => \SINE_reg[0]_i_62_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_194_n_0\,
      I1 => \SINE_reg[0]_i_195_n_0\,
      O => \SINE_reg[0]_i_63_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_196_n_0\,
      I1 => \SINE_reg[0]_i_197_n_0\,
      O => \SINE_reg[0]_i_64_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_198_n_0\,
      I1 => \SINE_reg[0]_i_199_n_0\,
      O => \SINE_reg[0]_i_65_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_200_n_0\,
      I1 => \SINE_reg[0]_i_201_n_0\,
      O => \SINE_reg[0]_i_66_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_202_n_0\,
      I1 => \SINE_reg[0]_i_203_n_0\,
      O => \SINE_reg[0]_i_67_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_204_n_0\,
      I1 => \SINE_reg[0]_i_205_n_0\,
      O => \SINE_reg[0]_i_68_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_206_n_0\,
      I1 => \SINE_reg[0]_i_207_n_0\,
      O => \SINE_reg[0]_i_69_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_18_n_0\,
      I1 => \SINE_reg[0]_i_19_n_0\,
      O => \SINE_reg[0]_i_7_n_0\,
      S => sel(5)
    );
\SINE_reg[0]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_208_n_0\,
      I1 => \SINE_reg[0]_i_209_n_0\,
      O => \SINE_reg[0]_i_70_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_210_n_0\,
      I1 => \SINE_reg[0]_i_211_n_0\,
      O => \SINE_reg[0]_i_71_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_212_n_0\,
      I1 => \SINE_reg[0]_i_213_n_0\,
      O => \SINE_reg[0]_i_72_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_214_n_0\,
      I1 => \SINE_reg[0]_i_215_n_0\,
      O => \SINE_reg[0]_i_73_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_216_n_0\,
      I1 => \SINE_reg[0]_i_217_n_0\,
      O => \SINE_reg[0]_i_74_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_218_n_0\,
      I1 => \SINE_reg[0]_i_219_n_0\,
      O => \SINE_reg[0]_i_75_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_220_n_0\,
      I1 => \SINE_reg[0]_i_221_n_0\,
      O => \SINE_reg[0]_i_76_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_222_n_0\,
      I1 => \SINE_reg[0]_i_223_n_0\,
      O => \SINE_reg[0]_i_77_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_224_n_0\,
      I1 => \SINE_reg[0]_i_225_n_0\,
      O => \SINE_reg[0]_i_78_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_226_n_0\,
      I1 => \SINE_reg[0]_i_227_n_0\,
      O => \SINE_reg[0]_i_79_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_228_n_0\,
      I1 => \SINE_reg[0]_i_229_n_0\,
      O => \SINE_reg[0]_i_80_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_230_n_0\,
      I1 => \SINE_reg[0]_i_231_n_0\,
      O => \SINE_reg[0]_i_81_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_232_n_0\,
      I1 => \SINE_reg[0]_i_233_n_0\,
      O => \SINE_reg[0]_i_82_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_234_n_0\,
      I1 => \SINE_reg[0]_i_235_n_0\,
      O => \SINE_reg[0]_i_83_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_236_n_0\,
      I1 => \SINE_reg[0]_i_237_n_0\,
      O => \SINE_reg[0]_i_84_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_238_n_0\,
      I1 => \SINE_reg[0]_i_239_n_0\,
      O => \SINE_reg[0]_i_85_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_240_n_0\,
      I1 => \SINE_reg[0]_i_241_n_0\,
      O => \SINE_reg[0]_i_86_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_242_n_0\,
      I1 => \SINE_reg[0]_i_243_n_0\,
      O => \SINE_reg[0]_i_87_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_244_n_0\,
      I1 => \SINE_reg[0]_i_245_n_0\,
      O => \SINE_reg[0]_i_88_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_246_n_0\,
      I1 => \SINE_reg[0]_i_247_n_0\,
      O => \SINE_reg[0]_i_89_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_248_n_0\,
      I1 => \SINE_reg[0]_i_249_n_0\,
      O => \SINE_reg[0]_i_90_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_250_n_0\,
      I1 => \SINE_reg[0]_i_251_n_0\,
      O => \SINE_reg[0]_i_91_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_252_n_0\,
      I1 => \SINE_reg[0]_i_253_n_0\,
      O => \SINE_reg[0]_i_92_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_254_n_0\,
      I1 => \SINE_reg[0]_i_255_n_0\,
      O => \SINE_reg[0]_i_93_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_256_n_0\,
      I1 => \SINE_reg[0]_i_257_n_0\,
      O => \SINE_reg[0]_i_94_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_258_n_0\,
      I1 => \SINE_reg[0]_i_259_n_0\,
      O => \SINE_reg[0]_i_95_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_96\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_260_n_0\,
      I1 => \SINE_reg[0]_i_261_n_0\,
      O => \SINE_reg[0]_i_96_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_262_n_0\,
      I1 => \SINE_reg[0]_i_263_n_0\,
      O => \SINE_reg[0]_i_97_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_98\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_264_n_0\,
      I1 => \SINE_reg[0]_i_265_n_0\,
      O => \SINE_reg[0]_i_98_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[0]_i_99\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_266_n_0\,
      I1 => \SINE_reg[0]_i_267_n_0\,
      O => \SINE_reg[0]_i_99_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\SINE_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[10]_i_1_n_0\,
      Q => SINE_WAVE(10)
    );
\SINE_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[11]_i_1_n_0\,
      Q => SINE_WAVE(11)
    );
\SINE_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SINE_reg[7]_i_4_n_0\,
      CO(3) => \SINE_reg[11]_i_4_n_0\,
      CO(2) => \SINE_reg[11]_i_4_n_1\,
      CO(1) => \SINE_reg[11]_i_4_n_2\,
      CO(0) => \SINE_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in1_in(11 downto 8),
      S(3) => \SINE[11]_i_11_n_0\,
      S(2) => \SINE[11]_i_12_n_0\,
      S(1) => \SINE[11]_i_13_n_0\,
      S(0) => \SINE[11]_i_14_n_0\
    );
\SINE_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[11]_i_15_n_0\,
      I1 => \SINE[11]_i_16_n_0\,
      O => \SINE_reg[11]_i_5_n_0\,
      S => sel(12)
    );
\SINE_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[11]_i_17_n_0\,
      I1 => \SINE[11]_i_18_n_0\,
      O => \SINE_reg[11]_i_6_n_0\,
      S => sel(12)
    );
\SINE_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[12]_i_1_n_0\,
      Q => SINE_WAVE(12)
    );
\SINE_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[13]_i_1_n_0\,
      Q => SINE_WAVE(13)
    );
\SINE_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SINE_reg[11]_i_4_n_0\,
      CO(3 downto 2) => \NLW_SINE_reg[13]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SINE_reg[13]_i_2_n_2\,
      CO(0) => \NLW_SINE_reg[13]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_SINE_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in1_in(12),
      S(3 downto 1) => B"001",
      S(0) => \SINE[13]_i_3_n_0\
    );
\SINE_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[1]_i_1_n_0\,
      Q => SINE_WAVE(1)
    );
\SINE_reg[1]_i_100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_268_n_0\,
      I1 => \SINE_reg[1]_i_269_n_0\,
      O => \SINE_reg[1]_i_100_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_270_n_0\,
      I1 => \SINE_reg[1]_i_271_n_0\,
      O => \SINE_reg[1]_i_101_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_272_n_0\,
      I1 => \SINE_reg[1]_i_273_n_0\,
      O => \SINE_reg[1]_i_102_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_274_n_0\,
      I1 => \SINE_reg[1]_i_275_n_0\,
      O => \SINE_reg[1]_i_103_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_276_n_0\,
      I1 => \SINE_reg[1]_i_277_n_0\,
      O => \SINE_reg[1]_i_104_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_278_n_0\,
      I1 => \SINE_reg[1]_i_279_n_0\,
      O => \SINE_reg[1]_i_105_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_280_n_0\,
      I1 => \SINE_reg[1]_i_281_n_0\,
      O => \SINE_reg[1]_i_106_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_282_n_0\,
      I1 => \SINE_reg[1]_i_283_n_0\,
      O => \SINE_reg[1]_i_107_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_284_n_0\,
      I1 => \SINE_reg[1]_i_285_n_0\,
      O => \SINE_reg[1]_i_108_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_286_n_0\,
      I1 => \SINE_reg[1]_i_287_n_0\,
      O => \SINE_reg[1]_i_109_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_288_n_0\,
      I1 => \SINE_reg[1]_i_289_n_0\,
      O => \SINE_reg[1]_i_110_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_290_n_0\,
      I1 => \SINE_reg[1]_i_291_n_0\,
      O => \SINE_reg[1]_i_111_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_292_n_0\,
      I1 => \SINE_reg[1]_i_293_n_0\,
      O => \SINE_reg[1]_i_112_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_294_n_0\,
      I1 => \SINE_reg[1]_i_295_n_0\,
      O => \SINE_reg[1]_i_113_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_296_n_0\,
      I1 => \SINE_reg[1]_i_297_n_0\,
      O => \SINE_reg[1]_i_114_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_115\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_298_n_0\,
      I1 => \SINE_reg[1]_i_299_n_0\,
      O => \SINE_reg[1]_i_115_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_116\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_300_n_0\,
      I1 => \SINE_reg[1]_i_301_n_0\,
      O => \SINE_reg[1]_i_116_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_302_n_0\,
      I1 => \SINE_reg[1]_i_303_n_0\,
      O => \SINE_reg[1]_i_117_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_304_n_0\,
      I1 => \SINE_reg[1]_i_305_n_0\,
      O => \SINE_reg[1]_i_118_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_119\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_306_n_0\,
      I1 => \SINE_reg[1]_i_307_n_0\,
      O => \SINE_reg[1]_i_119_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_28_n_0\,
      I1 => \SINE[1]_i_29_n_0\,
      O => \SINE_reg[1]_i_12_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_120\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_308_n_0\,
      I1 => \SINE_reg[1]_i_309_n_0\,
      O => \SINE_reg[1]_i_120_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_121\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_310_n_0\,
      I1 => \SINE_reg[1]_i_311_n_0\,
      O => \SINE_reg[1]_i_121_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_312_n_0\,
      I1 => \SINE_reg[1]_i_313_n_0\,
      O => \SINE_reg[1]_i_122_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_314_n_0\,
      I1 => \SINE_reg[1]_i_315_n_0\,
      O => \SINE_reg[1]_i_123_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_30_n_0\,
      I1 => \SINE[1]_i_31_n_0\,
      O => \SINE_reg[1]_i_13_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_32_n_0\,
      I1 => \SINE[1]_i_33_n_0\,
      O => \SINE_reg[1]_i_14_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_34_n_0\,
      I1 => \SINE[1]_i_35_n_0\,
      O => \SINE_reg[1]_i_15_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_36_n_0\,
      I1 => \SINE[1]_i_37_n_0\,
      O => \SINE_reg[1]_i_16_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_38_n_0\,
      I1 => \SINE[1]_i_39_n_0\,
      O => \SINE_reg[1]_i_17_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_40_n_0\,
      I1 => \SINE[1]_i_41_n_0\,
      O => \SINE_reg[1]_i_18_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_444_n_0\,
      I1 => \SINE[1]_i_445_n_0\,
      O => \SINE_reg[1]_i_188_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_446_n_0\,
      I1 => \SINE[1]_i_447_n_0\,
      O => \SINE_reg[1]_i_189_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_42_n_0\,
      I1 => \SINE[1]_i_43_n_0\,
      O => \SINE_reg[1]_i_19_n_0\,
      S => sel(12)
    );
\SINE_reg[1]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_448_n_0\,
      I1 => \SINE[1]_i_449_n_0\,
      O => \SINE_reg[1]_i_190_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_450_n_0\,
      I1 => \SINE[1]_i_451_n_0\,
      O => \SINE_reg[1]_i_191_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_452_n_0\,
      I1 => \SINE[1]_i_453_n_0\,
      O => \SINE_reg[1]_i_192_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_454_n_0\,
      I1 => \SINE[1]_i_455_n_0\,
      O => \SINE_reg[1]_i_193_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_456_n_0\,
      I1 => \SINE[1]_i_457_n_0\,
      O => \SINE_reg[1]_i_194_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_458_n_0\,
      I1 => \SINE[1]_i_459_n_0\,
      O => \SINE_reg[1]_i_195_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_460_n_0\,
      I1 => \SINE[1]_i_461_n_0\,
      O => \SINE_reg[1]_i_196_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_462_n_0\,
      I1 => \SINE[1]_i_463_n_0\,
      O => \SINE_reg[1]_i_197_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_464_n_0\,
      I1 => \SINE[1]_i_465_n_0\,
      O => \SINE_reg[1]_i_198_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_466_n_0\,
      I1 => \SINE[1]_i_467_n_0\,
      O => \SINE_reg[1]_i_199_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_468_n_0\,
      I1 => \SINE[1]_i_469_n_0\,
      O => \SINE_reg[1]_i_200_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_470_n_0\,
      I1 => \SINE[1]_i_471_n_0\,
      O => \SINE_reg[1]_i_201_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_472_n_0\,
      I1 => \SINE[1]_i_473_n_0\,
      O => \SINE_reg[1]_i_202_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_474_n_0\,
      I1 => \SINE[1]_i_475_n_0\,
      O => \SINE_reg[1]_i_203_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_476_n_0\,
      I1 => \SINE[1]_i_477_n_0\,
      O => \SINE_reg[1]_i_204_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_478_n_0\,
      I1 => \SINE[1]_i_479_n_0\,
      O => \SINE_reg[1]_i_205_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_480_n_0\,
      I1 => \SINE[1]_i_481_n_0\,
      O => \SINE_reg[1]_i_206_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_482_n_0\,
      I1 => \SINE[1]_i_483_n_0\,
      O => \SINE_reg[1]_i_207_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_484_n_0\,
      I1 => \SINE[1]_i_485_n_0\,
      O => \SINE_reg[1]_i_208_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_209\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_486_n_0\,
      I1 => \SINE[1]_i_487_n_0\,
      O => \SINE_reg[1]_i_209_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_210\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_488_n_0\,
      I1 => \SINE[1]_i_489_n_0\,
      O => \SINE_reg[1]_i_210_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_490_n_0\,
      I1 => \SINE[1]_i_491_n_0\,
      O => \SINE_reg[1]_i_211_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_492_n_0\,
      I1 => \SINE[1]_i_493_n_0\,
      O => \SINE_reg[1]_i_212_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_213\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_494_n_0\,
      I1 => \SINE[1]_i_495_n_0\,
      O => \SINE_reg[1]_i_213_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_214\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_496_n_0\,
      I1 => \SINE[1]_i_497_n_0\,
      O => \SINE_reg[1]_i_214_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_215\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_498_n_0\,
      I1 => \SINE[1]_i_499_n_0\,
      O => \SINE_reg[1]_i_215_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_216\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_500_n_0\,
      I1 => \SINE[1]_i_501_n_0\,
      O => \SINE_reg[1]_i_216_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_502_n_0\,
      I1 => \SINE[1]_i_503_n_0\,
      O => \SINE_reg[1]_i_217_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_504_n_0\,
      I1 => \SINE[1]_i_505_n_0\,
      O => \SINE_reg[1]_i_218_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_506_n_0\,
      I1 => \SINE[1]_i_507_n_0\,
      O => \SINE_reg[1]_i_219_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_220\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_508_n_0\,
      I1 => \SINE[1]_i_509_n_0\,
      O => \SINE_reg[1]_i_220_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_510_n_0\,
      I1 => \SINE[1]_i_511_n_0\,
      O => \SINE_reg[1]_i_221_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_512_n_0\,
      I1 => \SINE[1]_i_513_n_0\,
      O => \SINE_reg[1]_i_222_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_223\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_514_n_0\,
      I1 => \SINE[1]_i_515_n_0\,
      O => \SINE_reg[1]_i_223_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_224\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_516_n_0\,
      I1 => \SINE[1]_i_517_n_0\,
      O => \SINE_reg[1]_i_224_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_225\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_518_n_0\,
      I1 => \SINE[1]_i_519_n_0\,
      O => \SINE_reg[1]_i_225_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_520_n_0\,
      I1 => \SINE[1]_i_521_n_0\,
      O => \SINE_reg[1]_i_226_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_227\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_522_n_0\,
      I1 => \SINE[1]_i_523_n_0\,
      O => \SINE_reg[1]_i_227_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_228\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_524_n_0\,
      I1 => \SINE[1]_i_525_n_0\,
      O => \SINE_reg[1]_i_228_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_526_n_0\,
      I1 => \SINE[1]_i_527_n_0\,
      O => \SINE_reg[1]_i_229_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_528_n_0\,
      I1 => \SINE[1]_i_529_n_0\,
      O => \SINE_reg[1]_i_230_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_530_n_0\,
      I1 => \SINE[1]_i_531_n_0\,
      O => \SINE_reg[1]_i_231_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_532_n_0\,
      I1 => \SINE[1]_i_533_n_0\,
      O => \SINE_reg[1]_i_232_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_534_n_0\,
      I1 => \SINE[1]_i_535_n_0\,
      O => \SINE_reg[1]_i_233_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_536_n_0\,
      I1 => \SINE[1]_i_537_n_0\,
      O => \SINE_reg[1]_i_234_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_235\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_538_n_0\,
      I1 => \SINE[1]_i_539_n_0\,
      O => \SINE_reg[1]_i_235_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_236\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_540_n_0\,
      I1 => \SINE[1]_i_541_n_0\,
      O => \SINE_reg[1]_i_236_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_237\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_542_n_0\,
      I1 => \SINE[1]_i_543_n_0\,
      O => \SINE_reg[1]_i_237_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_544_n_0\,
      I1 => \SINE[1]_i_545_n_0\,
      O => \SINE_reg[1]_i_238_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_546_n_0\,
      I1 => \SINE[1]_i_547_n_0\,
      O => \SINE_reg[1]_i_239_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_548_n_0\,
      I1 => \SINE[1]_i_549_n_0\,
      O => \SINE_reg[1]_i_240_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_550_n_0\,
      I1 => \SINE[1]_i_551_n_0\,
      O => \SINE_reg[1]_i_241_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_552_n_0\,
      I1 => \SINE[1]_i_553_n_0\,
      O => \SINE_reg[1]_i_242_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_554_n_0\,
      I1 => \SINE[1]_i_555_n_0\,
      O => \SINE_reg[1]_i_243_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_556_n_0\,
      I1 => \SINE[1]_i_557_n_0\,
      O => \SINE_reg[1]_i_244_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_558_n_0\,
      I1 => \SINE[1]_i_559_n_0\,
      O => \SINE_reg[1]_i_245_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_560_n_0\,
      I1 => \SINE[1]_i_561_n_0\,
      O => \SINE_reg[1]_i_246_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_562_n_0\,
      I1 => \SINE[1]_i_563_n_0\,
      O => \SINE_reg[1]_i_247_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_564_n_0\,
      I1 => \SINE[1]_i_565_n_0\,
      O => \SINE_reg[1]_i_248_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_566_n_0\,
      I1 => \SINE[1]_i_567_n_0\,
      O => \SINE_reg[1]_i_249_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_568_n_0\,
      I1 => \SINE[1]_i_569_n_0\,
      O => \SINE_reg[1]_i_250_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_570_n_0\,
      I1 => \SINE[1]_i_571_n_0\,
      O => \SINE_reg[1]_i_251_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_572_n_0\,
      I1 => \SINE[1]_i_573_n_0\,
      O => \SINE_reg[1]_i_252_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_574_n_0\,
      I1 => \SINE[1]_i_575_n_0\,
      O => \SINE_reg[1]_i_253_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_576_n_0\,
      I1 => \SINE[1]_i_577_n_0\,
      O => \SINE_reg[1]_i_254_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_578_n_0\,
      I1 => \SINE[1]_i_579_n_0\,
      O => \SINE_reg[1]_i_255_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_580_n_0\,
      I1 => \SINE[1]_i_581_n_0\,
      O => \SINE_reg[1]_i_256_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_582_n_0\,
      I1 => \SINE[1]_i_583_n_0\,
      O => \SINE_reg[1]_i_257_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_584_n_0\,
      I1 => \SINE[1]_i_585_n_0\,
      O => \SINE_reg[1]_i_258_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_586_n_0\,
      I1 => \SINE[1]_i_587_n_0\,
      O => \SINE_reg[1]_i_259_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_588_n_0\,
      I1 => \SINE[1]_i_589_n_0\,
      O => \SINE_reg[1]_i_260_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_590_n_0\,
      I1 => \SINE[1]_i_591_n_0\,
      O => \SINE_reg[1]_i_261_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_592_n_0\,
      I1 => \SINE[1]_i_593_n_0\,
      O => \SINE_reg[1]_i_262_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_263\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_594_n_0\,
      I1 => \SINE[1]_i_595_n_0\,
      O => \SINE_reg[1]_i_263_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_264\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_596_n_0\,
      I1 => \SINE[1]_i_597_n_0\,
      O => \SINE_reg[1]_i_264_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_265\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_598_n_0\,
      I1 => \SINE[1]_i_599_n_0\,
      O => \SINE_reg[1]_i_265_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_266\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_600_n_0\,
      I1 => \SINE[1]_i_601_n_0\,
      O => \SINE_reg[1]_i_266_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_267\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_602_n_0\,
      I1 => \SINE[1]_i_603_n_0\,
      O => \SINE_reg[1]_i_267_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_268\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_604_n_0\,
      I1 => \SINE[1]_i_605_n_0\,
      O => \SINE_reg[1]_i_268_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_269\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_606_n_0\,
      I1 => \SINE[1]_i_607_n_0\,
      O => \SINE_reg[1]_i_269_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_270\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_608_n_0\,
      I1 => \SINE[1]_i_609_n_0\,
      O => \SINE_reg[1]_i_270_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_610_n_0\,
      I1 => \SINE[1]_i_611_n_0\,
      O => \SINE_reg[1]_i_271_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_272\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_612_n_0\,
      I1 => \SINE[1]_i_613_n_0\,
      O => \SINE_reg[1]_i_272_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_614_n_0\,
      I1 => \SINE[1]_i_615_n_0\,
      O => \SINE_reg[1]_i_273_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_616_n_0\,
      I1 => \SINE[1]_i_617_n_0\,
      O => \SINE_reg[1]_i_274_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_618_n_0\,
      I1 => \SINE[1]_i_619_n_0\,
      O => \SINE_reg[1]_i_275_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_620_n_0\,
      I1 => \SINE[1]_i_621_n_0\,
      O => \SINE_reg[1]_i_276_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_622_n_0\,
      I1 => \SINE[1]_i_623_n_0\,
      O => \SINE_reg[1]_i_277_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_624_n_0\,
      I1 => \SINE[1]_i_625_n_0\,
      O => \SINE_reg[1]_i_278_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_626_n_0\,
      I1 => \SINE[1]_i_627_n_0\,
      O => \SINE_reg[1]_i_279_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_628_n_0\,
      I1 => \SINE[1]_i_629_n_0\,
      O => \SINE_reg[1]_i_280_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_630_n_0\,
      I1 => \SINE[1]_i_631_n_0\,
      O => \SINE_reg[1]_i_281_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_632_n_0\,
      I1 => \SINE[1]_i_633_n_0\,
      O => \SINE_reg[1]_i_282_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_634_n_0\,
      I1 => \SINE[1]_i_635_n_0\,
      O => \SINE_reg[1]_i_283_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_636_n_0\,
      I1 => \SINE[1]_i_637_n_0\,
      O => \SINE_reg[1]_i_284_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_638_n_0\,
      I1 => \SINE[1]_i_639_n_0\,
      O => \SINE_reg[1]_i_285_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_640_n_0\,
      I1 => \SINE[1]_i_641_n_0\,
      O => \SINE_reg[1]_i_286_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_642_n_0\,
      I1 => \SINE[1]_i_643_n_0\,
      O => \SINE_reg[1]_i_287_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_644_n_0\,
      I1 => \SINE[1]_i_645_n_0\,
      O => \SINE_reg[1]_i_288_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_646_n_0\,
      I1 => \SINE[1]_i_647_n_0\,
      O => \SINE_reg[1]_i_289_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_648_n_0\,
      I1 => \SINE[1]_i_649_n_0\,
      O => \SINE_reg[1]_i_290_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_650_n_0\,
      I1 => \SINE[1]_i_651_n_0\,
      O => \SINE_reg[1]_i_291_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_652_n_0\,
      I1 => \SINE[1]_i_653_n_0\,
      O => \SINE_reg[1]_i_292_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_654_n_0\,
      I1 => \SINE[1]_i_655_n_0\,
      O => \SINE_reg[1]_i_293_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_656_n_0\,
      I1 => \SINE[1]_i_657_n_0\,
      O => \SINE_reg[1]_i_294_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_658_n_0\,
      I1 => \SINE[1]_i_659_n_0\,
      O => \SINE_reg[1]_i_295_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_660_n_0\,
      I1 => \SINE[1]_i_661_n_0\,
      O => \SINE_reg[1]_i_296_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_662_n_0\,
      I1 => \SINE[1]_i_663_n_0\,
      O => \SINE_reg[1]_i_297_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_664_n_0\,
      I1 => \SINE[1]_i_665_n_0\,
      O => \SINE_reg[1]_i_298_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_666_n_0\,
      I1 => \SINE[1]_i_667_n_0\,
      O => \SINE_reg[1]_i_299_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_668_n_0\,
      I1 => \SINE[1]_i_669_n_0\,
      O => \SINE_reg[1]_i_300_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_670_n_0\,
      I1 => \SINE[1]_i_671_n_0\,
      O => \SINE_reg[1]_i_301_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_672_n_0\,
      I1 => \SINE[1]_i_673_n_0\,
      O => \SINE_reg[1]_i_302_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_674_n_0\,
      I1 => \SINE[1]_i_675_n_0\,
      O => \SINE_reg[1]_i_303_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_676_n_0\,
      I1 => \SINE[1]_i_677_n_0\,
      O => \SINE_reg[1]_i_304_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_678_n_0\,
      I1 => \SINE[1]_i_679_n_0\,
      O => \SINE_reg[1]_i_305_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_680_n_0\,
      I1 => \SINE[1]_i_681_n_0\,
      O => \SINE_reg[1]_i_306_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_682_n_0\,
      I1 => \SINE[1]_i_683_n_0\,
      O => \SINE_reg[1]_i_307_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_684_n_0\,
      I1 => \SINE[1]_i_685_n_0\,
      O => \SINE_reg[1]_i_308_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_686_n_0\,
      I1 => \SINE[1]_i_687_n_0\,
      O => \SINE_reg[1]_i_309_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_688_n_0\,
      I1 => \SINE[1]_i_689_n_0\,
      O => \SINE_reg[1]_i_310_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_690_n_0\,
      I1 => \SINE[1]_i_691_n_0\,
      O => \SINE_reg[1]_i_311_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_692_n_0\,
      I1 => \SINE[1]_i_693_n_0\,
      O => \SINE_reg[1]_i_312_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_694_n_0\,
      I1 => \SINE[1]_i_695_n_0\,
      O => \SINE_reg[1]_i_313_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_696_n_0\,
      I1 => \SINE[1]_i_697_n_0\,
      O => \SINE_reg[1]_i_314_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_698_n_0\,
      I1 => \SINE[1]_i_699_n_0\,
      O => \SINE_reg[1]_i_315_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__6_n_0\
    );
\SINE_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_12_n_0\,
      I1 => \SINE_reg[1]_i_13_n_0\,
      O => \SINE_reg[1]_i_4_n_0\,
      S => sel(5)
    );
\SINE_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_14_n_0\,
      I1 => \SINE_reg[1]_i_15_n_0\,
      O => \SINE_reg[1]_i_5_n_0\,
      S => sel(5)
    );
\SINE_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_16_n_0\,
      I1 => \SINE_reg[1]_i_17_n_0\,
      O => \SINE_reg[1]_i_6_n_0\,
      S => sel(5)
    );
\SINE_reg[1]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_188_n_0\,
      I1 => \SINE_reg[1]_i_189_n_0\,
      O => \SINE_reg[1]_i_60_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_190_n_0\,
      I1 => \SINE_reg[1]_i_191_n_0\,
      O => \SINE_reg[1]_i_61_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_192_n_0\,
      I1 => \SINE_reg[1]_i_193_n_0\,
      O => \SINE_reg[1]_i_62_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_194_n_0\,
      I1 => \SINE_reg[1]_i_195_n_0\,
      O => \SINE_reg[1]_i_63_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_196_n_0\,
      I1 => \SINE_reg[1]_i_197_n_0\,
      O => \SINE_reg[1]_i_64_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_198_n_0\,
      I1 => \SINE_reg[1]_i_199_n_0\,
      O => \SINE_reg[1]_i_65_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_200_n_0\,
      I1 => \SINE_reg[1]_i_201_n_0\,
      O => \SINE_reg[1]_i_66_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_202_n_0\,
      I1 => \SINE_reg[1]_i_203_n_0\,
      O => \SINE_reg[1]_i_67_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_204_n_0\,
      I1 => \SINE_reg[1]_i_205_n_0\,
      O => \SINE_reg[1]_i_68_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_206_n_0\,
      I1 => \SINE_reg[1]_i_207_n_0\,
      O => \SINE_reg[1]_i_69_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_18_n_0\,
      I1 => \SINE_reg[1]_i_19_n_0\,
      O => \SINE_reg[1]_i_7_n_0\,
      S => sel(5)
    );
\SINE_reg[1]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_208_n_0\,
      I1 => \SINE_reg[1]_i_209_n_0\,
      O => \SINE_reg[1]_i_70_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_210_n_0\,
      I1 => \SINE_reg[1]_i_211_n_0\,
      O => \SINE_reg[1]_i_71_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_212_n_0\,
      I1 => \SINE_reg[1]_i_213_n_0\,
      O => \SINE_reg[1]_i_72_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_214_n_0\,
      I1 => \SINE_reg[1]_i_215_n_0\,
      O => \SINE_reg[1]_i_73_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_216_n_0\,
      I1 => \SINE_reg[1]_i_217_n_0\,
      O => \SINE_reg[1]_i_74_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_218_n_0\,
      I1 => \SINE_reg[1]_i_219_n_0\,
      O => \SINE_reg[1]_i_75_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_220_n_0\,
      I1 => \SINE_reg[1]_i_221_n_0\,
      O => \SINE_reg[1]_i_76_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_222_n_0\,
      I1 => \SINE_reg[1]_i_223_n_0\,
      O => \SINE_reg[1]_i_77_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_224_n_0\,
      I1 => \SINE_reg[1]_i_225_n_0\,
      O => \SINE_reg[1]_i_78_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_226_n_0\,
      I1 => \SINE_reg[1]_i_227_n_0\,
      O => \SINE_reg[1]_i_79_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_228_n_0\,
      I1 => \SINE_reg[1]_i_229_n_0\,
      O => \SINE_reg[1]_i_80_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_230_n_0\,
      I1 => \SINE_reg[1]_i_231_n_0\,
      O => \SINE_reg[1]_i_81_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_232_n_0\,
      I1 => \SINE_reg[1]_i_233_n_0\,
      O => \SINE_reg[1]_i_82_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_234_n_0\,
      I1 => \SINE_reg[1]_i_235_n_0\,
      O => \SINE_reg[1]_i_83_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_236_n_0\,
      I1 => \SINE_reg[1]_i_237_n_0\,
      O => \SINE_reg[1]_i_84_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_238_n_0\,
      I1 => \SINE_reg[1]_i_239_n_0\,
      O => \SINE_reg[1]_i_85_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_240_n_0\,
      I1 => \SINE_reg[1]_i_241_n_0\,
      O => \SINE_reg[1]_i_86_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_242_n_0\,
      I1 => \SINE_reg[1]_i_243_n_0\,
      O => \SINE_reg[1]_i_87_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_244_n_0\,
      I1 => \SINE_reg[1]_i_245_n_0\,
      O => \SINE_reg[1]_i_88_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_246_n_0\,
      I1 => \SINE_reg[1]_i_247_n_0\,
      O => \SINE_reg[1]_i_89_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_248_n_0\,
      I1 => \SINE_reg[1]_i_249_n_0\,
      O => \SINE_reg[1]_i_90_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_250_n_0\,
      I1 => \SINE_reg[1]_i_251_n_0\,
      O => \SINE_reg[1]_i_91_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_252_n_0\,
      I1 => \SINE_reg[1]_i_253_n_0\,
      O => \SINE_reg[1]_i_92_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_254_n_0\,
      I1 => \SINE_reg[1]_i_255_n_0\,
      O => \SINE_reg[1]_i_93_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_256_n_0\,
      I1 => \SINE_reg[1]_i_257_n_0\,
      O => \SINE_reg[1]_i_94_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_258_n_0\,
      I1 => \SINE_reg[1]_i_259_n_0\,
      O => \SINE_reg[1]_i_95_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_96\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_260_n_0\,
      I1 => \SINE_reg[1]_i_261_n_0\,
      O => \SINE_reg[1]_i_96_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_262_n_0\,
      I1 => \SINE_reg[1]_i_263_n_0\,
      O => \SINE_reg[1]_i_97_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_98\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_264_n_0\,
      I1 => \SINE_reg[1]_i_265_n_0\,
      O => \SINE_reg[1]_i_98_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[1]_i_99\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_266_n_0\,
      I1 => \SINE_reg[1]_i_267_n_0\,
      O => \SINE_reg[1]_i_99_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\SINE_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[2]_i_1_n_0\,
      Q => SINE_WAVE(2)
    );
\SINE_reg[2]_i_100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_270_n_0\,
      I1 => \SINE_reg[2]_i_271_n_0\,
      O => \SINE_reg[2]_i_100_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_275_n_0\,
      I1 => \SINE_reg[2]_i_276_n_0\,
      O => \SINE_reg[2]_i_102_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_277_n_0\,
      I1 => \SINE_reg[2]_i_278_n_0\,
      O => \SINE_reg[2]_i_103_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_279_n_0\,
      I1 => \SINE_reg[2]_i_280_n_0\,
      O => \SINE_reg[2]_i_104_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_281_n_0\,
      I1 => \SINE_reg[2]_i_282_n_0\,
      O => \SINE_reg[2]_i_105_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_283_n_0\,
      I1 => \SINE_reg[2]_i_284_n_0\,
      O => \SINE_reg[2]_i_106_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_285_n_0\,
      I1 => \SINE_reg[2]_i_286_n_0\,
      O => \SINE_reg[2]_i_107_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_287_n_0\,
      I1 => \SINE_reg[2]_i_288_n_0\,
      O => \SINE_reg[2]_i_108_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_289_n_0\,
      I1 => \SINE_reg[2]_i_290_n_0\,
      O => \SINE_reg[2]_i_109_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_291_n_0\,
      I1 => \SINE_reg[2]_i_292_n_0\,
      O => \SINE_reg[2]_i_110_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_293_n_0\,
      I1 => \SINE_reg[2]_i_294_n_0\,
      O => \SINE_reg[2]_i_111_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_295_n_0\,
      I1 => \SINE_reg[2]_i_296_n_0\,
      O => \SINE_reg[2]_i_112_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_297_n_0\,
      I1 => \SINE_reg[2]_i_298_n_0\,
      O => \SINE_reg[2]_i_113_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_299_n_0\,
      I1 => \SINE_reg[2]_i_300_n_0\,
      O => \SINE_reg[2]_i_114_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_115\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_301_n_0\,
      I1 => \SINE_reg[2]_i_302_n_0\,
      O => \SINE_reg[2]_i_115_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_116\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_303_n_0\,
      I1 => \SINE_reg[2]_i_304_n_0\,
      O => \SINE_reg[2]_i_116_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_305_n_0\,
      I1 => \SINE_reg[2]_i_306_n_0\,
      O => \SINE_reg[2]_i_117_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_307_n_0\,
      I1 => \SINE_reg[2]_i_308_n_0\,
      O => \SINE_reg[2]_i_118_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_119\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_309_n_0\,
      I1 => \SINE_reg[2]_i_310_n_0\,
      O => \SINE_reg[2]_i_119_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_28_n_0\,
      I1 => \SINE[2]_i_29_n_0\,
      O => \SINE_reg[2]_i_12_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_120\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_311_n_0\,
      I1 => \SINE_reg[2]_i_312_n_0\,
      O => \SINE_reg[2]_i_120_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_121\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_313_n_0\,
      I1 => \SINE_reg[2]_i_314_n_0\,
      O => \SINE_reg[2]_i_121_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_315_n_0\,
      I1 => \SINE_reg[2]_i_316_n_0\,
      O => \SINE_reg[2]_i_122_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_317_n_0\,
      I1 => \SINE_reg[2]_i_318_n_0\,
      O => \SINE_reg[2]_i_123_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_30_n_0\,
      I1 => \SINE[2]_i_31_n_0\,
      O => \SINE_reg[2]_i_13_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_32_n_0\,
      I1 => \SINE[2]_i_33_n_0\,
      O => \SINE_reg[2]_i_14_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_34_n_0\,
      I1 => \SINE[2]_i_35_n_0\,
      O => \SINE_reg[2]_i_15_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_36_n_0\,
      I1 => \SINE[2]_i_37_n_0\,
      O => \SINE_reg[2]_i_16_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_38_n_0\,
      I1 => \SINE[2]_i_39_n_0\,
      O => \SINE_reg[2]_i_17_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_40_n_0\,
      I1 => \SINE[2]_i_41_n_0\,
      O => \SINE_reg[2]_i_18_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_450_n_0\,
      I1 => \SINE[2]_i_451_n_0\,
      O => \SINE_reg[2]_i_188_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_452_n_0\,
      I1 => \SINE[2]_i_453_n_0\,
      O => \SINE_reg[2]_i_189_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_42_n_0\,
      I1 => \SINE[2]_i_43_n_0\,
      O => \SINE_reg[2]_i_19_n_0\,
      S => sel(12)
    );
\SINE_reg[2]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_454_n_0\,
      I1 => \SINE[2]_i_455_n_0\,
      O => \SINE_reg[2]_i_190_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_456_n_0\,
      I1 => \SINE[2]_i_457_n_0\,
      O => \SINE_reg[2]_i_191_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_458_n_0\,
      I1 => \SINE[2]_i_459_n_0\,
      O => \SINE_reg[2]_i_192_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_460_n_0\,
      I1 => \SINE[2]_i_461_n_0\,
      O => \SINE_reg[2]_i_193_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_462_n_0\,
      I1 => \SINE[2]_i_463_n_0\,
      O => \SINE_reg[2]_i_194_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_464_n_0\,
      I1 => \SINE[2]_i_465_n_0\,
      O => \SINE_reg[2]_i_195_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_466_n_0\,
      I1 => \SINE[2]_i_467_n_0\,
      O => \SINE_reg[2]_i_196_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_468_n_0\,
      I1 => \SINE[2]_i_469_n_0\,
      O => \SINE_reg[2]_i_197_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_470_n_0\,
      I1 => \SINE[2]_i_471_n_0\,
      O => \SINE_reg[2]_i_198_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_472_n_0\,
      I1 => \SINE[2]_i_473_n_0\,
      O => \SINE_reg[2]_i_199_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_474_n_0\,
      I1 => \SINE[2]_i_475_n_0\,
      O => \SINE_reg[2]_i_200_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_476_n_0\,
      I1 => \SINE[2]_i_477_n_0\,
      O => \SINE_reg[2]_i_201_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_478_n_0\,
      I1 => \SINE[2]_i_479_n_0\,
      O => \SINE_reg[2]_i_202_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_480_n_0\,
      I1 => \SINE[2]_i_481_n_0\,
      O => \SINE_reg[2]_i_203_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_482_n_0\,
      I1 => \SINE[2]_i_483_n_0\,
      O => \SINE_reg[2]_i_204_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_484_n_0\,
      I1 => \SINE[2]_i_485_n_0\,
      O => \SINE_reg[2]_i_205_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_486_n_0\,
      I1 => \SINE[2]_i_487_n_0\,
      O => \SINE_reg[2]_i_206_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_488_n_0\,
      I1 => \SINE[2]_i_489_n_0\,
      O => \SINE_reg[2]_i_207_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_490_n_0\,
      I1 => \SINE[2]_i_491_n_0\,
      O => \SINE_reg[2]_i_208_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_209\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_492_n_0\,
      I1 => \SINE[2]_i_493_n_0\,
      O => \SINE_reg[2]_i_209_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_210\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_494_n_0\,
      I1 => \SINE[2]_i_495_n_0\,
      O => \SINE_reg[2]_i_210_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_496_n_0\,
      I1 => \SINE[2]_i_497_n_0\,
      O => \SINE_reg[2]_i_211_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_498_n_0\,
      I1 => \SINE[2]_i_499_n_0\,
      O => \SINE_reg[2]_i_212_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_213\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_500_n_0\,
      I1 => \SINE[2]_i_501_n_0\,
      O => \SINE_reg[2]_i_213_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_214\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_502_n_0\,
      I1 => \SINE[2]_i_503_n_0\,
      O => \SINE_reg[2]_i_214_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_215\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_504_n_0\,
      I1 => \SINE[2]_i_505_n_0\,
      O => \SINE_reg[2]_i_215_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_216\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_506_n_0\,
      I1 => \SINE[2]_i_507_n_0\,
      O => \SINE_reg[2]_i_216_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_508_n_0\,
      I1 => \SINE[2]_i_509_n_0\,
      O => \SINE_reg[2]_i_217_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_510_n_0\,
      I1 => \SINE[2]_i_511_n_0\,
      O => \SINE_reg[2]_i_218_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_512_n_0\,
      I1 => \SINE[2]_i_513_n_0\,
      O => \SINE_reg[2]_i_219_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_220\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_514_n_0\,
      I1 => \SINE[2]_i_515_n_0\,
      O => \SINE_reg[2]_i_220_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_516_n_0\,
      I1 => \SINE[2]_i_517_n_0\,
      O => \SINE_reg[2]_i_221_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_518_n_0\,
      I1 => \SINE[2]_i_519_n_0\,
      O => \SINE_reg[2]_i_222_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_223\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_520_n_0\,
      I1 => \SINE[2]_i_521_n_0\,
      O => \SINE_reg[2]_i_223_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_224\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_522_n_0\,
      I1 => \SINE[2]_i_523_n_0\,
      O => \SINE_reg[2]_i_224_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_225\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_524_n_0\,
      I1 => \SINE[2]_i_525_n_0\,
      O => \SINE_reg[2]_i_225_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_526_n_0\,
      I1 => \SINE[2]_i_527_n_0\,
      O => \SINE_reg[2]_i_226_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_227\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_528_n_0\,
      I1 => \SINE[2]_i_529_n_0\,
      O => \SINE_reg[2]_i_227_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_228\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_530_n_0\,
      I1 => \SINE[2]_i_531_n_0\,
      O => \SINE_reg[2]_i_228_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_532_n_0\,
      I1 => \SINE[2]_i_533_n_0\,
      O => \SINE_reg[2]_i_229_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_534_n_0\,
      I1 => \SINE[2]_i_535_n_0\,
      O => \SINE_reg[2]_i_230_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_536_n_0\,
      I1 => \SINE[2]_i_537_n_0\,
      O => \SINE_reg[2]_i_231_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_538_n_0\,
      I1 => \SINE[2]_i_539_n_0\,
      O => \SINE_reg[2]_i_232_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_540_n_0\,
      I1 => \SINE[2]_i_541_n_0\,
      O => \SINE_reg[2]_i_233_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_542_n_0\,
      I1 => \SINE[2]_i_543_n_0\,
      O => \SINE_reg[2]_i_234_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_235\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_544_n_0\,
      I1 => \SINE[2]_i_545_n_0\,
      O => \SINE_reg[2]_i_235_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_236\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_546_n_0\,
      I1 => \SINE[2]_i_547_n_0\,
      O => \SINE_reg[2]_i_236_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_237\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_548_n_0\,
      I1 => \SINE[2]_i_549_n_0\,
      O => \SINE_reg[2]_i_237_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_550_n_0\,
      I1 => \SINE[2]_i_551_n_0\,
      O => \SINE_reg[2]_i_242_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_552_n_0\,
      I1 => \SINE[2]_i_553_n_0\,
      O => \SINE_reg[2]_i_243_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_554_n_0\,
      I1 => \SINE[2]_i_555_n_0\,
      O => \SINE_reg[2]_i_244_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_556_n_0\,
      I1 => \SINE[2]_i_557_n_0\,
      O => \SINE_reg[2]_i_245_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_558_n_0\,
      I1 => \SINE[2]_i_559_n_0\,
      O => \SINE_reg[2]_i_246_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_560_n_0\,
      I1 => \SINE[2]_i_561_n_0\,
      O => \SINE_reg[2]_i_247_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_562_n_0\,
      I1 => \SINE[2]_i_563_n_0\,
      O => \SINE_reg[2]_i_248_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_564_n_0\,
      I1 => \SINE[2]_i_565_n_0\,
      O => \SINE_reg[2]_i_249_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_566_n_0\,
      I1 => \SINE[2]_i_567_n_0\,
      O => \SINE_reg[2]_i_250_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_568_n_0\,
      I1 => \SINE[2]_i_569_n_0\,
      O => \SINE_reg[2]_i_251_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_570_n_0\,
      I1 => \SINE[2]_i_571_n_0\,
      O => \SINE_reg[2]_i_252_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_572_n_0\,
      I1 => \SINE[2]_i_573_n_0\,
      O => \SINE_reg[2]_i_253_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_574_n_0\,
      I1 => \SINE[2]_i_575_n_0\,
      O => \SINE_reg[2]_i_254_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_576_n_0\,
      I1 => \SINE[2]_i_577_n_0\,
      O => \SINE_reg[2]_i_255_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_578_n_0\,
      I1 => \SINE[2]_i_579_n_0\,
      O => \SINE_reg[2]_i_256_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_580_n_0\,
      I1 => \SINE[2]_i_581_n_0\,
      O => \SINE_reg[2]_i_257_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_582_n_0\,
      I1 => \SINE[2]_i_583_n_0\,
      O => \SINE_reg[2]_i_258_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_584_n_0\,
      I1 => \SINE[2]_i_585_n_0\,
      O => \SINE_reg[2]_i_259_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_586_n_0\,
      I1 => \SINE[2]_i_587_n_0\,
      O => \SINE_reg[2]_i_260_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_588_n_0\,
      I1 => \SINE[2]_i_589_n_0\,
      O => \SINE_reg[2]_i_261_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_590_n_0\,
      I1 => \SINE[2]_i_591_n_0\,
      O => \SINE_reg[2]_i_262_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_263\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_592_n_0\,
      I1 => \SINE[2]_i_593_n_0\,
      O => \SINE_reg[2]_i_263_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_264\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_594_n_0\,
      I1 => \SINE[2]_i_595_n_0\,
      O => \SINE_reg[2]_i_264_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_265\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_596_n_0\,
      I1 => \SINE[2]_i_597_n_0\,
      O => \SINE_reg[2]_i_265_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_266\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_598_n_0\,
      I1 => \SINE[2]_i_599_n_0\,
      O => \SINE_reg[2]_i_266_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_267\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_600_n_0\,
      I1 => \SINE[2]_i_601_n_0\,
      O => \SINE_reg[2]_i_267_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_268\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_602_n_0\,
      I1 => \SINE[2]_i_603_n_0\,
      O => \SINE_reg[2]_i_268_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_269\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_604_n_0\,
      I1 => \SINE[2]_i_605_n_0\,
      O => \SINE_reg[2]_i_269_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_270\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_606_n_0\,
      I1 => \SINE[2]_i_607_n_0\,
      O => \SINE_reg[2]_i_270_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_608_n_0\,
      I1 => \SINE[2]_i_609_n_0\,
      O => \SINE_reg[2]_i_271_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_610_n_0\,
      I1 => \SINE[2]_i_611_n_0\,
      O => \SINE_reg[2]_i_275_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_612_n_0\,
      I1 => \SINE[2]_i_613_n_0\,
      O => \SINE_reg[2]_i_276_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_614_n_0\,
      I1 => \SINE[2]_i_615_n_0\,
      O => \SINE_reg[2]_i_277_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_616_n_0\,
      I1 => \SINE[2]_i_617_n_0\,
      O => \SINE_reg[2]_i_278_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_618_n_0\,
      I1 => \SINE[2]_i_619_n_0\,
      O => \SINE_reg[2]_i_279_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_620_n_0\,
      I1 => \SINE[2]_i_621_n_0\,
      O => \SINE_reg[2]_i_280_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_622_n_0\,
      I1 => \SINE[2]_i_623_n_0\,
      O => \SINE_reg[2]_i_281_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_624_n_0\,
      I1 => \SINE[2]_i_625_n_0\,
      O => \SINE_reg[2]_i_282_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_626_n_0\,
      I1 => \SINE[2]_i_627_n_0\,
      O => \SINE_reg[2]_i_283_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_628_n_0\,
      I1 => \SINE[2]_i_629_n_0\,
      O => \SINE_reg[2]_i_284_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_630_n_0\,
      I1 => \SINE[2]_i_631_n_0\,
      O => \SINE_reg[2]_i_285_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_632_n_0\,
      I1 => \SINE[2]_i_633_n_0\,
      O => \SINE_reg[2]_i_286_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_634_n_0\,
      I1 => \SINE[2]_i_635_n_0\,
      O => \SINE_reg[2]_i_287_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_636_n_0\,
      I1 => \SINE[2]_i_637_n_0\,
      O => \SINE_reg[2]_i_288_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_638_n_0\,
      I1 => \SINE[2]_i_639_n_0\,
      O => \SINE_reg[2]_i_289_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_640_n_0\,
      I1 => \SINE[2]_i_641_n_0\,
      O => \SINE_reg[2]_i_290_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_642_n_0\,
      I1 => \SINE[2]_i_643_n_0\,
      O => \SINE_reg[2]_i_291_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_644_n_0\,
      I1 => \SINE[2]_i_645_n_0\,
      O => \SINE_reg[2]_i_292_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_646_n_0\,
      I1 => \SINE[2]_i_647_n_0\,
      O => \SINE_reg[2]_i_293_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_648_n_0\,
      I1 => \SINE[2]_i_649_n_0\,
      O => \SINE_reg[2]_i_294_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_650_n_0\,
      I1 => \SINE[2]_i_651_n_0\,
      O => \SINE_reg[2]_i_295_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_652_n_0\,
      I1 => \SINE[2]_i_653_n_0\,
      O => \SINE_reg[2]_i_296_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_654_n_0\,
      I1 => \SINE[2]_i_655_n_0\,
      O => \SINE_reg[2]_i_297_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_656_n_0\,
      I1 => \SINE[2]_i_657_n_0\,
      O => \SINE_reg[2]_i_298_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_658_n_0\,
      I1 => \SINE[2]_i_659_n_0\,
      O => \SINE_reg[2]_i_299_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_660_n_0\,
      I1 => \SINE[2]_i_661_n_0\,
      O => \SINE_reg[2]_i_300_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_662_n_0\,
      I1 => \SINE[2]_i_663_n_0\,
      O => \SINE_reg[2]_i_301_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_664_n_0\,
      I1 => \SINE[2]_i_665_n_0\,
      O => \SINE_reg[2]_i_302_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_666_n_0\,
      I1 => \SINE[2]_i_667_n_0\,
      O => \SINE_reg[2]_i_303_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_668_n_0\,
      I1 => \SINE[2]_i_669_n_0\,
      O => \SINE_reg[2]_i_304_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_670_n_0\,
      I1 => \SINE[2]_i_671_n_0\,
      O => \SINE_reg[2]_i_305_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_672_n_0\,
      I1 => \SINE[2]_i_673_n_0\,
      O => \SINE_reg[2]_i_306_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_674_n_0\,
      I1 => \SINE[2]_i_675_n_0\,
      O => \SINE_reg[2]_i_307_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_676_n_0\,
      I1 => \SINE[2]_i_677_n_0\,
      O => \SINE_reg[2]_i_308_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_678_n_0\,
      I1 => \SINE[2]_i_679_n_0\,
      O => \SINE_reg[2]_i_309_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_680_n_0\,
      I1 => \SINE[2]_i_681_n_0\,
      O => \SINE_reg[2]_i_310_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_682_n_0\,
      I1 => \SINE[2]_i_683_n_0\,
      O => \SINE_reg[2]_i_311_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_684_n_0\,
      I1 => \SINE[2]_i_685_n_0\,
      O => \SINE_reg[2]_i_312_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_686_n_0\,
      I1 => \SINE[2]_i_687_n_0\,
      O => \SINE_reg[2]_i_313_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_688_n_0\,
      I1 => \SINE[2]_i_689_n_0\,
      O => \SINE_reg[2]_i_314_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_690_n_0\,
      I1 => \SINE[2]_i_691_n_0\,
      O => \SINE_reg[2]_i_315_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_692_n_0\,
      I1 => \SINE[2]_i_693_n_0\,
      O => \SINE_reg[2]_i_316_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_694_n_0\,
      I1 => \SINE[2]_i_695_n_0\,
      O => \SINE_reg[2]_i_317_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_696_n_0\,
      I1 => \SINE[2]_i_697_n_0\,
      O => \SINE_reg[2]_i_318_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__4_n_0\
    );
\SINE_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_12_n_0\,
      I1 => \SINE_reg[2]_i_13_n_0\,
      O => \SINE_reg[2]_i_4_n_0\,
      S => sel(5)
    );
\SINE_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_14_n_0\,
      I1 => \SINE_reg[2]_i_15_n_0\,
      O => \SINE_reg[2]_i_5_n_0\,
      S => sel(5)
    );
\SINE_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_16_n_0\,
      I1 => \SINE_reg[2]_i_17_n_0\,
      O => \SINE_reg[2]_i_6_n_0\,
      S => sel(5)
    );
\SINE_reg[2]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_188_n_0\,
      I1 => \SINE_reg[2]_i_189_n_0\,
      O => \SINE_reg[2]_i_60_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_190_n_0\,
      I1 => \SINE_reg[2]_i_191_n_0\,
      O => \SINE_reg[2]_i_61_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_192_n_0\,
      I1 => \SINE_reg[2]_i_193_n_0\,
      O => \SINE_reg[2]_i_62_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_194_n_0\,
      I1 => \SINE_reg[2]_i_195_n_0\,
      O => \SINE_reg[2]_i_63_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_196_n_0\,
      I1 => \SINE_reg[2]_i_197_n_0\,
      O => \SINE_reg[2]_i_64_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_198_n_0\,
      I1 => \SINE_reg[2]_i_199_n_0\,
      O => \SINE_reg[2]_i_65_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_200_n_0\,
      I1 => \SINE_reg[2]_i_201_n_0\,
      O => \SINE_reg[2]_i_66_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_202_n_0\,
      I1 => \SINE_reg[2]_i_203_n_0\,
      O => \SINE_reg[2]_i_67_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_204_n_0\,
      I1 => \SINE_reg[2]_i_205_n_0\,
      O => \SINE_reg[2]_i_68_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_206_n_0\,
      I1 => \SINE_reg[2]_i_207_n_0\,
      O => \SINE_reg[2]_i_69_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_18_n_0\,
      I1 => \SINE_reg[2]_i_19_n_0\,
      O => \SINE_reg[2]_i_7_n_0\,
      S => sel(5)
    );
\SINE_reg[2]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_208_n_0\,
      I1 => \SINE_reg[2]_i_209_n_0\,
      O => \SINE_reg[2]_i_70_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_210_n_0\,
      I1 => \SINE_reg[2]_i_211_n_0\,
      O => \SINE_reg[2]_i_71_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_212_n_0\,
      I1 => \SINE_reg[2]_i_213_n_0\,
      O => \SINE_reg[2]_i_72_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_214_n_0\,
      I1 => \SINE_reg[2]_i_215_n_0\,
      O => \SINE_reg[2]_i_73_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_216_n_0\,
      I1 => \SINE_reg[2]_i_217_n_0\,
      O => \SINE_reg[2]_i_74_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_218_n_0\,
      I1 => \SINE_reg[2]_i_219_n_0\,
      O => \SINE_reg[2]_i_75_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_220_n_0\,
      I1 => \SINE_reg[2]_i_221_n_0\,
      O => \SINE_reg[2]_i_76_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_222_n_0\,
      I1 => \SINE_reg[2]_i_223_n_0\,
      O => \SINE_reg[2]_i_77_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_224_n_0\,
      I1 => \SINE_reg[2]_i_225_n_0\,
      O => \SINE_reg[2]_i_78_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_226_n_0\,
      I1 => \SINE_reg[2]_i_227_n_0\,
      O => \SINE_reg[2]_i_79_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_228_n_0\,
      I1 => \SINE_reg[2]_i_229_n_0\,
      O => \SINE_reg[2]_i_80_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_230_n_0\,
      I1 => \SINE_reg[2]_i_231_n_0\,
      O => \SINE_reg[2]_i_81_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_232_n_0\,
      I1 => \SINE_reg[2]_i_233_n_0\,
      O => \SINE_reg[2]_i_82_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_234_n_0\,
      I1 => \SINE_reg[2]_i_235_n_0\,
      O => \SINE_reg[2]_i_83_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_236_n_0\,
      I1 => \SINE_reg[2]_i_237_n_0\,
      O => \SINE_reg[2]_i_84_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_242_n_0\,
      I1 => \SINE_reg[2]_i_243_n_0\,
      O => \SINE_reg[2]_i_86_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_244_n_0\,
      I1 => \SINE_reg[2]_i_245_n_0\,
      O => \SINE_reg[2]_i_87_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_246_n_0\,
      I1 => \SINE_reg[2]_i_247_n_0\,
      O => \SINE_reg[2]_i_88_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_248_n_0\,
      I1 => \SINE_reg[2]_i_249_n_0\,
      O => \SINE_reg[2]_i_89_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_250_n_0\,
      I1 => \SINE_reg[2]_i_251_n_0\,
      O => \SINE_reg[2]_i_90_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_252_n_0\,
      I1 => \SINE_reg[2]_i_253_n_0\,
      O => \SINE_reg[2]_i_91_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_254_n_0\,
      I1 => \SINE_reg[2]_i_255_n_0\,
      O => \SINE_reg[2]_i_92_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_256_n_0\,
      I1 => \SINE_reg[2]_i_257_n_0\,
      O => \SINE_reg[2]_i_93_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_258_n_0\,
      I1 => \SINE_reg[2]_i_259_n_0\,
      O => \SINE_reg[2]_i_94_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_260_n_0\,
      I1 => \SINE_reg[2]_i_261_n_0\,
      O => \SINE_reg[2]_i_95_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_96\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_262_n_0\,
      I1 => \SINE_reg[2]_i_263_n_0\,
      O => \SINE_reg[2]_i_96_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_264_n_0\,
      I1 => \SINE_reg[2]_i_265_n_0\,
      O => \SINE_reg[2]_i_97_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_98\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_266_n_0\,
      I1 => \SINE_reg[2]_i_267_n_0\,
      O => \SINE_reg[2]_i_98_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[2]_i_99\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_268_n_0\,
      I1 => \SINE_reg[2]_i_269_n_0\,
      O => \SINE_reg[2]_i_99_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\SINE_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[3]_i_1_n_0\,
      Q => SINE_WAVE(3)
    );
\SINE_reg[3]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_309_n_0\,
      I1 => \SINE[3]_i_310_n_0\,
      O => \SINE_reg[3]_i_113_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_311_n_0\,
      I1 => \SINE[3]_i_312_n_0\,
      O => \SINE_reg[3]_i_114_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_313_n_0\,
      I1 => \SINE[3]_i_314_n_0\,
      O => \SINE_reg[3]_i_115_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_315_n_0\,
      I1 => \SINE[3]_i_316_n_0\,
      O => \SINE_reg[3]_i_116_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_317_n_0\,
      I1 => \SINE[3]_i_318_n_0\,
      O => \SINE_reg[3]_i_117_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_319_n_0\,
      I1 => \SINE[3]_i_320_n_0\,
      O => \SINE_reg[3]_i_118_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_321_n_0\,
      I1 => \SINE[3]_i_322_n_0\,
      O => \SINE_reg[3]_i_119_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_323_n_0\,
      I1 => \SINE[3]_i_324_n_0\,
      O => \SINE_reg[3]_i_120_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_341_n_0\,
      I1 => \SINE[3]_i_342_n_0\,
      O => \SINE_reg[3]_i_125_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_343_n_0\,
      I1 => \SINE[3]_i_344_n_0\,
      O => \SINE_reg[3]_i_126_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_345_n_0\,
      I1 => \SINE[3]_i_346_n_0\,
      O => \SINE_reg[3]_i_127_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_347_n_0\,
      I1 => \SINE[3]_i_348_n_0\,
      O => \SINE_reg[3]_i_128_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_349_n_0\,
      I1 => \SINE[3]_i_350_n_0\,
      O => \SINE_reg[3]_i_129_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_351_n_0\,
      I1 => \SINE[3]_i_352_n_0\,
      O => \SINE_reg[3]_i_130_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_353_n_0\,
      I1 => \SINE[3]_i_354_n_0\,
      O => \SINE_reg[3]_i_131_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_355_n_0\,
      I1 => \SINE[3]_i_356_n_0\,
      O => \SINE_reg[3]_i_132_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_357_n_0\,
      I1 => \SINE[3]_i_358_n_0\,
      O => \SINE_reg[3]_i_133_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_359_n_0\,
      I1 => \SINE[3]_i_360_n_0\,
      O => \SINE_reg[3]_i_134_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_365_n_0\,
      I1 => \SINE_reg[3]_i_366_n_0\,
      O => \SINE_reg[3]_i_148_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_152\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_375_n_0\,
      I1 => \SINE_reg[3]_i_376_n_0\,
      O => \SINE_reg[3]_i_152_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_377_n_0\,
      I1 => \SINE_reg[3]_i_378_n_0\,
      O => \SINE_reg[3]_i_153_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_379_n_0\,
      I1 => \SINE_reg[3]_i_380_n_0\,
      O => \SINE_reg[3]_i_154_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_381_n_0\,
      I1 => \SINE_reg[3]_i_382_n_0\,
      O => \SINE_reg[3]_i_155_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_395_n_0\,
      I1 => \SINE_reg[3]_i_396_n_0\,
      O => \SINE_reg[3]_i_159_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_397_n_0\,
      I1 => \SINE_reg[3]_i_398_n_0\,
      O => \SINE_reg[3]_i_160_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_399_n_0\,
      I1 => \SINE_reg[3]_i_400_n_0\,
      O => \SINE_reg[3]_i_161_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_162\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_401_n_0\,
      I1 => \SINE_reg[3]_i_402_n_0\,
      O => \SINE_reg[3]_i_162_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_403_n_0\,
      I1 => \SINE[3]_i_404_n_0\,
      O => \SINE_reg[3]_i_163_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_405_n_0\,
      I1 => \SINE[3]_i_406_n_0\,
      O => \SINE_reg[3]_i_164_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_407_n_0\,
      I1 => \SINE[3]_i_408_n_0\,
      O => \SINE_reg[3]_i_165_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_409_n_0\,
      I1 => \SINE[3]_i_410_n_0\,
      O => \SINE_reg[3]_i_166_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_411_n_0\,
      I1 => \SINE[3]_i_412_n_0\,
      O => \SINE_reg[3]_i_167_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_413_n_0\,
      I1 => \SINE[3]_i_414_n_0\,
      O => \SINE_reg[3]_i_168_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_415_n_0\,
      I1 => \SINE[3]_i_416_n_0\,
      O => \SINE_reg[3]_i_169_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_417_n_0\,
      I1 => \SINE[3]_i_418_n_0\,
      O => \SINE_reg[3]_i_170_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_179\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_430_n_0\,
      I1 => \SINE[3]_i_431_n_0\,
      O => \SINE_reg[3]_i_179_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_45_n_0\,
      I1 => \SINE_reg[3]_i_46_n_0\,
      O => \SINE_reg[3]_i_18_n_0\,
      S => \ACCUMULATOR_reg[24]_rep_n_0\
    );
\SINE_reg[3]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_432_n_0\,
      I1 => \SINE[3]_i_433_n_0\,
      O => \SINE_reg[3]_i_180_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_434_n_0\,
      I1 => \SINE[3]_i_435_n_0\,
      O => \SINE_reg[3]_i_181_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_436_n_0\,
      I1 => \SINE[3]_i_437_n_0\,
      O => \SINE_reg[3]_i_182_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_438_n_0\,
      I1 => \SINE[3]_i_439_n_0\,
      O => \SINE_reg[3]_i_183_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_440_n_0\,
      I1 => \SINE[3]_i_441_n_0\,
      O => \SINE_reg[3]_i_184_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_442_n_0\,
      I1 => \SINE[3]_i_443_n_0\,
      O => \SINE_reg[3]_i_185_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_444_n_0\,
      I1 => \SINE[3]_i_445_n_0\,
      O => \SINE_reg[3]_i_186_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_196\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_449_n_0\,
      I1 => \SINE_reg[3]_i_450_n_0\,
      O => \SINE_reg[3]_i_196_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_198\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_454_n_0\,
      I1 => \SINE_reg[3]_i_455_n_0\,
      O => \SINE_reg[3]_i_198_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_199\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_456_n_0\,
      I1 => \SINE_reg[3]_i_457_n_0\,
      O => \SINE_reg[3]_i_199_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_200\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_458_n_0\,
      I1 => \SINE_reg[3]_i_459_n_0\,
      O => \SINE_reg[3]_i_200_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_201\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_460_n_0\,
      I1 => \SINE_reg[3]_i_461_n_0\,
      O => \SINE_reg[3]_i_201_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_202\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_462_n_0\,
      I1 => \SINE_reg[3]_i_463_n_0\,
      O => \SINE_reg[3]_i_202_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_203\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_464_n_0\,
      I1 => \SINE_reg[3]_i_465_n_0\,
      O => \SINE_reg[3]_i_203_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_207\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_475_n_0\,
      I1 => \SINE_reg[3]_i_476_n_0\,
      O => \SINE_reg[3]_i_207_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_208\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_477_n_0\,
      I1 => \SINE_reg[3]_i_478_n_0\,
      O => \SINE_reg[3]_i_208_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_209\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_479_n_0\,
      I1 => \SINE_reg[3]_i_480_n_0\,
      O => \SINE_reg[3]_i_209_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_55_n_0\,
      I1 => \SINE[3]_i_56_n_0\,
      O => \SINE_reg[3]_i_21_n_0\,
      S => sel(12)
    );
\SINE_reg[3]_i_210\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_481_n_0\,
      I1 => \SINE_reg[3]_i_482_n_0\,
      O => \SINE_reg[3]_i_210_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_57_n_0\,
      I1 => \SINE[3]_i_58_n_0\,
      O => \SINE_reg[3]_i_22_n_0\,
      S => sel(12)
    );
\SINE_reg[3]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_63_n_0\,
      I1 => \SINE_reg[3]_i_64_n_0\,
      O => \SINE_reg[3]_i_24_n_0\,
      S => \ACCUMULATOR_reg[24]_rep_n_0\
    );
\SINE_reg[3]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_73_n_0\,
      I1 => \SINE[3]_i_74_n_0\,
      O => \SINE_reg[3]_i_27_n_0\,
      S => sel(12)
    );
\SINE_reg[3]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_75_n_0\,
      I1 => \SINE[3]_i_76_n_0\,
      O => \SINE_reg[3]_i_28_n_0\,
      S => sel(12)
    );
\SINE_reg[3]_i_365\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_657_n_0\,
      I1 => \SINE[3]_i_658_n_0\,
      O => \SINE_reg[3]_i_365_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_366\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_659_n_0\,
      I1 => \SINE[3]_i_660_n_0\,
      O => \SINE_reg[3]_i_366_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_375\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_661_n_0\,
      I1 => \SINE[3]_i_662_n_0\,
      O => \SINE_reg[3]_i_375_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_376\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_663_n_0\,
      I1 => \SINE[3]_i_664_n_0\,
      O => \SINE_reg[3]_i_376_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_377\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_665_n_0\,
      I1 => \SINE[3]_i_666_n_0\,
      O => \SINE_reg[3]_i_377_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_378\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_667_n_0\,
      I1 => \SINE[3]_i_668_n_0\,
      O => \SINE_reg[3]_i_378_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_379\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_669_n_0\,
      I1 => \SINE[3]_i_670_n_0\,
      O => \SINE_reg[3]_i_379_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_380\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_671_n_0\,
      I1 => \SINE[3]_i_672_n_0\,
      O => \SINE_reg[3]_i_380_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_381\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_673_n_0\,
      I1 => \SINE[3]_i_674_n_0\,
      O => \SINE_reg[3]_i_381_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_382\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_675_n_0\,
      I1 => \SINE[3]_i_676_n_0\,
      O => \SINE_reg[3]_i_382_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_395\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_677_n_0\,
      I1 => \SINE[3]_i_678_n_0\,
      O => \SINE_reg[3]_i_395_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_396\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_679_n_0\,
      I1 => \SINE[3]_i_680_n_0\,
      O => \SINE_reg[3]_i_396_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_397\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_681_n_0\,
      I1 => \SINE[3]_i_682_n_0\,
      O => \SINE_reg[3]_i_397_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_398\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_683_n_0\,
      I1 => \SINE[3]_i_684_n_0\,
      O => \SINE_reg[3]_i_398_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_399\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_685_n_0\,
      I1 => \SINE[3]_i_686_n_0\,
      O => \SINE_reg[3]_i_399_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SINE_reg[3]_i_4_n_0\,
      CO(2) => \SINE_reg[3]_i_4_n_1\,
      CO(1) => \SINE_reg[3]_i_4_n_2\,
      CO(0) => \SINE_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_0_in1_in(3 downto 0),
      S(3) => \SINE[3]_i_13_n_0\,
      S(2) => \SINE[3]_i_14_n_0\,
      S(1) => \SINE[3]_i_15_n_0\,
      S(0) => \SINE[3]_i_16_n_0\
    );
\SINE_reg[3]_i_400\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_687_n_0\,
      I1 => \SINE[3]_i_688_n_0\,
      O => \SINE_reg[3]_i_400_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_401\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_689_n_0\,
      I1 => \SINE[3]_i_690_n_0\,
      O => \SINE_reg[3]_i_401_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_402\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_691_n_0\,
      I1 => \SINE[3]_i_692_n_0\,
      O => \SINE_reg[3]_i_402_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_113_n_0\,
      I1 => \SINE_reg[3]_i_114_n_0\,
      O => \SINE_reg[3]_i_41_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_115_n_0\,
      I1 => \SINE_reg[3]_i_116_n_0\,
      O => \SINE_reg[3]_i_42_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_117_n_0\,
      I1 => \SINE_reg[3]_i_118_n_0\,
      O => \SINE_reg[3]_i_43_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_119_n_0\,
      I1 => \SINE_reg[3]_i_120_n_0\,
      O => \SINE_reg[3]_i_44_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_449\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_693_n_0\,
      I1 => \SINE[3]_i_694_n_0\,
      O => \SINE_reg[3]_i_449_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_121_n_0\,
      I1 => \SINE[3]_i_122_n_0\,
      O => \SINE_reg[3]_i_45_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[3]_i_450\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_695_n_0\,
      I1 => \SINE[3]_i_696_n_0\,
      O => \SINE_reg[3]_i_450_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_454\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_697_n_0\,
      I1 => \SINE[3]_i_698_n_0\,
      O => \SINE_reg[3]_i_454_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_455\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_699_n_0\,
      I1 => \SINE[3]_i_700_n_0\,
      O => \SINE_reg[3]_i_455_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_456\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_701_n_0\,
      I1 => \SINE[3]_i_702_n_0\,
      O => \SINE_reg[3]_i_456_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_457\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_703_n_0\,
      I1 => \SINE[3]_i_704_n_0\,
      O => \SINE_reg[3]_i_457_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_458\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_705_n_0\,
      I1 => \SINE[3]_i_706_n_0\,
      O => \SINE_reg[3]_i_458_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_459\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_707_n_0\,
      I1 => \SINE[3]_i_708_n_0\,
      O => \SINE_reg[3]_i_459_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_123_n_0\,
      I1 => \SINE[3]_i_124_n_0\,
      O => \SINE_reg[3]_i_46_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[3]_i_460\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_709_n_0\,
      I1 => \SINE[3]_i_710_n_0\,
      O => \SINE_reg[3]_i_460_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_461\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_711_n_0\,
      I1 => \SINE[3]_i_712_n_0\,
      O => \SINE_reg[3]_i_461_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_462\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_713_n_0\,
      I1 => \SINE[3]_i_714_n_0\,
      O => \SINE_reg[3]_i_462_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_463\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_715_n_0\,
      I1 => \SINE[3]_i_716_n_0\,
      O => \SINE_reg[3]_i_463_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_464\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_717_n_0\,
      I1 => \SINE[3]_i_718_n_0\,
      O => \SINE_reg[3]_i_464_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_465\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_719_n_0\,
      I1 => \SINE[3]_i_720_n_0\,
      O => \SINE_reg[3]_i_465_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_125_n_0\,
      I1 => \SINE_reg[3]_i_126_n_0\,
      O => \SINE_reg[3]_i_47_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_475\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_721_n_0\,
      I1 => \SINE[3]_i_722_n_0\,
      O => \SINE_reg[3]_i_475_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_476\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_723_n_0\,
      I1 => \SINE[3]_i_724_n_0\,
      O => \SINE_reg[3]_i_476_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_477\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_725_n_0\,
      I1 => \SINE[3]_i_726_n_0\,
      O => \SINE_reg[3]_i_477_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_478\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_727_n_0\,
      I1 => \SINE[3]_i_728_n_0\,
      O => \SINE_reg[3]_i_478_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_479\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_729_n_0\,
      I1 => \SINE[3]_i_730_n_0\,
      O => \SINE_reg[3]_i_479_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_127_n_0\,
      I1 => \SINE_reg[3]_i_128_n_0\,
      O => \SINE_reg[3]_i_48_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_480\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_731_n_0\,
      I1 => \SINE[3]_i_732_n_0\,
      O => \SINE_reg[3]_i_480_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_481\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_733_n_0\,
      I1 => \SINE[3]_i_734_n_0\,
      O => \SINE_reg[3]_i_481_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_482\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_735_n_0\,
      I1 => \SINE[3]_i_736_n_0\,
      O => \SINE_reg[3]_i_482_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__9_n_0\
    );
\SINE_reg[3]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_129_n_0\,
      I1 => \SINE_reg[3]_i_130_n_0\,
      O => \SINE_reg[3]_i_49_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_131_n_0\,
      I1 => \SINE_reg[3]_i_132_n_0\,
      O => \SINE_reg[3]_i_50_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_133_n_0\,
      I1 => \SINE_reg[3]_i_134_n_0\,
      O => \SINE_reg[3]_i_51_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_163_n_0\,
      I1 => \SINE_reg[3]_i_164_n_0\,
      O => \SINE_reg[3]_i_59_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_21_n_0\,
      I1 => \SINE_reg[3]_i_22_n_0\,
      O => \SINE_reg[3]_i_6_n_0\,
      S => sel(5)
    );
\SINE_reg[3]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_165_n_0\,
      I1 => \SINE_reg[3]_i_166_n_0\,
      O => \SINE_reg[3]_i_60_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_167_n_0\,
      I1 => \SINE_reg[3]_i_168_n_0\,
      O => \SINE_reg[3]_i_61_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_169_n_0\,
      I1 => \SINE_reg[3]_i_170_n_0\,
      O => \SINE_reg[3]_i_62_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_171_n_0\,
      I1 => \SINE[3]_i_172_n_0\,
      O => \SINE_reg[3]_i_63_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[3]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_173_n_0\,
      I1 => \SINE[3]_i_174_n_0\,
      O => \SINE_reg[3]_i_64_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[3]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_179_n_0\,
      I1 => \SINE_reg[3]_i_180_n_0\,
      O => \SINE_reg[3]_i_66_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_181_n_0\,
      I1 => \SINE_reg[3]_i_182_n_0\,
      O => \SINE_reg[3]_i_67_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_183_n_0\,
      I1 => \SINE_reg[3]_i_184_n_0\,
      O => \SINE_reg[3]_i_68_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_185_n_0\,
      I1 => \SINE_reg[3]_i_186_n_0\,
      O => \SINE_reg[3]_i_69_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\SINE_reg[3]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_27_n_0\,
      I1 => \SINE_reg[3]_i_28_n_0\,
      O => \SINE_reg[3]_i_8_n_0\,
      S => sel(5)
    );
\SINE_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[4]_i_1_n_0\,
      Q => SINE_WAVE(4)
    );
\SINE_reg[4]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_362_n_0\,
      I1 => \SINE[4]_i_363_n_0\,
      O => \SINE_reg[4]_i_140_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_364_n_0\,
      I1 => \SINE[4]_i_365_n_0\,
      O => \SINE_reg[4]_i_141_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_366_n_0\,
      I1 => \SINE[4]_i_367_n_0\,
      O => \SINE_reg[4]_i_142_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_368_n_0\,
      I1 => \SINE[4]_i_369_n_0\,
      O => \SINE_reg[4]_i_143_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_370_n_0\,
      I1 => \SINE[4]_i_371_n_0\,
      O => \SINE_reg[4]_i_144_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_372_n_0\,
      I1 => \SINE[4]_i_373_n_0\,
      O => \SINE_reg[4]_i_145_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_374_n_0\,
      I1 => \SINE[4]_i_375_n_0\,
      O => \SINE_reg[4]_i_146_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_376_n_0\,
      I1 => \SINE[4]_i_377_n_0\,
      O => \SINE_reg[4]_i_147_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_382_n_0\,
      I1 => \SINE[4]_i_383_n_0\,
      O => \SINE_reg[4]_i_150_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_384_n_0\,
      I1 => \SINE[4]_i_385_n_0\,
      O => \SINE_reg[4]_i_151_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_394_n_0\,
      I1 => \SINE[4]_i_395_n_0\,
      O => \SINE_reg[4]_i_154_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_396_n_0\,
      I1 => \SINE[4]_i_397_n_0\,
      O => \SINE_reg[4]_i_155_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_160\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_398_n_0\,
      I1 => \SINE[4]_i_399_n_0\,
      O => \SINE_reg[4]_i_160_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_400_n_0\,
      I1 => \SINE[4]_i_401_n_0\,
      O => \SINE_reg[4]_i_161_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_402_n_0\,
      I1 => \SINE[4]_i_403_n_0\,
      O => \SINE_reg[4]_i_162_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_404_n_0\,
      I1 => \SINE[4]_i_405_n_0\,
      O => \SINE_reg[4]_i_163_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_420_n_0\,
      I1 => \SINE[4]_i_421_n_0\,
      O => \SINE_reg[4]_i_172_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_422_n_0\,
      I1 => \SINE[4]_i_423_n_0\,
      O => \SINE_reg[4]_i_173_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_424_n_0\,
      I1 => \SINE[4]_i_425_n_0\,
      O => \SINE_reg[4]_i_174_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_426_n_0\,
      I1 => \SINE[4]_i_427_n_0\,
      O => \SINE_reg[4]_i_175_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_443_n_0\,
      I1 => \SINE[4]_i_444_n_0\,
      O => \SINE_reg[4]_i_188_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_445_n_0\,
      I1 => \SINE[4]_i_446_n_0\,
      O => \SINE_reg[4]_i_189_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_58_n_0\,
      I1 => \SINE_reg[4]_i_59_n_0\,
      O => \SINE_reg[4]_i_19_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_447_n_0\,
      I1 => \SINE[4]_i_448_n_0\,
      O => \SINE_reg[4]_i_194_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_449_n_0\,
      I1 => \SINE[4]_i_450_n_0\,
      O => \SINE_reg[4]_i_195_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_4_n_0\,
      I1 => \SINE_reg[4]_i_5_n_0\,
      O => p_0_out(4),
      S => sel(0)
    );
\SINE_reg[4]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_465_n_0\,
      I1 => \SINE[4]_i_466_n_0\,
      O => \SINE_reg[4]_i_203_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_467_n_0\,
      I1 => \SINE[4]_i_468_n_0\,
      O => \SINE_reg[4]_i_204_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_469_n_0\,
      I1 => \SINE[4]_i_470_n_0\,
      O => \SINE_reg[4]_i_205_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_471_n_0\,
      I1 => \SINE[4]_i_472_n_0\,
      O => \SINE_reg[4]_i_206_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_473_n_0\,
      I1 => \SINE[4]_i_474_n_0\,
      O => \SINE_reg[4]_i_207_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_475_n_0\,
      I1 => \SINE[4]_i_476_n_0\,
      O => \SINE_reg[4]_i_208_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_64_n_0\,
      I1 => \SINE_reg[4]_i_65_n_0\,
      O => \SINE_reg[4]_i_21_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_485_n_0\,
      I1 => \SINE[4]_i_486_n_0\,
      O => \SINE_reg[4]_i_218_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_487_n_0\,
      I1 => \SINE[4]_i_488_n_0\,
      O => \SINE_reg[4]_i_219_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_220\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_489_n_0\,
      I1 => \SINE[4]_i_490_n_0\,
      O => \SINE_reg[4]_i_220_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_491_n_0\,
      I1 => \SINE[4]_i_492_n_0\,
      O => \SINE_reg[4]_i_221_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_503_n_0\,
      I1 => \SINE[4]_i_504_n_0\,
      O => \SINE_reg[4]_i_226_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_227\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_505_n_0\,
      I1 => \SINE[4]_i_506_n_0\,
      O => \SINE_reg[4]_i_227_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_228\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_507_n_0\,
      I1 => \SINE[4]_i_508_n_0\,
      O => \SINE_reg[4]_i_228_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_509_n_0\,
      I1 => \SINE[4]_i_510_n_0\,
      O => \SINE_reg[4]_i_229_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_70_n_0\,
      I1 => \SINE_reg[4]_i_71_n_0\,
      O => \SINE_reg[4]_i_23_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_511_n_0\,
      I1 => \SINE[4]_i_512_n_0\,
      O => \SINE_reg[4]_i_230_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_513_n_0\,
      I1 => \SINE[4]_i_514_n_0\,
      O => \SINE_reg[4]_i_231_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_191_n_0\,
      I1 => \SINE[4]_i_190_n_0\,
      O => \SINE_reg[4]_i_239_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_526_n_0\,
      I1 => \SINE[4]_i_527_n_0\,
      O => \SINE_reg[4]_i_240_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_528_n_0\,
      I1 => \SINE[4]_i_529_n_0\,
      O => \SINE_reg[4]_i_241_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_530_n_0\,
      I1 => \SINE[4]_i_531_n_0\,
      O => \SINE_reg[4]_i_242_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_532_n_0\,
      I1 => \SINE[4]_i_533_n_0\,
      O => \SINE_reg[4]_i_243_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_534_n_0\,
      I1 => \SINE[4]_i_535_n_0\,
      O => \SINE_reg[4]_i_244_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_536_n_0\,
      I1 => \SINE[4]_i_537_n_0\,
      O => \SINE_reg[4]_i_245_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_538_n_0\,
      I1 => \SINE[4]_i_539_n_0\,
      O => \SINE_reg[4]_i_246_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_76_n_0\,
      I1 => \SINE_reg[4]_i_77_n_0\,
      O => \SINE_reg[4]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_82_n_0\,
      I1 => \SINE_reg[4]_i_83_n_0\,
      O => \SINE_reg[4]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_88_n_0\,
      I1 => \SINE_reg[4]_i_89_n_0\,
      O => \SINE_reg[4]_i_29_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_90_n_0\,
      I1 => \SINE[4]_i_91_n_0\,
      O => \SINE_reg[4]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_92_n_0\,
      I1 => \SINE_reg[4]_i_93_n_0\,
      O => \SINE_reg[4]_i_31_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_8_n_0\,
      I1 => \SINE[4]_i_9_n_0\,
      O => \SINE_reg[4]_i_4_n_0\,
      S => sel(1)
    );
\SINE_reg[4]_i_407\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_738_n_0\,
      I1 => \SINE[4]_i_739_n_0\,
      O => \SINE_reg[4]_i_407_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_140_n_0\,
      I1 => \SINE_reg[4]_i_141_n_0\,
      O => \SINE_reg[4]_i_48_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_142_n_0\,
      I1 => \SINE_reg[4]_i_143_n_0\,
      O => \SINE_reg[4]_i_49_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_494\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_740_n_0\,
      I1 => \SINE[4]_i_741_n_0\,
      O => \SINE_reg[4]_i_494_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__7_n_0\
    );
\SINE_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_10_n_0\,
      I1 => \SINE[4]_i_11_n_0\,
      O => \SINE_reg[4]_i_5_n_0\,
      S => sel(1)
    );
\SINE_reg[4]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_144_n_0\,
      I1 => \SINE_reg[4]_i_145_n_0\,
      O => \SINE_reg[4]_i_50_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_146_n_0\,
      I1 => \SINE_reg[4]_i_147_n_0\,
      O => \SINE_reg[4]_i_51_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_152_n_0\,
      I1 => \SINE[4]_i_153_n_0\,
      O => \SINE_reg[4]_i_53_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_154_n_0\,
      I1 => \SINE_reg[4]_i_155_n_0\,
      O => \SINE_reg[4]_i_54_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_160_n_0\,
      I1 => \SINE_reg[4]_i_161_n_0\,
      O => \SINE_reg[4]_i_56_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_162_n_0\,
      I1 => \SINE_reg[4]_i_163_n_0\,
      O => \SINE_reg[4]_i_57_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_164_n_0\,
      I1 => \SINE[4]_i_165_n_0\,
      O => \SINE_reg[4]_i_58_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_166_n_0\,
      I1 => \SINE[4]_i_167_n_0\,
      O => \SINE_reg[4]_i_59_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_172_n_0\,
      I1 => \SINE_reg[4]_i_173_n_0\,
      O => \SINE_reg[4]_i_61_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_174_n_0\,
      I1 => \SINE_reg[4]_i_175_n_0\,
      O => \SINE_reg[4]_i_62_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_180_n_0\,
      I1 => \SINE[4]_i_181_n_0\,
      O => \SINE_reg[4]_i_64_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_182_n_0\,
      I1 => \SINE[4]_i_183_n_0\,
      O => \SINE_reg[4]_i_65_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_188_n_0\,
      I1 => \SINE_reg[4]_i_189_n_0\,
      O => \SINE_reg[4]_i_67_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_194_n_0\,
      I1 => \SINE_reg[4]_i_195_n_0\,
      O => \SINE_reg[4]_i_69_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_196_n_0\,
      I1 => \SINE[4]_i_197_n_0\,
      O => \SINE_reg[4]_i_70_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_198_n_0\,
      I1 => \SINE[4]_i_199_n_0\,
      O => \SINE_reg[4]_i_71_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_203_n_0\,
      I1 => \SINE_reg[4]_i_204_n_0\,
      O => \SINE_reg[4]_i_73_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_205_n_0\,
      I1 => \SINE_reg[4]_i_206_n_0\,
      O => \SINE_reg[4]_i_74_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_207_n_0\,
      I1 => \SINE_reg[4]_i_208_n_0\,
      O => \SINE_reg[4]_i_75_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_209_n_0\,
      I1 => \SINE[4]_i_210_n_0\,
      O => \SINE_reg[4]_i_76_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_211_n_0\,
      I1 => \SINE[4]_i_212_n_0\,
      O => \SINE_reg[4]_i_77_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_218_n_0\,
      I1 => \SINE_reg[4]_i_219_n_0\,
      O => \SINE_reg[4]_i_80_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_220_n_0\,
      I1 => \SINE_reg[4]_i_221_n_0\,
      O => \SINE_reg[4]_i_81_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_222_n_0\,
      I1 => \SINE[4]_i_223_n_0\,
      O => \SINE_reg[4]_i_82_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_224_n_0\,
      I1 => \SINE[4]_i_225_n_0\,
      O => \SINE_reg[4]_i_83_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_226_n_0\,
      I1 => \SINE_reg[4]_i_227_n_0\,
      O => \SINE_reg[4]_i_84_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_228_n_0\,
      I1 => \SINE_reg[4]_i_229_n_0\,
      O => \SINE_reg[4]_i_85_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_230_n_0\,
      I1 => \SINE_reg[4]_i_231_n_0\,
      O => \SINE_reg[4]_i_86_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\SINE_reg[4]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_235_n_0\,
      I1 => \SINE[4]_i_236_n_0\,
      O => \SINE_reg[4]_i_88_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_237_n_0\,
      I1 => \SINE[4]_i_238_n_0\,
      O => \SINE_reg[4]_i_89_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_247_n_0\,
      I1 => \SINE[4]_i_248_n_0\,
      O => \SINE_reg[4]_i_92_n_0\,
      S => sel(7)
    );
\SINE_reg[4]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_249_n_0\,
      I1 => \SINE[4]_i_250_n_0\,
      O => \SINE_reg[4]_i_93_n_0\,
      S => sel(7)
    );
\SINE_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[5]_i_1_n_0\,
      Q => SINE_WAVE(5)
    );
\SINE_reg[5]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_408_n_0\,
      I1 => \SINE[5]_i_409_n_0\,
      O => \SINE_reg[5]_i_156_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_410_n_0\,
      I1 => \SINE[5]_i_411_n_0\,
      O => \SINE_reg[5]_i_157_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_416_n_0\,
      I1 => \SINE[5]_i_417_n_0\,
      O => \SINE_reg[5]_i_161_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_424_n_0\,
      I1 => \SINE[5]_i_425_n_0\,
      O => \SINE_reg[5]_i_172_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_426_n_0\,
      I1 => \SINE[5]_i_427_n_0\,
      O => \SINE_reg[5]_i_173_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_4_n_0\,
      I1 => \SINE_reg[5]_i_5_n_0\,
      O => p_0_out(5),
      S => sel(0)
    );
\SINE_reg[5]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_62_n_0\,
      I1 => \SINE_reg[5]_i_63_n_0\,
      O => \SINE_reg[5]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[5]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_68_n_0\,
      I1 => \SINE_reg[5]_i_69_n_0\,
      O => \SINE_reg[5]_i_22_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[5]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_74_n_0\,
      I1 => \SINE_reg[5]_i_75_n_0\,
      O => \SINE_reg[5]_i_24_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[5]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_476_n_0\,
      I1 => \SINE[5]_i_477_n_0\,
      O => \SINE_reg[5]_i_244_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_478_n_0\,
      I1 => \SINE[5]_i_479_n_0\,
      O => \SINE_reg[5]_i_245_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_76_n_0\,
      I1 => \SINE_reg[5]_i_77_n_0\,
      O => \SINE_reg[5]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[5]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_480_n_0\,
      I1 => \SINE[5]_i_481_n_0\,
      O => \SINE_reg[5]_i_250_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_482_n_0\,
      I1 => \SINE[5]_i_483_n_0\,
      O => \SINE_reg[5]_i_251_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_78_n_0\,
      I1 => \SINE_reg[5]_i_79_n_0\,
      O => \SINE_reg[5]_i_26_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[5]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_90_n_0\,
      I1 => \SINE_reg[5]_i_91_n_0\,
      O => \SINE_reg[5]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\SINE_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_8_n_0\,
      I1 => \SINE[5]_i_9_n_0\,
      O => \SINE_reg[5]_i_4_n_0\,
      S => sel(1)
    );
\SINE_reg[5]_i_460\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_149_n_0\,
      I1 => \SINE[5]_i_148_n_0\,
      O => \SINE_reg[5]_i_460_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_462\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_147_n_0\,
      I1 => \SINE[5]_i_146_n_0\,
      O => \SINE_reg[5]_i_462_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__8_n_0\
    );
\SINE_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_10_n_0\,
      I1 => \SINE[5]_i_11_n_0\,
      O => \SINE_reg[5]_i_5_n_0\,
      S => sel(1)
    );
\SINE_reg[5]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_156_n_0\,
      I1 => \SINE_reg[5]_i_157_n_0\,
      O => \SINE_reg[5]_i_51_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\SINE_reg[5]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_162_n_0\,
      I1 => \SINE[5]_i_163_n_0\,
      O => \SINE_reg[5]_i_53_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_172_n_0\,
      I1 => \SINE_reg[5]_i_173_n_0\,
      O => \SINE_reg[5]_i_56_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\SINE_reg[5]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_193_n_0\,
      I1 => \SINE[5]_i_194_n_0\,
      O => \SINE_reg[5]_i_62_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_195_n_0\,
      I1 => \SINE[5]_i_196_n_0\,
      O => \SINE_reg[5]_i_63_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_213_n_0\,
      I1 => \SINE[5]_i_214_n_0\,
      O => \SINE_reg[5]_i_68_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_215_n_0\,
      I1 => \SINE[5]_i_216_n_0\,
      O => \SINE_reg[5]_i_69_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_229_n_0\,
      I1 => \SINE[5]_i_230_n_0\,
      O => \SINE_reg[5]_i_74_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_231_n_0\,
      I1 => \SINE[5]_i_232_n_0\,
      O => \SINE_reg[5]_i_75_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_233_n_0\,
      I1 => \SINE[5]_i_234_n_0\,
      O => \SINE_reg[5]_i_76_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_235_n_0\,
      I1 => \SINE[5]_i_236_n_0\,
      O => \SINE_reg[5]_i_77_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_237_n_0\,
      I1 => \SINE[5]_i_238_n_0\,
      O => \SINE_reg[5]_i_78_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_239_n_0\,
      I1 => \SINE[5]_i_240_n_0\,
      O => \SINE_reg[5]_i_79_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_244_n_0\,
      I1 => \SINE_reg[5]_i_245_n_0\,
      O => \SINE_reg[5]_i_83_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\SINE_reg[5]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_250_n_0\,
      I1 => \SINE_reg[5]_i_251_n_0\,
      O => \SINE_reg[5]_i_85_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\SINE_reg[5]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_263_n_0\,
      I1 => \SINE[5]_i_264_n_0\,
      O => \SINE_reg[5]_i_90_n_0\,
      S => sel(7)
    );
\SINE_reg[5]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_265_n_0\,
      I1 => \SINE[5]_i_266_n_0\,
      O => \SINE_reg[5]_i_91_n_0\,
      S => sel(7)
    );
\SINE_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[6]_i_1_n_0\,
      Q => SINE_WAVE(6)
    );
\SINE_reg[6]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_40_n_0\,
      I1 => \SINE_reg[6]_i_41_n_0\,
      O => \SINE_reg[6]_i_12_n_0\,
      S => sel(8)
    );
\SINE_reg[6]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_46_n_0\,
      I1 => \SINE_reg[6]_i_47_n_0\,
      O => \SINE_reg[6]_i_14_n_0\,
      S => sel(8)
    );
\SINE_reg[6]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_48_n_0\,
      I1 => \SINE_reg[6]_i_49_n_0\,
      O => \SINE_reg[6]_i_15_n_0\,
      S => sel(8)
    );
\SINE_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_50_n_0\,
      I1 => \SINE[6]_i_51_n_0\,
      O => \SINE_reg[6]_i_16_n_0\,
      S => sel(12)
    );
\SINE_reg[6]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_52_n_0\,
      I1 => \SINE[6]_i_53_n_0\,
      O => \SINE_reg[6]_i_17_n_0\,
      S => sel(12)
    );
\SINE_reg[6]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_54_n_0\,
      I1 => \SINE_reg[6]_i_55_n_0\,
      O => \SINE_reg[6]_i_18_n_0\,
      S => sel(8)
    );
\SINE_reg[6]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_75_n_0\,
      I1 => \SINE_reg[6]_i_76_n_0\,
      O => \SINE_reg[6]_i_24_n_0\,
      S => sel(8)
    );
\SINE_reg[6]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_77_n_0\,
      I1 => \SINE_reg[6]_i_78_n_0\,
      O => \SINE_reg[6]_i_25_n_0\,
      S => sel(8)
    );
\SINE_reg[6]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_118_n_0\,
      I1 => \SINE[6]_i_119_n_0\,
      O => \SINE_reg[6]_i_40_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_120_n_0\,
      I1 => \SINE[6]_i_121_n_0\,
      O => \SINE_reg[6]_i_41_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_137_n_0\,
      I1 => \SINE[6]_i_138_n_0\,
      O => \SINE_reg[6]_i_46_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_139_n_0\,
      I1 => \SINE[6]_i_140_n_0\,
      O => \SINE_reg[6]_i_47_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_141_n_0\,
      I1 => \SINE[6]_i_142_n_0\,
      O => \SINE_reg[6]_i_48_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_143_n_0\,
      I1 => \SINE[6]_i_144_n_0\,
      O => \SINE_reg[6]_i_49_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_16_n_0\,
      I1 => \SINE_reg[6]_i_17_n_0\,
      O => \SINE_reg[6]_i_5_n_0\,
      S => sel(5)
    );
\SINE_reg[6]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_155_n_0\,
      I1 => \SINE[6]_i_156_n_0\,
      O => \SINE_reg[6]_i_54_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_157_n_0\,
      I1 => \SINE[6]_i_158_n_0\,
      O => \SINE_reg[6]_i_55_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_219_n_0\,
      I1 => \SINE[6]_i_220_n_0\,
      O => \SINE_reg[6]_i_75_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_221_n_0\,
      I1 => \SINE[6]_i_222_n_0\,
      O => \SINE_reg[6]_i_76_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_223_n_0\,
      I1 => \SINE[6]_i_224_n_0\,
      O => \SINE_reg[6]_i_77_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[6]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_225_n_0\,
      I1 => \SINE[6]_i_226_n_0\,
      O => \SINE_reg[6]_i_78_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[7]_i_1_n_0\,
      Q => SINE_WAVE(7)
    );
\SINE_reg[7]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_43_n_0\,
      I1 => \SINE[7]_i_44_n_0\,
      O => \SINE_reg[7]_i_17_n_0\,
      S => sel(12)
    );
\SINE_reg[7]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_45_n_0\,
      I1 => \SINE[7]_i_46_n_0\,
      O => \SINE_reg[7]_i_18_n_0\,
      S => sel(12)
    );
\SINE_reg[7]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_82_n_0\,
      I1 => \SINE_reg[7]_i_83_n_0\,
      O => \SINE_reg[7]_i_29_n_0\,
      S => sel(8)
    );
\SINE_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SINE_reg[3]_i_4_n_0\,
      CO(3) => \SINE_reg[7]_i_4_n_0\,
      CO(2) => \SINE_reg[7]_i_4_n_1\,
      CO(1) => \SINE_reg[7]_i_4_n_2\,
      CO(0) => \SINE_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in1_in(7 downto 4),
      S(3) => \SINE[7]_i_13_n_0\,
      S(2) => \SINE[7]_i_14_n_0\,
      S(1) => \SINE[7]_i_15_n_0\,
      S(0) => \SINE[7]_i_16_n_0\
    );
\SINE_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_17_n_0\,
      I1 => \SINE_reg[7]_i_18_n_0\,
      O => \SINE_reg[7]_i_5_n_0\,
      S => sel(5)
    );
\SINE_reg[7]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_199_n_0\,
      I1 => \SINE[7]_i_200_n_0\,
      O => \SINE_reg[7]_i_82_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[7]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_201_n_0\,
      I1 => \SINE[7]_i_202_n_0\,
      O => \SINE_reg[7]_i_83_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[8]_i_1_n_0\,
      Q => SINE_WAVE(8)
    );
\SINE_reg[8]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[8]_i_56_n_0\,
      I1 => \SINE_reg[8]_i_57_n_0\,
      O => \SINE_reg[8]_i_19_n_0\,
      S => sel(8)
    );
\SINE_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[8]_i_4_n_0\,
      I1 => \SINE_reg[8]_i_5_n_0\,
      O => p_0_out(8),
      S => sel(0)
    );
\SINE_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_8_n_0\,
      I1 => \SINE[8]_i_9_n_0\,
      O => \SINE_reg[8]_i_4_n_0\,
      S => sel(1)
    );
\SINE_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_10_n_0\,
      I1 => \SINE[8]_i_11_n_0\,
      O => \SINE_reg[8]_i_5_n_0\,
      S => sel(1)
    );
\SINE_reg[8]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_137_n_0\,
      I1 => \SINE[8]_i_138_n_0\,
      O => \SINE_reg[8]_i_56_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[8]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_139_n_0\,
      I1 => \SINE[8]_i_140_n_0\,
      O => \SINE_reg[8]_i_57_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \SINE[9]_i_1_n_0\,
      Q => SINE_WAVE(9)
    );
\SINE_reg[9]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[9]_i_52_n_0\,
      I1 => \SINE[9]_i_53_n_0\,
      O => \SINE_reg[9]_i_20_n_0\,
      S => sel(12)
    );
\SINE_reg[9]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[9]_i_54_n_0\,
      I1 => \SINE[9]_i_55_n_0\,
      O => \SINE_reg[9]_i_21_n_0\,
      S => sel(12)
    );
\SINE_reg[9]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[9]_i_20_n_0\,
      I1 => \SINE_reg[9]_i_21_n_0\,
      O => \SINE_reg[9]_i_7_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_9_n_0\,
      I2 => sel(0),
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_10_n_0\,
      I4 => sel(1),
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_11_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_126_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_127_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_44_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_129_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_130_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_131_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_45_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_132_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_133_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_134_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_135_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_46_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_137_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_138_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_139_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_47_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_142_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_143_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_48_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_145_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_146_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_147_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_49_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_149_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_150_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_151_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_50_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_152_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_153_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_154_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_155_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_51_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_156_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_157_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_158_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_159_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_52_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_160_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_161_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_162_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_163_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_53_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_164_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_166_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_167_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_54_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_168_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_170_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_171_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_55_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_172_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_173_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_174_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_175_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_56_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_176_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_177_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_178_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_179_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_57_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_180_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_181_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_182_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_183_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_58_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_184_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_185_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[0]_i_186_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[0]_i_187_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_59_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707071E18F8E1E1E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_700_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D3F957B41A12933"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_701_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAABABB04555540"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_702_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DF3157B01AB29B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_703_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D8962769D897677"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_704_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73C08CC08FB33BC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_705_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96134343E8ECBCBC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_706_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B951DB7475DF971"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_707_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_708\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDEDECE812131717"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_708_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC684CA0291E11B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_709_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F0B4F0AA0F5B0D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_710_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47F38F7FF4804C47"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_711_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30B0B0E7CF1D4F18"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_712_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"833BD75F1B17E46C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_713_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F4E4E4AD1B1B5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_714_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C34DC36BE171FAD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_715_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"618BFC7674CDA345"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_716_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF902808B845F777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_717_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47F1BD46C814EE7B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_718_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DACFF75D8FFA882A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_719_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CB8D642811DEB34"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_720_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5DDFD62F202B0F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_721_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53A4CE7017F99F67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_722_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13517E1C442F494B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_723_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF1848E26B0D37D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_724_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A1230792F45672A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_725_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE2AC410936D1D82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_726_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D73709A0E25C7ED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_727_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF7B459A588D22E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_728_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45082AE270177FB4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_729_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"778EA04A39DF7509"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_730_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7813395967442E0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_731_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF27645D0088BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_732_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D95FB7BFED654CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_733_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D6F6F7A90819005"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_734_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8575DF2F7DDA5060"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_735_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42564256BDA9B96A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_736_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DAA02088880B02F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_737_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1A4B4B45A5B4B49"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_738_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25D50FD7AFDA3078"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_739_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23AABFBDDC554022"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_740_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"458F8FAD2D1200AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_741_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_742\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DCC85D77A327A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_742_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24ECEC47C76F2595"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_743_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67259ACA6535DACF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_744_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26C46E64D56EE64D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_745_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8B9BB3F474440C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_746_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90B838D5F77FDF5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_747_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DC2B11F1AD7E182"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_748_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97E38588C0B5B6DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_749_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"939AF420E15D8B32"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_750_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECA9C0A6F8BED1F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_751_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FC03D794BD7824E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_752_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F48B7AD3857EAE2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_753_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08EB85393F90E20C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_754_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"620D5F71785A2866"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_755_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F02CFD1BA53986CA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_756_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCD5B7BDABC0E20C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_757_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2571DA069F19A069"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_758_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F82477748C71A22"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_759_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC967BC1E34C36F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_760_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69EE3A8B4FDCB12"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_761_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24B1F5B938E0A4C2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_762_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5DFBD72B202A2B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_763_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6F2B6F1490D090E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_764_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCC8070BB3C74F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_765_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E472F0720B8D0DCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_766_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AA050F5DA72E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_767_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEBF0F0100E0F6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_768_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"097DF02A775F8257"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_769_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC33D9CC33C524"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_770_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66C4AA28B20886EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_771_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F4D9F64609A209B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_772_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"939FB95FD6C96E09"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_773_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C5DDDCFA2A23230"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_774_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8E2288035D57F58"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_775_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"859090906A6F6F6F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_776_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E44C668A9038B13"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_777_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33172666CD88D199"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_778_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"236BCB4161E87A52"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_779_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5674A9CD5D23FE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_780_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AEC8701E9B25036"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_781_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_782\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7506E84661DFB85"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_782_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A599B0ECCFBB8EAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_783_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE08E3AD6B56B0CA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_784_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0B4B6DE8189E38E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_785_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_786\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CE791BD2B5CCE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_786_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066A280C551D3F52"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_787_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AE00D2FAD967892"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_788_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E70133B21066CAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_789_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C3A917F3FC4AA18"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_790_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CD276994B8721EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_791_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51F2428CA7C977DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_792_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"427232D51DADED18"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_793_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ADA20F577A90FC2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_794_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"705524A8072479F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_795_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2327DCD82327D859"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_796_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA802A702A8DA50F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_797_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18ADEDE55212121A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_798_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA203AD00A8D251F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_799_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABEBEAEA14151501"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_800_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1255F77FDDD72DD0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_801_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E169E12C1E9396D3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_802_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC00849F9B133"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_803_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA8A8A9A75657564"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_804_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC6C46C76F6FB51D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_805_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09080858F6F7F7A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_806_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"838F8FC0430434CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_807_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6F2F3D11D0C2C2E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_808_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"872F059F2A85250A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_809_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64309FCE60319FCE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_810_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47EFC728882000AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_811_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3072EB039E14ADF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_812_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB755620EF28135F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_813_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C00A3DD0B749A88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_814_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB8ACC5FEFD79C0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_815_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5412AD4325DEF81"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_816_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"359920ECD7BB86AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_817_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_818\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5391FD290056AB7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_818_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B2F09643C315A13"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_819_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03A9CE34769D214B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_820_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD8DCD78A0C8D827"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_821_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177398A6240FF913"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_822_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7951662E137F4449"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_823_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DC17CFA632F9641"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_824_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2ADB5F881E7DE13"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_825_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB1B1E4CA4EC3939"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_826_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D994F69E85CBE1A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_827_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"809F01EE7F40FE11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_828_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D879D77D5FF6D80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_829_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"054D054CFAB2FA23"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_830_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B71D957FD35179B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_831_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"216062769F9D8989"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_832_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BC8E23AE270489B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_833_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBCBCCD434373B6B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_834_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"788083A0DFD55DA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_835_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FDEC0213EDE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_836_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A34B23C840FA705A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_837_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2B0A0F55D4F5F0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_838_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D41CB6371F9F5565"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_839_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"727373738C8C8CD8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_840_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDCBE0674BC87AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_841_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D091912F2E6E6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_842_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72C8C861E9AF0787"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_843_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6CD235D8AF45608"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_844_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E86EC01B955B336"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_845_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED0A165FB4F57B28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_846_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AFED77D8FFA882A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_847_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"811FEB34D64338AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_848_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD96B4DA80E3898F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_849_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B715D966A4708E1B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_850_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077120AC42445F93"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_851_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63B70D581E84F02F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_852_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E122D4C7039472E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_853_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93453DA244913AFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_854_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D76F09A4B25C7ED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_855_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58238D6755F89224"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_856_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45082EE3715759B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_857_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5DA9579852FEA04"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_858_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"753B1358066E4405"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_859_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCD82726D8D92736"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_860_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F951D3F2C06A60F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_861_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"921292106DED6DFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_862_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D7DB7672AF2907D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_863_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"949535216BCADEDE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_864_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AC0E24849E1E973"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_865_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11EE5CBBEA15A344"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_866_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72829A20A84301EB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_867_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"756575408A9B9ABF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_868_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC284EA0D2816A09"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_869_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77A70858F7A3085D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_870_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DB73D5F37DE5E54"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_871_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5A4A6665A5BD99D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_872_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A9CC445FF7FF77"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_873_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_874\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C77CC646388339F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_874_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"139F931F291AB1B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_875_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_876\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A64810D2B90F61"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_876_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D794F288C0E3A5DF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_877_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1750B32FC210ACD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_878_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAE2E017FDB7B742"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_879_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C854FD2AB27F43D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_880_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_881\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76F19BBB20C6ECAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_881_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE6A900CE3399752"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_882_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_883\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41823DF505F5E90A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_883_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_884\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08BC07CA76832134"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_884_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_885\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7D59CAEE2800B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_885_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA0E9F1824F971A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_886_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_887\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3813553F65062268"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_887_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_888\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C61F2C6816CA7B1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_888_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_889\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2848FE7F5DAB812"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_889_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32EC8602D511BB66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_890_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9B7B4DE80E3CBA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_891_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5941A6FE4105BE7B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_892_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_893\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA22F028AA92207D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_893_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_894\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AABAFAF45545052"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_894_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_895\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA2A6090A8DA507D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_895_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18518C0077EE73FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_896_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"941F1DCDB745B764"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_897_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D343C3423CBC3CBD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_898_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_899\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B7BC0C8747B843F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_899_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_900\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDE8E8B813175745"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_900_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_901\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C9C36378F0705ED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_901_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_902\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F2A2A2AD4D5D5C5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_902_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_903\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC0F70C03C44838C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_903_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_904\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04CA77BBF8158044"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_904_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E1ABF88B7841D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_905_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_906\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE4A4A5931A7B5A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_906_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_907\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B95FF777EE4089"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_907_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_908\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A07F7D27D72989D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_908_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_909\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95F297F5E487C026"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_909_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_910\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47F39DC44884EE7B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_910_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_911\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CFA8BAD09BFD8F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_911_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_912\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DD6B84A01E38D37"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_912_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_913\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0B485C8F6DFE3A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_913_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_914\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B24CEE806F19B65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_914_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"026248A7473717C2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_915_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5167882E10DA7D1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_916_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E11206C753B02EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_917_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_918\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22C1EA40B7903D53"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_918_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07D0E56D420DB2B8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_919_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_920\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF734D9AF88C02E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_920_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_921\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"507A179D2F60CA80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_921_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_922\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"770FA04230DFF509"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_922_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_923\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67452E0812795D97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_923_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADFC7C7853038787"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_924_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAE02A0055CF2582"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_925_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_926\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F7F7A3A908585C5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_926_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_927\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72680298D5AF2582"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_927_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_928\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4614A9EA5615EBEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_928_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_929\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87759F5F0D7AB0D8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_929_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_930\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"849696967B69696C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_930_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C565FF5757BC3C90"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_931_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3D7D7DC6828292"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_932_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_933\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A73DD7FF25D5FF58"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_933_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_934\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D6D7FF2B282000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_934_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_935\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E248C8A2E821298B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_935_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"190D190CE6F3E2F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_936_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_937\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7DA3BB1A80A0882"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_937_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_938\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB9F4470BF8F6031"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_938_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E4EC068CE656DED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_939_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CB039E8529F871A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_940_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB75160AAF28235F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_941_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F49A2000ABDD37"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_942_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_943\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACEDF13BD9FAE46"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_943_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"125DE78148AAD47E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_944_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_945\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"258DC7AAB0FD92DF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_945_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_946\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A85B93F90C22C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_946_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_947\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B492E661C5F3113"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_947_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69D214BA856349A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_948_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBD1F21CC6A7E94B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_949_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28F15F135824A868"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_950_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_951\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D71137A662F4409"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_951_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_952\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79C674B1EC393DE4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_952_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_953\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3A9C906B4FCDE13"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_953_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_954\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE45B3993B14EC02"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \p_0_out_inferred__0/SINE[0]_i_954_n_0\
    );
\p_0_out_inferred__0/SINE[0]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C88C97DAE28FB538"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[0]_i_955_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_22_n_0\,
      I1 => sel(12),
      I2 => \p_0_out_inferred__0/SINE[10]_i_42_n_0\,
      I3 => sel(8),
      I4 => \p_0_out_inferred__0/SINE[10]_i_43_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_18_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_44_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I2 => \p_0_out_inferred__0/SINE[10]_i_45_n_0\,
      I3 => sel(8),
      I4 => \p_0_out_inferred__0/SINE[10]_i_46_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_19_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/SINE[10]_i_48_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[10]_i_49_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[10]_i_50_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_20_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/SINE[10]_i_51_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[10]_i_49_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[10]_i_50_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_21_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B88BBB"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_52_n_0\,
      I1 => sel(8),
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_22_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_53_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[10]_i_54_n_0\,
      I3 => sel(8),
      I4 => \p_0_out_inferred__0/SINE[10]_i_43_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_23_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_55_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[10]_i_56_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => sel(8),
      I5 => \p_0_out_inferred__0/SINE[10]_i_46_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_24_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/SINE[10]_i_51_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[10]_i_57_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[10]_i_50_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_25_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_7_n_0\,
      I1 => sel(0),
      I2 => \p_0_out_inferred__0/SINE[10]_i_8_n_0\,
      I3 => sel(1),
      I4 => \p_0_out_inferred__0/SINE[10]_i_9_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_64_n_0\,
      I1 => \p_0_out_inferred__0/SINE[10]_i_65_n_0\,
      I2 => sel(7),
      I3 => \p_0_out_inferred__0/SINE[10]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \p_0_out_inferred__0/SINE[10]_i_67_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_42_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00001500FF0"
    )
        port map (
      I0 => sel(7),
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_43_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_44_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F00FBF"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_45_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_46_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC33C30C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_47_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C2003C003C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \SINE[12]_i_25_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_48_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00000400FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[12]_i_23_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_49_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF0000BF00FF0"
    )
        port map (
      I0 => \SINE[12]_i_23_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_50_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C2003C003C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \SINE[10]_i_68_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_51_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAF00F1F"
    )
        port map (
      I0 => sel(7),
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_52_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECC3333CC3300CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I2 => \SINE[11]_i_44_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_53_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00F0F800F00F0"
    )
        port map (
      I0 => \SINE[11]_i_44_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_54_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3E3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \SINE[10]_i_69_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_55_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA557F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_56_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00000100FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_57_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E592"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_64_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA5555AA5500AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_65_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00F0FE00F00F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_66_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A512"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_67_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_18_n_0\,
      I1 => sel(5),
      I2 => \p_0_out_inferred__0/SINE[10]_i_19_n_0\,
      I3 => sel(12),
      I4 => \p_0_out_inferred__0/SINE[10]_i_20_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_7_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_18_n_0\,
      I1 => sel(5),
      I2 => \p_0_out_inferred__0/SINE[10]_i_19_n_0\,
      I3 => sel(12),
      I4 => \p_0_out_inferred__0/SINE[10]_i_21_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_8_n_0\
    );
\p_0_out_inferred__0/SINE[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[10]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/SINE[10]_i_23_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[10]_i_24_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[10]_i_25_n_0\,
      O => \p_0_out_inferred__0/SINE[10]_i_9_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[11]_i_27_n_0\,
      I1 => sel(8),
      I2 => \p_0_out_inferred__0/SINE[11]_i_37_n_0\,
      I3 => sel(7),
      I4 => \p_0_out_inferred__0/SINE[11]_i_38_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_23_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[11]_i_39_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[11]_i_40_n_0\,
      I3 => sel(8),
      I4 => \p_0_out_inferred__0/SINE[11]_i_26_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_24_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010F0F"
    )
        port map (
      I0 => sel(7),
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_25_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_26_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_27_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC8FF008800"
    )
        port map (
      I0 => sel(7),
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_28_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[11]_i_27_n_0\,
      I1 => sel(8),
      I2 => \p_0_out_inferred__0/SINE[11]_i_41_n_0\,
      I3 => sel(7),
      I4 => \p_0_out_inferred__0/SINE[11]_i_38_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_29_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[11]_i_8_n_0\,
      I1 => sel(1),
      I2 => \p_0_out_inferred__0/SINE[11]_i_9_n_0\,
      I3 => sel(5),
      I4 => \p_0_out_inferred__0/SINE_reg[11]_i_10_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[11]_i_39_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[11]_i_42_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => sel(8),
      I5 => \p_0_out_inferred__0/SINE[11]_i_26_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_30_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0F0E0F000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \SINE[11]_i_44_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_37_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF000000"
    )
        port map (
      I0 => \SINE[11]_i_44_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_38_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_39_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0F0F"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_40_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0F0E0F000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_41_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01115555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_42_n_0\
    );
\p_0_out_inferred__0/SINE[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[11]_i_25_n_0\,
      I1 => \p_0_out_inferred__0/SINE[11]_i_26_n_0\,
      I2 => sel(12),
      I3 => \p_0_out_inferred__0/SINE[11]_i_27_n_0\,
      I4 => sel(8),
      I5 => \p_0_out_inferred__0/SINE[11]_i_28_n_0\,
      O => \p_0_out_inferred__0/SINE[11]_i_9_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => sel(7),
      I4 => \p_0_out_inferred__0/SINE[12]_i_20_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_14_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_15_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEF0F0"
    )
        port map (
      I0 => sel(7),
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_16_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => sel(7),
      I4 => \p_0_out_inferred__0/SINE[12]_i_21_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_17_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F0F0"
    )
        port map (
      I0 => \SINE[12]_i_24_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_20_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F0F0"
    )
        port map (
      I0 => \SINE[12]_i_25_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_21_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[12]_i_7_n_0\,
      I1 => sel(1),
      I2 => \p_0_out_inferred__0/SINE[12]_i_8_n_0\,
      I3 => sel(5),
      I4 => \p_0_out_inferred__0/SINE[12]_i_9_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFFBBB80000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[12]_i_14_n_0\,
      I1 => sel(8),
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \p_0_out_inferred__0/SINE[12]_i_15_n_0\,
      I4 => sel(12),
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_7_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFFBBB80000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[12]_i_16_n_0\,
      I1 => sel(8),
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \p_0_out_inferred__0/SINE[12]_i_15_n_0\,
      I4 => sel(12),
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_8_n_0\
    );
\p_0_out_inferred__0/SINE[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFFBBB80000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[12]_i_17_n_0\,
      I1 => sel(8),
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \p_0_out_inferred__0/SINE[12]_i_15_n_0\,
      I4 => sel(12),
      I5 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[12]_i_9_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_9_n_0\,
      I2 => sel(0),
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_10_n_0\,
      I4 => sel(1),
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_11_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_126_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_127_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_44_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_129_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_130_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_131_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_45_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_132_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_133_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_134_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_135_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_46_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_137_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_138_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_139_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_47_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_142_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_143_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_48_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_145_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_146_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_147_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_49_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_149_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_150_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_151_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_50_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_152_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_153_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_154_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_155_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_51_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_156_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_157_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_158_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_159_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_52_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_160_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_161_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_162_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_163_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_53_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_164_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_166_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_167_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_54_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_168_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_170_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_171_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_55_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_172_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_173_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_174_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_175_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_56_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_176_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_177_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_178_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_179_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_57_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_180_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_181_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_182_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_183_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_58_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_184_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_185_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[1]_i_186_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[1]_i_187_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_59_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554AAAB25B5DA4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_700_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93173CB468E1430B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_701_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888977767222CDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_702_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989833F367E64C04"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_703_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96960B1F6969E0E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_704_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B78C4C4348F737"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_705_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42833C7CD4C02F3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_706_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC1D15B362EA48C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_707_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_708\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34D934DCCB27CB23"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_708_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EAD2545525A9A32"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_709_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"411E414BBEF1BEB4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_710_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34DEFC41CBA903B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_711_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6095AFA7E8581"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_712_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6CCC44E993BBB31"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_713_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A32DD1155CD22"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_714_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C94A3CA943D6BC0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_715_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63D3DC149F26A94"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_716_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E24DBF18FF58B807"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_717_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A75DF8B21A0FA7DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_718_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E9B757DDBEB280A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_719_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E50B324C9BF1E487"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_720_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B691E320B607C37"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_721_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD5656B809AF27DF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_722_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE84FB91EA85D4D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_723_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DC279B12DD78E68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_724_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDAFE8EAF8D3BFD1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_725_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E40C0FA7B159D68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_726_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E481DD76CCF18B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_727_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE80FB1601FB268C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_728_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA84D173DA938466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_729_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D9A9238E34DCD33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_730_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"484F23255E1A7470"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_731_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D220521F2DDAADE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_732_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"748277D7A35D88A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_733_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AF798F66708778D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_734_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4777D288388A357"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_735_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89CC3711763FC8EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_736_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BD1D378E4862E87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_737_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54F540F4AF0BBF0B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_738_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F5F6F70C0A0D09F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_739_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61708ECB4BC9B436"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_740_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4875A80AD70A5FD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_741_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_742\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C229BC1E1EE1E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_742_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30309953CF66E69C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_743_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2ABEB0D091405"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_744_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF1748E0979DE843"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_745_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3427DA5C9C9C6363"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_746_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4F76FE30890983"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_747_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE8DDB7E05F0748"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_748_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8DFE90FB98CCC3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_749_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6A9B2CC59134621"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_750_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF24AE13AF35B842"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_751_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"380AC9D38675310A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_752_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E7294D37305C5E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_753_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"638194FAAB1C7B01"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_754_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"839AC8E89FCDB9BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_755_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9ACE4F3175F4A2C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_756_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A1C383F4F49E9E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_757_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D97AC6852CE7597"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_758_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0742042450513B7B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_759_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38542F91C4AF985A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_760_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83C982E896BDDDAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_761_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A41FF14A4FE48EB7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_762_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04661339046F7318"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_763_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA15545C58A3A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_764_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62D78A283D28F557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_765_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F88DF9D80732022"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_766_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53B9D55F6E472AA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_767_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6869971696F6691F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_768_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAC0702F273F8F50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_769_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3EC0C10303FC68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_770_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F71D00EADD95A24B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_771_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB6B54BC3426CBD8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_772_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13B99B34E4CA44CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_773_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBC4341E1711E8E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_774_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250828AA48D75F57"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_775_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05940185FE7AFE7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_776_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E24258D53DA5A32"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_777_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52635472AB8CEB0D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_778_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D54F5F582290AA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_779_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"486AF29C3DC3C16A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_780_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7B6A4F4B2A1F5C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_781_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_782\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"249B1B7574868E70"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_782_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97D9C8AE87BDC8AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_783_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AEC1BF1E403B24C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_784_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12AD0FD212884FD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_785_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_786\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"012756B8AD568807"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_786_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A0C875E8F5DC02"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_787_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CD6C9A1765920CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_788_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9E8AEC2B8BFD155"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_789_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F9540EABF406F15"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_790_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ECA19D62DCF18B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_791_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1A8A66C07F11BB7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_792_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAD18173D5847666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_793_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E74D92386D9362C5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_794_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D215A744F742AE3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_795_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFADDDD010522A3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_796_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB5AD078842F2F87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_797_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0065DA9288887777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_798_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B455DFF70BA02088"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_799_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C977C9683698369"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_800_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3284EE64C7791993"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_801_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB4A2B4354BDD0FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_802_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3015DF77CE222088"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_803_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33EE4445CC11BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_804_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C068E9B3BF9616EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_805_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9E0E9E1161E461E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_806_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0B08F9F3FCF70"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_807_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1405FBFAF6D6092B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_808_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DAE060E5259F971"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_809_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43532363BCADDC9C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_810_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A757F50A60A00AD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_811_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAD7E5060EE85BD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_812_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDADF8C8EDA8B0D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_813_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA4EB91346A932EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_814_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBA1D0DA8ED4242"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_815_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD30B08A8E6D659B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_816_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E729305EE74D305B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_817_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_818\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94FA8B2C7B0114F6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_818_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AE89FBD9EF9CDAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_819_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E962429C14FF77C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_820_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A183F49EA582F4DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_821_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A67949D7D5262EC0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_822_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4604402A517B157A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_823_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29714A4EB58421F1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_824_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83E896B897BFC9AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_825_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70A11BC74FF4F41A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_826_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12524F2D02354D28"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_827_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC555A54A5AAB5AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_828_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AD7A3A85D88CE77"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_829_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8DCD7232888077FE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_830_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B08D55F4DF5AA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_831_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF99646601669F99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_832_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F852F08A0F35AD54"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_833_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BC00FC3F43CE87C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_834_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E275D7D73508A8A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_835_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3426C9D83434CBCB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_836_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A3F5F57C560A2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_837_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1F143411E4BBEBE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_838_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23EB4AC01C95B53F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_839_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84857A7AF6F60959"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_840_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC6424CD53339B30"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_841_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63728C8DA3E35C1C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_842_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E5CD53DA32A6AC2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_843_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"430E06D3B975C92C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_844_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7A5F6F4B2F5A1C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_845_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"074D5822E7D0A24D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_846_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E9B757DEBEB080A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_847_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"640C1B78CDB3F40E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_848_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B691C320B607D37"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_849_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0947F6D85021A9C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_850_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8D8E58DE89DF542"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_851_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34DE2986D721265E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_852_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9AFE8E2B8D3BFD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_853_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F05846A42B7BF15"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_854_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78E8359738F72782"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_855_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE04D97304E9FE8C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_856_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA84D572DBD38466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_857_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC57B62C13C26CD7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_858_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D215E744F651A71"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_859_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD05052223FAEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_860_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BD1A40651792E87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_861_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"089988AAF7677757"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_862_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4DE5677AB01A1CA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_863_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17B6E94983977C68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_864_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F1FD078C069AF87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_865_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A0BB5F45450AF3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_866_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34DEAB885C772188"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_867_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34413450CBAECB8B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_868_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AE6C87975993F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_869_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E11E1E1646E9BC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_870_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40A0508F9F7F9FE0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_871_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56F354F2A90D6B09"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_872_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BF7006E4708F791"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_873_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_874\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23B463A59C5B9C5C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_874_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5E76F623A90901"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_875_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_876\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F22A058F91FB729"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_876_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB9DEE90FB988DC7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_877_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6CCB9DE453346EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_878_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2A3F5E1A1F4E292"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_879_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F89ACFE5324F719A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_880_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_881\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E7294D36305E5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_881_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5EB84FE6B057C53"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_882_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_883\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B728E8A7E2FDF7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_883_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_884\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA009D4312BD6388"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_884_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_885\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1C3F49EA583F49D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_885_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3D98628593628D1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_886_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_887\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0742042651553B7B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_887_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_888\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35D6A00E4AB579B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_888_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_889\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8396C8F896CDBFAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_889_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B10B76188BE5B083"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_890_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04663339042D7218"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_891_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3AB5450FAAA15D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_892_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_893\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7812D29B07E52D46"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_893_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_894\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7772898DCDDD2220"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_894_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_895\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771DDD348AEA6249"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_895_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E869E99617D616"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_896_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CE545CF121AB830"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_897_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC7C3F3F0383C0C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_898_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_899\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A7F60D027829DAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_899_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_900\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC26BB7332D944CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_900_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_901\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"539BBA30EC65CDCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_901_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_902\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9EB59EB4614B614B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_902_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_903\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C30C4C7B34F3BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_903_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_904\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"097AB4850501FE7E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_904_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EAF25B570DACA62"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_905_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_906\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C1CE3F25254A9AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_906_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_907\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBC1943A6BC5B4BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_907_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_908\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29C2E23E3E1D956B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_908_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_909\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFBF6424ADA81113"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_909_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_910\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58A2EDF2874D5822"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_910_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_911\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97F9C8AEC7ACD9AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_911_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_912\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4F40ECD13B379"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_912_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_913\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B690E207C377D17"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_913_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_914\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52A9A9477658D822"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_914_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFB8591D1C492E2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_915_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8936A6DEDF29218F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_916_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9AEE8C2BDD1BF14"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_917_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_918\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B311FF58E614AA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_918_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E2DCFC71918D6B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_919_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_920\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5177FE0404E9F973"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_920_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_921\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC5874F95905A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_921_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_922\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"926D6DC79DB23ACC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_922_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_923\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F251A745F7423E3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_923_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7ADD22EAD522DD15"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_924_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8DD7F0A0E2283D5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_925_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_926\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6708770D88F288B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_926_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_927\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1FFDD777A0A2A80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_927_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_928\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"786897963E7C8383"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_928_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_929\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AFA0709F405F1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_929_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_930\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB22FDBB44DD2240"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_930_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B284119BC739E648"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_931_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ECB7434B6B64959"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_932_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_933\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F405F0F209F80E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_933_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_934\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393EC0E1E9E1161E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_934_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_935\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA163889C77DEF7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_935_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D140905F2EBF6FA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_936_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_937\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F5A80A9F285FD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_937_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_938\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8DC63532323BCAD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_938_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B01867EC98F3E70C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_939_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F117A2481FA0D8B7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_940_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDADF8C2ED88B0D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_941_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B94656EC4DB933DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_942_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_943\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAE3511A8F94246"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_943_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7F59624798ACEF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_944_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_945\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E72D305E775C200B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_945_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_946\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"947EEB0554C384FE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_946_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_947\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AE8DFBF9EF9C8AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_947_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16D3030CE8A8B5D3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_948_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A183F49EE58AD3DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_949_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8268539F2D31A868"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_950_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_951\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4224517B402B157A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_951_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_952\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47ABD0EE3B506685"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_952_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_953\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82E896BCDFBFC9AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[1]_i_953_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_954\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EB80BE5B00BE418"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_954_n_0\
    );
\p_0_out_inferred__0/SINE[1]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"046E7338133D6608"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__25_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      O => \p_0_out_inferred__0/SINE[1]_i_955_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_363_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_364_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[2]_i_365_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE[2]_i_366_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_146_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_397_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_398_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[2]_i_365_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE[2]_i_399_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_162_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_9_n_0\,
      I2 => sel(0),
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_10_n_0\,
      I4 => sel(1),
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_11_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC7FAD7ABD6ABD4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_363_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C752783838C7C7D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_364_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4161763671762723"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_365_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52856C5BA5FC5A85"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_366_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC7DAD7ABD6ABD4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_397_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87C2388F433887D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_398_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A85AC7A85A45A05"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_399_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_126_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_127_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_44_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_129_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_130_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_131_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_45_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_132_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_133_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_134_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_135_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_46_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_137_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_138_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_139_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_47_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_142_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_143_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_48_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_145_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE[2]_i_146_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_147_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_49_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_149_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_150_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_151_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_50_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_152_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_153_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_154_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_155_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_51_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_156_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_157_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_158_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_159_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_52_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_160_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_161_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE[2]_i_162_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_163_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_53_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_164_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_166_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_167_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_54_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_168_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_169_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_170_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_171_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_55_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_172_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_173_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_174_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_175_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_56_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_176_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_177_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_178_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_179_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_57_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_180_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_181_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_182_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_183_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_58_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_184_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_185_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[2]_i_186_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[2]_i_187_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_59_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E842BCB8579DE2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_698_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CAE535944EDB252"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_699_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA34BD4242BD8F60"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_700_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7806E22187F9195"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_701_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096FF696B60809E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_702_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"628F15F070DA8D25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_703_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15EBD768E81738D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_704_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8F652D92709EDA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_705_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC5103AE2FE6D059"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_706_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4213C953BEEC1624"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_707_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_708\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C13E807F7FC1718A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_708_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80229C907FD56FEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_709_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5245FD95A93252C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_710_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B40F43F8C4F73B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_711_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F64955AA2BF4A65D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_712_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D39B70D064E50F25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_713_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4875BEC875B6485D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_714_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85B4B5E0B5E0B4E3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_715_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95C872356D7A95C8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_716_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAE8DDDD89998002"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_717_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011AECA19AEF0116"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_718_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E49091839186"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_719_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC238A548ADC338B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_720_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89DCC9DDD8CDDC8F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_721_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A83AD7A91A47A03"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_722_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4161763671762727"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_723_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C74738382DA5C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_724_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFDBD6AAC7ABD4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_725_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C83721C83711CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_726_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6D3D7A0D6C0D3A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_727_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EF31CAE14AE619D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_728_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0A1A1A3B3F6F6F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_729_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFB842BDBD439F62"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_730_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD78088A3A07FF77"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_731_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA5235BD3DCAC230"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_732_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A5CF788820F75F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_733_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF9768E9162897"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_734_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1CB36B425CD1A33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_735_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1477EA88E18C1E73"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_736_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003CBF8388B7B7C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_737_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E10E803E3EC17508"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_738_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8AA27752AF75500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_739_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0906B7FD76F1890E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_740_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29E6086ED6917FE3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_741_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_742\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65459AB09A2B65C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_742_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AB25A52CD4FA50C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_743_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F509D1AA2AD5B649"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_744_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E971968ED978078F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_745_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE1F1F40C0F7E7BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_746_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97D7D3D3D2C2C281"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_747_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBC2347982957B4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_748_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEFBBEEBBECAFEC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_749_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB747401899ABBE4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_750_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABABAB3F7E7E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_751_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36A35D2689DD2623"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_752_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF3BB9EEFBEE88F9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_753_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"382DC2912D52902D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_754_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A1F4B1F1C001C00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_755_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FB8164FB1966F38"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_756_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86C6D3F3D6D7E8A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_757_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6136A69999484136"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_758_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECB191F8B18486"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_759_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4FBFA0F0F1484F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_760_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2354235D304D504D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_761_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5D74E28EB0C14F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_762_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6270D50D50258DDA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_763_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF42C2BD34CFBD42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_764_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A0820A027DF5D5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_765_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6896FF60007F6980"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_766_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F5CE256BCA31D29"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_767_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28D7EB1417E9E897"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_768_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F6D529A8F8F70D1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_769_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E410AF7D50A3ED1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_770_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5351AC26B713E8ED"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_771_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D829EF1C13E7F80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_772_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007DDFED557AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_773_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A35CA25D5DA3D926"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_774_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2E33963C71CE6D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_775_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6F65D49492AA654"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_776_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD7F0A002A03F5F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_777_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4037B7AA8A494937"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_778_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95B5B0E0B5B4E1E3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_779_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1EA1E916A1F91E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_780_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9B1B1A0848687"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_781_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_782\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BFEFEEDE510135E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_782_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E491D087E4919186"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_783_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCAB75CC2375DC8B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_784_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89DCD8CDD8CDDC8F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_785_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_786\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C397D4E86CE83D3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_786_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6D3D7D3D2A4A0A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_787_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C51E39E71E28C59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_788_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"081A0A3A3B6F6FEC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_789_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD4342B860BD9F43"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_790_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6EC431BB6AEB143C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_791_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA5035CACA3DBD42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_792_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A20828F757FFF7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_793_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21849E7BF6F90906"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_794_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC5D1BA02B4442B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_795_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCC317E8E214A817"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_796_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26E90727F8DA70F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_797_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CF1820E03AEFC51"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_798_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15ABBD55C20C40"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_799_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996803F9F617F80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_800_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BF487CB7C03F83"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_801_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A25C5DA2A659AB76"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_802_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AB2E54D484BB43C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_803_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B65909B6F50B2AD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_804_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF85207A97A8285F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_805_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F18E0B711E0BF08"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_806_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7C2D7C2D382D285"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_807_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C384843D3D6A4B86"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_808_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEBBFFEEEFEECC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_809_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"768B44FE44F68B65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_810_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAB3E5F7E4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_811_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2D95622D9DC22D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_812_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB9EFF8FFE8BBE89"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_813_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39D26FA54F2DD26E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_814_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B4F1F1F1C1C0041"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_815_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9B04769904769B8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_816_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD22CE7DDC77AA88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_817_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_818\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66B79EC9D9666637"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_818_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFC89811FB918866"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_819_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4EB04F05B0CF0EB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_820_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2354504D225D504D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_821_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F47E2A8E8BD1743"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_822_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2270D50D72358DCA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_823_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF7042BD35C2BD42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_824_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7882A0A387D55F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_825_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"290697FFF6F90906"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_826_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EB3B5CC4DC6B019"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_827_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE717E8E8142897"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_828_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9820DFDF275D22A2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_829_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC51028E03AEFC51"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_830_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C313933B2E6C6CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_831_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"618E803E3EC17F80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_832_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80207FD59C956AEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_833_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A25C5DA226D9AB04"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_834_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B038C7E6E32B5CD6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_835_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B65909B6D52BAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_836_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F170DAF02C0FE527"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_837_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4877BAC9F7A24855"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_838_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85B5B0E0B5B4E1E3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_839_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95C86A3A321595C8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_840_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8DDDD89998002"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_841_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011EE591DEED111E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_842_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E491F083E4919186"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_843_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC8B2A737354DC8B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_844_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89DCD8CDC8DDDC8F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_845_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CCCC373740C9CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_846_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2C7D780C788C798"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_847_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E591063E38E8E59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_848_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"081A0A1A3B6F7F6E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_849_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6042BCB847BD42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_850_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC46AC23BBB153C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_851_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA23B5D3A5FC4A2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_852_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A909A208F67F57F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_853_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF1669EB006897"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_854_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5CB3AB425E45B33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_855_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE357E8E817B8D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_856_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2606F970AD07D8F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_857_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5C10A3E3E7FD181"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_858_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AEA553C3DBBC644"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_859_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"619E807F7FC06982"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_860_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08BFC87CB7C03F07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_861_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF245CD95A9BA564"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_862_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AB2ED4D5A4BB53C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_863_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F649D52A0AF4AE55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_864_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF83C07CB7C8487F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_865_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE01FF71DFF409E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_866_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7C2D7C2D3C2D285"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_867_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB863D6B86B57B86"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_868_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBEFEEECEEFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_869_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73648BFE440BFA64"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_870_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABABAB3F7E5E5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_871_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2C95D22C9DC2271"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_872_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF3FB8EEFBEE88B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_873_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_874\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"382D2FD2D291B12D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_874_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B4F1F1F1C1C0001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_875_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_876\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDB0B086166F6FB8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_876_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D22CC7DDC77EA88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_877_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D393660B662D397"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_878_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECF8B181F8B18686"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_879_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4FB0D147B0EB4F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[2]_i_880_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_881\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2354235D104D504D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_881_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC4342BD17E8A817"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_882_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_883\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44AC93524349BE16"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_883_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_884\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD42709FCB30BD42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_884_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_885\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"806208805D957FDC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_885_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699600BF97697F80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_886_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_887\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F5CE65EB9A31929"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(2),
      I4 => sel(4),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_887_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_888\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81497EBD7E82816"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_888_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_889\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F2D709A979E60C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_889_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EC1F50A09B62AD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_890_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1353AC26BF16C9E9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_891_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EF1810E83AE7C51"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(3),
      I3 => sel(9),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_892_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_893\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007CFFFDF52E2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(4),
      I3 => sel(9),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_893_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_894\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB26A25C5CA35D22"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_894_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_895\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2C339E34C1CD694"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(2),
      I4 => sel(4),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_895_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BA65559509BAF26"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(3),
      I3 => sel(9),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_896_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70DA64E00F259B1E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_897_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6188B75DB7558836"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_898_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_899\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C733FC00CF30FC07"
    )
        port map (
      I0 => sel(2),
      I1 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I2 => sel(10),
      I3 => sel(9),
      I4 => sel(4),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_899_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_900\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD6A97C56A37CDEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(9),
      I2 => sel(10),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_900_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_901\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F980B984B186A087"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_901_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_902\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A21EE12FE12E16F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_902_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_903\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E0919190918686"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(2),
      I4 => sel(4),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_903_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_904\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E23558C23748CAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_904_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89D8D8DCDDCDCFAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(4),
      O => \p_0_out_inferred__0/SINE[2]_i_905_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_906\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D37AA55BA5537A84"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_906_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_907\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A054F5A5F520A4F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(2),
      I2 => sel(10),
      I3 => sel(9),
      I4 => sel(4),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_907_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_908\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C778BCC7782DC7D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_908_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_909\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACBDADBD7A6A7A4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \p_0_out_inferred__0/SINE[2]_i_909_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_910\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8BF363333C8C8BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_910_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_911\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2C7D7C7C0988898"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(9),
      I2 => sel(10),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \p_0_out_inferred__0/SINE[2]_i_911_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_912\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C71EE9C71A61C51"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_912_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_913\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3F1A6F1A6F3BEC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_913_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_914\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9DF4E206B2C94D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(3),
      I3 => sel(9),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_914_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78982F673AAF8770"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I1 => sel(4),
      I2 => sel(10),
      I3 => sel(9),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_915_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD42CA3535CF3DC2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_916_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B448C08B7BB73FF"
    )
        port map (
      I0 => sel(9),
      I1 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I2 => sel(2),
      I3 => sel(4),
      I4 => sel(10),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_917_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_918\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60809F7FDE7B6184"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I1 => sel(10),
      I2 => sel(3),
      I3 => sel(9),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_918_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7873478C4F30308F"
    )
        port map (
      I0 => sel(4),
      I1 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I2 => sel(10),
      I3 => sel(9),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_919_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_920\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B85715EAC33CE817"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_920_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_921\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E37793D78E88E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I1 => sel(10),
      I2 => sel(4),
      I3 => sel(2),
      I4 => sel(9),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_921_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_922\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC1F50A88773ED1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_922_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_923\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C47FF7337B00008"
    )
        port map (
      I0 => sel(4),
      I1 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I2 => sel(9),
      I3 => sel(2),
      I4 => sel(10),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_923_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7980409E96617F80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_924_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E62895F7F67F0980"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__26_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_925_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_926\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB54A65D5DA349A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_926_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_927\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"458A9875D0A7AF70"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(4),
      I2 => sel(10),
      I3 => sel(9),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_927_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_928\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EF6D509490AA6F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_928_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_929\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9799E9C068F6183"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_929_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_930\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"372000C8CABF3F20"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(9),
      I2 => sel(10),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_930_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7C2D7C2D380D285"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_931_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C279944A84C27995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_932_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_933\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEBBFFEEEFEEC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(9),
      I5 => sel(4),
      O => \p_0_out_inferred__0/SINE[2]_i_933_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_934\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74010C9B9BFE7401"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_934_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_935\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABABAB7E5E7E4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \p_0_out_inferred__0/SINE[2]_i_935_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2DD3623DD1EA2DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_936_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_937\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB9EFF8FBE89BE89"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_937_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_938\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D4ED2ADC7D22D7E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_938_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B1C0F141F001C41"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_939_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E99092474F78E9B0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_940_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6F3D7A8C6F8D3A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_941_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"269D49269DC926B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_942_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_943\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFC89815BB118866"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(2),
      I3 => sel(9),
      I4 => sel(4),
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[2]_i_943_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA4B04F14B04F0EB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_944_n_0\
    );
\p_0_out_inferred__0/SINE[2]_i_945\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"235C504D304D544D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__25_n_0\,
      I1 => sel(10),
      I2 => sel(9),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/SINE[2]_i_945_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_31_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_32_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_33_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[3]_i_34_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_10_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_231_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_281_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_282_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_283_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_100_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_284_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_285_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_237_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_286_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_101_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_37_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_38_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_39_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[3]_i_40_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_12_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_491_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_492_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_493_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_494_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_215_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_495_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_496_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_497_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_498_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_216_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_499_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_500_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_501_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_502_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_217_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_515_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_516_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_233_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_517_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_224_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_520_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_521_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_522_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_523_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_226_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9DDC51511111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_227_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB50AF69962BD4AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_228_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999977777772"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_229_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C13EDE213EC9C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_230_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9FDFDFDFDFCFCFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_231_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369069B66F944963"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_232_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A5AFAFB5F5BAFA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_233_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE3971C1C68E31D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_234_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC80037F3000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_235_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20DB562F24A9DF2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_236_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2F2F2F2F2F2B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_237_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CCA35A55A7780CA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_238_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"443342BD463B63BC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_247_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A03AC0AF7FD03D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_248_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CDBC9966C92D9A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_249_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A57A80AF5FC5375"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_250_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_540_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_541_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_542_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_543_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_251_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_544_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_545_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_501_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_546_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_252_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_547_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_548_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_549_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_550_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_253_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_551_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_552_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_553_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_554_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_254_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_491_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_579_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_580_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_581_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_267_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_495_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_582_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_583_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_584_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_268_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_585_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_586_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_501_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_587_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_269_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_247_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_596_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_249_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_597_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_274_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_598_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_599_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_229_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_600_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_275_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_601_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_602_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_233_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_603_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_276_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_520_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_606_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_607_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_608_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_278_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB40D62BAF2954BE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_279_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C13EDE233EC1C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_280_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"366B949649C9B76B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_281_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8999BBBB9DDDEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_282_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE2871C1478E31D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_283_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC8003FF3000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_284_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20DBD72F04A1DF2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_285_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"884A35A55A7788DA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_286_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_629_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_630_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_542_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_631_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_297_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_544_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_632_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_633_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_634_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_298_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_635_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_636_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_549_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_637_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_299_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_9_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_10_n_0\,
      I2 => sel(0),
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_11_n_0\,
      I4 => sel(1),
      I5 => \p_0_out_inferred__0/SINE[3]_i_12_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_551_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_638_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_639_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_640_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_300_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_81_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_82_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_84_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_31_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_85_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_86_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_87_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_88_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_32_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_91_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_92_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_93_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_94_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_34_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_99_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_100_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_101_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_102_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_37_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_103_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_104_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_105_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_106_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_38_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_109_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_110_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_111_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_112_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_40_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCDDD00000002"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_491_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BED6212FD0413EDE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_492_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92A2A2A2A2E2E2E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_493_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"814BB4C93E817E94"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_494_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACBCA8A8A9A9AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_495_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B9648E369A79468"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_496_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F0FAFAF0F0FFE5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_497_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DF8871DE31DE20B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_498_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF30CC33FC37FC3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_499_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B54A728D0877B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_500_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD0FA055A01DA050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_501_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAA477DA5B8025DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_502_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF19FFDDFFDDFFCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_515_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6C86BB63F9449B7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_516_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58E395781CE2A71C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_517_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"849484D4D0D9D9D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_520_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FDB25DF20CFA02C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_521_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E3E3F3F3F3B39"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_522_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51B8D731CE718E47"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_523_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5739CF718E57A846"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_524_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23EE33FF33FF3399"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_525_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FDB24DF202FD024"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_526_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84D484D4D0D9D9D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_527_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D56896D595F52A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_528_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F025E11EF00EE51A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_529_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8D56AC8372AD597"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_530_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB0B05FA0FF5F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_531_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55827D7D82EB9682"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_532_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39E639D623D662D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_533_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D569977D82952A82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_534_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"924B5B494C3C6CB4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_535_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"027DC3020208FDC3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_536_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAA2801151555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_537_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"147D8202821CFD82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_538_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8518F8E8808F7FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_539_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F2A7AFEA8ABAFA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_540_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"208ED330512CDF71"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_541_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D68686868607070"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_542_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E67B90EA8467199"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_543_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4A5B5A5E7E7E7E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_544_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B58D5A728D4AB5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_545_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA7FA0D83725DB5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_546_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACACA8A8A9A9AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_547_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BB748E31C6B9468"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_548_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEDECECFCFCFC9C9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_549_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"071CE31DE20DF043"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_550_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC00060407"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_551_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E2BC0BED43E41DE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_552_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2BAAAFA0A0A0A0D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_553_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"813649C13E7F80B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_554_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A977D6A6A8AD56D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_555_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AE55BA4C9B4E5B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_556_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A97E82A2A1AD568"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_557_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F2020FF48F7B58A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_558_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7D82E27D14FD7D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_559_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99896A7E292A7757"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_560_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6982827D956B7D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_561_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3E3C3CE4C5C1D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_562_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD43FDF528FD022C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_563_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46EAE2AABB9DB954"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_564_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF827DF33CFD027D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_565_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0000D70A9500FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_566_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4570AA8A8F4538A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_567_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24616579589E1A8E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_568_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5BC57F50A02BCA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_569_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC1333CC333264"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_570_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BED4212FD0413EDE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_579_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A22AA22AE22EE31"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_580_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"813649C93E7E8094"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_581_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B9749E718E39468"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_582_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEDECECFCFCFCDC9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_583_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFCC31DE20DF203"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_584_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4A5B5A5E5E7E7E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_585_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B54A728D0AF5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_586_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCC077BC3F8043BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_587_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ABCD7020208FD57"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_596_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A53A80AF7FC4357"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_597_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"949595D1D1D1D1C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_598_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB50AF61962BD4AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_599_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C13E7E213EC9C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_600_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1DFFDDFFDDFFCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_601_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36806BB67F9449E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_602_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E3971C1CE8E71C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_603_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB24DF20CF902C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_606_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E3E3E3F3F3F3939"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_607_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53B88E51C771AC46"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_608_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"570DF24DB257A8D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_609_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23EE33FB33FF3399"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_610_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2524DBDF20D02E24"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_611_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84D494D0D8D9D9D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_612_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5680A9597F52A92"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_613_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F025F10EE51E651A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_614_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C568D5E51FD52A17"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_615_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5B2A25FA0DF5F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_616_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15827D1582698282"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_617_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39E629D623D46295"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_618_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57D965582976A82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_619_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15443BBD473BCC44"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_620_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"023CF702820AFDD3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_621_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAE2AAA805155555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_622_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"047DC282821CFD82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_623_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91A881FF807F887F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_624_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03A8570BF557BCF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_625_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CDBED92C996D926"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_626_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0243280AF5FD03F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_627_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44423BBF4223BCBC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_628_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBCBCBEAEEAEAE2E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_629_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30AEDF305128CF71"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_630_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E46B98EB84671B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_631_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5728D7709B54AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_632_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30FC033C03BC030"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_633_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B7F80DA2524DB5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_634_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAACCC8AAA899BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_635_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69B748E31C6B9448"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_636_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"071CE20FE31DF062"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_637_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE2B41FED43E21D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_638_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4FCCCFC0C0C0C0B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_639_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A036C9C13E6B94B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_640_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A967D6A682AD57D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_641_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AE559A4C9B6E5B2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_642_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A97E12A6A0AD568"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_643_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F2020FF08F7B58A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_644_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB827DEB7D7D027D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_645_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989967E6228A7577"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_646_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A7D82AA7D95697D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_647_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3A3C3C3CE5C5C1D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_648_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDC3FCF508FD0228"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_649_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46B9EA9DEABDAB54"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_650_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD821CFD7DF7023C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_651_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0000BF008F00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_652_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC750AA8A8F4578A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_653_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24696579588E9A8E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_654_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDAC57F50A03AC0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_655_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC81333C533326C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_656_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8295682A2A82DD68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_737_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AE549B45AA4E9B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_738_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F2AD59768E52A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_739_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70700F0F680F9E9A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_740_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82E982827D1DEB7D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_741_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_742\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D2A996E89762877"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_742_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82967DEA6A82557D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_743_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A3B3C3C65CCE1C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_744_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7023CFDFDD70AFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_745_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5746EAAAABB9BD9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_746_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C302FDC37DFD0C7D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_747_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76F309000000DF5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_748_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AC5775A80BACA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_749_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2679255A619E798E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_750_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F543FCF7A8FD0AA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_751_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCC5313C8C33636"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_752_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F24DAD52B252ADA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_753_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"769966886688448C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_754_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20CFD32030AEDF31"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_755_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F0A7AFFAAABAFA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_756_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E52AD56997D50A97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_757_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7000A57FA1505EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_758_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8D52AE89737D5D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_759_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8878EB3D8878F70"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_760_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D947D8215AA82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_761_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D392B23E2E6D6D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_762_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D6A92D5957D8A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_763_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D1B4C4B3C4B34"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_764_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CFD8202023CF702"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_765_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20EA15FA05AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_766_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D027D7D82E30082"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_767_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"579188EE8180FF7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_768_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A03AC0A57F50357"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_769_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_211_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_212_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_213_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_214_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_77_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AF0E5AFF8A5A55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_770_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FCD3020228F543"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_771_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"543342BD443B43BC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_772_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C13E7E0126C9C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_773_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D999999977777776"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_774_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB54AB419F29D42B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_775_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9D9D41515111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_776_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D8877254A5AA488"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_777_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7E6F2F2F2F2F2F2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_778_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62F20D0BF49D4272"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_779_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_215_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_216_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_217_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_218_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_78_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C999899898B0B8B0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_780_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A976D2A6A82D569"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_781_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_782\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AE55BA4C9B4E5B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_782_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A2A951768D52A68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_783_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F0020FF48F7B5EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_784_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A27D82827D14FD7D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_785_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_786\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D6A997E29762877"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_786_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A927D6A6A82557D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_787_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFB80F0FF04578F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_788_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7023CFDFDF7023C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_789_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_219_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_220_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_221_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_222_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_79_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E6A6A6AA9BDBD95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_790_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E382FDC37DFD027D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_791_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00639500D500FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_792_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A857F58A03ACA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_793_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2659655A619E798E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_794_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FC53F52802FCA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_795_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC1333C0C33634"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_796_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B25DAD12A2524DA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_797_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D68686868686070"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_798_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"208ED32030ACDF71"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_799_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_223_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_224_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_225_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_226_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_80_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F0A7AFEAAABAFA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_800_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F56AD56D97D52A97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_801_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000A57FA1505EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_802_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0D52AE0173AD597"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_803_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8DA87878E8FF070"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_804_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D967D7D82EA1482"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_805_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39E239C623D662D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_806_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7569957D82952A82"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_807_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"924D1B4C4B3C4BB4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_808_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FDC302022CFD83"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_809_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_227_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_228_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_229_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_230_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_81_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AA15EA052855"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_810_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C027D3D82EB0282"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_811_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58518F8E8800F7FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_812_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D8A77A55A7BA488"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_813_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E2F2F2F2F2F2F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_814_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2F20D0BF49D62F2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_815_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A5A7A0A5A0AF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[3]_i_816_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_231_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_232_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_233_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_234_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_82_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_235_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_236_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_237_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_238_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_83_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_247_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_248_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_249_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_250_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_88_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_263_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_264_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_265_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_266_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_95_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_267_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_268_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_269_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[3]_i_270_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_96_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_271_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_272_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_273_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_274_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_97_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_275_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_276_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[3]_i_277_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_278_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_98_n_0\
    );
\p_0_out_inferred__0/SINE[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_227_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_279_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/SINE[3]_i_229_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/SINE[3]_i_280_n_0\,
      O => \p_0_out_inferred__0/SINE[3]_i_99_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_267_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_268_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_269_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_270_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_100_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_285_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_286_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_287_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_288_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_108_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_289_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_290_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_291_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_292_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_109_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_303_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_304_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_305_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_306_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_115_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_313_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_314_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_315_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_316_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_119_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_32_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_33_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_34_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[4]_i_35_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_12_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_289_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_319_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_291_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_320_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_121_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_267_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_325_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_326_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_327_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_124_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_332_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_333_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_305_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_334_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_127_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_37_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_38_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[4]_i_39_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_13_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_343_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_344_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_287_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_345_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_132_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_350_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_351_n_0\,
      I2 => sel(7),
      I3 => \p_0_out_inferred__0/SINE[4]_i_352_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[4]_i_353_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_135_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_41_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_42_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[4]_i_43_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_14_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_45_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[4]_i_46_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[4]_i_47_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_15_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_550_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_551_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_552_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_553_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_251_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_554_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_555_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_556_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_557_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_252_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_558_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_559_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_560_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_561_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_253_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_562_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_563_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_564_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_565_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_254_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_580_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_581_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_582_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_583_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_263_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_584_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_585_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_586_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_587_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_264_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_588_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_589_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_590_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_591_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_265_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_592_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_593_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_594_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_595_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_266_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002020FF00F7B5FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_267_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455CD40DD2AFBAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_268_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A021A10505170517"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_269_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA2DBA05AF452F50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_270_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_608_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_609_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_610_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_611_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_277_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_612_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_613_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_556_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_614_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_278_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_615_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_616_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_617_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_618_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_279_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_619_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_620_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_280_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BCCBBCCBC42CC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_285_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5052D2BBAFAFAD2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_286_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C292D69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_287_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF506C52AD5050D3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_288_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969494B5A5AD2929"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_289_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34CF34CF87CBCFF8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_290_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5166885598778A11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_291_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADFC505258501307"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_292_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_629_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_630_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_631_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_632_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_293_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_633_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_634_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_635_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_636_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_294_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_637_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_638_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_590_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_639_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_295_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_296\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_350_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \p_0_out_inferred__0/SINE[4]_i_640_n_0\,
      I3 => sel(13),
      I4 => \p_0_out_inferred__0/SINE[4]_i_641_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_296_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696A7A5E5A5E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_303_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555580022A2A37FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_304_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1E0E0F8F8FA7E7E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_305_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7ADAFACF8505850"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_306_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_654_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_551_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_552_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_655_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_307_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_612_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_656_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_556_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_657_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_308_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_558_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_658_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_617_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_659_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_309_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_562_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_660_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_564_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_661_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_310_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"175E5E5E5A7A6AEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_313_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF022ABA22BFFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_314_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"949496D652424243"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_315_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF2D2D4450D250D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_316_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5253AFADA7AFAC78"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_319_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADF8505258500327"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_320_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_670_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_671_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_582_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_672_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_321_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_584_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_673_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_635_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_674_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_322_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_637_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_589_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_590_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_675_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_323_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_592_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_676_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_640_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_677_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_324_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05C505D0D2FADABA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_325_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A021A10505150517"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_326_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA2DBA25AF452F40"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_327_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC33CCC3BCC33FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_332_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF85003F005FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_333_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7ADAFFCF8505852"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_334_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_608_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_686_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_687_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_688_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_335_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_612_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_689_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_690_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_691_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_336_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_692_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_693_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_617_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_694_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_337_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_695_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_696_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_338_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF0BD42AFF0F00F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_343_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5052D2B3AFAFAF2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_344_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4BCB3830343034"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_345_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_629_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_709_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_631_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_710_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_348_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_711_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_712_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_635_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_713_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_349_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_100_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_101_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_102_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE_reg[4]_i_103_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_35_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_718_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I2 => \SINE[4]_i_719_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_720_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_352_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD01FFFFDD010000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I4 => sel(13),
      I5 => \p_0_out_inferred__0/SINE[4]_i_721_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_353_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_107_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_108_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[4]_i_109_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_37_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_112_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_113_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_114_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[4]_i_115_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_39_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_118_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_119_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_120_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[4]_i_121_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_41_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_126_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[4]_i_127_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_43_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_130_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_131_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[4]_i_132_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE_reg[4]_i_133_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_45_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_134_n_0\,
      I2 => \p_0_out_inferred__0/SINE[4]_i_135_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_46_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_137_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_138_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE_reg[4]_i_139_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_47_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7B7F7F7FFFEFEFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_550_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222FBBBBFFDD0444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_551_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC88CC99CC99CC99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_552_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFDD500E800505F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_553_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_554\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD1D5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_554_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"451155CC51CE2AEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_555_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000EAEAAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_556_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C1E0E2B2BABA3F1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_557_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8999999973333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_558_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB62220B6360149"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_559_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"988C8C8C04040404"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_560_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A241A259215D415C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_561_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEEEDDDDDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_562_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC898C8C8E3E177"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_563_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_564\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_564_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC99F377EFB73366"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_565_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50D292AFAFAF2D2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_566_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCBCBCB494C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_567_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD5058522D525083"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_568_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0005AAEA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_569_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5213AFADA7AFAC58"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_570_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969494B5AD292929"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_571_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC58F850500753A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_572_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16979787858185A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_573_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0DAD0FABA2F3F2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_574_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F4D5F005D000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_575_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2D250545D0D0D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_576_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFAFAFAF0E0E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_577_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE57022A88AAFFDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_578_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1556565E6AEAEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_579_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0FFFF00000"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_580_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C42B852B0B3B0B7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_581_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_582\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AB55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_582_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B7C3AF43B7C7AC5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_583_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB12020202"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_584_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA3A3E1D1D45454"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_585_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_586\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA15FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_586_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD04DD44504E00FB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_587_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_588\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0033F8"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_588_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5075A5F5EFAFFA5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_589_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00011111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_590_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EBEBEAEA2A1A3C1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_591_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999D9F9E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_592_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3377316610C8CC88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_593_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C0F0C0FCFCFCFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_594_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16000849C9C9DDFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_595_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAFAFAD2D445050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_596_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BB23DD66B933CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_597_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4550D2FA50D0BBAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_598_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9A9E9A9A5B5B5B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_599_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFD6555C080"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_600_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BC3C3C2D2D6D696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_601_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303034B4CFC7CF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_602_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C3161C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_603_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCBCFF8B8303834"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_604_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1E0E8F8F87A7E7E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_605_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050525307A7AFAD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_606_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669967AA75AA55E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_607_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7A7B7F7F7FEFEFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_608_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222BBBBBFFFD0444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_609_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8C8C8C9C9C9C9C9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_610_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F4FCD4C4858583"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_611_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3F3037333F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_612_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155515C5C3E5EAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_613_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C5E0E2F2BABABA3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_614_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89999999F3333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_615_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF36B600B622B641"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_616_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5B0A0F000100050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_617_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4A5025180555F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_618_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC99FB77EF973366"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_620_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2D054540D0D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_621_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFA8FA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_622_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5D0FA3AD2FA2F2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_623_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7771757070007000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_624_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81A8FDD557550002"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_625_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"949496D656524243"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_626_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDF002ABA22BFFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_627_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_628\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171E5E5E5A5A6AEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_628_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDFEEE8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_629_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D40BC42B072B0B7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_630_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAB5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_631_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF5FF81FAA7FD0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_632_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB10020202"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_633_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBED11AA315544"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_634_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA1115FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_635_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F154D40EF454D40B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_636_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888877777664"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_637_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5075A5B5E7AFFADA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_638_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CBE9EAEA2A3A3A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_639_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8E0F0A0FAFAFAFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_640_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300468084CCD999D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_641_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA2DBA2DBF052F44"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_642_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E021A10505150517"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_643_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"254505D0D0FAD2BA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_644_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020FF00F7B5FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_645_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4CF4B4BCFCF3030"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_646_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B6B4B6B293D3D3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_647_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25D250BA45D250AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_648_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEAAFA5D5A555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_649_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7CFCFCBCB383030"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_650_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C4CB3B3CDD92626"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_651_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_652\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C505052D2AF93AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_652_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C356163C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_653_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7A7F7F7F7FEFEFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_654_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFDD500EA00505F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_655_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4511554C51CE3AEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_656_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C1E0E2B2BABABE1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_657_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF26B600B622B641"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_658_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A241A249215D415C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_659_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C8898C8C8E3E167"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_660_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC99F377EF973366"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_661_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2D0545D0D0D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_662_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFF88FA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_663_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5D0BA3ADAFA2F2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_664_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F2F3F002F000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_665_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD506C52AD505093"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_666_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCC3226D999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_667_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30B4B4CFCFCFCB4B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_668_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBCCBBC4BC42CC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_669_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD5FEEE8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_670_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D40B852B073B0B7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_671_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B7C3A742B7C7AE5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_672_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8FFD05BA0D5550"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_673_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1D4540CD4D40F0B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_674_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EBEBEAEA2A3A3E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_675_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_676\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"773737361C8808C8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_676_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3600084949C9C9FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_677_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAF2D4DAFAF5050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_678_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BB239D66B933CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_679_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0544D2D250D0BBAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_680_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9A9E9A9A5B5A5B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_681_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFDE555C080"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_682_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80A0FFFE5505AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_683_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50505052D2AFA3AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_684_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_685\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C356143C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_685_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_686\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAFFFFFD1500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_686_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_687\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8C8C9C9C9C9C9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_687_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7AF4FCF4C485C583"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_688_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C155515C5C1E5E2E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_689_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_690\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888EAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_690_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5150CECE2A2ABBB3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_691_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89999999F3733333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_692_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF36B600F622B601"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_693_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4A5005080D55B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_694_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C9F7B7C9EF3636"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_696_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F2F2D250544D0D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_697_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFEAFFA8FA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_698_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5D0FA3AD2DA2F2F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_699_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7771777070407000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_700_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D400ECFF02FF0100"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_701_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9494969656524243"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_702_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50D2D0DABA2FAF2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_703_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171E5E5E5A5A6A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_704_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADAC5052F8585307"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_705_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"455AA055A55FA005"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_706_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AF52AF83ADA7EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_707_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_708\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96969495A5AD2929"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_708_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D40BC42B072B0B3A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_709_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF5FB80FAA7FD0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_710_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCF0304000C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_711_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABE1D1A3A3D454"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_712_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F154D40EF054D40F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__23_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_713_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77373736160818C8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_714_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFFFDDDDDDDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_715_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300468284CCD999D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_716_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECC8C8C8EEEEEEEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_717_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_718\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_718_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"494949DDDFFEBEB6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_720_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CBEDEBEA6A3A3A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_721_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2FABA2F2F2D0545"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_722_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00005588050557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_723_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"254505C0D0FAD2BA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_724_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080F0F0F9F9F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_725_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2BB2D2DAFAF4450"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_726_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B4B4B6B693D2D3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_727_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD250BA45D250AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_728_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAE9E9A9ADB5A5B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_729_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7CFCFCBCB783030"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_730_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C6CB3B3CDDD2626"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_731_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C50505052AF93AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_732_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33C533CC33136C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[4]_i_733_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7AFAFACF850D850"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_734_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1A0E0F8F8FA7E7E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_735_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555580021AAA37FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_736_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696A7A5E7A5E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__24_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_737_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_742\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C8898C8C8E3E967"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_742_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFF89999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_743_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C889CC8C8E1C9E3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_744_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF89999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__23_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_745_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_255_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_256_n_0\,
      I2 => sel(7),
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_257_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[4]_i_258_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_96_n_0\
    );
\p_0_out_inferred__0/SINE[4]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_259_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_260_n_0\,
      I2 => sel(7),
      I3 => \p_0_out_inferred__0/SINE_reg[4]_i_261_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE_reg[4]_i_262_n_0\,
      O => \p_0_out_inferred__0/SINE[4]_i_97_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_296_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_297_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_298_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_299_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_102_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_300_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_301_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_302_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_303_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_103_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_304_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_305_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_306_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_307_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_104_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_308_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_309_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_310_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_311_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_105_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_312_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_313_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_314_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_315_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_106_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_318_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_319_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_320_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_321_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_108_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_324_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_325_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_278_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_326_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_110_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_280_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_327_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_328_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_329_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_111_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_330_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_331_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_286_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_332_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_112_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_333_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_334_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_335_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_336_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_113_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_32_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_33_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[5]_i_34_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[5]_i_35_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_12_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_276_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_325_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_278_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_326_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_120_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_330_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_331_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_286_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_349_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_121_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_350_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_289_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_290_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_291_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_122_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_296_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_355_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_298_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_356_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_125_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_304_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_357_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_358_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_359_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_126_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_308_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_360_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_310_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_361_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_127_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_37_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE_reg[5]_i_38_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE_reg[5]_i_39_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_13_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_366_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_367_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_278_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_368_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_130_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_280_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_369_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_328_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_370_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_131_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_330_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I2 => \p_0_out_inferred__0/SINE[5]_i_371_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I4 => \p_0_out_inferred__0/SINE[5]_i_372_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_132_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_333_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_373_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_335_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_336_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_133_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_374_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_375_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_376_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_377_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_134_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_380_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_381_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_382_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_383_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_136_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_384_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_385_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_386_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_387_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_137_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_390_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_391_n_0\,
      I2 => sel(7),
      I3 => \p_0_out_inferred__0/SINE[5]_i_392_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_393_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_139_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_41_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[5]_i_42_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE_reg[5]_i_43_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_14_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_396_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_397_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_398_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_399_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_141_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_400_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_401_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_402_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_403_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_142_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_404_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_405_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_406_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_407_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_143_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_45_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[5]_i_46_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[5]_i_47_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_15_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAA22222222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_276_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D4D4D4D6C6E7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_277_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_278_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8988835351555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_279_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89999999DDDDDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_280_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F4FAAAAAA8F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_281_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEBEBEBE55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_282_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88558C44CD4CDD88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_283_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DECE8888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_284_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32202228B775B575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_285_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA0001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_286_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8DADAFBFB7B7B2B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_287_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBBBBBF7F7F7F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_288_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0DDD44404040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_289_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB7666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_290_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F000F0FFFFFFC0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_291_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_492_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_493_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_494_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_495_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_292_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_496_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_497_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_498_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_499_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_293_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_500_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_501_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_502_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_503_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_294_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCBBBB3CCC8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_504_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_505_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_295_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBB22222020"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_296_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FFA0AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_297_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_298\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888CCCD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_298_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"858D85CC4C584C7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_299_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_300_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC04CC00F333F33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_301_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD98989888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_302_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7777773AAABABAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_303_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCC4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_304_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB005500FF554000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_305_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9DDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_306_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0ABFFFDD50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_307_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_308_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DBD1DBFBEBFBAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_309_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_310\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFF54AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_310_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"241414545050D0D1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_311_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDF0F082F00BA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_312_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E321A331B9B1B1B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_313_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C1C1C5C5D7C5D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_314_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE8E80717"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_315_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9998989A666A626A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_318_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B1B1B1B9B4BC94"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_319_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_96_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_97_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_98_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_99_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_32_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5AAAA5555FFBF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_320_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA00557F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_321_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C888BAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_324_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04060646DDDEDCDA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_325_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8988835353555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_326_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777773AAAAAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_327_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBFEEE55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_328_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A055B050F070F5A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_329_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F4F0FCC0C0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_330_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32202228B7F5B575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_331_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD7D7F78BABABBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_332_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEFAFAFFFFFDF5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_333_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D9D44404040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_334_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB76767666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_335_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222BFFEFEFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_336_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_514_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_515_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_516_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_517_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_337_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_380_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_518_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_382_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_519_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_338_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_520_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_521_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_502_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_522_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_339_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_102_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_103_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_104_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_105_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_34_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCBBBB3CCC8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_523_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_524_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_340_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_308_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_525_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_526_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_527_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_341_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_528_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_529_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_358_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_530_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_342_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_300_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_531_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_302_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_532_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_343_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_344\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_390_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \p_0_out_inferred__0/SINE[5]_i_298_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I4 => \p_0_out_inferred__0/SINE[5]_i_533_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_344_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_345\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_534_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \p_0_out_inferred__0/SINE[5]_i_535_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I4 => \p_0_out_inferred__0/SINE[5]_i_407_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_345_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_346\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_536_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I2 => \p_0_out_inferred__0/SINE[5]_i_537_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I4 => \p_0_out_inferred__0/SINE_reg[5]_i_538_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_346_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_539_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_397_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_540_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_541_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_347_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_542_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_543_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_544_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_545_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_348_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD7D7F38BABABBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_349_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_107_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_108_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE_reg[5]_i_109_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_35_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCFCFCFFFFFBF3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_350_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_514_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_493_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_516_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_546_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_351_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_547_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_497_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_548_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_519_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_352_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_500_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_549_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_502_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_503_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_353_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCBBBB3CCC8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_550_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_505_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_354_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5576FFFF8888AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_355_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"858D85CCCC4C4C7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_356_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB005500FF555000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_357_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999DDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_358_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0ABFFFDF50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_359_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_110_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_111_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_112_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_113_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_36_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D3D1DBDBEBFBAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_360_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24041454505050D1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_361_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_551_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_552_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_535_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_553_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_362_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_536_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_554_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_555_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_321_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_363_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_539_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_556_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_540_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_557_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_364_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_312_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_558_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_544_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_559_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_365_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8BAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_366_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04060446DDDCDCDE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_367_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2B3B39585858585"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_368_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777AAAAAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_369_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A055A050F050F5E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_370_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32222220B7F5B575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_371_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5F0B0EFF5F0F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_372_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02005500FF554000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_373_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC44CC6EEEEEEEBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_375_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_376_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050515F050505052"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_377_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75F5E5A55555575A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_380_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ECE4EEE4B6B6B7B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_381_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020015"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_382_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414144444444646"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_383_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777555DDDC4444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_384_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF050D15AD50B050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_385_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_386\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08882333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_386_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFAFADAFAFAFB0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[5]_i_387_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_308_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_564_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_526_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_565_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_388_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_528_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_566_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_358_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_567_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_389_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DCFFFF88DC0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \SINE[10]_i_58_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_533_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_391_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC07F7FCFC07070"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_570_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_571_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_392_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9D8FFFFD9D80000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_532_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_393_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3E3E3E3A3A2A2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_396_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14544444C6C6EEEB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_397_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A50585505150555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_398_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3910141414145444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_399_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_120_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_111_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_121_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_122_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_40_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9998989A6662666A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_400_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBB9381414"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_401_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6E7676799999D9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_402_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEBEB3BBBBBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_403_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330000330430CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_404_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55007F2A550262FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_405_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEFAFFF3B3D39BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_406_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F8F000F000F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_407_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_125_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_103_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_126_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_127_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_42_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_130_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_131_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_132_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_133_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_44_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_134_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_135_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_136_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_137_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_45_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_138_n_0\,
      I2 => \p_0_out_inferred__0/SINE[5]_i_139_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_46_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_142_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[5]_i_143_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_47_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775555DDD44444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_492_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9B81C1414141444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_493_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088888882333333B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_494_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBBBBBBBB8BC1C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_495_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD9D9D955565656"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_496_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ECECEEE4B6B6BBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_497_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_498\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0121"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_498_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14144444444646C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_499_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBBBBBB377777FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_500_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EF000FE08F0F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_501_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26262666A888A889"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_502_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAFFA0FFAAF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_503_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4CEC4EEEEEBEBEB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_504_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151C1C1C44444446"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_505_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017A877A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_506_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6465454515151515"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_507_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54444C44CE6EEEFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_508_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33323232EAEAEAEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_509_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414144444444446"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_510_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEFEFFF3BBD39BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_511_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444E4E4E436B437B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_512_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100046466262"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_513_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777555DDD44444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_514_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB9931C411441444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_515_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0C0C00C0F0F4F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_516_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBBBB9BBBBBB8C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[5]_i_517_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ECE4EEE4B6B6BFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_518_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14145444444446C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_519_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CFCF8F3F3F3FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_520_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FDA8F500551500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_521_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAFFA8FFAAFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_522_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC44CE6EEEEEEEBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_523_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030333F030303034"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_524_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00DFBBDD3BFABB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[5]_i_525_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF5554AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_526_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A15557550500000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_527_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FF000700"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_528_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8D8D8D44444040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_529_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BFFFF5F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_530_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA82AA00F551F55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_531_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D75777778AABABAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_532_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888C55DDC445CCC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_533_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEFEFFF3B3D39BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_535_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9998989A6662626A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_536_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBB939381414"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_537_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_539\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3332EEAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_539_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6465454511151515"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_540_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1914141414144444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_541_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F082F00BA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_542_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3A1E331BBB1B9B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_543_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C1C1C5C5D5C5D7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_544_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FAFAEAFAAFAFAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_545_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBBBB9BBBBB98C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[5]_i_546_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5E5A55555575A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_547_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010121"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_548_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDA8D500551500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_549_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC44CEEEEEEEEEBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_550_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_551\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0500524A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_551_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F307F7030FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_552_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14141444C4444446"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_553_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B1B1B1B9B4B894"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_554_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3CCCC3333FFCF33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_555_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15507050F05AFAEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_556_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000157FEE80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_557_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E321E331B9B1B1B1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_558_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_559\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE815"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_559_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0E0FFF0FFF0EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_560_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26262626A888A889"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_561_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1313131B194B414"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_562_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CFCFCF3F3F3FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_563_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00DFBBDD3BFEBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[5]_i_564_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A05557550504000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_565_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85848484C4D4D0D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_566_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BFBFF5F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__26_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_567_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFFA888AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_568_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBB22222220"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_569_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_570\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5755EA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_570_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_571\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4440777F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__26_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_571_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEEEEEA6BEBEBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_572_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F033F003F337"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[5]_i_573_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8CCCCFF00F3C0B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_574_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F373F3030A030A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__25_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_575_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_276_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_277_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_278_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_279_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_96_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_280_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_281_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_282_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_283_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_97_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_284_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_285_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_286_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_287_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_98_n_0\
    );
\p_0_out_inferred__0/SINE[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_288_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_289_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/SINE[5]_i_290_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/SINE[5]_i_291_n_0\,
      O => \p_0_out_inferred__0/SINE[5]_i_99_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_239_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_299_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_241_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_300_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_100_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_301_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_302_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_245_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_303_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_101_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000BBBBF0008888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_304_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_248_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_305_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_102_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_310_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_311_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_89_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_312_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_105_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_313_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_84_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_314_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_315_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_106_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_316_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_317_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_318_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_98_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_107_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_91_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_92_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_93_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_319_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_108_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_37_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[6]_i_38_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE_reg[6]_i_39_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_11_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_235_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_296_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_297_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_328_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_113_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_301_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_302_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_329_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_303_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_114_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000BBBBF0008888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_330_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_248_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_331_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_115_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_277_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_394_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_395_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_396_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_227_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_228\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_273_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[6]_i_397_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \p_0_out_inferred__0/SINE[6]_i_398_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_228_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_269_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_270_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_271_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_399_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_229_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_265_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_400_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_267_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_401_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_230_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_292_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_402_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_403_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_404_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_231_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_405_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_406_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_407_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_408_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_232_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_409_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_285_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_410_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_287_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_233_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_280_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_411_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_282_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_412_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_234_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFFF88888888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_235_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010000FFFFFFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_236_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888889"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_237_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9DDCB3B33333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_238_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_239_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC5555588888888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_240_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_241_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31311111CEEFEFEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_242_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00FF07FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_243_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9C9C9CBBBBBBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_244_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555EEEAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_245_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_246\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDDD8888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_246_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0B03307FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_247_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03300070CFCFCFCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_249_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC40CC00030303"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_250_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF0FFF0CFF3FB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/SINE[6]_i_251_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF7FFEEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_252_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_253_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2A0A2A0A8A0A8A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_254_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAA50504000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_255_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_256\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000577F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_256_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFD00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_257_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFA8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_258_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44454545BBBBBFBF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_259_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000011111555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_260_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555400FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_261_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7F0F3F0F7F1FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_262_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFABAAAC4C4C040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_263_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_264_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_265_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7773333388888202"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_266_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_267_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAAAA77777777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_268_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9DDDDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_269_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE11111110"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_270_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBBDDDDDDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_271_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A0A4A0F507050F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_272_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFF8FF00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_273_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C0C4C3F3F3F3F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_274_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999FFFFFFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_275_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECEEE30101000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_276_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_277\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_277_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3E3E33344444444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_278_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B035"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_279_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_83_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_84_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_85_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_86_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_28_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000000CC800003"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_281_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_282\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_282_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0F0F0F0F0F1F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_283_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA002AFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_284_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_285_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBBB55555554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_286_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_287_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555011100000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_288_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDFFFFF577EEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_289_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_87_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_88_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_89_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_90_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_29_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100AAAAAAFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_290_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAA2AAA8AAA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_291_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555F5F7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_293_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF33303070"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_294_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_295_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_296\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"100FFFF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_296_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8889"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_297_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9DDEB3B33331"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_298_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F033B333C0C0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_299_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_9_n_0\,
      I2 => sel(0),
      I3 => \p_0_out_inferred__0/SINE_reg[6]_i_10_n_0\,
      I4 => sel(1),
      I5 => \p_0_out_inferred__0/SINE[6]_i_11_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_91_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_92_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_93_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_94_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_30_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31111111EEEFEFEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_300_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF37"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_301_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB55FF00AAFFAAFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_302_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDDDDDDD88888888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_303_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333131314F5F7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_304_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B0B1B4B4B4B4BCA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_305_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_413_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_414_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_415_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_416_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_306_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_257_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_417_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_418_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_419_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_307_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_253_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_420_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_421_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_422_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_308_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_423_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_424_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_425_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_426_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_309_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_95_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_96_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_97_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_98_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_31_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_423_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_424_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_425_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_427_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_310_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_253_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_254_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_421_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_428_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_311_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_261_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_262_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_415_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_264_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_312_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_235_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_236_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_297_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_238_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_313_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_243_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_244_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_245_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_303_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_314_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000BBBBF0008888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_247_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_248_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_429_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_315_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_280_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_430_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_282_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_431_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_316_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_409_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_285_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_286_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_287_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_317_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_405_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_432_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_407_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_291_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_318_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_277_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_433_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_395_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_396_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_319_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_99_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_100_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_101_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_102_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_32_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_320\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_434_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[6]_i_278_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \p_0_out_inferred__0/SINE[6]_i_279_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_320_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_435_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_274_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_275_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_276_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_321_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_269_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_436_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_271_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_437_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_322_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_265_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_438_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_267_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_268_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_323_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_292_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_293_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_439_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_258_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_324_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_288_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_289_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_440_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_441_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_325_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_284_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_442_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_286_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_287_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_326_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_280_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_443_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_282_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_283_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_327_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5B5F5F2AF0F0F0D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_328_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_329\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA55EAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_329_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"313131314F5FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_330_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B0B0B4B4BCB4BCA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_331_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_413_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_444_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_445_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_416_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_332_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_446_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_285_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_447_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_419_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_333_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_253_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_448_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_449_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_422_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_334_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_423_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_424_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_450_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_451_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_335_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_113_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_100_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[6]_i_114_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_115_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_38_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF000FF0F000F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_394_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_395_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3222222277777777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_396_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_397\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32227777"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_397_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F50AF55AAAEFAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_398_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_399\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6263444C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_399_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7773333388888082"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_400_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999EBFBFBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_401_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005557777F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_402_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_403\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF5444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_403_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF80FE80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_404_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AABF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_405_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DFFFF577EEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_406_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004AAABABAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_407_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAA8A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_408_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA02AA02FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_409_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB55555554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_410_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C080000CCC00003"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_411_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111D5D55555557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_412_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_413\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5540FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_413_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7F0F3F0F7F3FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_414_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABABAAAC4C4C040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_415_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_416_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_417\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_417_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_418\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50AF55BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_418_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001115555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_419_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0A8A00AAA0AA05"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_420_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABABA44404040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_421_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_422_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222AAE22222222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_423_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011155555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_424_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACBCBCFCFDFCFDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_425_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_426\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_426_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFCFCFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_427_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777F7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_428_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05501070AFAFAFAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_429_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C080000CC800003"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_430_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005F0F0F0F0F0F1F"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_431_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5FFFFF577EEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_432_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3E3E37344444444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_433_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA62222222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_434_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFB3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_435_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_436\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE1110"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_436_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62636323444C4C4C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_437_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62206021CCCECCCE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_438_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF5444444C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_439_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_440\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010AAAF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_440_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAA2AAA8A8A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_441_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_442_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20200000A8A00111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_443_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555FDF57566EEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_444_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABABAAAC4C44040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_445_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011FFFD00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_446_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500AAFF5555BFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_447_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8C0800CCCC8003"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_448_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABABA40404040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_449_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACBCBCFCFDDCFDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_450_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFAFAEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_451_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_26_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_27_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[6]_i_28_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[6]_i_29_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_8_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_235_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_236_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_237_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_238_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_83_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_239_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_240_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_241_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_242_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_84_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_243_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_244_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_245_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_246_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_85_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000BBBBF0008888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_247_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \SINE[6]_i_248_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_249_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_86_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_250_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \p_0_out_inferred__0/SINE[6]_i_251_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[6]_i_252_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_87_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_253_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_254_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_255_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_256_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_88_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_257_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_258_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_259_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_260_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_89_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_30_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_31_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[6]_i_32_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE_reg[6]_i_33_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_9_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_261_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_262_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_263_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_264_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_90_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_265_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_266_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_267_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_268_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_91_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_269_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_270_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_271_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_272_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_92_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_273_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_274_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_275_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_276_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_93_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_277_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[6]_i_278_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \p_0_out_inferred__0/SINE[6]_i_279_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_94_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_280_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_281_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_282_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_283_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_95_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_284_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_285_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_286_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_287_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_96_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_288_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_289_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_290_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_291_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_97_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_292_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_293_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_294_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_295_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_98_n_0\
    );
\p_0_out_inferred__0/SINE[6]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_235_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_296_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/SINE[6]_i_297_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[6]_i_298_n_0\,
      O => \p_0_out_inferred__0/SINE[6]_i_99_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_34_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_35_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[7]_i_36_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[7]_i_37_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_10_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_241_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_243_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_227_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_244_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_100_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00F0BFC03F0FC"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_101_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_207_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_208_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_245_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_102_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \SINE[7]_i_246_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_211_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_103_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_212_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_247_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_248_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_249_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_104_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_250_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_251_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_252_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_105_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_217_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_253_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_254_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_255_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_106_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_256_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_257_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_107_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_258_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_259_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_227_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_260_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_108_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_261_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_227_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_262_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_109_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_34_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_38_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[7]_i_39_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[7]_i_40_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_11_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_263_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_264_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_265_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_110_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_266_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_232_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_267_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_111_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_235_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_268_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_237_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_112_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CFFBBBB0FFF8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_269_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_113_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_207_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_208_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_270_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_114_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_212_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_271_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_214_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_249_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_115_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_217_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_218_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_254_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_220_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_116_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_223_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_224_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_227_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_260_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_117_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_226_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_227_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_262_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_118_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_263_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_264_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_265_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_272_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_119_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000BBBBF0008888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_233_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_232_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_273_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_120_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_110_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_111_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_274_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_113_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_121_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_107_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_108_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_275_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_122_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_276_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_103_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_277_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_278_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_123_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_279_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_280_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_100_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_101_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_124_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00F07FC03F0FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_203_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD11FE00FFFF88FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_204_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_297_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_240_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_298_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_205_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_299_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_300_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_301_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_302_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_206_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2F7F7F7F6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_207_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_208_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01335555AAAAAAA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_209_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5C8181"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_211_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AABF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_212_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC00000015FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_213_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222622232323"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_214_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015555FEAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_215_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF55FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_216_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22222666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_217_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_218_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555AAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_219_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444055550000AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_220_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF1115AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_221_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222ECCDCDCD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_222_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFF8FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_223_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_224_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD8888FEEE3333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_225_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3F3C30C8C0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_226_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_227_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE00F0F0000F0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_228_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0CFF3C8C0FFF3C"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_229_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_230\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1C1808"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_230_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_231_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_232_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_233_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554CCCC89991111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_234_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFD00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_235_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667676733333737"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_236_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010101EEEEEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_237_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFFFE880000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_238_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555D555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_239_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_240_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0C3C3C7CFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_242_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF0000FF00FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_243_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000FFFF00FF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_244_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0F0FF0F0F0E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_245_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D400000017FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_247_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA01AA00AA00FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_248_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_249_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_251_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AAFFFDFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_252_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF000FFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_253_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_254\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_254_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444055570000AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_255_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888DDDDABBBEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_256_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222CCCDCDCD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_257_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_258_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFAAAAFFFF5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_259_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_260_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD92A28222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_261_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE855550000AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_262_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF77355555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_263_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010111EEEEEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_264_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1C1C1818180808"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_265_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D5D80808081"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_266_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAA15555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_267_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_268\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A0F5F1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_268_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFFFAA00000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_269_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003F0F0FF0F0F0E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_270_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC00000017FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_271_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_272_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEAAAA15555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_273_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_274\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_303_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_304_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_237_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_274_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_275\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_305_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_227_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_306_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_275_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_307_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_308_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_208_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_245_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_276_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_212_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_247_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_309_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_249_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_277_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_250_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_251_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_310_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_278_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F80BFBF8FB3808"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_311_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_279_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_239_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_240_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_241_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_312_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_280_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_297_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D8D8D8CBEBEBEFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_298_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_299_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_9_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_10_n_0\,
      I2 => sel(0),
      I3 => \p_0_out_inferred__0/SINE[7]_i_11_n_0\,
      I4 => sel(1),
      I5 => \p_0_out_inferred__0/SINE_reg[7]_i_12_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000000001FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_300_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_301_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555532222222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_302_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000000FD00FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_303_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA00FF55FF15FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_304_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD92228222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_305_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC855550000AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_306_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_307\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_307_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFEFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_308_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_309\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A1A0A0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__27_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_309_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_86_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_87_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_88_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_89_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_31_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFDFFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_310_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCD11131113"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_311_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33323232666E6E6E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_312_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_90_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_91_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_92_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_93_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_32_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_94_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_95_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_96_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_97_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_33_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_98_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_99_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_100_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_101_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_34_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_102_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_103_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_104_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_105_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_35_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_107_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_108_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_109_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_36_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_110_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_111_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_112_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_113_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_37_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_114_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_87_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_115_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_105_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_38_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_116_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_91_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_117_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_118_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_39_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_119_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_120_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[7]_i_96_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_97_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_40_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_207_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_208_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_209_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_86_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \SINE[7]_i_210_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_211_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_87_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_212_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_213_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_214_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_88_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F70FFFF7F700000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_215_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_216_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_89_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[7]_i_30_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_31_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[7]_i_32_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[7]_i_33_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_9_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_217_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_218_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_219_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_220_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_90_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFBBBBF0FF8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_221_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_222_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_91_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_223_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_224_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_225_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_92_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_226_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_227_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_228_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_93_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_229_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[7]_i_230_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I4 => \p_0_out_inferred__0/SINE[7]_i_231_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_94_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_232_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_233_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_234_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_95_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_235_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[7]_i_236_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_237_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_96_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CFFBBBB0FFF8888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_238_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_97_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF00FF3F0FB300C"
    )
        port map (
      I0 => \SINE[12]_i_22_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_98_n_0\
    );
\p_0_out_inferred__0/SINE[7]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_239_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_240_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \SINE[7]_i_241_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__13_n_0\,
      I5 => \p_0_out_inferred__0/SINE[7]_i_242_n_0\,
      O => \p_0_out_inferred__0/SINE[7]_i_99_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_162_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_178_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_100_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_285_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_179_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_164_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_101_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0BBBBFFF08888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_180_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[8]_i_128_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_168_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_102_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FF00F00FF0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_103_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_181_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_182_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_183_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_104_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_184_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_170_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_171_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_105_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_172_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_185_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_174_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_106_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_159_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_160_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \p_0_out_inferred__0/SINE[8]_i_186_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_107_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_172_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_187_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_174_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_108_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F7777C03F2222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_192_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_111_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_159_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_193_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \p_0_out_inferred__0/SINE[8]_i_177_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_112_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_285_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_194_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_164_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_113_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_195_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_182_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_183_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_114_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_170_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_184_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_196_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_115_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_30_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_31_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[8]_i_32_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[8]_i_33_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_12_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_34_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_35_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[8]_i_36_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[8]_i_37_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_13_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_34_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_38_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[8]_i_32_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[8]_i_39_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_14_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[8]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_41_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[8]_i_42_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[8]_i_43_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_15_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554BBBBB9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_157_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FF0F00000FFFF"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_158_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00005444FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_159_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFFF00800000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_160_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB55FFFFAA500000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_161_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE5555FFFF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_162_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_163_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"49"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_164_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA01"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_165_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0100FF0000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_166_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBCCCCCDDDBBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_167_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555599999888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_168_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8D8D82F2F2F2E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_169_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_170_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDDDDDDD22222222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_171_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_172_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA5500FFFF4000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_173_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_174_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0015FFFFFF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_175_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0B550500A0AFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_176_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAE55545454"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_177_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_178_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA01"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_179_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAABBBF5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_180_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBBBBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_181_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_182_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80000000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_183_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC33333332"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_184_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEF44444040"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_185_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAA55555500"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_186_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA50FF40"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_187_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF07F00FF3F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_188_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_189\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DEF0C3CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_189_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFF00FE11CCFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \SINE[9]_i_87_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_190_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00CFFC0F80F"
    )
        port map (
      I0 => \SINE[10]_i_69_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_191_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0133AAAA0000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_192_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFF00800000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_193_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_194\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_194_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_195\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82825F4F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_195_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D3D3D38E8E8E8E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_196_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_80_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_81_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_83_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_30_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_84_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_85_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_86_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_87_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_31_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_88_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_89_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_90_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_91_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_32_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_92_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_93_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_94_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_33_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_96_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_81_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_83_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_34_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_97_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_98_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_99_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_100_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_35_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_101_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_102_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_103_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_91_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_36_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_104_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_105_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_106_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_37_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_84_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_85_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_107_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_100_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_38_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_92_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_93_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_108_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_39_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_111_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_98_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_112_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_100_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_41_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_113_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_102_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_103_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_91_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_42_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_114_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_115_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[8]_i_106_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_95_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_43_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FBF808FBC8F80B"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_157_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_80_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFF00FE11CCFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \SINE[11]_i_44_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_81_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFCFF00F00FF0F0"
    )
        port map (
      I0 => \SINE[10]_i_58_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_82_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF0BF00FF3F0"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_83_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F7777C03F2222"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_158_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_84_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F00F0B000FFFC"
    )
        port map (
      I0 => \SINE[12]_i_23_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_85_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_159_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_160_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_161_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_86_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88FCBB30BB3088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_162_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_163_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_87_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_285_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_164_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \p_0_out_inferred__0/SINE[8]_i_165_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_166_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_88_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_167_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \SINE[8]_i_128_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_168_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_89_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FF00F00FF0F0"
    )
        port map (
      I0 => \SINE[12]_i_24_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_90_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF0FF00FFBF0"
    )
        port map (
      I0 => \SINE[9]_i_95_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__29_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_91_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03300C80F00FFFF"
    )
        port map (
      I0 => \SINE[12]_i_24_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_92_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_169_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_170_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_171_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_93_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_172_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[8]_i_173_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[8]_i_174_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_94_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF88FFBB00BB0088"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_175_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_95_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00CFFC0F80F"
    )
        port map (
      I0 => \SINE[9]_i_87_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__22_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_96_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"903FFFFF903F0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \p_0_out_inferred__0/SINE[8]_i_176_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_97_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F00F0B000FFFC"
    )
        port map (
      I0 => \SINE[12]_i_22_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_98_n_0\
    );
\p_0_out_inferred__0/SINE[8]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_159_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_160_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \p_0_out_inferred__0/SINE[8]_i_177_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[8]_i_99_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_28_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[9]_i_29_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[9]_i_30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_10_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CC3C33130FCFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \SINE[9]_i_95_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_104_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F0F0FFFFE0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \SINE[10]_i_69_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_105_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300F77DD300F2288"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[9]_i_128_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_106_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_129_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[9]_i_113_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I4 => \p_0_out_inferred__0/SINE[9]_i_114_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_107_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECFFCFF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_108_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF8F0FFFC00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__31_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_109_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_31_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[9]_i_26_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[9]_i_27_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_11_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700F0FF0F0F0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_110_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFA8FFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_112_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554AAAA0000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_113_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_114_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF94"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I3 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_115_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_116_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000001FFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[18]_rep__22_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_117_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_118_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAAAAFFEA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_119_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEB8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_120_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_121_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9998989866666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_122_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1A05055050FAFA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_123_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBBFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__33_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_124_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE0F00F000FFFF0"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_125_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56465555AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__33_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[18]_rep__34_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_128_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AA545FA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__32_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_129_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_60_n_0\,
      I1 => sel(8),
      I2 => \p_0_out_inferred__0/SINE[9]_i_61_n_0\,
      I3 => sel(7),
      I4 => \p_0_out_inferred__0/SINE[9]_i_62_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_24_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_63_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_64_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[9]_i_65_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[9]_i_66_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_25_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_67_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[9]_i_68_n_0\,
      I3 => sel(8),
      I4 => \p_0_out_inferred__0/SINE[9]_i_69_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_26_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_70_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_71_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[9]_i_72_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[9]_i_73_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_27_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_74_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_75_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[9]_i_65_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[9]_i_66_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_28_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_76_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[9]_i_77_n_0\,
      I3 => sel(8),
      I4 => \p_0_out_inferred__0/SINE[9]_i_69_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_29_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE_reg[9]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_9_n_0\,
      I2 => sel(0),
      I3 => \p_0_out_inferred__0/SINE[9]_i_10_n_0\,
      I4 => sel(1),
      I5 => \p_0_out_inferred__0/SINE[9]_i_11_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_3_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_70_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_71_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[9]_i_78_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[9]_i_73_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_30_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_63_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_64_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[9]_i_79_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[9]_i_66_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_31_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_70_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_104_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[9]_i_78_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[9]_i_73_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_56_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_105_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[9]_i_77_n_0\,
      I3 => sel(8),
      I4 => \p_0_out_inferred__0/SINE[9]_i_69_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_57_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_75_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/SINE[9]_i_107_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/SINE[9]_i_66_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_58_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_60_n_0\,
      I1 => sel(8),
      I2 => \p_0_out_inferred__0/SINE[9]_i_108_n_0\,
      I3 => sel(7),
      I4 => \p_0_out_inferred__0/SINE[9]_i_109_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_59_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F5FFF0F1FFA0"
    )
        port map (
      I0 => sel(7),
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_60_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0FFFFF0FFFF00"
    )
        port map (
      I0 => \SINE[10]_i_69_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_61_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF8F0FFFC00"
    )
        port map (
      I0 => \SINE[12]_i_24_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_62_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300F77DD300F2288"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[9]_i_110_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_63_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00F00B00FFFF0"
    )
        port map (
      I0 => \SINE[12]_i_23_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_64_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_111_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_112_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[9]_i_113_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[9]_i_114_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_65_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30DC03FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_66_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_115_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \p_0_out_inferred__0/SINE[9]_i_116_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[9]_i_117_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_67_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFF0FBFF00"
    )
        port map (
      I0 => \SINE[9]_i_95_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_68_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_118_n_0\,
      I1 => sel(7),
      I2 => \p_0_out_inferred__0/SINE[9]_i_119_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[9]_i_120_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_69_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E3003FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_70_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CC3C33130FCFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \SINE[10]_i_63_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_71_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_111_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_114_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[9]_i_121_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[9]_i_122_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_72_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00FBF0000FFFF0"
    )
        port map (
      I0 => \SINE[12]_i_23_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_73_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B74FFFF0B740000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \p_0_out_inferred__0/SINE[9]_i_123_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_74_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00F00B00FFFF0"
    )
        port map (
      I0 => \SINE[12]_i_22_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__31_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_75_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F0F0FFFFE0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \SINE[9]_i_87_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      I5 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_76_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFF0FBFF00"
    )
        port map (
      I0 => \SINE[11]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[27]_rep__20_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[25]_rep__30_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_77_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_111_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_114_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \p_0_out_inferred__0/SINE[9]_i_124_n_0\,
      I4 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I5 => \p_0_out_inferred__0/SINE[9]_i_122_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_78_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[9]_i_111_n_0\,
      I1 => \ACCUMULATOR_reg[29]_rep__11_n_0\,
      I2 => \p_0_out_inferred__0/SINE[9]_i_112_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I4 => \p_0_out_inferred__0/SINE[9]_i_125_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_79_n_0\
    );
\p_0_out_inferred__0/SINE[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_25_n_0\,
      I2 => sel(5),
      I3 => \p_0_out_inferred__0/SINE[9]_i_26_n_0\,
      I4 => sel(12),
      I5 => \p_0_out_inferred__0/SINE[9]_i_27_n_0\,
      O => \p_0_out_inferred__0/SINE[9]_i_9_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_25_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_10_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_26_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_27_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_11_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_316_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_317_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_124_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_318_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_319_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_125_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_320_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_321_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_126_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_322_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_323_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_127_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_324_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_325_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_128_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_326_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_327_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_129_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_328_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_329_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_130_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_330_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_331_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_131_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_332_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_333_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_132_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_334_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_335_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_133_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_134\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_336_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_337_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_134_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_135\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_338_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_339_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_135_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_340_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_341_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_136_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_342_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_343_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_137_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_344_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_345_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_138_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_346_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_347_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_139_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_348_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_349_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_140_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_350_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_351_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_141_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_352_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_353_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_142_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_354_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_355_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_143_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_144\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_356_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_357_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_144_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_358_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_359_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_145_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_146\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_360_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_361_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_146_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_147\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_362_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_363_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_147_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_364_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_365_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_148_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_366_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_367_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_149_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_150\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_368_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_369_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_150_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_151\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_370_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_371_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_151_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_152\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_372_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_373_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_152_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_374_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_375_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_153_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_376_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_377_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_154_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_378_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_379_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_155_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_156\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_380_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_381_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_156_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_157\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_382_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_383_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_157_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_158\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_384_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_385_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_158_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_386_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_387_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_159_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_388_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_389_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_160_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_390_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_391_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_161_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_162\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_392_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_393_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_162_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_163\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_394_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_395_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_163_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_396_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_397_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_164_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_398_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_399_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_165_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_166\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_400_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_401_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_166_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_167\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_402_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_403_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_167_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_168\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_404_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_405_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_168_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_169\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_406_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_407_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_169_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_170\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_408_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_409_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_170_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_171\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_410_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_411_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_171_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_172\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_412_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_413_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_172_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_173\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_414_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_415_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_173_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_174\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_416_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_417_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_174_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_175\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_418_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_419_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_175_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_176\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_420_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_421_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_176_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_177\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_422_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_423_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_177_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_178\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_424_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_425_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_178_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_179\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_426_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_427_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_179_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_180\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_428_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_429_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_180_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_181\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_430_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_431_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_181_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_182\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_432_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_433_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_182_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_183\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_434_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_435_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_183_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_184\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_436_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_437_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_184_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_185\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_438_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_439_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_185_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_186\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_440_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_441_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_186_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_187\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_442_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_443_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_187_n_0\,
      S => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_45_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_20_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_46_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_47_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_21_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_48_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_49_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_22_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_51_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_23_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_52_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_53_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_24_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_54_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_55_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_25_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_57_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_26_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_58_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_59_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_27_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_700_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_701_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_316_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_702_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_703_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_317_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_704_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_705_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_318_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_706_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_707_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_319_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_708_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_709_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_320_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_710_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_711_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_321_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_712_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_713_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_322_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_714_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_715_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_323_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_716_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_717_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_324_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_718_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_719_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_325_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_720_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_721_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_326_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_722_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_723_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_327_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_724_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_725_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_328_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_726_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_727_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_329_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_728_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_729_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_330_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_730_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_731_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_331_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_732_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_733_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_332_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_734_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_735_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_333_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_736_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_737_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_334_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_738_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_739_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_335_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_740_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_741_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_336_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_337\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_742_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_743_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_337_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_338\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_744_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_745_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_338_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_746_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_747_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_339_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_340\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_748_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_749_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_340_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_750_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_751_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_341_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_752_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_753_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_342_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_343\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_754_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_755_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_343_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_344\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_756_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_757_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_344_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_758_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_759_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_345_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_760_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_761_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_346_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_762_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_763_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_347_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_764_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_765_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_348_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_349\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_766_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_767_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_349_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_768_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_769_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_350_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_770_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_771_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_351_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_772_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_773_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_352_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_353\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_774_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_775_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_353_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_776_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_777_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_354_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_778_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_779_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_355_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_780_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_781_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_356_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_782_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_783_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_357_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_784_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_785_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_358_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_786_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_787_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_359_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_360\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_788_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_789_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_360_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_790_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_791_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_361_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_362\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_792_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_793_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_362_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_363\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_794_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_795_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_363_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_364\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_796_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_797_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_364_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_365\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_798_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_799_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_365_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_366\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_800_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_801_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_366_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_367\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_802_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_803_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_367_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_368\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_804_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_805_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_368_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_369\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_806_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_807_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_369_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_370\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_808_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_809_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_370_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_371\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_810_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_811_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_371_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_372\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_812_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_813_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_372_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_373\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_814_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_815_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_373_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_374\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_816_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_817_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_374_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_375\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_818_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_819_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_375_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_376\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_820_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_821_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_376_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_377\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_822_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_823_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_377_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_378\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_824_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_825_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_378_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_379\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_826_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_827_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_379_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_380\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_828_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_829_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_380_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_381\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_830_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_831_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_381_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_382\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_832_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_833_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_382_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_383\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_834_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_835_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_383_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_384\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_836_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_837_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_384_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_385\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_838_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_839_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_385_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_386\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_840_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_841_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_386_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_387\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_842_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_843_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_387_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_388\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_844_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_845_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_388_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_389\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_846_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_847_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_389_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_390\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_848_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_849_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_390_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_391\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_850_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_851_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_391_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_392\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_852_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_853_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_392_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_393\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_854_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_855_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_393_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_394\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_856_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_857_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_394_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_395\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_858_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_859_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_395_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_396\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_860_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_861_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_396_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_397\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_862_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_863_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_397_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_398\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_864_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_865_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_398_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_399\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_866_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_867_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_399_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_400\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_868_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_869_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_400_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_401\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_870_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_871_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_401_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_402\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_872_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_873_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_402_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_403\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_874_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_875_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_403_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_404\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_876_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_877_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_404_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_405\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_878_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_879_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_405_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_406\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_880_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_881_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_406_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_407\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_882_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_883_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_407_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_408\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_884_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_885_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_408_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_409\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_886_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_887_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_409_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_410\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_888_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_889_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_410_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_411\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_890_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_891_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_411_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_412\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_892_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_893_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_412_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_413\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_894_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_895_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_413_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_414\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_896_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_897_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_414_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_415\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_898_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_899_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_415_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_416\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_900_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_901_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_416_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_417\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_902_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_903_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_417_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_418\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_904_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_905_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_418_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_419\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_906_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_907_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_419_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_420\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_908_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_909_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_420_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_421\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_910_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_911_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_421_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_422\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_912_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_913_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_422_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_423\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_914_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_915_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_423_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_424\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_916_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_917_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_424_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_425\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_918_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_919_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_425_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_426\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_920_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_921_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_426_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_427\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_922_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_923_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_427_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_428\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_924_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_925_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_428_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_429\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_926_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_927_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_429_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_430\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_928_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_929_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_430_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_431\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_930_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_931_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_431_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_432\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_932_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_933_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_432_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_433\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_934_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_935_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_433_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_434\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_936_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_937_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_434_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_435\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_938_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_939_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_435_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_436\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_940_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_941_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_436_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_437\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_942_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_943_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_437_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_438\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_944_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_945_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_438_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_439\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_946_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_947_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_439_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_440\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_948_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_949_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_440_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_441\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_950_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_951_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_441_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_442\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_952_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_953_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_442_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_443\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[0]_i_954_n_0\,
      I1 => \p_0_out_inferred__0/SINE[0]_i_955_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_443_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_21_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_8_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[0]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[0]_i_23_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[0]_i_9_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[11]_i_29_n_0\,
      I1 => \p_0_out_inferred__0/SINE[11]_i_30_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[11]_i_10_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[11]_i_23_n_0\,
      I1 => \p_0_out_inferred__0/SINE[11]_i_24_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[11]_i_8_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_25_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_10_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_26_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_27_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_11_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_316_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_317_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_124_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_318_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_319_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_125_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_320_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_321_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_126_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_322_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_323_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_127_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_324_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_325_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_128_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_326_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_327_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_129_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_328_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_329_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_130_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_330_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_331_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_131_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_332_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_333_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_132_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_334_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_335_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_133_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_134\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_336_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_337_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_134_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_135\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_338_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_339_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_135_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_340_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_341_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_136_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_342_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_343_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_137_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_344_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_345_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_138_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_346_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_347_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_139_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_348_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_349_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_140_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_350_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_351_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_141_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_352_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_353_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_142_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_354_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_355_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_143_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_144\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_356_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_357_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_144_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_358_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_359_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_145_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_146\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_360_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_361_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_146_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_147\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_362_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_363_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_147_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_364_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_365_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_148_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_366_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_367_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_149_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_150\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_368_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_369_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_150_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_151\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_370_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_371_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_151_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_152\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_372_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_373_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_152_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_374_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_375_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_153_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_376_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_377_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_154_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_378_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_379_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_155_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_156\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_380_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_381_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_156_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_157\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_382_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_383_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_157_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_158\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_384_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_385_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_158_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_386_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_387_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_159_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_388_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_389_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_160_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_390_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_391_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_161_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_162\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_392_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_393_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_162_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_163\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_394_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_395_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_163_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_396_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_397_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_164_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_398_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_399_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_165_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_166\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_400_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_401_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_166_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_167\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_402_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_403_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_167_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_168\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_404_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_405_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_168_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_169\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_406_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_407_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_169_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_170\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_408_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_409_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_170_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_171\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_410_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_411_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_171_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_172\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_412_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_413_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_172_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_173\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_414_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_415_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_173_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_174\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_416_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_417_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_174_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_175\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_418_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_419_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_175_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_176\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_420_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_421_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_176_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_177\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_422_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_423_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_177_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_178\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_424_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_425_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_178_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_179\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_426_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_427_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_179_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_180\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_428_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_429_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_180_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_181\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_430_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_431_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_181_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_182\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_432_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_433_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_182_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_183\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_434_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_435_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_183_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_184\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_436_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_437_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_184_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_185\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_438_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_439_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_185_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_186\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_440_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_441_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_186_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_187\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_442_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_443_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_187_n_0\,
      S => sel(6)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_45_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_20_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_46_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_47_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_21_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_48_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_49_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_22_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_51_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_23_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_52_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_53_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_24_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_54_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_55_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_25_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_57_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_26_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_58_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_59_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_27_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_700_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_701_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_316_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_702_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_703_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_317_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_704_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_705_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_318_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_706_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_707_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_319_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_708_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_709_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_320_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_710_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_711_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_321_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_712_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_713_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_322_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_714_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_715_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_323_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_716_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_717_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_324_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_718_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_719_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_325_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_720_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_721_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_326_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_722_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_723_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_327_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_724_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_725_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_328_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_726_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_727_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_329_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_728_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_729_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_330_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_730_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_731_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_331_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_732_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_733_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_332_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_734_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_735_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_333_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_736_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_737_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_334_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_738_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_739_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_335_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_740_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_741_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_336_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_337\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_742_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_743_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_337_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_338\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_744_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_745_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_338_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_746_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_747_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_339_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_340\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_748_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_749_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_340_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_750_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_751_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_341_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_752_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_753_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_342_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_343\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_754_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_755_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_343_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_344\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_756_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_757_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_344_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_758_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_759_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_345_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_760_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_761_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_346_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_762_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_763_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_347_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_764_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_765_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_348_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_349\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_766_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_767_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_349_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_768_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_769_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_350_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_770_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_771_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_351_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_772_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_773_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_352_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_353\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_774_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_775_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_353_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_776_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_777_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_354_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_778_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_779_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_355_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_780_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_781_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_356_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_782_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_783_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_357_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_784_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_785_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_358_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_786_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_787_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_359_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_360\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_788_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_789_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_360_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_790_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_791_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_361_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_362\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_792_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_793_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_362_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_363\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_794_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_795_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_363_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_364\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_796_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_797_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_364_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_365\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_798_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_799_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_365_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_366\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_800_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_801_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_366_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_367\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_802_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_803_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_367_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_368\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_804_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_805_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_368_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_369\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_806_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_807_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_369_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_370\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_808_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_809_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_370_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_371\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_810_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_811_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_371_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_372\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_812_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_813_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_372_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_373\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_814_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_815_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_373_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_374\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_816_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_817_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_374_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_375\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_818_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_819_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_375_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_376\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_820_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_821_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_376_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_377\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_822_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_823_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_377_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_378\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_824_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_825_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_378_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_379\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_826_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_827_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_379_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_380\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_828_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_829_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_380_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_381\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_830_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_831_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_381_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_382\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_832_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_833_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_382_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_383\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_834_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_835_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_383_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_384\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_836_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_837_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_384_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_385\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_838_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_839_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_385_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_386\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_840_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_841_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_386_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_387\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_842_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_843_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_387_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_388\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_844_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_845_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_388_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_389\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_846_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_847_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_389_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_390\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_848_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_849_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_390_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_391\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_850_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_851_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_391_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_392\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_852_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_853_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_392_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_393\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_854_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_855_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_393_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_394\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_856_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_857_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_394_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_395\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_858_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_859_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_395_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_396\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_860_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_861_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_396_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_397\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_862_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_863_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_397_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_398\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_864_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_865_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_398_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_399\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_866_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_867_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_399_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_400\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_868_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_869_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_400_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_401\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_870_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_871_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_401_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_402\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_872_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_873_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_402_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_403\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_874_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_875_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_403_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_404\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_876_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_877_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_404_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_405\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_878_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_879_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_405_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_406\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_880_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_881_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_406_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_407\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_882_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_883_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_407_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_408\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_884_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_885_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_408_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_409\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_886_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_887_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_409_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_410\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_888_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_889_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_410_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_411\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_890_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_891_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_411_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_412\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_892_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_893_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_412_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_413\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_894_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_895_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_413_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_414\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_896_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_897_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_414_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_415\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_898_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_899_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_415_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_416\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_900_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_901_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_416_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_417\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_902_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_903_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_417_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_418\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_904_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_905_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_418_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_419\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_906_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_907_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_419_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_420\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_908_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_909_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_420_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_421\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_910_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_911_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_421_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_422\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_912_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_913_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_422_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_423\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_914_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_915_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_423_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_424\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_916_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_917_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_424_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_425\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_918_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_919_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_425_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_426\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_920_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_921_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_426_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_427\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_922_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_923_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_427_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_428\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_924_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_925_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_428_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_429\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_926_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_927_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_429_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_430\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_928_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_929_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_430_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_431\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_930_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_931_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_431_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_432\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_932_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_933_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_432_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_433\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_934_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_935_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_433_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_434\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_936_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_937_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_434_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_435\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_938_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_939_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_435_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_436\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_940_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_941_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_436_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_437\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_942_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_943_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_437_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_438\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_944_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_945_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_438_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_439\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_946_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_947_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_439_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_440\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_948_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_949_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_440_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_441\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_950_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_951_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_441_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_442\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_952_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_953_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_442_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_443\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[1]_i_954_n_0\,
      I1 => \p_0_out_inferred__0/SINE[1]_i_955_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_443_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_21_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_8_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[1]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[1]_i_23_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[1]_i_9_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_25_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_10_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_26_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_27_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_11_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_319_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_320_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_124_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_321_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_322_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_125_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_323_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_324_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_126_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_325_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_326_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_127_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_327_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_328_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_128_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_329_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_330_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_129_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_331_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_332_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_130_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_333_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_334_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_131_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_335_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_336_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_132_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_337_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_338_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_133_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_134\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_339_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_340_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_134_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_135\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_341_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_342_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_135_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_343_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_344_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_136_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_345_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_346_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_137_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_347_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_348_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_138_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_349_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_350_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_139_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_351_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_352_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_140_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_353_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_354_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_141_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_355_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_356_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_142_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_143\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_357_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_358_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_143_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_144\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_359_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_360_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_144_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_361_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_362_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_145_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_147\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_367_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_368_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_147_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_369_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_370_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_148_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_371_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_372_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_149_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_150\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_373_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_374_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_150_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_151\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_375_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_376_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_151_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_152\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_377_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_378_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_152_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_379_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_380_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_153_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_381_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_382_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_154_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_383_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_384_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_155_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_156\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_385_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_386_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_156_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_157\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_387_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_388_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_157_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_158\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_389_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_390_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_158_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_159\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_391_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_392_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_159_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_393_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_394_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_160_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_395_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_396_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_161_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_163\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_400_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_401_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_163_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_402_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_403_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_164_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_404_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_405_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_165_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_166\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_406_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_407_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_166_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_167\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_408_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_409_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_167_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_168\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_410_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_411_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_168_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_169\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_412_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_413_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_169_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_170\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_414_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_415_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_170_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_171\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_416_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_417_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_171_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_172\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_418_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_419_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_172_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_173\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_420_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_421_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_173_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_174\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_422_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_423_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_174_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_175\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_424_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_425_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_175_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_176\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_426_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_427_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_176_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_177\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_428_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_429_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_177_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_178\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_430_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_431_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_178_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_179\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_432_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_433_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_179_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_180\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_434_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_435_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_180_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_181\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_436_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_437_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_181_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_182\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_438_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_439_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_182_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_183\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_440_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_441_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_183_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_184\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_442_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_443_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_184_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_185\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_444_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_445_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_185_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_186\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_446_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_447_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_186_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_187\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_448_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_449_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_187_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_45_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_20_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_46_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_47_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_21_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_48_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_49_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_22_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_51_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_23_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_52_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_53_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_24_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_54_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_55_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_25_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_57_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_26_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_58_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_59_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_27_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_698_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_699_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_319_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_700_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_701_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_320_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_702_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_703_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_321_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_704_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_705_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_322_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_706_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_707_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_323_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_708_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_709_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_324_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_710_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_711_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_325_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_712_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_713_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_326_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_714_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_715_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_327_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_716_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_717_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_328_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_718_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_719_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_329_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_720_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_721_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_330_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_722_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_723_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_331_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_724_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_725_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_332_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_726_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_727_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_333_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_728_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_729_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_334_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_730_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_731_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_335_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_732_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_733_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_336_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_337\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_734_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_735_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_337_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_338\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_736_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_737_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_338_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_738_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_739_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_339_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_340\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_740_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_741_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_340_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_742_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_743_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_341_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_744_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_745_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_342_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_343\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_746_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_747_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_343_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_344\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_748_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_749_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_344_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_750_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_751_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_345_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_752_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_753_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_346_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_754_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_755_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_347_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_756_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_757_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_348_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_349\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_758_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_759_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_349_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_760_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_761_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_350_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_762_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_763_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_351_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_764_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_765_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_352_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_353\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_766_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_767_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_353_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_768_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_769_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_354_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_770_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_771_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_355_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_772_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_773_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_356_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_774_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_775_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_357_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_776_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_777_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_358_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_778_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_779_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_359_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_360\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_780_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_781_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_360_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_782_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_783_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_361_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_362\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_784_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_785_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_362_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_367\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_786_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_787_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_367_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_368\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_788_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_789_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_368_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_369\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_790_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_791_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_369_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_370\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_792_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_793_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_370_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_371\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_794_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_795_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_371_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_372\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_796_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_797_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_372_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_373\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_798_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_799_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_373_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_374\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_800_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_801_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_374_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_375\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_802_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_803_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_375_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_376\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_804_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_805_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_376_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_377\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_806_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_807_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_377_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_378\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_808_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_809_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_378_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_379\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_810_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_811_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_379_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_380\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_812_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_813_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_380_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_381\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_814_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_815_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_381_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_382\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_816_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_817_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_382_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_383\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_818_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_819_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_383_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_384\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_820_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_821_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_384_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_385\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_822_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_823_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_385_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_386\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_824_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_825_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_386_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_387\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_826_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_827_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_387_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_388\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_828_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_829_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_388_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_389\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_830_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_831_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_389_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_390\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_832_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_833_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_390_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_391\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_834_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_835_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_391_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_392\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_836_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_837_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_392_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_393\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_838_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_839_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_393_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_394\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_840_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_841_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_394_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_395\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_842_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_843_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_395_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_396\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_844_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_845_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_396_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_400\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_846_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_847_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_400_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_401\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_848_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_849_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_401_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_402\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_850_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_851_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_402_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_403\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_852_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_853_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_403_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_404\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_854_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_855_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_404_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_405\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_856_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_857_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_405_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_406\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_858_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_859_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_406_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_407\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_860_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_861_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_407_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_408\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_862_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_863_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_408_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_409\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_864_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_865_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_409_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_410\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_866_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_867_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_410_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_411\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_868_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_869_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_411_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_412\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_870_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_871_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_412_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_413\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_872_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_873_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_413_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_414\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_874_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_875_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_414_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_415\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_876_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_877_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_415_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_416\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_878_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_879_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_416_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_417\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_880_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_881_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_417_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_418\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_882_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_883_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_418_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_419\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_884_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_885_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_419_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_420\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_886_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_887_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_420_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_421\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_888_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_889_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_421_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_422\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_890_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_891_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_422_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_423\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_892_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_893_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_423_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_424\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_894_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_895_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_424_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_425\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_896_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_897_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_425_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_426\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_898_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_899_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_426_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_427\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_900_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_901_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_427_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_428\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_902_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_903_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_428_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_429\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_904_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_905_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_429_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_430\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_906_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_907_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_430_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_431\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_908_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_909_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_431_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_432\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_910_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_911_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_432_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_433\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_912_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_913_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_433_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_434\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_914_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_915_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_434_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_435\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_916_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_917_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_435_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_436\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_918_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_919_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_436_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_437\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_920_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_921_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_437_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_438\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_922_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_923_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_438_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_439\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_924_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_925_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_439_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_440\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_926_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_927_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_440_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_441\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_928_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_929_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_441_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_442\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_930_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_931_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_442_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_443\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_932_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_933_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_443_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_444\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_934_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_935_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_444_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_445\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_936_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_937_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_445_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_446\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_938_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_939_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_446_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_447\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_940_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_941_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_447_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_448\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_942_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_943_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_448_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_449\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[2]_i_944_n_0\,
      I1 => \p_0_out_inferred__0/SINE[2]_i_945_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_449_n_0\,
      S => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[2]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_21_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_8_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[2]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[2]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[2]_i_23_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[2]_i_9_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[3]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_287_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_288_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_102_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_289_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_290_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_103_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_291_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_292_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_104_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_293_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_294_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_105_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_295_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_296_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_106_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_297_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_298_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_107_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_299_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_300_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_108_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_301_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_302_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_109_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_35_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_36_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_11_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[3]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_303_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_304_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_110_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_305_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_306_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_111_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_307_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_308_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_112_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_211\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_483_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_484_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_211_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_212\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_485_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_486_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_212_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_213\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_487_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_488_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_213_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_214\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_489_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_490_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_214_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_218\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_503_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_504_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_218_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_219\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_505_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_506_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_219_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_220\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_507_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_508_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_220_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_221\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_509_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_510_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_221_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_222\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_511_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_512_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_222_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_223\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_513_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_514_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_223_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_225\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_518_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_519_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_225_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_524_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_525_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_239_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_526_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_527_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_240_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_528_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_529_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_241_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_530_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_531_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_242_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_532_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_533_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_243_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_534_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_535_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_244_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_536_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_537_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_245_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_538_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_539_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_246_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_555_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_556_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_255_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_557_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_558_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_256_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_559_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_560_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_257_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_561_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_562_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_258_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_563_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_564_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_259_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_565_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_566_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_260_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_567_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_568_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_261_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_569_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_570_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_262_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_263\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_571_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_572_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_263_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_264\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_573_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_574_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_264_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_265\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_575_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_576_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_265_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_266\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_577_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_578_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_266_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_270\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_588_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_589_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_270_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_271\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_590_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_591_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_271_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_272\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_592_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_593_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_272_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_273\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_594_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_595_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_273_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_277\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_604_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_605_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_277_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_609_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_610_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_287_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_611_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_612_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_288_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_613_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_614_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_289_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_77_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_78_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_29_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[3]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_615_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_616_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_290_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_617_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_618_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_291_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_619_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_620_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_292_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_621_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_622_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_293_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_623_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_624_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_294_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_625_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_626_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_295_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_627_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_628_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_296_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_79_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_80_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_30_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[3]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_641_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_642_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_301_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_643_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_644_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_302_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_645_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_646_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_303_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_647_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_648_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_304_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_649_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_650_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_305_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_651_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_652_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_306_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_653_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_654_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_307_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_655_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_656_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_308_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_89_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_90_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_95_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_96_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_35_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[3]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_97_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_98_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_36_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[3]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_107_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_108_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_39_n_0\,
      S => \ACCUMULATOR_reg[24]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_483\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_737_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_738_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_483_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_484\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_739_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_740_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_484_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_485\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_741_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_742_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_485_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_486\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_743_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_744_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_486_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_487\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_745_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_746_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_487_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_488\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_747_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_748_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_488_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_489\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_749_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_750_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_489_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_490\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_751_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_752_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_490_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_503\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_753_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_754_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_503_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_504\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_755_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_756_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_504_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_505\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_757_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_758_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_505_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_506\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_759_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_760_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_506_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_507\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_761_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_762_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_507_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_508\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_763_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_764_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_508_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_509\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_765_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_766_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_509_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_510\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_767_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_768_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_510_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_511\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_769_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_770_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_511_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_512\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_771_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_772_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_512_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_513\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_773_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_774_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_513_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_514\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_775_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_776_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_514_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_518\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_777_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_778_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_518_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_519\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_779_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_780_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_519_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_571\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_781_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_782_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_571_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_572\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_783_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_784_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_572_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_573\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_785_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_786_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_573_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_574\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_787_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_788_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_574_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_575\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_789_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_790_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_575_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_576\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_791_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_792_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_576_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_577\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_793_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_794_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_577_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_578\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_795_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_796_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_578_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_588\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_797_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_798_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_588_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_589\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_799_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_800_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_589_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_590\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_801_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_802_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_590_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_591\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_803_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_804_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_591_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_592\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_805_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_806_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_592_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_593\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_807_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_808_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_593_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_594\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_809_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_810_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_594_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_595\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_811_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_812_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_595_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_604\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_813_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_814_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_604_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_605\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_815_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_816_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_605_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_239_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_240_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_84_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_241_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_242_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_85_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_243_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_244_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_86_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_245_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_246_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_87_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_251_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_252_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_89_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_29_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_30_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_9_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[3]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[3]_i_253_n_0\,
      I1 => \p_0_out_inferred__0/SINE[3]_i_254_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_90_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_255_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_256_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_91_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_257_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_258_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_92_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_259_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_260_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_93_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[3]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[3]_i_261_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[3]_i_262_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[3]_i_94_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_271_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_272_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_101_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_273_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_274_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_102_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_275_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_276_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_103_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_277_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_278_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_104_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_279_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_280_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_105_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_281_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_282_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_106_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_283_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_284_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_107_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_293_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_294_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_110_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_295_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_296_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_111_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_297_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_298_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_112_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_299_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_300_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_113_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_301_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_302_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_114_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_307_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_308_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_116_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_309_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_310_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_117_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_311_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_312_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_118_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_120\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_317_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_318_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_120_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_321_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_322_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_122_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_323_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_324_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_123_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_328_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_329_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_125_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_330_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_331_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_126_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_335_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_336_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_128_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_337_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_338_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_129_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_339_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_340_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_130_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_341_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_342_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_131_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_346_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_347_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_133_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_348_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_349_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_134_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_354_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_355_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_136_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_356_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_357_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_137_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_358_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_359_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_138_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_360_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_361_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_139_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_566_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_567_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_255_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_568_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_569_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_256_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_570_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_571_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_257_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_572_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_573_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_258_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_259\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_574_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_575_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_259_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_576_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_577_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_260_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_578_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_579_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_261_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_316_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_315_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_262_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_596_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_597_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_271_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_272\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_598_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_599_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_272_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_600_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_601_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_273_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_602_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_603_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_274_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_604_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_605_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_275_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_606_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_607_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_276_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_621_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_622_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_281_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_623_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_624_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_282_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_625_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_626_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_283_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_627_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_628_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_284_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_642_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_643_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_297_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_644_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_645_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_298_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_646_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_647_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_299_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_7_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_3_n_0\,
      S => sel(0)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_648_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_649_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_300_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_650_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_651_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_301_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_652_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_653_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_302_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_662_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_663_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_311_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_664_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_665_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_312_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_666_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_667_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_317_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_668_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_669_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_318_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_94_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_95_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_678_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_679_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_328_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_680_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_681_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_329_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_96_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_97_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_682_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_683_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_330_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_684_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_685_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_331_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_697_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_698_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_339_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_98_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_99_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_34_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_340\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_699_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_700_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_340_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_701_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_702_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_341_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_703_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_704_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_342_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_705_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_706_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_346_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_707_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_708_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_347_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_714_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_715_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_350_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_716_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_717_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_351_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_722_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_723_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_354_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_724_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_725_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_355_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_726_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_727_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_356_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_728_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_729_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_357_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_730_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_731_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_358_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_359\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_732_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_733_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_359_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_104_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_105_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_36_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_360\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_734_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_735_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_360_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_736_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_737_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_361_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_110_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_111_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_38_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_116_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_117_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_40_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_122_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_123_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[4]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[4]_i_129_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_13_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_6_n_0\,
      S => sel(1)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_619\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_742_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_743_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_619_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_695\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_744_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_745_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_695_n_0\,
      S => sel(13)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_15_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_7_n_0\,
      S => sel(1)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_251_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_252_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_94_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_253_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_254_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_95_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_263_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_264_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_98_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[4]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[4]_i_265_n_0\,
      I1 => \p_0_out_inferred__0/SINE[4]_i_266_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[4]_i_99_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_292_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_293_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_100_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_294_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_295_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_101_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_316_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_317_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_107_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_322_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_323_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_109_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_337_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_338_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_114_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_339_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_340_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_115_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_341_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_342_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_116_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_343_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_344_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_117_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_345_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_346_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_118_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_347_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_348_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_119_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_351_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_352_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_123_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_353_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_354_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_124_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_362_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_363_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_128_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_364_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_365_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_129_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_135\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_378_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_379_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_135_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_388_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_389_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_138_n_0\,
      S => sel(7)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_394_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_395_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_140_n_0\,
      S => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_7_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_3_n_0\,
      S => sel(0)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_506_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_507_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_316_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_508_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_509_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_317_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_510_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_511_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_322_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_512_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_513_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_323_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_100_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_101_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_114_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_115_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_37_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_378\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_560_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_561_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_378_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_379\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_562_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_563_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_379_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_116_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_117_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_38_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_118_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_119_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_39_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_390\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_568_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_569_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_390_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_394\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_572_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_573_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_394_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_395\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_574_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_575_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_395_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_123_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_124_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[5]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[5]_i_129_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_534\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_405_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_404_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_534_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_538\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_403_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_402_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_538_n_0\,
      S => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\p_0_out_inferred__0/SINE_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_13_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_6_n_0\,
      S => sel(1)
    );
\p_0_out_inferred__0/SINE_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[5]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/SINE[5]_i_15_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[5]_i_7_n_0\,
      S => sel(1)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_34_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_35_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_10_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_306_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_307_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_103_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_308_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_309_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_104_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_320_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_321_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_109_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_322_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_323_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_110_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_324_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_325_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_111_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_326_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_327_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_112_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_332_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_333_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_116_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_334_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_335_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_117_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_79_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_80_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_26_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_81_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_82_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_27_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_103_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_104_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_33_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_105_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_106_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_34_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_107_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_108_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_35_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_109_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_110_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_36_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_111_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_112_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_37_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[6]_i_116_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[6]_i_117_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_39_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[6]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_227_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_228_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_79_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_229_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_230_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_80_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_231_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_232_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_81_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[6]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[6]_i_233_n_0\,
      I1 => \p_0_out_inferred__0/SINE[6]_i_234_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[6]_i_82_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[7]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[7]_i_41_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[7]_i_42_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[7]_i_12_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/SINE_reg[7]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[7]_i_84_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[7]_i_85_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[7]_i_30_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[7]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_121_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_122_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[7]_i_41_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[7]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_123_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_124_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[7]_i_42_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[7]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_203_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_204_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[7]_i_84_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[7]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[7]_i_205_n_0\,
      I1 => \p_0_out_inferred__0/SINE[7]_i_206_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[7]_i_85_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/SINE_reg[8]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_188_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_189_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[8]_i_109_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[8]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_190_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_191_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[8]_i_110_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/SINE_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[8]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[8]_i_7_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[8]_i_3_n_0\,
      S => sel(0)
    );
\p_0_out_inferred__0/SINE_reg[8]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[8]_i_109_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[8]_i_110_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[8]_i_40_n_0\,
      S => sel(8)
    );
\p_0_out_inferred__0/SINE_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_13_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[8]_i_6_n_0\,
      S => sel(1)
    );
\p_0_out_inferred__0/SINE_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[8]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/SINE[8]_i_15_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[8]_i_7_n_0\,
      S => sel(1)
    );
\p_0_out_inferred__0/SINE_reg[9]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_57_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[9]_i_22_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[9]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/SINE[9]_i_58_n_0\,
      I1 => \p_0_out_inferred__0/SINE[9]_i_59_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[9]_i_23_n_0\,
      S => sel(12)
    );
\p_0_out_inferred__0/SINE_reg[9]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/SINE_reg[9]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/SINE_reg[9]_i_23_n_0\,
      O => \p_0_out_inferred__0/SINE_reg[9]_i_8_n_0\,
      S => sel(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    FREQ_WORD : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SINE_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    COS_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_NCO_V4_1_0,NCO_V4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "NCO_V4,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4
     port map (
      COS_WAVE(13 downto 0) => COS_WAVE(13 downto 0),
      FREQ_WORD(31 downto 0) => FREQ_WORD(31 downto 0),
      SINE_WAVE(13 downto 0) => SINE_WAVE(13 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
