Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=100.103.45.18
ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none;
	t=1793217105;
	b=vQfMIZwbU/J+NA7UJ8S5e1j1bgYb7WOqCPHPehjcZ85OxAGDy3UxcBUy/Mtfe9tWJyHb
	 BPBJw0YdLYd/cUnceVQ2zcxhpceOkG6XxQL5rM6DmLMGlg9RHD6H93JlEtgjcEGk3wVPP
	 oPVHGkOXlGSRR68UAYGa12ZNO+U4m3iDRK/Fgf5EKxiziasofKtTstLbB7xaLxi4FIY5u
	 mIzBD6Sa5iw0vlSsijedHj4hi/6dtTknCdGszy4B6WNi2109AP97P6OOtNkoUt4lQf8D+
	 E4BZawjBiLZF5s0XznEv6OymfSq7SzHVqVLNfnezwj/wOSzA5mgeJhqJvPnRDYMfFQQ==
ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1793217105;
	h=Received:DKIM-Signature:From:To:Cc:Subject:Date:Message-ID:X-Mailer:
	 In-Reply-To:References:User-Agent:X-stable:X-Patchwork-Hint:
	 MIME-Version:Content-Transfer-Encoding;
	bh=6/ID3YpzSJ7n+/ETwVY8KS8/9AK/UzPp+UQ9tkzJ7MQ=;
	b=F4/arLz0fR06VfFO1W0NoAp2MMUfwEp6fsGCboZXTrjw/P+lZOTLKVF6oNea5WWe07ov
	 g32XNSNhEttevXYdgiznXbodV979cBGjuLLn5ZQQIDOt8HoiQr5VQsBP7RypktLCI4ZjG
	 7TaxmwYJ5n9plLGu4AL+ouqJqfXAlKLZXPU+R8mtC4Zen2DMbjsI8fR8I3wxlf9d0+teh
	 50jr6QDnxhgRLMlrRWngOJ+n1CYdcMH50gn7390PPKw4IlXWvv99uWkGodeVSB75sPXRX
	 ZkwFDwrGNsw6WXZfbjQETUo/+91nlTpN4z2X2yuJWbdCy3oCF6F2cam+fDmFrL6tJDw==
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; 
	dkim=pass header.d=linuxfoundation.org header.i=@linuxfoundation.org header.a=rsa-sha256 header.s=korg header.b=yWU3IneZ;
	arc=none smtp.remote-ip=100.103.45.18
Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 85F9A606A31C;
	Wed, 28 Oct 2026 19:51:45 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key, unprotected) header.d=linuxfoundation.org header.i=@linuxfoundation.org header.a=rsa-sha256 header.s=korg header.b=yWU3IneZ
Received: by smtp.kernel.org (Postfix) with ESMTPSA id D6B021F01825;
	Wed, 28 Oct 2026 19:51:44 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linuxfoundation.org;
	s=korg; t=1793217105;
	bh=6/ID3YpzSJ7n+/ETwVY8KS8/9AK/UzPp+UQ9tkzJ7MQ=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References;
	b=yWU3IneZKpidfV7KJgWLrozKI3IVRoRwnRgKyf2W4G7stwutzuJZ9gxnwbKzdHT01
	 EFRTHKocEcZ6ANosivDB7ywS1Crb8V8yCEIICVWd8qs1WpSmf5SW8UX5jaDww3ZB4i
	 h0MvPmBcvxHfQ9zbZIOZs7NXEM8keRIN7w3yje8U=
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: stable@vger.kernel.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	patches@lists.linux.dev,
	Olzhas Marat <marat.olzhas@gmail.com>,
	Shyam Sundar S K <Shyam-sundar.S-k@amd.com>,
	Mario Limonciello <mario.limonciello@amd.com>,
	Linus Walleij <linusw@kernel.org>
Subject: [PATCH 6.1 1737/1887] pinctrl: amd: Clear S4 wake bits when firmware has _AEI
Date: Wed, 28 Oct 2026 18:03:53 +0100
Message-ID: <20261028170538.981017379@linuxfoundation.org>
X-Mailer: git-send-email 2.56.0
In-Reply-To: <20261028170459.200466217@linuxfoundation.org>
References: <20261028170459.200466217@linuxfoundation.org>
User-Agent: quilt/0.69
X-stable: review
X-Patchwork-Hint: ignore
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Post: <mailto:stable@vger.kernel.org>
List-Help: <mailto:stable+help@vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
List-Owner: <mailto:stable+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

6.1-stable review patch.  If anyone has any objections, please let me know.

------------------

From: Mario Limonciello <mario.limonciello@amd.com>

commit 1cca81a683da7f0ef2fbaf34442376044cbbad22 upstream.

Commit ffe8a0c6b552 ("pinctrl-amd: Don't clear S4 wake bits at probe")
preserves firmware-programmed S4 wake sources because some PCIe devices
rely on them for Wake-on-LAN. The system that motivated that change does
not expose ACPI GPIO events through _AEI.

On a Chuwi CoreBook Plus, firmware exposes _AEI but also leaves the S4/S5
wake bit set for GPIO 24. This causes the machine to power back on
immediately after shutdown even though Wake-on-LAN is not enabled.

GPIO register dumps show that the only relevant difference is bit 15 on
GPIO 24. Clearing that bit makes the machine remain off. GPIO 24 is not
itself listed in _AEI, so _AEI is not a per-pin indication of which pins
the OS manages; it is a platform level signal of which wake model the
firmware follows.

Use that signal to decide what to clear. Continue clearing S0i3/S3 bits on
every system. Clear S4 bits when firmware exposes _AEI, indicating that the
platform hands GPIO events to the OS, but preserve S4 bits when _AEI is
absent so that firmware-programmed sources such as PCIe PME that bypass the
GPIO IRQ wake API keep working.

A platform that exposes _AEI for some pins while routing a wake capable
device through a raw GPIO not listed in _AEI would lose that wake source
unless firmware re-arms it during the sleep transition. No such system has
been reported.

Fixes: ffe8a0c6b552 ("pinctrl-amd: Don't clear S4 wake bits at probe")
Reported-by: Olzhas Marat <marat.olzhas@gmail.com>
Closes: https://bugzilla.kernel.org/show_bug.cgi?id=222041
Cc: stable@vger.kernel.org
Tested-by: Olzhas Marat <marat.olzhas@gmail.com>
Reviewed-by: Shyam Sundar S K <Shyam-sundar.S-k@amd.com>
Signed-off-by: Mario Limonciello <mario.limonciello@amd.com>
Signed-off-by: Linus Walleij <linusw@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
---
 drivers/pinctrl/pinctrl-amd.c |    9 +++++++++
 1 file changed, 9 insertions(+)

--- a/drivers/pinctrl/pinctrl-amd.c
+++ b/drivers/pinctrl/pinctrl-amd.c
@@ -871,6 +871,15 @@ static void amd_gpio_irq_init(struct amd
 
 	mask = BIT(WAKE_CNTRL_OFF_S0I3) | BIT(WAKE_CNTRL_OFF_S3);
 
+#ifdef CONFIG_ACPI
+	/*
+	 * Platforms without _AEI leave GPIO wake sources to firmware, so
+	 * preserve their S4 wake bits.
+	 */
+	if (acpi_has_method(ACPI_HANDLE(&gpio_dev->pdev->dev), "_AEI"))
+		mask |= BIT(WAKE_CNTRL_OFF_S4);
+#endif
+
 	for (i = 0; i < desc->npins; i++) {
 		int pin = desc->pins[i].number;
 		const struct pin_desc *pd = pin_desc_get(gpio_dev->pctrl, pin);


