

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Mon Dec  2 12:52:39 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21912|    21912|  0.219 ms|  0.219 ms|  21913|  21913|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4416|     4416|        69|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/atax.c:5]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/atax.c:3]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/atax.c:6]   --->   Operation 18 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/atax.c:6]   --->   Operation 19 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buff_x = alloca i64 1" [src/atax.c:7]   --->   Operation 20 'alloca' 'buff_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buff_x_1 = alloca i64 1" [src/atax.c:7]   --->   Operation 21 'alloca' 'buff_x_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buff_y_out = alloca i64 1" [src/atax.c:8]   --->   Operation 22 'alloca' 'buff_y_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buff_y_out_1 = alloca i64 1" [src/atax.c:8]   --->   Operation 23 'alloca' 'buff_y_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buff_y_out_2 = alloca i64 1" [src/atax.c:8]   --->   Operation 24 'alloca' 'buff_y_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buff_y_out_3 = alloca i64 1" [src/atax.c:8]   --->   Operation 25 'alloca' 'buff_y_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [src/atax.c:9]   --->   Operation 26 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/atax.c:5]   --->   Operation 27 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln11 = br void %lprd_2" [src/atax.c:11]   --->   Operation 28 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/atax.c:11]   --->   Operation 29 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 30 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i_2, i7 64" [src/atax.c:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln11 = add i7 %i_2, i7 1" [src/atax.c:11]   --->   Operation 32 'add' 'add_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %lprd_2.split, void %for.inc37.preheader" [src/atax.c:11]   --->   Operation 33 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i_2" [src/atax.c:11]   --->   Operation 34 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln11" [src/atax.c:12]   --->   Operation 35 'getelementptr' 'x_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/atax.c:12]   --->   Operation 36 'load' 'x_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_x, i32 %buff_x_1, i32 %tmp1"   --->   Operation 37 'call' 'call_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0" [src/atax.c:16]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 39 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 40 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/atax.c:5]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/atax.c:11]   --->   Operation 42 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_2, i32 2, i32 5" [src/atax.c:5]   --->   Operation 43 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5" [src/atax.c:5]   --->   Operation 44 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln5_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/atax.c:5]   --->   Operation 45 'partselect' 'lshr_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %lshr_ln5_1" [src/atax.c:5]   --->   Operation 46 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/atax.c:12]   --->   Operation 47 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %x_load" [src/atax.c:12]   --->   Operation 48 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln5_1" [src/atax.c:12]   --->   Operation 49 'getelementptr' 'buff_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln5_1" [src/atax.c:12]   --->   Operation 50 'getelementptr' 'buff_x_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %trunc_ln11_1, void %arrayidx2.case.0, void %arrayidx2.case.1" [src/atax.c:12]   --->   Operation 51 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_addr" [src/atax.c:12]   --->   Operation 52 'store' 'store_ln12' <Predicate = (!trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln12 = br void %arrayidx2.exit" [src/atax.c:12]   --->   Operation 53 'br' 'br_ln12' <Predicate = (!trunc_ln11_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_1_addr" [src/atax.c:12]   --->   Operation 54 'store' 'store_ln12' <Predicate = (trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln12 = br void %arrayidx2.exit" [src/atax.c:12]   --->   Operation 55 'br' 'br_ln12' <Predicate = (trunc_ln11_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 56 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 57 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%buff_y_out_2_addr = getelementptr i32 %buff_y_out_2, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 58 'getelementptr' 'buff_y_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buff_y_out_3_addr = getelementptr i32 %buff_y_out_3, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 59 'getelementptr' 'buff_y_out_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.73ns)   --->   "%switch_ln13 = switch i2 %trunc_ln11_2, void %arrayidx4.case.3, i2 0, void %arrayidx4.case.0, i2 1, void %arrayidx4.case.1, i2 2, void %arrayidx4.case.2" [src/atax.c:13]   --->   Operation 60 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.73>
ST_3 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_2_addr" [src/atax.c:13]   --->   Operation 61 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 62 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_1_addr" [src/atax.c:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 64 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_addr" [src/atax.c:13]   --->   Operation 65 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 66 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 0, i4 %buff_y_out_3_addr" [src/atax.c:13]   --->   Operation 67 'store' 'store_ln13' <Predicate = (trunc_ln11_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx4.exit" [src/atax.c:13]   --->   Operation 68 'br' 'br_ln13' <Predicate = (trunc_ln11_2 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln11" [src/atax.c:14]   --->   Operation 69 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 0, i6 %tmp1_addr" [src/atax.c:14]   --->   Operation 70 'store' 'store_ln14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 71 [2/2] (2.04ns)   --->   "%call_ln16 = call void @atax_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln11, i32 %buff_A, i32 %buff_A_1" [src/atax.c:16]   --->   Operation 71 'call' 'call_ln16' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln11, i7 %i" [src/atax.c:5]   --->   Operation 72 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln16 = call void @atax_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln11, i32 %buff_A, i32 %buff_A_1" [src/atax.c:16]   --->   Operation 73 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln11 = br void %lprd_2" [src/atax.c:11]   --->   Operation 74 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_x, i32 %buff_x_1, i32 %tmp1"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 78 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3, i32 %y_out"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3, i32 %y_out"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [src/atax.c:35]   --->   Operation 81 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', src/atax.c:5) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln5', src/atax.c:5) of constant 0 on local variable 'i', src/atax.c:5 [21]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 7 bit ('i', src/atax.c:11) on local variable 'i', src/atax.c:5 [24]  (0.000 ns)
	'getelementptr' operation 6 bit ('x_addr', src/atax.c:12) [40]  (0.000 ns)
	'load' operation 32 bit ('x_load', src/atax.c:12) on array 'x' [41]  (1.237 ns)

 <State 3>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x_load', src/atax.c:12) on array 'x' [41]  (1.237 ns)
	'store' operation 0 bit ('store_ln12', src/atax.c:12) of variable 'bitcast_ln12', src/atax.c:12 on array 'buff_x', src/atax.c:7 [47]  (1.237 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
