// Seed: 1294341456
module module_0 (
    input wor id_0,
    output supply1 id_1
    , id_10,
    output tri0 id_2,
    output tri id_3,
    output tri id_4,
    output supply0 id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8
);
  assign module_1.type_21 = 0;
  assign id_5 = id_7;
  assign id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wire id_5
    , id_16,
    input wire id_6,
    output uwire id_7,
    input tri id_8,
    output tri id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri1 id_13,
    input supply1 id_14
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4,
      id_14
  );
endmodule
