// Seed: 1831555319
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = (1);
  logic id_3;
  logic id_4 = 1'b0;
  assign id_3 = 1;
  logic id_5 = id_5 ^ id_5;
  type_10(
      0 << id_0
  );
endmodule
