// Seed: 3791594441
module module_0 (
    input tri0 id_0
);
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    output wand id_10,
    output wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    output tri1 id_15,
    input tri1 id_16,
    input wor id_17,
    output supply0 id_18
);
  xor (id_4, id_0, id_2, id_9, id_17, id_16, id_5, id_12, id_8, id_7, id_1, id_13);
  module_0(
      id_0
  );
endmodule
