/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect -504 40 -336 56)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "Clock" (rect 5 0 32 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -504 24 -336 40)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "Clock_Inverted" (rect 5 0 77 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -504 56 -336 72)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "Reset_L" (rect 5 0 44 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -560 280 -392 296)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "DramSelect_H" (rect 5 0 74 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -576 296 -392 312)
	(text "INPUT" (rect 141 0 169 10)(font "Arial" (font_size 6)))
	(text "AddressBus[31..0]" (rect 5 0 90 17)(font "Intel Clear" ))
	(pt 184 8)
	(drawing
		(line (pt 100 12)(pt 125 12))
		(line (pt 100 4)(pt 125 4))
		(line (pt 129 8)(pt 184 8))
		(line (pt 100 12)(pt 100 4))
		(line (pt 125 4)(pt 129 8))
		(line (pt 125 12)(pt 129 8))
	)
	(text "VCC" (rect 144 7 164 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -568 312 -392 328)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "DataBusIn[15..0]" (rect 5 0 83 17)(font "Intel Clear" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -560 328 -392 344)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "UDS_L" (rect 5 0 37 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -560 344 -392 360)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "LDS_L" (rect 5 0 36 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -560 360 -392 376)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "RW" (rect 5 0 23 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -560 376 -392 392)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "AS_L" (rect 5 0 30 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 1184 552 1364 568)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "WordAddress[2..0]" (rect 87 0 174 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 568 1360 584)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "CacheState[4..0]" (rect 87 0 164 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 584 1360 600)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "Hit_H" (rect 87 0 112 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 600 1366 616)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "CacheDataWrite_L" (rect 87 0 176 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 616 1382 632)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "CacheAddressWrite_L" (rect 87 0 192 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 632 1376 648)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "CacheDataOut[15..0]" (rect 87 0 186 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 480 1374 496)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "CacheDtackTo68k_L" (rect 87 0 184 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 464 1364 480)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DataBusOut[15..0]\n" (rect 87 0 174 34)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 416 1360 432)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_UDQM" (rect 87 0 155 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 400 1360 416)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_LDQM" (rect 87 0 154 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 344 1360 360)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "ResetOutTo68k" (rect 87 0 161 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 40 1360 56)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_CLK" (rect 87 0 143 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 200 1360 216)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_CKE" (rect 87 0 143 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 216 1360 232)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_CS_N" (rect 87 0 149 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 232 1360 248)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_RAS_N" (rect 87 0 156 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 248 1360 264)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_CAS_N" (rect 87 0 156 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 264 1360 280)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_WE_N" (rect 87 0 153 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 280 1371 296)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_ADDR[12..0]" (rect 87 0 181 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 1184 296 1360 312)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DRAM_BA[1..0]" (rect 87 0 161 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(bidir)
	(rect 1184 312 1366 328)
	(text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6)))
	(text "DRAM_DQ[15..0]" (rect 90 0 176 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 56 4)(pt 78 4))
		(line (pt 0 8)(pt 52 8))
		(line (pt 56 12)(pt 78 12))
		(line (pt 78 4)(pt 82 8))
		(line (pt 78 12)(pt 82 8))
		(line (pt 56 4)(pt 52 8))
		(line (pt 52 8)(pt 56 12))
	)
	(text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6)))
)
(symbol
	(rect 808 176 1048 384)
	(text "CacheEnabledDramController" (rect 5 0 150 12)(font "Arial" ))
	(text "inst1" (rect 8 192 30 209)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Clock" (rect 0 0 28 12)(font "Arial" ))
		(text "Clock" (rect 21 27 49 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Reset_L" (rect 0 0 41 12)(font "Arial" ))
		(text "Reset_L" (rect 21 43 62 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Address[31..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "Address[31..0]" (rect 21 59 92 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "DataIn[15..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "DataIn[15..0]" (rect 21 75 85 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "UDS_L" (rect 0 0 35 12)(font "Arial" ))
		(text "UDS_L" (rect 21 91 56 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "LDS_L" (rect 0 0 33 12)(font "Arial" ))
		(text "LDS_L" (rect 21 107 54 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "DramSelect_L" (rect 0 0 69 12)(font "Arial" ))
		(text "DramSelect_L" (rect 21 123 90 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "WE_L" (rect 0 0 29 12)(font "Arial" ))
		(text "WE_L" (rect 21 139 50 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "AS_L" (rect 0 0 25 12)(font "Arial" ))
		(text "AS_L" (rect 21 155 46 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 240 32)
		(output)
		(text "SDram_CKE_H" (rect 0 0 76 12)(font "Arial" ))
		(text "SDram_CKE_H" (rect 155 27 231 39)(font "Arial" ))
		(line (pt 240 32)(pt 224 32))
	)
	(port
		(pt 240 48)
		(output)
		(text "SDram_CS_L" (rect 0 0 67 12)(font "Arial" ))
		(text "SDram_CS_L" (rect 163 43 230 55)(font "Arial" ))
		(line (pt 240 48)(pt 224 48))
	)
	(port
		(pt 240 64)
		(output)
		(text "SDram_RAS_L" (rect 0 0 74 12)(font "Arial" ))
		(text "SDram_RAS_L" (rect 157 59 231 71)(font "Arial" ))
		(line (pt 240 64)(pt 224 64))
	)
	(port
		(pt 240 80)
		(output)
		(text "SDram_CAS_L" (rect 0 0 74 12)(font "Arial" ))
		(text "SDram_CAS_L" (rect 157 75 231 87)(font "Arial" ))
		(line (pt 240 80)(pt 224 80))
	)
	(port
		(pt 240 96)
		(output)
		(text "SDram_WE_L" (rect 0 0 69 12)(font "Arial" ))
		(text "SDram_WE_L" (rect 161 91 230 103)(font "Arial" ))
		(line (pt 240 96)(pt 224 96))
	)
	(port
		(pt 240 112)
		(output)
		(text "SDram_Addr[12..0]" (rect 0 0 94 12)(font "Arial" ))
		(text "SDram_Addr[12..0]" (rect 140 107 234 119)(font "Arial" ))
		(line (pt 240 112)(pt 224 112)(line_width 3))
	)
	(port
		(pt 240 128)
		(output)
		(text "SDram_BA[1..0]" (rect 0 0 80 12)(font "Arial" ))
		(text "SDram_BA[1..0]" (rect 152 123 232 135)(font "Arial" ))
		(line (pt 240 128)(pt 224 128)(line_width 3))
	)
	(port
		(pt 240 160)
		(output)
		(text "Dtack_L" (rect 0 0 41 12)(font "Arial" ))
		(text "Dtack_L" (rect 185 155 226 167)(font "Arial" ))
		(line (pt 240 160)(pt 224 160))
	)
	(port
		(pt 240 176)
		(output)
		(text "ResetOut_L" (rect 0 0 59 12)(font "Arial" ))
		(text "ResetOut_L" (rect 170 171 229 183)(font "Arial" ))
		(line (pt 240 176)(pt 224 176))
	)
	(port
		(pt 240 144)
		(bidir)
		(text "SDram_DQ[15..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "SDram_DQ[15..0]" (rect 146 139 234 151)(font "Arial" ))
		(line (pt 240 144)(pt 224 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 192))
	)
)
(symbol
	(rect -112 208 312 496)
	(text "DramCache" (rect 5 0 73 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 267 24 284)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "DtackFromDram_L" (rect 0 0 112 19)(font "Intel Clear" (font_size 8)))
		(text "DtackFromDram_L" (rect 21 27 133 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 43 52 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Reset_L" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "Reset_L" (rect 21 59 68 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "DramSelectFrom68k_H" (rect 0 0 140 19)(font "Intel Clear" (font_size 8)))
		(text "DramSelectFrom68k_H" (rect 21 75 161 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "AddressBusInFrom68k[31..0]" (rect 0 0 173 19)(font "Intel Clear" (font_size 8)))
		(text "AddressBusInFrom68k[31..0]" (rect 21 91 194 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "DataBusInFrom68k[15..0]" (rect 0 0 153 19)(font "Intel Clear" (font_size 8)))
		(text "DataBusInFrom68k[15..0]" (rect 21 107 174 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "UDS_L" (rect 0 0 41 19)(font "Intel Clear" (font_size 8)))
		(text "UDS_L" (rect 21 123 62 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "LDS_L" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "LDS_L" (rect 21 139 59 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "RW" (rect 0 0 20 19)(font "Intel Clear" (font_size 8)))
		(text "RW" (rect 21 155 41 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "AS_L" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "AS_L" (rect 21 171 51 190)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "DataInFromDram[15..0]" (rect 0 0 141 19)(font "Intel Clear" (font_size 8)))
		(text "DataInFromDram[15..0]" (rect 21 187 162 206)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "RAS_Dram_L" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "RAS_Dram_L" (rect 21 203 100 222)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 0 224)
		(input)
		(text "CAS_Dram_L" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "CAS_Dram_L" (rect 21 219 100 238)(font "Intel Clear" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
	)
	(port
		(pt 424 32)
		(output)
		(text "DataBusOutTo68k[15..0]" (rect 0 0 148 19)(font "Intel Clear" (font_size 8)))
		(text "DataBusOutTo68k[15..0]" (rect 255 27 403 46)(font "Intel Clear" (font_size 8)))
		(line (pt 424 32)(pt 408 32)(line_width 3))
	)
	(port
		(pt 424 48)
		(output)
		(text "DataOutToDramController[15..0]" (rect 0 0 194 19)(font "Intel Clear" (font_size 8)))
		(text "DataOutToDramController[15..0]" (rect 209 43 403 62)(font "Intel Clear" (font_size 8)))
		(line (pt 424 48)(pt 408 48)(line_width 3))
	)
	(port
		(pt 424 64)
		(output)
		(text "UDS_DramController_L" (rect 0 0 139 19)(font "Intel Clear" (font_size 8)))
		(text "UDS_DramController_L" (rect 264 59 403 78)(font "Intel Clear" (font_size 8)))
		(line (pt 424 64)(pt 408 64))
	)
	(port
		(pt 424 80)
		(output)
		(text "LDS_DramController_L" (rect 0 0 136 19)(font "Intel Clear" (font_size 8)))
		(text "LDS_DramController_L" (rect 267 75 403 94)(font "Intel Clear" (font_size 8)))
		(line (pt 424 80)(pt 408 80))
	)
	(port
		(pt 424 96)
		(output)
		(text "DramSelectFromCache_L" (rect 0 0 149 19)(font "Intel Clear" (font_size 8)))
		(text "DramSelectFromCache_L" (rect 254 91 403 110)(font "Intel Clear" (font_size 8)))
		(line (pt 424 96)(pt 408 96))
	)
	(port
		(pt 424 112)
		(output)
		(text "WE_DramController_L" (rect 0 0 130 19)(font "Intel Clear" (font_size 8)))
		(text "WE_DramController_L" (rect 273 107 403 126)(font "Intel Clear" (font_size 8)))
		(line (pt 424 112)(pt 408 112))
	)
	(port
		(pt 424 128)
		(output)
		(text "AS_DramController_L" (rect 0 0 128 19)(font "Intel Clear" (font_size 8)))
		(text "AS_DramController_L" (rect 275 123 403 142)(font "Intel Clear" (font_size 8)))
		(line (pt 424 128)(pt 408 128))
	)
	(port
		(pt 424 144)
		(output)
		(text "DtackTo68k_L" (rect 0 0 87 19)(font "Intel Clear" (font_size 8)))
		(text "DtackTo68k_L" (rect 316 139 403 158)(font "Intel Clear" (font_size 8)))
		(line (pt 424 144)(pt 408 144))
	)
	(port
		(pt 424 160)
		(output)
		(text "AddressBusToDram[31..0]" (rect 0 0 156 19)(font "Intel Clear" (font_size 8)))
		(text "AddressBusToDram[31..0]" (rect 247 155 403 174)(font "Intel Clear" (font_size 8)))
		(line (pt 424 160)(pt 408 160)(line_width 3))
	)
	(port
		(pt 424 176)
		(output)
		(text "WordAddress[2..0]" (rect 0 0 110 19)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 293 171 403 190)(font "Intel Clear" (font_size 8)))
		(line (pt 424 176)(pt 408 176)(line_width 3))
	)
	(port
		(pt 424 192)
		(output)
		(text "CacheState[4..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "CacheState[4..0]" (rect 306 187 403 206)(font "Intel Clear" (font_size 8)))
		(line (pt 424 192)(pt 408 192)(line_width 3))
	)
	(port
		(pt 424 208)
		(output)
		(text "Hit_H" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "Hit_H" (rect 369 203 403 222)(font "Intel Clear" (font_size 8)))
		(line (pt 424 208)(pt 408 208))
	)
	(port
		(pt 424 224)
		(output)
		(text "CacheDataWrite_L" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "CacheDataWrite_L" (rect 294 219 403 238)(font "Intel Clear" (font_size 8)))
		(line (pt 424 224)(pt 408 224))
	)
	(port
		(pt 424 240)
		(output)
		(text "CacheAddressWrite_L" (rect 0 0 129 19)(font "Intel Clear" (font_size 8)))
		(text "CacheAddressWrite_L" (rect 274 235 403 254)(font "Intel Clear" (font_size 8)))
		(line (pt 424 240)(pt 408 240))
	)
	(port
		(pt 424 256)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 123 19)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 280 251 403 270)(font "Intel Clear" (font_size 8)))
		(line (pt 424 256)(pt 408 256)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 408 272))
	)
)
(connector
	(pt 312 384)
	(pt 328 384)
	(bus)
)
(connector
	(pt 1184 560)
	(pt 328 560)
	(bus)
)
(connector
	(pt 328 384)
	(pt 328 560)
	(bus)
)
(connector
	(pt 312 400)
	(pt 344 400)
	(bus)
)
(connector
	(pt 1184 576)
	(pt 344 576)
	(bus)
)
(connector
	(pt 344 400)
	(pt 344 576)
	(bus)
)
(connector
	(pt 312 416)
	(pt 360 416)
)
(connector
	(pt 1184 592)
	(pt 360 592)
)
(connector
	(pt 360 416)
	(pt 360 592)
)
(connector
	(pt 312 432)
	(pt 376 432)
)
(connector
	(pt 376 432)
	(pt 376 608)
)
(connector
	(pt 376 608)
	(pt 1184 608)
)
(connector
	(pt 392 448)
	(pt 312 448)
)
(connector
	(pt 1184 624)
	(pt 392 624)
)
(connector
	(pt 392 624)
	(pt 392 448)
)
(connector
	(pt 312 464)
	(pt 408 464)
	(bus)
)
(connector
	(pt 1184 640)
	(pt 408 640)
	(bus)
)
(connector
	(pt 408 640)
	(pt 408 464)
	(bus)
)
(connector
	(pt 312 256)
	(pt 808 256)
	(bus)
)
(connector
	(pt 312 240)
	(pt 440 240)
	(bus)
)
(connector
	(pt 1184 472)
	(pt 440 472)
	(bus)
)
(connector
	(pt 440 240)
	(pt 440 472)
	(bus)
)
(connector
	(pt 312 352)
	(pt 424 352)
)
(connector
	(pt 1184 488)
	(pt 424 488)
)
(connector
	(pt 424 352)
	(pt 424 488)
)
(connector
	(pt 312 368)
	(pt 472 368)
	(bus)
)
(connector
	(pt 472 368)
	(pt 472 240)
	(bus)
)
(connector
	(pt 808 240)
	(pt 472 240)
	(bus)
)
(connector
	(pt 312 336)
	(pt 808 336)
)
(connector
	(pt 312 320)
	(pt 808 320)
)
(connector
	(pt 312 304)
	(pt 808 304)
)
(connector
	(pt 1048 352)
	(pt 1184 352)
)
(connector
	(pt 1048 336)
	(pt 1160 336)
)
(connector
	(pt 1160 136)
	(pt 1160 336)
)
(connector
	(pt -144 136)
	(pt 1160 136)
)
(connector
	(pt -112 256)
	(pt -280 256)
)
(connector
	(pt -280 48)
	(pt -280 256)
)
(connector
	(pt -112 272)
	(pt -296 272)
)
(connector
	(pt -296 64)
	(pt -296 272)
)
(connector
	(pt -392 288)
	(pt -112 288)
)
(connector
	(pt -392 304)
	(pt -112 304)
	(bus)
)
(connector
	(pt -112 320)
	(pt -392 320)
	(bus)
)
(connector
	(pt -112 336)
	(pt -392 336)
)
(connector
	(pt -112 352)
	(pt -392 352)
)
(connector
	(pt -112 368)
	(pt -392 368)
)
(connector
	(pt -112 384)
	(pt -392 384)
)
(connector
	(pt -112 240)
	(pt -144 240)
)
(connector
	(pt -144 136)
	(pt -144 240)
)
(connector
	(pt 1080 528)
	(pt 1080 320)
	(bus)
)
(connector
	(pt 1184 320)
	(pt 1080 320)
	(bus)
)
(connector
	(pt 1080 320)
	(pt 1048 320)
	(bus)
)
(connector
	(pt 1048 208)
	(pt 1184 208)
)
(connector
	(pt 1048 224)
	(pt 1184 224)
)
(connector
	(pt 1048 272)
	(pt 1184 272)
)
(connector
	(pt 1048 288)
	(pt 1184 288)
	(bus)
)
(connector
	(pt 1048 304)
	(pt 1184 304)
	(bus)
)
(connector
	(pt -112 416)
	(pt -160 416)
)
(connector
	(pt -160 416)
	(pt -160 152)
)
(connector
	(pt 1144 152)
	(pt -160 152)
)
(connector
	(pt 1144 152)
	(pt 1144 240)
)
(connector
	(pt 1048 240)
	(pt 1144 240)
)
(connector
	(pt 1144 240)
	(pt 1184 240)
)
(connector
	(pt -112 432)
	(pt -176 432)
)
(connector
	(pt -176 432)
	(pt -176 168)
)
(connector
	(pt -112 400)
	(pt -192 400)
	(bus)
)
(connector
	(pt -192 400)
	(pt -192 528)
	(bus)
)
(connector
	(pt 1080 528)
	(pt -192 528)
	(bus)
)
(connector
	(pt -176 168)
	(pt 1120 168)
)
(connector
	(pt 1120 168)
	(pt 1120 256)
)
(connector
	(pt 1048 256)
	(pt 1120 256)
)
(connector
	(pt 1120 256)
	(pt 1184 256)
)
(connector
	(pt -336 48)
	(pt -280 48)
)
(connector
	(pt -280 48)
	(pt 1184 48)
)
(connector
	(pt 768 64)
	(pt 768 224)
)
(connector
	(pt -336 64)
	(pt -296 64)
)
(connector
	(pt -296 64)
	(pt 768 64)
)
(connector
	(pt 768 224)
	(pt 808 224)
)
(connector
	(pt -336 32)
	(pt 784 32)
)
(connector
	(pt 784 32)
	(pt 784 208)
)
(connector
	(pt 784 208)
	(pt 808 208)
)
(connector
	(pt 1184 408)
	(pt 728 408)
)
(connector
	(pt 728 408)
	(pt 728 288)
)
(connector
	(pt 312 288)
	(pt 728 288)
)
(connector
	(pt 728 288)
	(pt 808 288)
)
(connector
	(pt 1184 424)
	(pt 712 424)
)
(connector
	(pt 712 424)
	(pt 712 272)
)
(connector
	(pt 312 272)
	(pt 712 272)
)
(connector
	(pt 712 272)
	(pt 808 272)
)
(junction (pt -296 64))
(junction (pt -280 48))
(junction (pt 1080 320))
(junction (pt 1144 240))
(junction (pt 1120 256))
(junction (pt 728 288))
(junction (pt 712 272))
(text "Cache Controller clocked on rising edge of 50Mhz clock, Dram controller on falling edge of 50Mhz clock\nCache memory clocked on falling edge of 50Mhz clock, dram memory on rising edge of 50Mhz clock" (rect -336 776 268 814)(font "Intel Clear" (font_size 8)))
(text "6 signals for simulation and debugging only" (rect 1168 672 1425 691)(font "Intel Clear" (font_size 8)))
