D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\bin64\c_hdl.exe  -osyn  D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs  -hdllog  D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synlog\MULT_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver   -I D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\  -I D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib   -v2001  -devicelib  D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v  -encrypt  -pro  -dmgen  D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v 
rc:0 success:1 runtime:2
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synwork\MULT_comp.srs|io:o|time:1597438817|size:9402|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\synlog\MULT_compiler.srr|io:o|time:1597438817|size:4500|exec:0
file:D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v|io:i|time:1585950454|size:224837|exec:0
file:D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v|io:i|time:1597438769|size:2977|exec:0
file:D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\bin\c_hdl.exe|io:i|time:1585950451|size:1338368|exec:1
file:D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\bin64\c_hdl.exe|io:i|time:1585950452|size:1754112|exec:1
