ARM GAS  /tmp/ccLp3lnf.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"lv_printf.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._out_buffer,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_out_buffer:
  26              	.LVL0:
  27              	.LFB0:
  28              		.file 1 "Middlewares/lvgl/src/misc/lv_printf.c"
   1:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
   2:Middlewares/lvgl/src/misc/lv_printf.c **** // \author (c) Marco Paland (info@paland.com)
   3:Middlewares/lvgl/src/misc/lv_printf.c **** //             2014-2019, PALANDesign Hannover, Germany
   4:Middlewares/lvgl/src/misc/lv_printf.c **** //
   5:Middlewares/lvgl/src/misc/lv_printf.c **** // \license The MIT License (MIT)
   6:Middlewares/lvgl/src/misc/lv_printf.c **** //
   7:Middlewares/lvgl/src/misc/lv_printf.c **** // Permission is hereby granted, free of charge, to any person obtaining a copy
   8:Middlewares/lvgl/src/misc/lv_printf.c **** // of this software and associated documentation files (the "Software"), to deal
   9:Middlewares/lvgl/src/misc/lv_printf.c **** // in the Software without restriction, including without limitation the rights
  10:Middlewares/lvgl/src/misc/lv_printf.c **** // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:Middlewares/lvgl/src/misc/lv_printf.c **** // copies of the Software, and to permit persons to whom the Software is
  12:Middlewares/lvgl/src/misc/lv_printf.c **** // furnished to do so, subject to the following conditions:
  13:Middlewares/lvgl/src/misc/lv_printf.c **** //
  14:Middlewares/lvgl/src/misc/lv_printf.c **** // The above copyright notice and this permission notice shall be included in
  15:Middlewares/lvgl/src/misc/lv_printf.c **** // all copies or substantial portions of the Software.
  16:Middlewares/lvgl/src/misc/lv_printf.c **** //
  17:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:Middlewares/lvgl/src/misc/lv_printf.c **** // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:Middlewares/lvgl/src/misc/lv_printf.c **** // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:Middlewares/lvgl/src/misc/lv_printf.c **** // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:Middlewares/lvgl/src/misc/lv_printf.c **** // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:Middlewares/lvgl/src/misc/lv_printf.c **** // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE.
  24:Middlewares/lvgl/src/misc/lv_printf.c **** //
  25:Middlewares/lvgl/src/misc/lv_printf.c **** // \brief Tiny printf, sprintf and (v)snprintf implementation, optimized for speed on
  26:Middlewares/lvgl/src/misc/lv_printf.c **** //        embedded systems with a very limited resources. These routines are thread
  27:Middlewares/lvgl/src/misc/lv_printf.c **** //        safe and reentrant!
  28:Middlewares/lvgl/src/misc/lv_printf.c **** //        Use this instead of the bloated standard/newlib printf cause these use
  29:Middlewares/lvgl/src/misc/lv_printf.c **** //        malloc for printf (and may not be thread safe).
  30:Middlewares/lvgl/src/misc/lv_printf.c **** //
ARM GAS  /tmp/ccLp3lnf.s 			page 2


  31:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  32:Middlewares/lvgl/src/misc/lv_printf.c **** 
  33:Middlewares/lvgl/src/misc/lv_printf.c **** /*Original repository: https://github.com/mpaland/printf*/
  34:Middlewares/lvgl/src/misc/lv_printf.c **** 
  35:Middlewares/lvgl/src/misc/lv_printf.c **** #include "lv_printf.h"
  36:Middlewares/lvgl/src/misc/lv_printf.c **** 
  37:Middlewares/lvgl/src/misc/lv_printf.c **** #if LV_SPRINTF_CUSTOM == 0
  38:Middlewares/lvgl/src/misc/lv_printf.c **** 
  39:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdbool.h>
  40:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdint.h>
  41:Middlewares/lvgl/src/misc/lv_printf.c **** 
  42:Middlewares/lvgl/src/misc/lv_printf.c **** #define PRINTF_DISABLE_SUPPORT_FLOAT    (!LV_SPRINTF_USE_FLOAT)
  43:Middlewares/lvgl/src/misc/lv_printf.c **** 
  44:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ntoa' conversion buffer size, this must be big enough to hold one converted
  45:Middlewares/lvgl/src/misc/lv_printf.c **** // numeric number including padded zeros (dynamically created on stack)
  46:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  47:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_NTOA_BUFFER_SIZE
  48:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_NTOA_BUFFER_SIZE    32U
  49:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  50:Middlewares/lvgl/src/misc/lv_printf.c **** 
  51:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ftoa' conversion buffer size, this must be big enough to hold one converted
  52:Middlewares/lvgl/src/misc/lv_printf.c **** // float number including padded zeros (dynamically created on stack)
  53:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  54:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_FTOA_BUFFER_SIZE
  55:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_FTOA_BUFFER_SIZE    32U
  56:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  57:Middlewares/lvgl/src/misc/lv_printf.c **** 
  58:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the floating point type (%f)
  59:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  60:Middlewares/lvgl/src/misc/lv_printf.c **** #if !PRINTF_DISABLE_SUPPORT_FLOAT
  61:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_FLOAT
  62:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  63:Middlewares/lvgl/src/misc/lv_printf.c **** 
  64:Middlewares/lvgl/src/misc/lv_printf.c **** // support for exponential floating point notation (%e/%g)
  65:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  66:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_EXPONENTIAL
  67:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_EXPONENTIAL
  68:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  69:Middlewares/lvgl/src/misc/lv_printf.c **** 
  70:Middlewares/lvgl/src/misc/lv_printf.c **** // define the default floating point precision
  71:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 6 digits
  72:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DEFAULT_FLOAT_PRECISION
  73:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_DEFAULT_FLOAT_PRECISION 6U
  74:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  75:Middlewares/lvgl/src/misc/lv_printf.c **** 
  76:Middlewares/lvgl/src/misc/lv_printf.c **** // define the largest float suitable to print with %f
  77:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 1e9
  78:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_MAX_FLOAT
  79:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_MAX_FLOAT 1e9
  80:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  81:Middlewares/lvgl/src/misc/lv_printf.c **** 
  82:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the long long types (%llu or %p)
  83:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  84:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_LONG_LONG
  85:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_LONG_LONG
  86:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  87:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/ccLp3lnf.s 			page 3


  88:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the ptrdiff_t type (%t)
  89:Middlewares/lvgl/src/misc/lv_printf.c **** // ptrdiff_t is normally defined in <stddef.h> as long or long long type
  90:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  91:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_PTRDIFF_T
  92:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_PTRDIFF_T
  93:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  94:Middlewares/lvgl/src/misc/lv_printf.c **** 
  95:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  96:Middlewares/lvgl/src/misc/lv_printf.c **** 
  97:Middlewares/lvgl/src/misc/lv_printf.c **** // internal flag definitions
  98:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ZEROPAD   (1U <<  0U)
  99:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LEFT      (1U <<  1U)
 100:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PLUS      (1U <<  2U)
 101:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SPACE     (1U <<  3U)
 102:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_HASH      (1U <<  4U)
 103:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_UPPERCASE (1U <<  5U)
 104:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_CHAR      (1U <<  6U)
 105:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SHORT     (1U <<  7U)
 106:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG      (1U <<  8U)
 107:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG_LONG (1U <<  9U)
 108:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PRECISION (1U << 10U)
 109:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ADAPT_EXP (1U << 11U)
 110:Middlewares/lvgl/src/misc/lv_printf.c **** 
 111:Middlewares/lvgl/src/misc/lv_printf.c **** // import float.h for DBL_MAX
 112:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 113:Middlewares/lvgl/src/misc/lv_printf.c ****     #include <float.h>
 114:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 115:Middlewares/lvgl/src/misc/lv_printf.c **** 
 116:Middlewares/lvgl/src/misc/lv_printf.c **** // output function type
 117:Middlewares/lvgl/src/misc/lv_printf.c **** typedef void (*out_fct_type)(char character, void * buffer, size_t idx, size_t maxlen);
 118:Middlewares/lvgl/src/misc/lv_printf.c **** 
 119:Middlewares/lvgl/src/misc/lv_printf.c **** // wrapper (used as buffer) for output function type
 120:Middlewares/lvgl/src/misc/lv_printf.c **** typedef struct {
 121:Middlewares/lvgl/src/misc/lv_printf.c ****     void (*fct)(char character, void * arg);
 122:Middlewares/lvgl/src/misc/lv_printf.c ****     void * arg;
 123:Middlewares/lvgl/src/misc/lv_printf.c **** } out_fct_wrap_type;
 124:Middlewares/lvgl/src/misc/lv_printf.c **** 
 125:Middlewares/lvgl/src/misc/lv_printf.c **** // internal buffer output
 126:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_buffer(char character, void * buffer, size_t idx, size_t maxlen)
 127:Middlewares/lvgl/src/misc/lv_printf.c **** {
  29              		.loc 1 127 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 128:Middlewares/lvgl/src/misc/lv_printf.c ****     if(idx < maxlen) {
  34              		.loc 1 128 5 view .LVU1
  35              		.loc 1 128 7 is_stmt 0 view .LVU2
  36 0000 9A42     		cmp	r2, r3
  37 0002 00D2     		bcs	.L1
 129:Middlewares/lvgl/src/misc/lv_printf.c ****         ((char *)buffer)[idx] = character;
  38              		.loc 1 129 9 is_stmt 1 view .LVU3
  39              		.loc 1 129 31 is_stmt 0 view .LVU4
  40 0004 8854     		strb	r0, [r1, r2]
  41              	.L1:
 130:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 131:Middlewares/lvgl/src/misc/lv_printf.c **** }
ARM GAS  /tmp/ccLp3lnf.s 			page 4


  42              		.loc 1 131 1 view .LVU5
  43 0006 7047     		bx	lr
  44              		.cfi_endproc
  45              	.LFE0:
  47              		.section	.text._out_null,"ax",%progbits
  48              		.align	1
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	_out_null:
  55              	.LVL1:
  56              	.LFB1:
 132:Middlewares/lvgl/src/misc/lv_printf.c **** 
 133:Middlewares/lvgl/src/misc/lv_printf.c **** // internal null output
 134:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_null(char character, void * buffer, size_t idx, size_t maxlen)
 135:Middlewares/lvgl/src/misc/lv_printf.c **** {
  57              		.loc 1 135 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
 136:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)character;
  62              		.loc 1 136 5 view .LVU7
 137:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)buffer;
  63              		.loc 1 137 5 view .LVU8
 138:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)idx;
  64              		.loc 1 138 5 view .LVU9
 139:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)maxlen;
  65              		.loc 1 139 5 view .LVU10
 140:Middlewares/lvgl/src/misc/lv_printf.c **** }
  66              		.loc 1 140 1 is_stmt 0 view .LVU11
  67 0000 7047     		bx	lr
  68              		.cfi_endproc
  69              	.LFE1:
  71              		.section	.text._atoi,"ax",%progbits
  72              		.align	1
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu fpv4-sp-d16
  78              	_atoi:
  79              	.LVL2:
  80              	.LFB4:
 141:Middlewares/lvgl/src/misc/lv_printf.c **** 
 142:Middlewares/lvgl/src/misc/lv_printf.c **** // internal secure strlen
 143:Middlewares/lvgl/src/misc/lv_printf.c **** // \return The length of the string (excluding the terminating 0) limited by 'maxsize'
 144:Middlewares/lvgl/src/misc/lv_printf.c **** static inline unsigned int _strnlen_s(const char * str, size_t maxsize)
 145:Middlewares/lvgl/src/misc/lv_printf.c **** {
 146:Middlewares/lvgl/src/misc/lv_printf.c ****     const char * s;
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     for(s = str; *s && maxsize--; ++s);
 148:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 149:Middlewares/lvgl/src/misc/lv_printf.c **** }
 150:Middlewares/lvgl/src/misc/lv_printf.c **** 
 151:Middlewares/lvgl/src/misc/lv_printf.c **** // internal test if char is a digit (0-9)
 152:Middlewares/lvgl/src/misc/lv_printf.c **** // \return true if char is a digit
 153:Middlewares/lvgl/src/misc/lv_printf.c **** static inline bool _is_digit(char ch)
ARM GAS  /tmp/ccLp3lnf.s 			page 5


 154:Middlewares/lvgl/src/misc/lv_printf.c **** {
 155:Middlewares/lvgl/src/misc/lv_printf.c ****     return (ch >= '0') && (ch <= '9');
 156:Middlewares/lvgl/src/misc/lv_printf.c **** }
 157:Middlewares/lvgl/src/misc/lv_printf.c **** 
 158:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ASCII string to unsigned int conversion
 159:Middlewares/lvgl/src/misc/lv_printf.c **** static unsigned int _atoi(const char ** str)
 160:Middlewares/lvgl/src/misc/lv_printf.c **** {
  81              		.loc 1 160 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86              		.loc 1 160 1 is_stmt 0 view .LVU13
  87 0000 0146     		mov	r1, r0
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  88              		.loc 1 161 5 is_stmt 1 view .LVU14
  89              	.LVL3:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
  90              		.loc 1 162 5 view .LVU15
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  91              		.loc 1 161 18 is_stmt 0 view .LVU16
  92 0002 0020     		movs	r0, #0
  93              	.LVL4:
  94              		.loc 1 162 10 view .LVU17
  95 0004 07E0     		b	.L5
  96              	.LVL5:
  97              	.L6:
 163:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
  98              		.loc 1 163 9 is_stmt 1 view .LVU18
  99              		.loc 1 163 15 is_stmt 0 view .LVU19
 100 0006 00EB8000 		add	r0, r0, r0, lsl #2
 101              	.LVL6:
 102              		.loc 1 163 46 view .LVU20
 103 000a 531C     		adds	r3, r2, #1
 104 000c 0B60     		str	r3, [r1]
 105              		.loc 1 163 38 view .LVU21
 106 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 107              		.loc 1 163 21 view .LVU22
 108 0010 03EB4000 		add	r0, r3, r0, lsl #1
 109              		.loc 1 163 11 view .LVU23
 110 0014 3038     		subs	r0, r0, #48
 111              	.LVL7:
 112              	.L5:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 113              		.loc 1 162 10 is_stmt 1 view .LVU24
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 114              		.loc 1 162 22 is_stmt 0 view .LVU25
 115 0016 0A68     		ldr	r2, [r1]
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 116              		.loc 1 162 11 view .LVU26
 117 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 118              	.LVL8:
 119              	.LBB19:
 120              	.LBI19:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 121              		.loc 1 153 20 is_stmt 1 view .LVU27
 122              	.LBB20:
ARM GAS  /tmp/ccLp3lnf.s 			page 6


 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 123              		.loc 1 155 5 view .LVU28
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 124              		.loc 1 155 24 is_stmt 0 view .LVU29
 125 001a 303B     		subs	r3, r3, #48
 126              	.LVL9:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 127              		.loc 1 155 24 view .LVU30
 128 001c DBB2     		uxtb	r3, r3
 129              	.LVL10:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 130              		.loc 1 155 24 view .LVU31
 131              	.LBE20:
 132              	.LBE19:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
 133              		.loc 1 162 10 view .LVU32
 134 001e 092B     		cmp	r3, #9
 135 0020 F1D9     		bls	.L6
 164:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 165:Middlewares/lvgl/src/misc/lv_printf.c ****     return i;
 136              		.loc 1 165 5 is_stmt 1 view .LVU33
 166:Middlewares/lvgl/src/misc/lv_printf.c **** }
 137              		.loc 1 166 1 is_stmt 0 view .LVU34
 138 0022 7047     		bx	lr
 139              		.cfi_endproc
 140              	.LFE4:
 142              		.section	.text._out_rev,"ax",%progbits
 143              		.align	1
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv4-sp-d16
 149              	_out_rev:
 150              	.LVL11:
 151              	.LFB5:
 167:Middlewares/lvgl/src/misc/lv_printf.c **** 
 168:Middlewares/lvgl/src/misc/lv_printf.c **** // output the specified string in reverse, taking care of any zero-padding
 169:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _out_rev(out_fct_type out, char * buffer, size_t idx, size_t maxlen, const char * buf
 170:Middlewares/lvgl/src/misc/lv_printf.c ****                        unsigned int width, unsigned int flags)
 171:Middlewares/lvgl/src/misc/lv_printf.c **** {
 152              		.loc 1 171 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 16, pretend = 0, frame = 8
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		.loc 1 171 1 is_stmt 0 view .LVU36
 157 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 158              	.LCFI0:
 159              		.cfi_def_cfa_offset 36
 160              		.cfi_offset 4, -36
 161              		.cfi_offset 5, -32
 162              		.cfi_offset 6, -28
 163              		.cfi_offset 7, -24
 164              		.cfi_offset 8, -20
 165              		.cfi_offset 9, -16
 166              		.cfi_offset 10, -12
 167              		.cfi_offset 11, -8
 168              		.cfi_offset 14, -4
ARM GAS  /tmp/ccLp3lnf.s 			page 7


 169 0004 83B0     		sub	sp, sp, #12
 170              	.LCFI1:
 171              		.cfi_def_cfa_offset 48
 172 0006 0546     		mov	r5, r0
 173 0008 0E46     		mov	r6, r1
 174 000a 9346     		mov	fp, r2
 175 000c 1F46     		mov	r7, r3
 176 000e DDF830A0 		ldr	r10, [sp, #48]
 177 0012 0D9C     		ldr	r4, [sp, #52]
 178 0014 DDF83890 		ldr	r9, [sp, #56]
 172:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 179              		.loc 1 172 5 is_stmt 1 view .LVU37
 180              	.LVL12:
 173:Middlewares/lvgl/src/misc/lv_printf.c **** 
 174:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad spaces up to given width
 175:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 181              		.loc 1 175 5 view .LVU38
 182              		.loc 1 175 7 is_stmt 0 view .LVU39
 183 0018 0F9B     		ldr	r3, [sp, #60]
 184              	.LVL13:
 185              		.loc 1 175 7 view .LVU40
 186 001a 13F0030F 		tst	r3, #3
 187 001e 19D1     		bne	.L9
 188              	.LBB21:
 176:Middlewares/lvgl/src/misc/lv_printf.c ****         size_t i;
 177:Middlewares/lvgl/src/misc/lv_printf.c ****         for(i = len; i < width; i++) {
 189              		.loc 1 177 15 view .LVU41
 190 0020 A046     		mov	r8, r4
 191              	.LBE21:
 192 0022 0192     		str	r2, [sp, #4]
 193              	.LVL14:
 194              	.L8:
 195              	.LBB22:
 196              		.loc 1 177 22 is_stmt 1 discriminator 1 view .LVU42
 197              		.loc 1 177 9 is_stmt 0 discriminator 1 view .LVU43
 198 0024 C845     		cmp	r8, r9
 199 0026 09D2     		bcs	.L19
 178:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 200              		.loc 1 178 13 is_stmt 1 discriminator 3 view .LVU44
 201 0028 02F1010B 		add	fp, r2, #1
 202              	.LVL15:
 203              		.loc 1 178 13 is_stmt 0 discriminator 3 view .LVU45
 204 002c 3B46     		mov	r3, r7
 205 002e 3146     		mov	r1, r6
 206 0030 2020     		movs	r0, #32
 207 0032 A847     		blx	r5
 208              	.LVL16:
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 209              		.loc 1 177 33 is_stmt 1 discriminator 3 view .LVU46
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 210              		.loc 1 177 34 is_stmt 0 discriminator 3 view .LVU47
 211 0034 08F10108 		add	r8, r8, #1
 212              	.LVL17:
 213              		.loc 1 178 13 discriminator 3 view .LVU48
 214 0038 5A46     		mov	r2, fp
 215 003a F3E7     		b	.L8
 216              	.LVL18:
ARM GAS  /tmp/ccLp3lnf.s 			page 8


 217              	.L19:
 218              		.loc 1 178 13 discriminator 3 view .LVU49
 219 003c DDF804B0 		ldr	fp, [sp, #4]
 220 0040 08E0     		b	.L9
 221              	.LVL19:
 222              	.L12:
 223              		.loc 1 178 13 discriminator 3 view .LVU50
 224              	.LBE22:
 179:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 180:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 181:Middlewares/lvgl/src/misc/lv_printf.c **** 
 182:Middlewares/lvgl/src/misc/lv_printf.c ****     // reverse string
 183:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len) {
 184:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 225              		.loc 1 184 9 is_stmt 1 view .LVU51
 226 0042 013C     		subs	r4, r4, #1
 227              	.LVL20:
 228              		.loc 1 184 9 is_stmt 0 view .LVU52
 229 0044 02F10108 		add	r8, r2, #1
 230              	.LVL21:
 231              		.loc 1 184 9 view .LVU53
 232 0048 3B46     		mov	r3, r7
 233 004a 3146     		mov	r1, r6
 234 004c 1AF80400 		ldrb	r0, [r10, r4]	@ zero_extendqisi2
 235 0050 A847     		blx	r5
 236              	.LVL22:
 237 0052 4246     		mov	r2, r8
 238              	.LVL23:
 239              	.L9:
 183:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 240              		.loc 1 183 10 is_stmt 1 view .LVU54
 241 0054 002C     		cmp	r4, #0
 242 0056 F4D1     		bne	.L12
 185:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 186:Middlewares/lvgl/src/misc/lv_printf.c **** 
 187:Middlewares/lvgl/src/misc/lv_printf.c ****     // append pad spaces up to given width
 188:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_LEFT) {
 243              		.loc 1 188 5 view .LVU55
 244              		.loc 1 188 7 is_stmt 0 view .LVU56
 245 0058 0F9B     		ldr	r3, [sp, #60]
 246 005a 13F0020F 		tst	r3, #2
 247 005e 03D1     		bne	.L13
 248              	.LVL24:
 249              	.L7:
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 190:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 191:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 192:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 193:Middlewares/lvgl/src/misc/lv_printf.c **** 
 194:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 195:Middlewares/lvgl/src/misc/lv_printf.c **** }
 250              		.loc 1 195 1 view .LVU57
 251 0060 1046     		mov	r0, r2
 252 0062 03B0     		add	sp, sp, #12
 253              	.LCFI2:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 36
ARM GAS  /tmp/ccLp3lnf.s 			page 9


 256              		@ sp needed
 257 0064 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 258              	.LVL25:
 259              	.L13:
 260              	.LCFI3:
 261              		.cfi_restore_state
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 262              		.loc 1 189 14 is_stmt 1 view .LVU58
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 263              		.loc 1 189 19 is_stmt 0 view .LVU59
 264 0068 A2EB0B03 		sub	r3, r2, fp
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 265              		.loc 1 189 14 view .LVU60
 266 006c 4B45     		cmp	r3, r9
 267 006e F7D2     		bcs	.L7
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 268              		.loc 1 190 13 is_stmt 1 view .LVU61
 269 0070 541C     		adds	r4, r2, #1
 270              	.LVL26:
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 271              		.loc 1 190 13 is_stmt 0 view .LVU62
 272 0072 3B46     		mov	r3, r7
 273 0074 3146     		mov	r1, r6
 274 0076 2020     		movs	r0, #32
 275 0078 A847     		blx	r5
 276              	.LVL27:
 277 007a 2246     		mov	r2, r4
 278 007c F4E7     		b	.L13
 279              		.cfi_endproc
 280              	.LFE5:
 282              		.section	.text._ntoa_format,"ax",%progbits
 283              		.align	1
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu fpv4-sp-d16
 289              	_ntoa_format:
 290              	.LVL28:
 291              	.LFB6:
 196:Middlewares/lvgl/src/misc/lv_printf.c **** 
 197:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa format
 198:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_format(out_fct_type out, char * buffer, size_t idx, size_t maxlen, char * buf, 
 199:Middlewares/lvgl/src/misc/lv_printf.c ****                            bool negative, unsigned int base, unsigned int prec, unsigned int width,
 200:Middlewares/lvgl/src/misc/lv_printf.c **** {
 292              		.loc 1 200 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 28, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		.loc 1 200 1 is_stmt 0 view .LVU64
 297 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 298              	.LCFI4:
 299              		.cfi_def_cfa_offset 28
 300              		.cfi_offset 4, -28
 301              		.cfi_offset 5, -24
 302              		.cfi_offset 6, -20
 303              		.cfi_offset 7, -16
 304              		.cfi_offset 8, -12
ARM GAS  /tmp/ccLp3lnf.s 			page 10


 305              		.cfi_offset 9, -8
 306              		.cfi_offset 14, -4
 307 0004 85B0     		sub	sp, sp, #20
 308              	.LCFI5:
 309              		.cfi_def_cfa_offset 48
 310 0006 0C9D     		ldr	r5, [sp, #48]
 311 0008 0D9C     		ldr	r4, [sp, #52]
 312 000a 9DF83890 		ldrb	r9, [sp, #56]	@ zero_extendqisi2
 313 000e DDF83C80 		ldr	r8, [sp, #60]
 314 0012 DDF840E0 		ldr	lr, [sp, #64]
 315 0016 119F     		ldr	r7, [sp, #68]
 316 0018 129E     		ldr	r6, [sp, #72]
 201:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 202:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT)) {
 317              		.loc 1 202 5 is_stmt 1 view .LVU65
 318              		.loc 1 202 7 is_stmt 0 view .LVU66
 319 001a 16F0020F 		tst	r6, #2
 320 001e 21D1     		bne	.L21
 203:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) 
 321              		.loc 1 203 9 is_stmt 1 view .LVU67
 322              		.loc 1 203 11 is_stmt 0 view .LVU68
 323 0020 7FB1     		cbz	r7, .L24
 324              		.loc 1 203 18 discriminator 1 view .LVU69
 325 0022 16F0010F 		tst	r6, #1
 326 0026 0CD0     		beq	.L24
 327              		.loc 1 203 45 discriminator 2 view .LVU70
 328 0028 B9F1000F 		cmp	r9, #0
 329 002c 02D1     		bne	.L23
 330              		.loc 1 203 58 discriminator 3 view .LVU71
 331 002e 16F00C0F 		tst	r6, #12
 332 0032 06D0     		beq	.L24
 333              	.L23:
 204:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 334              		.loc 1 204 13 is_stmt 1 view .LVU72
 335              		.loc 1 204 18 is_stmt 0 view .LVU73
 336 0034 013F     		subs	r7, r7, #1
 337              	.LVL29:
 338              		.loc 1 204 18 view .LVU74
 339 0036 04E0     		b	.L24
 340              	.LVL30:
 341              	.L26:
 205:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 206:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 207:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 342              		.loc 1 207 13 is_stmt 1 view .LVU75
 343              		.loc 1 207 24 is_stmt 0 view .LVU76
 344 0038 4FF0300C 		mov	ip, #48
 345 003c 05F804C0 		strb	ip, [r5, r4]
 346              		.loc 1 207 20 view .LVU77
 347 0040 0134     		adds	r4, r4, #1
 348              	.LVL31:
 349              	.L24:
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 350              		.loc 1 206 14 is_stmt 1 view .LVU78
 351 0042 7445     		cmp	r4, lr
 352 0044 01D2     		bcs	.L27
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
ARM GAS  /tmp/ccLp3lnf.s 			page 11


 353              		.loc 1 206 28 is_stmt 0 discriminator 1 view .LVU79
 354 0046 1F2C     		cmp	r4, #31
 355 0048 F6D9     		bls	.L26
 356              	.L27:
 208:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 209:Middlewares/lvgl/src/misc/lv_printf.c ****         while((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 357              		.loc 1 209 14 is_stmt 1 view .LVU80
 358 004a 16F0010F 		tst	r6, #1
 359 004e 09D0     		beq	.L21
 360              		.loc 1 209 39 is_stmt 0 discriminator 1 view .LVU81
 361 0050 BC42     		cmp	r4, r7
 362 0052 07D2     		bcs	.L21
 363              		.loc 1 209 56 discriminator 2 view .LVU82
 364 0054 1F2C     		cmp	r4, #31
 365 0056 05D8     		bhi	.L21
 210:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 366              		.loc 1 210 13 is_stmt 1 view .LVU83
 367              	.LVL32:
 368              		.loc 1 210 24 is_stmt 0 view .LVU84
 369 0058 4FF0300C 		mov	ip, #48
 370 005c 05F804C0 		strb	ip, [r5, r4]
 371              		.loc 1 210 20 view .LVU85
 372 0060 0134     		adds	r4, r4, #1
 373              	.LVL33:
 374              		.loc 1 210 20 view .LVU86
 375 0062 F2E7     		b	.L27
 376              	.LVL34:
 377              	.L21:
 211:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 212:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 213:Middlewares/lvgl/src/misc/lv_printf.c **** 
 214:Middlewares/lvgl/src/misc/lv_printf.c ****     // handle hash
 215:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_HASH) {
 378              		.loc 1 215 5 is_stmt 1 view .LVU87
 379              		.loc 1 215 7 is_stmt 0 view .LVU88
 380 0064 16F0100F 		tst	r6, #16
 381 0068 17D0     		beq	.L29
 216:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 382              		.loc 1 216 9 is_stmt 1 view .LVU89
 383              		.loc 1 216 11 is_stmt 0 view .LVU90
 384 006a 16F4806F 		tst	r6, #1024
 385 006e 04D1     		bne	.L30
 386              		.loc 1 216 39 discriminator 1 view .LVU91
 387 0070 1CB1     		cbz	r4, .L30
 388              		.loc 1 216 46 discriminator 2 view .LVU92
 389 0072 7445     		cmp	r4, lr
 390 0074 24D0     		beq	.L31
 391              		.loc 1 216 64 discriminator 3 view .LVU93
 392 0076 BC42     		cmp	r4, r7
 393 0078 22D0     		beq	.L31
 394              	.L30:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             len--;
 218:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 219:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 220:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 221:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 222:Middlewares/lvgl/src/misc/lv_printf.c ****         if((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
ARM GAS  /tmp/ccLp3lnf.s 			page 12


 395              		.loc 1 222 9 is_stmt 1 view .LVU94
 396              		.loc 1 222 11 is_stmt 0 view .LVU95
 397 007a B8F1100F 		cmp	r8, #16
 398 007e 2BD0     		beq	.L41
 399              	.L32:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 224:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 225:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 400              		.loc 1 225 14 is_stmt 1 view .LVU96
 401              		.loc 1 225 16 is_stmt 0 view .LVU97
 402 0080 B8F1100F 		cmp	r8, #16
 403 0084 33D0     		beq	.L42
 404              	.L34:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 227:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 228:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 405              		.loc 1 228 14 is_stmt 1 view .LVU98
 406              		.loc 1 228 16 is_stmt 0 view .LVU99
 407 0086 B8F1020F 		cmp	r8, #2
 408 008a 3BD0     		beq	.L43
 409              	.L33:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 230:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 231:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_NTOA_BUFFER_SIZE) {
 410              		.loc 1 231 9 is_stmt 1 view .LVU100
 411              		.loc 1 231 11 is_stmt 0 view .LVU101
 412 008c 1F2C     		cmp	r4, #31
 413 008e 04D8     		bhi	.L29
 232:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 414              		.loc 1 232 13 is_stmt 1 view .LVU102
 415              	.LVL35:
 416              		.loc 1 232 24 is_stmt 0 view .LVU103
 417 0090 4FF0300C 		mov	ip, #48
 418 0094 05F804C0 		strb	ip, [r5, r4]
 419              		.loc 1 232 20 view .LVU104
 420 0098 0134     		adds	r4, r4, #1
 421              	.LVL36:
 422              	.L29:
 233:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 234:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 235:Middlewares/lvgl/src/misc/lv_printf.c **** 
 236:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_NTOA_BUFFER_SIZE) {
 423              		.loc 1 236 5 is_stmt 1 view .LVU105
 424              		.loc 1 236 7 is_stmt 0 view .LVU106
 425 009a 1F2C     		cmp	r4, #31
 426 009c 07D8     		bhi	.L35
 237:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 427              		.loc 1 237 9 is_stmt 1 view .LVU107
 428              		.loc 1 237 11 is_stmt 0 view .LVU108
 429 009e B9F1000F 		cmp	r9, #0
 430 00a2 37D0     		beq	.L36
 238:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 431              		.loc 1 238 13 is_stmt 1 view .LVU109
 432              	.LVL37:
 433              		.loc 1 238 24 is_stmt 0 view .LVU110
 434 00a4 4FF02D0C 		mov	ip, #45
 435 00a8 05F804C0 		strb	ip, [r5, r4]
ARM GAS  /tmp/ccLp3lnf.s 			page 13


 436              		.loc 1 238 20 view .LVU111
 437 00ac 0134     		adds	r4, r4, #1
 438              	.LVL38:
 439              	.L35:
 239:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 240:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 241:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 242:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 243:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 244:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 245:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 246:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 247:Middlewares/lvgl/src/misc/lv_printf.c **** 
 248:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 440              		.loc 1 248 5 is_stmt 1 view .LVU112
 441              		.loc 1 248 12 is_stmt 0 view .LVU113
 442 00ae 0396     		str	r6, [sp, #12]
 443 00b0 0297     		str	r7, [sp, #8]
 444 00b2 0194     		str	r4, [sp, #4]
 445 00b4 0095     		str	r5, [sp]
 446 00b6 FFF7FEFF 		bl	_out_rev
 447              	.LVL39:
 249:Middlewares/lvgl/src/misc/lv_printf.c **** }
 448              		.loc 1 249 1 view .LVU114
 449 00ba 05B0     		add	sp, sp, #20
 450              	.LCFI6:
 451              		.cfi_remember_state
 452              		.cfi_def_cfa_offset 28
 453              		@ sp needed
 454 00bc BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 455              	.LVL40:
 456              	.L31:
 457              	.LCFI7:
 458              		.cfi_restore_state
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 459              		.loc 1 217 13 is_stmt 1 view .LVU115
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 460              		.loc 1 218 13 view .LVU116
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 461              		.loc 1 218 15 is_stmt 0 view .LVU117
 462 00c0 B4F1010C 		subs	ip, r4, #1
 463              	.LVL41:
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 464              		.loc 1 218 15 view .LVU118
 465 00c4 06D0     		beq	.L38
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 466              		.loc 1 218 20 discriminator 1 view .LVU119
 467 00c6 B8F1100F 		cmp	r8, #16
 468 00ca 01D0     		beq	.L44
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 469              		.loc 1 217 16 view .LVU120
 470 00cc 6446     		mov	r4, ip
 471 00ce D4E7     		b	.L30
 472              	.L44:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 473              		.loc 1 219 17 is_stmt 1 view .LVU121
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
ARM GAS  /tmp/ccLp3lnf.s 			page 14


 474              		.loc 1 219 20 is_stmt 0 view .LVU122
 475 00d0 023C     		subs	r4, r4, #2
 476              	.LVL42:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 477              		.loc 1 219 20 view .LVU123
 478 00d2 D2E7     		b	.L30
 479              	.LVL43:
 480              	.L38:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 481              		.loc 1 217 16 view .LVU124
 482 00d4 6446     		mov	r4, ip
 483 00d6 D0E7     		b	.L30
 484              	.LVL44:
 485              	.L41:
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 486              		.loc 1 222 26 discriminator 1 view .LVU125
 487 00d8 16F0200F 		tst	r6, #32
 488 00dc D0D1     		bne	.L32
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 489              		.loc 1 222 56 discriminator 2 view .LVU126
 490 00de 1F2C     		cmp	r4, #31
 491 00e0 CED8     		bhi	.L32
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 492              		.loc 1 223 13 is_stmt 1 view .LVU127
 493              	.LVL45:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 494              		.loc 1 223 24 is_stmt 0 view .LVU128
 495 00e2 4FF0780C 		mov	ip, #120
 496 00e6 05F804C0 		strb	ip, [r5, r4]
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 497              		.loc 1 223 20 view .LVU129
 498 00ea 0134     		adds	r4, r4, #1
 499              	.LVL46:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 500              		.loc 1 223 24 view .LVU130
 501 00ec CEE7     		b	.L33
 502              	.L42:
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 503              		.loc 1 225 31 discriminator 1 view .LVU131
 504 00ee 16F0200F 		tst	r6, #32
 505 00f2 C8D0     		beq	.L34
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 506              		.loc 1 225 60 discriminator 2 view .LVU132
 507 00f4 1F2C     		cmp	r4, #31
 508 00f6 C6D8     		bhi	.L34
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 509              		.loc 1 226 13 is_stmt 1 view .LVU133
 510              	.LVL47:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 511              		.loc 1 226 24 is_stmt 0 view .LVU134
 512 00f8 4FF0580C 		mov	ip, #88
 513 00fc 05F804C0 		strb	ip, [r5, r4]
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 514              		.loc 1 226 20 view .LVU135
 515 0100 0134     		adds	r4, r4, #1
 516              	.LVL48:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/ccLp3lnf.s 			page 15


 517              		.loc 1 226 24 view .LVU136
 518 0102 C3E7     		b	.L33
 519              	.L43:
 228:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 520              		.loc 1 228 30 discriminator 1 view .LVU137
 521 0104 1F2C     		cmp	r4, #31
 522 0106 C1D8     		bhi	.L33
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 523              		.loc 1 229 13 is_stmt 1 view .LVU138
 524              	.LVL49:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 525              		.loc 1 229 24 is_stmt 0 view .LVU139
 526 0108 4FF0620C 		mov	ip, #98
 527 010c 05F804C0 		strb	ip, [r5, r4]
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 528              		.loc 1 229 20 view .LVU140
 529 0110 0134     		adds	r4, r4, #1
 530              	.LVL50:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 531              		.loc 1 229 20 view .LVU141
 532 0112 BBE7     		b	.L33
 533              	.L36:
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 534              		.loc 1 240 14 is_stmt 1 view .LVU142
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 535              		.loc 1 240 16 is_stmt 0 view .LVU143
 536 0114 16F0040F 		tst	r6, #4
 537 0118 05D0     		beq	.L37
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 538              		.loc 1 241 13 is_stmt 1 view .LVU144
 539              	.LVL51:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 540              		.loc 1 241 24 is_stmt 0 view .LVU145
 541 011a 4FF02B0C 		mov	ip, #43
 542 011e 05F804C0 		strb	ip, [r5, r4]
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 543              		.loc 1 241 20 view .LVU146
 544 0122 0134     		adds	r4, r4, #1
 545              	.LVL52:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 546              		.loc 1 241 20 view .LVU147
 547 0124 C3E7     		b	.L35
 548              	.L37:
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 549              		.loc 1 243 14 is_stmt 1 view .LVU148
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 550              		.loc 1 243 16 is_stmt 0 view .LVU149
 551 0126 16F0080F 		tst	r6, #8
 552 012a C0D0     		beq	.L35
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 553              		.loc 1 244 13 is_stmt 1 view .LVU150
 554              	.LVL53:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 555              		.loc 1 244 24 is_stmt 0 view .LVU151
 556 012c 4FF0200C 		mov	ip, #32
 557 0130 05F804C0 		strb	ip, [r5, r4]
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/ccLp3lnf.s 			page 16


 558              		.loc 1 244 20 view .LVU152
 559 0134 0134     		adds	r4, r4, #1
 560              	.LVL54:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 561              		.loc 1 244 20 view .LVU153
 562 0136 BAE7     		b	.L35
 563              		.cfi_endproc
 564              	.LFE6:
 566              		.section	.text._ntoa_long,"ax",%progbits
 567              		.align	1
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 571              		.fpu fpv4-sp-d16
 573              	_ntoa_long:
 574              	.LVL55:
 575              	.LFB7:
 250:Middlewares/lvgl/src/misc/lv_printf.c **** 
 251:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long' type
 252:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned long 
 253:Middlewares/lvgl/src/misc/lv_printf.c ****                          unsigned long base, unsigned int prec, unsigned int width, unsigned int fl
 254:Middlewares/lvgl/src/misc/lv_printf.c **** {
 576              		.loc 1 254 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 24, pretend = 0, frame = 32
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		.loc 1 254 1 is_stmt 0 view .LVU155
 581 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 582              	.LCFI8:
 583              		.cfi_def_cfa_offset 20
 584              		.cfi_offset 4, -20
 585              		.cfi_offset 5, -16
 586              		.cfi_offset 6, -12
 587              		.cfi_offset 7, -8
 588              		.cfi_offset 14, -4
 589 0002 91B0     		sub	sp, sp, #68
 590              	.LCFI9:
 591              		.cfi_def_cfa_offset 88
 592 0004 169C     		ldr	r4, [sp, #88]
 593 0006 189D     		ldr	r5, [sp, #96]
 594 0008 1B9E     		ldr	r6, [sp, #108]
 255:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 595              		.loc 1 255 5 is_stmt 1 view .LVU156
 256:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 596              		.loc 1 256 5 view .LVU157
 597              	.LVL56:
 257:Middlewares/lvgl/src/misc/lv_printf.c **** 
 258:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 259:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 598              		.loc 1 259 5 view .LVU158
 599              		.loc 1 259 7 is_stmt 0 view .LVU159
 600 000a 0CB9     		cbnz	r4, .L46
 260:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 601              		.loc 1 260 9 is_stmt 1 view .LVU160
 602              		.loc 1 260 15 is_stmt 0 view .LVU161
 603 000c 26F01006 		bic	r6, r6, #16
 604              	.LVL57:
ARM GAS  /tmp/ccLp3lnf.s 			page 17


 605              	.L46:
 261:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 262:Middlewares/lvgl/src/misc/lv_printf.c **** 
 263:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 264:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 606              		.loc 1 264 5 is_stmt 1 view .LVU162
 607              		.loc 1 264 7 is_stmt 0 view .LVU163
 608 0010 16F4806E 		ands	lr, r6, #1024
 609 0014 16D0     		beq	.L52
 610              		.loc 1 264 35 discriminator 1 view .LVU164
 611 0016 64B3     		cbz	r4, .L53
 612 0018 4FF0000E 		mov	lr, #0
 613 001c 12E0     		b	.L52
 614              	.LVL58:
 615              	.L57:
 616              	.LBB23:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 617              		.loc 1 267 24 discriminator 1 view .LVU165
 618 001e 0CF1300C 		add	ip, ip, #48
 619              	.LVL59:
 620              		.loc 1 267 24 discriminator 1 view .LVU166
 621 0022 5FFA8CFC 		uxtb	ip, ip
 622              	.LVL60:
 623              	.L50:
 624              		.loc 1 267 20 discriminator 8 view .LVU167
 625 0026 0EF10107 		add	r7, lr, #1
 626              	.LVL61:
 627              		.loc 1 267 24 discriminator 8 view .LVU168
 628 002a 0EF1400E 		add	lr, lr, #64
 629 002e EE44     		add	lr, sp, lr
 630 0030 0EF820CC 		strb	ip, [lr, #-32]
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 631              		.loc 1 268 13 is_stmt 1 discriminator 8 view .LVU169
 632              		.loc 1 268 19 is_stmt 0 discriminator 8 view .LVU170
 633 0034 B4FBF5FC 		udiv	ip, r4, r5
 634              	.LVL62:
 635              		.loc 1 268 19 discriminator 8 view .LVU171
 636              	.LBE23:
 269:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 637              		.loc 1 269 16 is_stmt 1 discriminator 8 view .LVU172
 638              		.loc 1 269 9 is_stmt 0 discriminator 8 view .LVU173
 639 0038 AC42     		cmp	r4, r5
 640 003a 1BD3     		bcc	.L48
 641              		.loc 1 269 23 discriminator 1 view .LVU174
 642 003c 1F2F     		cmp	r7, #31
 643 003e 19D8     		bhi	.L48
 644              	.LBB24:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 645              		.loc 1 267 20 view .LVU175
 646 0040 BE46     		mov	lr, r7
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 647              		.loc 1 268 19 view .LVU176
 648 0042 6446     		mov	r4, ip
 649              	.LVL63:
 650              	.L52:
ARM GAS  /tmp/ccLp3lnf.s 			page 18


 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 651              		.loc 1 268 19 view .LVU177
 652              	.LBE24:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 653              		.loc 1 265 9 is_stmt 1 view .LVU178
 654              	.LBB25:
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 655              		.loc 1 266 13 view .LVU179
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 656              		.loc 1 266 45 is_stmt 0 view .LVU180
 657 0044 B4FBF5FC 		udiv	ip, r4, r5
 658 0048 05FB1C4C 		mls	ip, r5, ip, r4
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 659              		.loc 1 266 24 view .LVU181
 660 004c 5FFA8CFC 		uxtb	ip, ip
 661              	.LVL64:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 662              		.loc 1 267 13 is_stmt 1 view .LVU182
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 663              		.loc 1 267 24 is_stmt 0 view .LVU183
 664 0050 BCF1090F 		cmp	ip, #9
 665 0054 E3D9     		bls	.L57
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 666              		.loc 1 267 91 discriminator 2 view .LVU184
 667 0056 16F0200F 		tst	r6, #32
 668 005a 08D0     		beq	.L54
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 669              		.loc 1 267 91 view .LVU185
 670 005c 4127     		movs	r7, #65
 671              	.L51:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 672              		.loc 1 267 91 discriminator 7 view .LVU186
 673 005e BC44     		add	ip, ip, r7
 674              	.LVL65:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 675              		.loc 1 267 91 discriminator 7 view .LVU187
 676 0060 5FFA8CFC 		uxtb	ip, ip
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 677              		.loc 1 267 24 discriminator 7 view .LVU188
 678 0064 ACF10A0C 		sub	ip, ip, #10
 679 0068 5FFA8CFC 		uxtb	ip, ip
 680 006c DBE7     		b	.L50
 681              	.LVL66:
 682              	.L54:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 683              		.loc 1 267 91 view .LVU189
 684 006e 6127     		movs	r7, #97
 685 0070 F5E7     		b	.L51
 686              	.LVL67:
 687              	.L53:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 688              		.loc 1 267 91 view .LVU190
 689              	.LBE25:
 256:Middlewares/lvgl/src/misc/lv_printf.c **** 
 690              		.loc 1 256 12 view .LVU191
 691 0072 2746     		mov	r7, r4
 692              	.LVL68:
ARM GAS  /tmp/ccLp3lnf.s 			page 19


 693              	.L48:
 270:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 271:Middlewares/lvgl/src/misc/lv_printf.c **** 
 272:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 694              		.loc 1 272 5 is_stmt 1 view .LVU192
 695              		.loc 1 272 12 is_stmt 0 view .LVU193
 696 0074 0696     		str	r6, [sp, #24]
 697 0076 1A9C     		ldr	r4, [sp, #104]
 698 0078 0594     		str	r4, [sp, #20]
 699 007a 199C     		ldr	r4, [sp, #100]
 700 007c 0494     		str	r4, [sp, #16]
 701 007e 0395     		str	r5, [sp, #12]
 702 0080 9DF85C40 		ldrb	r4, [sp, #92]	@ zero_extendqisi2
 703 0084 0294     		str	r4, [sp, #8]
 704 0086 0197     		str	r7, [sp, #4]
 705 0088 08AC     		add	r4, sp, #32
 706 008a 0094     		str	r4, [sp]
 707 008c FFF7FEFF 		bl	_ntoa_format
 708              	.LVL69:
 273:Middlewares/lvgl/src/misc/lv_printf.c **** }
 709              		.loc 1 273 1 view .LVU194
 710 0090 11B0     		add	sp, sp, #68
 711              	.LCFI10:
 712              		.cfi_def_cfa_offset 20
 713              		@ sp needed
 714 0092 F0BD     		pop	{r4, r5, r6, r7, pc}
 715              		.loc 1 273 1 view .LVU195
 716              		.cfi_endproc
 717              	.LFE7:
 719              		.global	__aeabi_uldivmod
 720              		.section	.text._ntoa_long_long,"ax",%progbits
 721              		.align	1
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 725              		.fpu fpv4-sp-d16
 727              	_ntoa_long_long:
 728              	.LVL70:
 729              	.LFB8:
 274:Middlewares/lvgl/src/misc/lv_printf.c **** 
 275:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long long' type
 276:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 277:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned 
 278:Middlewares/lvgl/src/misc/lv_printf.c ****                               bool negative, unsigned long long base, unsigned int prec, unsigned i
 279:Middlewares/lvgl/src/misc/lv_printf.c **** {
 730              		.loc 1 279 1 is_stmt 1 view -0
 731              		.cfi_startproc
 732              		@ args = 36, pretend = 0, frame = 48
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734              		.loc 1 279 1 is_stmt 0 view .LVU197
 735 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 736              	.LCFI11:
 737              		.cfi_def_cfa_offset 36
 738              		.cfi_offset 4, -36
 739              		.cfi_offset 5, -32
 740              		.cfi_offset 6, -28
 741              		.cfi_offset 7, -24
ARM GAS  /tmp/ccLp3lnf.s 			page 20


 742              		.cfi_offset 8, -20
 743              		.cfi_offset 9, -16
 744              		.cfi_offset 10, -12
 745              		.cfi_offset 11, -8
 746              		.cfi_offset 14, -4
 747 0004 95B0     		sub	sp, sp, #84
 748              	.LCFI12:
 749              		.cfi_def_cfa_offset 120
 750 0006 0990     		str	r0, [sp, #36]
 751 0008 0A91     		str	r1, [sp, #40]
 752 000a 0B92     		str	r2, [sp, #44]
 753 000c 9B46     		mov	fp, r3
 754 000e 1E9D     		ldr	r5, [sp, #120]
 755 0010 1F9E     		ldr	r6, [sp, #124]
 756 0012 229F     		ldr	r7, [sp, #136]
 757 0014 DDF88C80 		ldr	r8, [sp, #140]
 758 0018 DDF898A0 		ldr	r10, [sp, #152]
 280:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 759              		.loc 1 280 5 is_stmt 1 view .LVU198
 281:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 760              		.loc 1 281 5 view .LVU199
 761              	.LVL71:
 282:Middlewares/lvgl/src/misc/lv_printf.c **** 
 283:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 284:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 762              		.loc 1 284 5 view .LVU200
 763              		.loc 1 284 7 is_stmt 0 view .LVU201
 764 001c 55EA0603 		orrs	r3, r5, r6
 765              	.LVL72:
 766              		.loc 1 284 7 view .LVU202
 767 0020 01D1     		bne	.L59
 285:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 768              		.loc 1 285 9 is_stmt 1 view .LVU203
 769              		.loc 1 285 15 is_stmt 0 view .LVU204
 770 0022 2AF0100A 		bic	r10, r10, #16
 771              	.LVL73:
 772              	.L59:
 286:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 287:Middlewares/lvgl/src/misc/lv_printf.c **** 
 288:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 289:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 773              		.loc 1 289 5 is_stmt 1 view .LVU205
 774              		.loc 1 289 7 is_stmt 0 view .LVU206
 775 0026 1AF48064 		ands	r4, r10, #1024
 776 002a 1FD0     		beq	.L65
 777              		.loc 1 289 35 discriminator 1 view .LVU207
 778 002c 55EA0603 		orrs	r3, r5, r6
 779 0030 30D0     		beq	.L66
 780 0032 0024     		movs	r4, #0
 781 0034 1AE0     		b	.L65
 782              	.LVL74:
 783              	.L72:
 784              	.LBB26:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 785              		.loc 1 292 24 discriminator 1 view .LVU208
ARM GAS  /tmp/ccLp3lnf.s 			page 21


 786 0036 03F13002 		add	r2, r3, #48
 787 003a D2B2     		uxtb	r2, r2
 788              	.L63:
 789              		.loc 1 292 20 discriminator 8 view .LVU209
 790 003c 04F10109 		add	r9, r4, #1
 791              	.LVL75:
 792              		.loc 1 292 24 discriminator 8 view .LVU210
 793 0040 04F15003 		add	r3, r4, #80
 794              	.LVL76:
 795              		.loc 1 292 24 discriminator 8 view .LVU211
 796 0044 0DEB0304 		add	r4, sp, r3
 797 0048 04F8202C 		strb	r2, [r4, #-32]
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 798              		.loc 1 293 13 is_stmt 1 discriminator 8 view .LVU212
 799              		.loc 1 293 19 is_stmt 0 discriminator 8 view .LVU213
 800 004c 3A46     		mov	r2, r7
 801 004e 4346     		mov	r3, r8
 802 0050 2846     		mov	r0, r5
 803 0052 3146     		mov	r1, r6
 804 0054 FFF7FEFF 		bl	__aeabi_uldivmod
 805              	.LVL77:
 806              		.loc 1 293 19 discriminator 8 view .LVU214
 807              	.LBE26:
 294:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 808              		.loc 1 294 16 is_stmt 1 discriminator 8 view .LVU215
 809              		.loc 1 294 9 is_stmt 0 discriminator 8 view .LVU216
 810 0058 BD42     		cmp	r5, r7
 811 005a 76EB0803 		sbcs	r3, r6, r8
 812 005e 1BD3     		bcc	.L61
 813              		.loc 1 294 23 discriminator 1 view .LVU217
 814 0060 B9F11F0F 		cmp	r9, #31
 815 0064 18D8     		bhi	.L61
 816              	.LBB27:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 817              		.loc 1 292 20 view .LVU218
 818 0066 4C46     		mov	r4, r9
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 819              		.loc 1 293 19 view .LVU219
 820 0068 0546     		mov	r5, r0
 821 006a 0E46     		mov	r6, r1
 822              	.LVL78:
 823              	.L65:
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 824              		.loc 1 293 19 view .LVU220
 825              	.LBE27:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 826              		.loc 1 290 9 is_stmt 1 view .LVU221
 827              	.LBB28:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 828              		.loc 1 291 13 view .LVU222
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 829              		.loc 1 291 45 is_stmt 0 view .LVU223
 830 006c 3A46     		mov	r2, r7
 831 006e 4346     		mov	r3, r8
 832 0070 2846     		mov	r0, r5
 833 0072 3146     		mov	r1, r6
 834 0074 FFF7FEFF 		bl	__aeabi_uldivmod
ARM GAS  /tmp/ccLp3lnf.s 			page 22


 835              	.LVL79:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 836              		.loc 1 291 24 view .LVU224
 837 0078 D3B2     		uxtb	r3, r2
 838              	.LVL80:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 839              		.loc 1 292 13 is_stmt 1 view .LVU225
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 840              		.loc 1 292 24 is_stmt 0 view .LVU226
 841 007a 092B     		cmp	r3, #9
 842 007c DBD9     		bls	.L72
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 843              		.loc 1 292 91 discriminator 2 view .LVU227
 844 007e 1AF0200F 		tst	r10, #32
 845 0082 05D0     		beq	.L67
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 846              		.loc 1 292 91 view .LVU228
 847 0084 4122     		movs	r2, #65
 848              	.L64:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 849              		.loc 1 292 91 discriminator 7 view .LVU229
 850 0086 1A44     		add	r2, r2, r3
 851 0088 D2B2     		uxtb	r2, r2
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 852              		.loc 1 292 24 discriminator 7 view .LVU230
 853 008a 0A3A     		subs	r2, r2, #10
 854 008c D2B2     		uxtb	r2, r2
 855 008e D5E7     		b	.L63
 856              	.L67:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 857              		.loc 1 292 91 view .LVU231
 858 0090 6122     		movs	r2, #97
 859 0092 F8E7     		b	.L64
 860              	.LVL81:
 861              	.L66:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 862              		.loc 1 292 91 view .LVU232
 863              	.LBE28:
 281:Middlewares/lvgl/src/misc/lv_printf.c **** 
 864              		.loc 1 281 12 view .LVU233
 865 0094 4FF00009 		mov	r9, #0
 866              	.LVL82:
 867              	.L61:
 295:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 296:Middlewares/lvgl/src/misc/lv_printf.c **** 
 297:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 868              		.loc 1 297 5 is_stmt 1 view .LVU234
 869              		.loc 1 297 12 is_stmt 0 view .LVU235
 870 0098 CDF818A0 		str	r10, [sp, #24]
 871 009c 259B     		ldr	r3, [sp, #148]
 872 009e 0593     		str	r3, [sp, #20]
 873 00a0 249B     		ldr	r3, [sp, #144]
 874 00a2 0493     		str	r3, [sp, #16]
 875 00a4 0397     		str	r7, [sp, #12]
 876 00a6 9DF88030 		ldrb	r3, [sp, #128]	@ zero_extendqisi2
 877 00aa 0293     		str	r3, [sp, #8]
 878 00ac CDF80490 		str	r9, [sp, #4]
ARM GAS  /tmp/ccLp3lnf.s 			page 23


 879 00b0 0CAB     		add	r3, sp, #48
 880 00b2 0093     		str	r3, [sp]
 881 00b4 5B46     		mov	r3, fp
 882 00b6 0B9A     		ldr	r2, [sp, #44]
 883 00b8 0A99     		ldr	r1, [sp, #40]
 884 00ba 0998     		ldr	r0, [sp, #36]
 885 00bc FFF7FEFF 		bl	_ntoa_format
 886              	.LVL83:
 298:Middlewares/lvgl/src/misc/lv_printf.c **** }
 887              		.loc 1 298 1 view .LVU236
 888 00c0 15B0     		add	sp, sp, #84
 889              	.LCFI13:
 890              		.cfi_def_cfa_offset 36
 891              		@ sp needed
 892 00c2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 893              		.loc 1 298 1 view .LVU237
 894              		.cfi_endproc
 895              	.LFE8:
 897              		.section	.text._vsnprintf,"ax",%progbits
 898              		.align	1
 899              		.syntax unified
 900              		.thumb
 901              		.thumb_func
 902              		.fpu fpv4-sp-d16
 904              	_vsnprintf:
 905              	.LVL84:
 906              	.LFB9:
 299:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_LONG_LONG
 300:Middlewares/lvgl/src/misc/lv_printf.c **** 
 301:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 302:Middlewares/lvgl/src/misc/lv_printf.c **** 
 303:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 304:Middlewares/lvgl/src/misc/lv_printf.c **** // forward declaration so that _ftoa can switch to exp notation for values > PRINTF_MAX_FLOAT
 305:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 306:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags);
 307:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 308:Middlewares/lvgl/src/misc/lv_printf.c **** 
 309:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa for fixed decimal floating point
 310:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ftoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 311:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 312:Middlewares/lvgl/src/misc/lv_printf.c **** {
 313:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_FTOA_BUFFER_SIZE];
 314:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len  = 0U;
 315:Middlewares/lvgl/src/misc/lv_printf.c ****     double diff = 0.0;
 316:Middlewares/lvgl/src/misc/lv_printf.c **** 
 317:Middlewares/lvgl/src/misc/lv_printf.c ****     // powers of 10
 318:Middlewares/lvgl/src/misc/lv_printf.c ****     static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 
 319:Middlewares/lvgl/src/misc/lv_printf.c **** 
 320:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for special values
 321:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value != value)
 322:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 323:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < -DBL_MAX)
 324:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 325:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value > DBL_MAX)
 326:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & F
 327:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags);
 328:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/ccLp3lnf.s 			page 24


 329:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for very large values
 330:Middlewares/lvgl/src/misc/lv_printf.c ****     // standard printf behavior is to print EVERY whole number digit -- which could be 100s of char
 331:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 332:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 333:Middlewares/lvgl/src/misc/lv_printf.c ****         return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 334:Middlewares/lvgl/src/misc/lv_printf.c **** #else
 335:Middlewares/lvgl/src/misc/lv_printf.c ****         return 0U;
 336:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 337:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 338:Middlewares/lvgl/src/misc/lv_printf.c **** 
 339:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for negative
 340:Middlewares/lvgl/src/misc/lv_printf.c ****     bool negative = false;
 341:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < 0) {
 342:Middlewares/lvgl/src/misc/lv_printf.c ****         negative = true;
 343:Middlewares/lvgl/src/misc/lv_printf.c ****         value = 0 - value;
 344:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 345:Middlewares/lvgl/src/misc/lv_printf.c **** 
 346:Middlewares/lvgl/src/misc/lv_printf.c ****     // set default precision, if not set explicitly
 347:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 348:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 349:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 350:Middlewares/lvgl/src/misc/lv_printf.c ****     // limit precision to 9, cause a prec >= 10 can lead to overflow errors
 351:Middlewares/lvgl/src/misc/lv_printf.c ****     while((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 352:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = '0';
 353:Middlewares/lvgl/src/misc/lv_printf.c ****         prec--;
 354:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 355:Middlewares/lvgl/src/misc/lv_printf.c **** 
 356:Middlewares/lvgl/src/misc/lv_printf.c ****     int whole = (int)value;
 357:Middlewares/lvgl/src/misc/lv_printf.c ****     double tmp = (value - whole) * pow10[prec];
 358:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned long frac = (unsigned long)tmp;
 359:Middlewares/lvgl/src/misc/lv_printf.c ****     diff = tmp - frac;
 360:Middlewares/lvgl/src/misc/lv_printf.c **** 
 361:Middlewares/lvgl/src/misc/lv_printf.c ****     if(diff > 0.5) {
 362:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 363:Middlewares/lvgl/src/misc/lv_printf.c ****         // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 364:Middlewares/lvgl/src/misc/lv_printf.c ****         if(frac >= pow10[prec]) {
 365:Middlewares/lvgl/src/misc/lv_printf.c ****             frac = 0;
 366:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 367:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 368:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 369:Middlewares/lvgl/src/misc/lv_printf.c ****     else if(diff < 0.5) {
 370:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 371:Middlewares/lvgl/src/misc/lv_printf.c ****     else if((frac == 0U) || (frac & 1U)) {
 372:Middlewares/lvgl/src/misc/lv_printf.c ****         // if halfway, round up if odd OR if last digit is 0
 373:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 374:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 375:Middlewares/lvgl/src/misc/lv_printf.c **** 
 376:Middlewares/lvgl/src/misc/lv_printf.c ****     if(prec == 0U) {
 377:Middlewares/lvgl/src/misc/lv_printf.c ****         diff = value - (double)whole;
 378:Middlewares/lvgl/src/misc/lv_printf.c ****         if((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 379:Middlewares/lvgl/src/misc/lv_printf.c ****             // exactly 0.5 and ODD, then round up
 380:Middlewares/lvgl/src/misc/lv_printf.c ****             // 1.5 -> 2, but 2.5 -> 2
 381:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 382:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 383:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 384:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 385:Middlewares/lvgl/src/misc/lv_printf.c ****         unsigned int count = prec;
ARM GAS  /tmp/ccLp3lnf.s 			page 25


 386:Middlewares/lvgl/src/misc/lv_printf.c ****         // now do fractional part, as an unsigned number
 387:Middlewares/lvgl/src/misc/lv_printf.c ****         while(len < PRINTF_FTOA_BUFFER_SIZE) {
 388:Middlewares/lvgl/src/misc/lv_printf.c ****             --count;
 389:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = (char)(48U + (frac % 10U));
 390:Middlewares/lvgl/src/misc/lv_printf.c ****             if(!(frac /= 10U)) {
 391:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 392:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 393:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 394:Middlewares/lvgl/src/misc/lv_printf.c ****         // add extra 0s
 395:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 396:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 397:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 398:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_FTOA_BUFFER_SIZE) {
 399:Middlewares/lvgl/src/misc/lv_printf.c ****             // add decimal
 400:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '.';
 401:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 402:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 403:Middlewares/lvgl/src/misc/lv_printf.c **** 
 404:Middlewares/lvgl/src/misc/lv_printf.c ****     // do whole part, number is reversed
 405:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len < PRINTF_FTOA_BUFFER_SIZE) {
 406:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = (char)(48 + (whole % 10));
 407:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(whole /= 10)) {
 408:Middlewares/lvgl/src/misc/lv_printf.c ****             break;
 409:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 410:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 411:Middlewares/lvgl/src/misc/lv_printf.c **** 
 412:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 413:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 414:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 415:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 416:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 417:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 418:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 419:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 420:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 421:Middlewares/lvgl/src/misc/lv_printf.c **** 
 422:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_FTOA_BUFFER_SIZE) {
 423:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 424:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 425:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 426:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 427:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 428:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 429:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 430:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 431:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 432:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 433:Middlewares/lvgl/src/misc/lv_printf.c **** 
 434:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 435:Middlewares/lvgl/src/misc/lv_printf.c **** }
 436:Middlewares/lvgl/src/misc/lv_printf.c **** 
 437:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 438:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.ja
 439:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 440:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 441:Middlewares/lvgl/src/misc/lv_printf.c **** {
 442:Middlewares/lvgl/src/misc/lv_printf.c ****     // check for NaN and special values
ARM GAS  /tmp/ccLp3lnf.s 			page 26


 443:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 444:Middlewares/lvgl/src/misc/lv_printf.c ****         return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 445:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 446:Middlewares/lvgl/src/misc/lv_printf.c **** 
 447:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the sign
 448:Middlewares/lvgl/src/misc/lv_printf.c ****     const bool negative = value < 0;
 449:Middlewares/lvgl/src/misc/lv_printf.c ****     if(negative) {
 450:Middlewares/lvgl/src/misc/lv_printf.c ****         value = -value;
 451:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 452:Middlewares/lvgl/src/misc/lv_printf.c **** 
 453:Middlewares/lvgl/src/misc/lv_printf.c ****     // default precision
 454:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 455:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 456:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 457:Middlewares/lvgl/src/misc/lv_printf.c **** 
 458:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the decimal exponent
 459:Middlewares/lvgl/src/misc/lv_printf.c ****     // based on the algorithm by David Gay (https://www.ampl.com/netlib/fp/dtoa.c)
 460:Middlewares/lvgl/src/misc/lv_printf.c ****     union {
 461:Middlewares/lvgl/src/misc/lv_printf.c ****         uint64_t U;
 462:Middlewares/lvgl/src/misc/lv_printf.c ****         double   F;
 463:Middlewares/lvgl/src/misc/lv_printf.c ****     } conv;
 464:Middlewares/lvgl/src/misc/lv_printf.c **** 
 465:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F = value;
 466:Middlewares/lvgl/src/misc/lv_printf.c ****     int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 467:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is
 468:Middlewares/lvgl/src/misc/lv_printf.c ****     // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
 469:Middlewares/lvgl/src/misc/lv_printf.c ****     int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602
 470:Middlewares/lvgl/src/misc/lv_printf.c ****     // now we want to compute 10^expval but we want to be sure it won't overflow
 471:Middlewares/lvgl/src/misc/lv_printf.c ****     exp2 = (int)(expval * 3.321928094887362 + 0.5);
 472:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 473:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z2 = z * z;
 474:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (uint64_t)(exp2 + 1023) << 52U;
 475:Middlewares/lvgl/src/misc/lv_printf.c ****     // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_func
 476:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 477:Middlewares/lvgl/src/misc/lv_printf.c ****     // correct for rounding errors
 478:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < conv.F) {
 479:Middlewares/lvgl/src/misc/lv_printf.c ****         expval--;
 480:Middlewares/lvgl/src/misc/lv_printf.c ****         conv.F /= 10;
 481:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 482:Middlewares/lvgl/src/misc/lv_printf.c **** 
 483:Middlewares/lvgl/src/misc/lv_printf.c ****     // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
 484:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 485:Middlewares/lvgl/src/misc/lv_printf.c **** 
 486:Middlewares/lvgl/src/misc/lv_printf.c ****     // in "%g" mode, "prec" is the number of *significant figures* not decimals
 487:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_ADAPT_EXP) {
 488:Middlewares/lvgl/src/misc/lv_printf.c ****         // do we want to fall-back to "%f" mode?
 489:Middlewares/lvgl/src/misc/lv_printf.c ****         if((value >= 1e-4) && (value < 1e6)) {
 490:Middlewares/lvgl/src/misc/lv_printf.c ****             if((int)prec > expval) {
 491:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = (unsigned)((int)prec - expval - 1);
 492:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 493:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 494:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = 0;
 495:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 496:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 497:Middlewares/lvgl/src/misc/lv_printf.c ****             // no characters in exponent
 498:Middlewares/lvgl/src/misc/lv_printf.c ****             minwidth = 0U;
 499:Middlewares/lvgl/src/misc/lv_printf.c ****             expval   = 0;
ARM GAS  /tmp/ccLp3lnf.s 			page 27


 500:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 501:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 502:Middlewares/lvgl/src/misc/lv_printf.c ****             // we use one sigfig for the whole part
 503:Middlewares/lvgl/src/misc/lv_printf.c ****             if((prec > 0) && (flags & FLAGS_PRECISION)) {
 504:Middlewares/lvgl/src/misc/lv_printf.c ****                 --prec;
 505:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 506:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 508:Middlewares/lvgl/src/misc/lv_printf.c **** 
 509:Middlewares/lvgl/src/misc/lv_printf.c ****     // will everything fit?
 510:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int fwidth = width;
 511:Middlewares/lvgl/src/misc/lv_printf.c ****     if(width > minwidth) {
 512:Middlewares/lvgl/src/misc/lv_printf.c ****         // we didn't fall-back so subtract the characters required for the exponent
 513:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth -= minwidth;
 514:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 515:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 516:Middlewares/lvgl/src/misc/lv_printf.c ****         // not enough characters, so go back to default sizing
 517:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 518:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 519:Middlewares/lvgl/src/misc/lv_printf.c ****     if((flags & FLAGS_LEFT) && minwidth) {
 520:Middlewares/lvgl/src/misc/lv_printf.c ****         // if we're padding on the right, DON'T pad the floating part
 521:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 522:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 523:Middlewares/lvgl/src/misc/lv_printf.c **** 
 524:Middlewares/lvgl/src/misc/lv_printf.c ****     // rescale the float value
 525:Middlewares/lvgl/src/misc/lv_printf.c ****     if(expval) {
 526:Middlewares/lvgl/src/misc/lv_printf.c ****         value /= conv.F;
 527:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 528:Middlewares/lvgl/src/misc/lv_printf.c **** 
 529:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the floating part
 530:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 531:Middlewares/lvgl/src/misc/lv_printf.c ****     idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_A
 532:Middlewares/lvgl/src/misc/lv_printf.c **** 
 533:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the exponent part
 534:Middlewares/lvgl/src/misc/lv_printf.c ****     if(minwidth) {
 535:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponential symbol
 536:Middlewares/lvgl/src/misc/lv_printf.c ****         out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 537:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponent value
 538:Middlewares/lvgl/src/misc/lv_printf.c ****         idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10,
 539:Middlewares/lvgl/src/misc/lv_printf.c ****                          FLAGS_ZEROPAD | FLAGS_PLUS);
 540:Middlewares/lvgl/src/misc/lv_printf.c ****         // might need to right-pad spaces
 541:Middlewares/lvgl/src/misc/lv_printf.c ****         if(flags & FLAGS_LEFT) {
 542:Middlewares/lvgl/src/misc/lv_printf.c ****             while(idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 543:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 545:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 546:Middlewares/lvgl/src/misc/lv_printf.c **** }
 547:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 548:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 549:Middlewares/lvgl/src/misc/lv_printf.c **** 
 550:Middlewares/lvgl/src/misc/lv_printf.c **** // internal vsnprintf
 551:Middlewares/lvgl/src/misc/lv_printf.c **** static int _vsnprintf(out_fct_type out, char * buffer, const size_t maxlen, const char * format, va
 552:Middlewares/lvgl/src/misc/lv_printf.c **** {
 907              		.loc 1 552 1 is_stmt 1 view -0
 908              		.cfi_startproc
 909              		@ args = 4, pretend = 0, frame = 16
 910              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccLp3lnf.s 			page 28


 911              		.loc 1 552 1 is_stmt 0 view .LVU239
 912 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 913              	.LCFI14:
 914              		.cfi_def_cfa_offset 36
 915              		.cfi_offset 4, -36
 916              		.cfi_offset 5, -32
 917              		.cfi_offset 6, -28
 918              		.cfi_offset 7, -24
 919              		.cfi_offset 8, -20
 920              		.cfi_offset 9, -16
 921              		.cfi_offset 10, -12
 922              		.cfi_offset 11, -8
 923              		.cfi_offset 14, -4
 924 0004 8FB0     		sub	sp, sp, #60
 925              	.LCFI15:
 926              		.cfi_def_cfa_offset 96
 927 0006 0746     		mov	r7, r0
 928 0008 1646     		mov	r6, r2
 929 000a 0D93     		str	r3, [sp, #52]
 553:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int flags, width, precision, n;
 930              		.loc 1 553 5 is_stmt 1 view .LVU240
 554:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t idx = 0U;
 931              		.loc 1 554 5 view .LVU241
 932              	.LVL85:
 555:Middlewares/lvgl/src/misc/lv_printf.c **** 
 556:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!buffer) {
 933              		.loc 1 556 5 view .LVU242
 934              		.loc 1 556 7 is_stmt 0 view .LVU243
 935 000c 8B46     		mov	fp, r1
 936 000e 0029     		cmp	r1, #0
 937 0010 00F0CB82 		beq	.L168
 938              	.L74:
 939              	.LVL86:
 557:Middlewares/lvgl/src/misc/lv_printf.c ****         // use null output function
 558:Middlewares/lvgl/src/misc/lv_printf.c ****         out = _out_null;
 559:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 560:Middlewares/lvgl/src/misc/lv_printf.c **** 
 561:Middlewares/lvgl/src/misc/lv_printf.c ****     while(*format) {
 562:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 563:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format != '%') {
 564:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             out(*format, buffer, idx++, maxlen);
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 567:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 568:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 569:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 570:Middlewares/lvgl/src/misc/lv_printf.c ****             // yes, evaluate it
 571:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 572:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 573:Middlewares/lvgl/src/misc/lv_printf.c **** 
 574:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate flags
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         flags = 0U;
 576:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 577:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 578:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_ZEROPAD;
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
ARM GAS  /tmp/ccLp3lnf.s 			page 29


 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 583:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LEFT;
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 588:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_PLUS;
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 593:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_SPACE;
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 598:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_HASH;
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 603:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 604:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 0U;
 605:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 606:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 607:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(n);
 608:Middlewares/lvgl/src/misc/lv_printf.c **** 
 609:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate width field
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         width = 0U;
 611:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 612:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 613:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 614:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(*format == '*') {
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 616:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 618:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 619:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 620:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 621:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int)w;
 622:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 623:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 624:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 625:Middlewares/lvgl/src/misc/lv_printf.c **** 
 626:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate precision field
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         precision = 0U;
 628:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 631:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 632:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 633:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 634:Middlewares/lvgl/src/misc/lv_printf.c ****             else if(*format == '*') {
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 637:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
ARM GAS  /tmp/ccLp3lnf.s 			page 30


 638:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 639:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 640:Middlewares/lvgl/src/misc/lv_printf.c **** 
 641:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate length field
 642:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 643:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LONG;
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 649:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 650:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 651:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'h' :
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_SHORT;
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 657:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 658:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 659:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_PTRDIFF_T)
 660:Middlewares/lvgl/src/misc/lv_printf.c ****             case 't' :
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 663:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 664:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 665:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'j' :
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 668:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 669:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 672:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 673:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 674:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 675:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 676:Middlewares/lvgl/src/misc/lv_printf.c **** 
 677:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate specifier
 678:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 679:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 680:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'i' :
 681:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'u' :
 682:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'x' :
 683:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'X' :
 684:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'p' :
 685:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'P' :
 686:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'o' :
 687:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'b' : {
 688:Middlewares/lvgl/src/misc/lv_printf.c ****                     // set the base
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int base;
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 692:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'p' || *format == 'P') {
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
ARM GAS  /tmp/ccLp3lnf.s 			page 31


 695:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 696:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(sizeof(uintptr_t) == sizeof(long long))
 698:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 699:Middlewares/lvgl/src/misc/lv_printf.c ****                         else
 700:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG;
 702:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'o') {
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 705:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'b') {
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 708:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 709:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 10U;
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 712:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 713:Middlewares/lvgl/src/misc/lv_printf.c ****                     // uppercase
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'X' || *format == 'P') {
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 716:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 717:Middlewares/lvgl/src/misc/lv_printf.c **** 
 718:Middlewares/lvgl/src/misc/lv_printf.c ****                     // no plus or space flag for u, x, X, o, b
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format != 'i') && (*format != 'd')) {
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 721:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 722:Middlewares/lvgl/src/misc/lv_printf.c **** 
 723:Middlewares/lvgl/src/misc/lv_printf.c ****                     // ignore '0' flag when precision is given
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 726:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 727:Middlewares/lvgl/src/misc/lv_printf.c **** 
 728:Middlewares/lvgl/src/misc/lv_printf.c ****                     // convert the integer
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format == 'i') || (*format == 'd')) {
 730:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 731:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 732:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long long value = va_arg(va, long long);
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 735:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 736:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 737:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 741:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 742:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 743:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                             const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 747:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 748:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 749:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 750:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 751:Middlewares/lvgl/src/misc/lv_printf.c ****                         // unsigned
ARM GAS  /tmp/ccLp3lnf.s 			page 32


 752:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 753:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 754:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned lon
 755:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 756:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 759:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 760:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                             const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 764:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 765:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 768:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 769:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 770:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'f' :
 771:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'F' :
 772:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'F') flags |= FLAGS_UPPERCASE;
 773:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 774:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 775:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 776:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 777:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'e':
 778:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'E':
 779:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'g':
 780:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'G':
 781:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'g') || (*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 782:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'E') || (*format == 'G')) flags |= FLAGS_UPPERCASE;
 783:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 784:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 785:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 786:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 787:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 788:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'c' : {
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = 1U;
 790:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 794:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 795:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 796:Middlewares/lvgl/src/misc/lv_printf.c ****                     // char output
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     out((char)va_arg(va, int), buffer, idx++, maxlen);
 798:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 802:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 803:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 806:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 807:Middlewares/lvgl/src/misc/lv_printf.c **** 
 808:Middlewares/lvgl/src/misc/lv_printf.c ****             case 's' : {
ARM GAS  /tmp/ccLp3lnf.s 			page 33


 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     const char * p = va_arg(va, char *);
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 811:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 814:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 818:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 819:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 820:Middlewares/lvgl/src/misc/lv_printf.c ****                     // string output
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                     while((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 823:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 824:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 828:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 829:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 832:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 833:Middlewares/lvgl/src/misc/lv_printf.c **** 
 834:Middlewares/lvgl/src/misc/lv_printf.c ****             case '%' :
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 out('%', buffer, idx++, maxlen);
 940              		.loc 1 835 17 view .LVU244
 941 0014 0024     		movs	r4, #0
 942              	.LVL87:
 943              	.L149:
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 944              		.loc 1 561 10 is_stmt 1 view .LVU245
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 945              		.loc 1 561 11 is_stmt 0 view .LVU246
 946 0016 0D9B     		ldr	r3, [sp, #52]
 947 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 948              		.loc 1 561 10 view .LVU247
 949 001a 0028     		cmp	r0, #0
 950 001c 00F0C782 		beq	.L169
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 951              		.loc 1 563 9 is_stmt 1 view .LVU248
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 952              		.loc 1 563 11 is_stmt 0 view .LVU249
 953 0020 2528     		cmp	r0, #37
 954 0022 09D0     		beq	.L76
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 955              		.loc 1 565 13 is_stmt 1 view .LVU250
 956 0024 651C     		adds	r5, r4, #1
 957              	.LVL88:
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 958              		.loc 1 565 13 is_stmt 0 view .LVU251
 959 0026 3346     		mov	r3, r6
 960 0028 2246     		mov	r2, r4
 961 002a 5946     		mov	r1, fp
 962 002c B847     		blx	r7
ARM GAS  /tmp/ccLp3lnf.s 			page 34


 963              	.LVL89:
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 964              		.loc 1 566 13 is_stmt 1 view .LVU252
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 965              		.loc 1 566 19 is_stmt 0 view .LVU253
 966 002e 0D9B     		ldr	r3, [sp, #52]
 967 0030 0133     		adds	r3, r3, #1
 968 0032 0D93     		str	r3, [sp, #52]
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 969              		.loc 1 567 13 is_stmt 1 view .LVU254
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 970              		.loc 1 565 13 is_stmt 0 view .LVU255
 971 0034 2C46     		mov	r4, r5
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 972              		.loc 1 567 13 view .LVU256
 973 0036 EEE7     		b	.L149
 974              	.LVL90:
 975              	.L76:
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 976              		.loc 1 571 13 is_stmt 1 view .LVU257
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 977              		.loc 1 571 19 is_stmt 0 view .LVU258
 978 0038 0133     		adds	r3, r3, #1
 979 003a 0D93     		str	r3, [sp, #52]
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 980              		.loc 1 575 9 is_stmt 1 view .LVU259
 981              	.LVL91:
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 982              		.loc 1 575 15 is_stmt 0 view .LVU260
 983 003c 0025     		movs	r5, #0
 984              	.LVL92:
 985              	.L78:
 576:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 986              		.loc 1 576 9 is_stmt 1 view .LVU261
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 987              		.loc 1 577 13 view .LVU262
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 988              		.loc 1 577 20 is_stmt 0 view .LVU263
 989 003e 0D9B     		ldr	r3, [sp, #52]
 990 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 991              		.loc 1 577 13 view .LVU264
 992 0042 A1F12002 		sub	r2, r1, #32
 993 0046 102A     		cmp	r2, #16
 994 0048 0AD8     		bhi	.L79
 995 004a DFE802F0 		tbb	[pc, r2]
 996              	.L81:
 997 004e 38       		.byte	(.L85-.L81)/2
 998 004f 09       		.byte	(.L79-.L81)/2
 999 0050 09       		.byte	(.L79-.L81)/2
 1000 0051 3D       		.byte	(.L84-.L81)/2
 1001 0052 09       		.byte	(.L79-.L81)/2
 1002 0053 09       		.byte	(.L79-.L81)/2
 1003 0054 09       		.byte	(.L79-.L81)/2
 1004 0055 09       		.byte	(.L79-.L81)/2
 1005 0056 09       		.byte	(.L79-.L81)/2
 1006 0057 09       		.byte	(.L79-.L81)/2
ARM GAS  /tmp/ccLp3lnf.s 			page 35


 1007 0058 09       		.byte	(.L79-.L81)/2
 1008 0059 33       		.byte	(.L83-.L81)/2
 1009 005a 09       		.byte	(.L79-.L81)/2
 1010 005b 2E       		.byte	(.L82-.L81)/2
 1011 005c 09       		.byte	(.L79-.L81)/2
 1012 005d 09       		.byte	(.L79-.L81)/2
 1013 005e 29       		.byte	(.L80-.L81)/2
 1014 005f 00       		.p2align 1
 1015              	.L79:
 1016              	.LVL93:
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1017              		.loc 1 607 16 is_stmt 1 view .LVU265
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1018              		.loc 1 610 9 view .LVU266
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1019              		.loc 1 611 9 view .LVU267
 1020              	.LBB29:
 1021              	.LBI29:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1022              		.loc 1 153 20 view .LVU268
 1023              	.LBB30:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1024              		.loc 1 155 5 view .LVU269
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1025              		.loc 1 155 24 is_stmt 0 view .LVU270
 1026 0060 A1F13003 		sub	r3, r1, #48
 1027 0064 DBB2     		uxtb	r3, r3
 1028              	.LVL94:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1029              		.loc 1 155 24 view .LVU271
 1030              	.LBE30:
 1031              	.LBE29:
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1032              		.loc 1 611 11 view .LVU272
 1033 0066 092B     		cmp	r3, #9
 1034 0068 33D9     		bls	.L170
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1035              		.loc 1 614 14 is_stmt 1 view .LVU273
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1036              		.loc 1 614 16 is_stmt 0 view .LVU274
 1037 006a 2A29     		cmp	r1, #42
 1038 006c 36D0     		beq	.L171
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1039              		.loc 1 610 15 view .LVU275
 1040 006e 0023     		movs	r3, #0
 1041 0070 0A93     		str	r3, [sp, #40]
 1042              	.LVL95:
 1043              	.L89:
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1044              		.loc 1 627 9 is_stmt 1 view .LVU276
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1045              		.loc 1 628 9 view .LVU277
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1046              		.loc 1 628 12 is_stmt 0 view .LVU278
 1047 0072 0D9B     		ldr	r3, [sp, #52]
 1048 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
ARM GAS  /tmp/ccLp3lnf.s 			page 36


 1049              		.loc 1 628 11 view .LVU279
 1050 0076 2E2A     		cmp	r2, #46
 1051 0078 40D0     		beq	.L172
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1052              		.loc 1 627 19 view .LVU280
 1053 007a 4FF0000A 		mov	r10, #0
 1054              	.LVL96:
 1055              	.L92:
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1056              		.loc 1 642 9 is_stmt 1 view .LVU281
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1057              		.loc 1 642 16 is_stmt 0 view .LVU282
 1058 007e 0D9A     		ldr	r2, [sp, #52]
 1059 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1060              		.loc 1 642 9 view .LVU283
 1061 0082 683B     		subs	r3, r3, #104
 1062 0084 122B     		cmp	r3, #18
 1063 0086 77D8     		bhi	.L94
 1064 0088 DFE803F0 		tbb	[pc, r3]
 1065              	.L96:
 1066 008c 64       		.byte	(.L100-.L96)/2
 1067 008d 76       		.byte	(.L94-.L96)/2
 1068 008e D3       		.byte	(.L99-.L96)/2
 1069 008f 76       		.byte	(.L94-.L96)/2
 1070 0090 56       		.byte	(.L98-.L96)/2
 1071 0091 76       		.byte	(.L94-.L96)/2
 1072 0092 76       		.byte	(.L94-.L96)/2
 1073 0093 76       		.byte	(.L94-.L96)/2
 1074 0094 76       		.byte	(.L94-.L96)/2
 1075 0095 76       		.byte	(.L94-.L96)/2
 1076 0096 76       		.byte	(.L94-.L96)/2
 1077 0097 76       		.byte	(.L94-.L96)/2
 1078 0098 72       		.byte	(.L97-.L96)/2
 1079 0099 76       		.byte	(.L94-.L96)/2
 1080 009a 76       		.byte	(.L94-.L96)/2
 1081 009b 76       		.byte	(.L94-.L96)/2
 1082 009c 76       		.byte	(.L94-.L96)/2
 1083 009d 76       		.byte	(.L94-.L96)/2
 1084 009e D8       		.byte	(.L95-.L96)/2
 1085              	.LVL97:
 1086 009f 00       		.p2align 1
 1087              	.L80:
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1088              		.loc 1 579 21 is_stmt 1 view .LVU284
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1089              		.loc 1 579 27 is_stmt 0 view .LVU285
 1090 00a0 45F00105 		orr	r5, r5, #1
 1091              	.LVL98:
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1092              		.loc 1 580 21 is_stmt 1 view .LVU286
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1093              		.loc 1 580 27 is_stmt 0 view .LVU287
 1094 00a4 0133     		adds	r3, r3, #1
 1095 00a6 0D93     		str	r3, [sp, #52]
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1096              		.loc 1 581 21 is_stmt 1 view .LVU288
ARM GAS  /tmp/ccLp3lnf.s 			page 37


 1097              	.LVL99:
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 1098              		.loc 1 582 21 view .LVU289
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1099              		.loc 1 607 16 view .LVU290
 1100 00a8 C9E7     		b	.L78
 1101              	.LVL100:
 1102              	.L82:
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1103              		.loc 1 584 21 view .LVU291
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1104              		.loc 1 584 27 is_stmt 0 view .LVU292
 1105 00aa 45F00205 		orr	r5, r5, #2
 1106              	.LVL101:
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1107              		.loc 1 585 21 is_stmt 1 view .LVU293
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1108              		.loc 1 585 27 is_stmt 0 view .LVU294
 1109 00ae 0133     		adds	r3, r3, #1
 1110 00b0 0D93     		str	r3, [sp, #52]
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1111              		.loc 1 586 21 is_stmt 1 view .LVU295
 1112              	.LVL102:
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 1113              		.loc 1 587 21 view .LVU296
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1114              		.loc 1 607 16 view .LVU297
 1115 00b2 C4E7     		b	.L78
 1116              	.LVL103:
 1117              	.L83:
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1118              		.loc 1 589 21 view .LVU298
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1119              		.loc 1 589 27 is_stmt 0 view .LVU299
 1120 00b4 45F00405 		orr	r5, r5, #4
 1121              	.LVL104:
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1122              		.loc 1 590 21 is_stmt 1 view .LVU300
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1123              		.loc 1 590 27 is_stmt 0 view .LVU301
 1124 00b8 0133     		adds	r3, r3, #1
 1125 00ba 0D93     		str	r3, [sp, #52]
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1126              		.loc 1 591 21 is_stmt 1 view .LVU302
 1127              	.LVL105:
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 1128              		.loc 1 592 21 view .LVU303
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1129              		.loc 1 607 16 view .LVU304
 1130 00bc BFE7     		b	.L78
 1131              	.LVL106:
 1132              	.L85:
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1133              		.loc 1 594 21 view .LVU305
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1134              		.loc 1 594 27 is_stmt 0 view .LVU306
 1135 00be 45F00805 		orr	r5, r5, #8
ARM GAS  /tmp/ccLp3lnf.s 			page 38


 1136              	.LVL107:
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1137              		.loc 1 595 21 is_stmt 1 view .LVU307
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1138              		.loc 1 595 27 is_stmt 0 view .LVU308
 1139 00c2 0133     		adds	r3, r3, #1
 1140 00c4 0D93     		str	r3, [sp, #52]
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1141              		.loc 1 596 21 is_stmt 1 view .LVU309
 1142              	.LVL108:
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 1143              		.loc 1 597 21 view .LVU310
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1144              		.loc 1 607 16 view .LVU311
 1145 00c6 BAE7     		b	.L78
 1146              	.LVL109:
 1147              	.L84:
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1148              		.loc 1 599 21 view .LVU312
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1149              		.loc 1 599 27 is_stmt 0 view .LVU313
 1150 00c8 45F01005 		orr	r5, r5, #16
 1151              	.LVL110:
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1152              		.loc 1 600 21 is_stmt 1 view .LVU314
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1153              		.loc 1 600 27 is_stmt 0 view .LVU315
 1154 00cc 0133     		adds	r3, r3, #1
 1155 00ce 0D93     		str	r3, [sp, #52]
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1156              		.loc 1 601 21 is_stmt 1 view .LVU316
 1157              	.LVL111:
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 1158              		.loc 1 602 21 view .LVU317
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1159              		.loc 1 607 16 view .LVU318
 1160 00d0 B5E7     		b	.L78
 1161              	.LVL112:
 1162              	.L170:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1163              		.loc 1 612 13 view .LVU319
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1164              		.loc 1 612 21 is_stmt 0 view .LVU320
 1165 00d2 0DA8     		add	r0, sp, #52
 1166 00d4 FFF7FEFF 		bl	_atoi
 1167              	.LVL113:
 1168 00d8 0A90     		str	r0, [sp, #40]
 1169              	.LVL114:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1170              		.loc 1 612 21 view .LVU321
 1171 00da CAE7     		b	.L89
 1172              	.LVL115:
 1173              	.L171:
 1174              	.LBB31:
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1175              		.loc 1 615 13 is_stmt 1 view .LVU322
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
ARM GAS  /tmp/ccLp3lnf.s 			page 39


 1176              		.loc 1 615 23 is_stmt 0 view .LVU323
 1177 00dc 189B     		ldr	r3, [sp, #96]
 1178 00de 1A1D     		adds	r2, r3, #4
 1179 00e0 1892     		str	r2, [sp, #96]
 1180 00e2 1868     		ldr	r0, [r3]
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1181              		.loc 1 616 13 is_stmt 1 view .LVU324
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1182              		.loc 1 616 15 is_stmt 0 view .LVU325
 1183 00e4 0028     		cmp	r0, #0
 1184 00e6 04DB     		blt	.L173
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1185              		.loc 1 621 17 is_stmt 1 view .LVU326
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1186              		.loc 1 621 23 is_stmt 0 view .LVU327
 1187 00e8 0A90     		str	r0, [sp, #40]
 1188              	.LVL116:
 1189              	.L91:
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1190              		.loc 1 623 13 is_stmt 1 view .LVU328
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1191              		.loc 1 623 19 is_stmt 0 view .LVU329
 1192 00ea 0D9B     		ldr	r3, [sp, #52]
 1193 00ec 0133     		adds	r3, r3, #1
 1194 00ee 0D93     		str	r3, [sp, #52]
 1195 00f0 BFE7     		b	.L89
 1196              	.LVL117:
 1197              	.L173:
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1198              		.loc 1 617 17 is_stmt 1 view .LVU330
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1199              		.loc 1 617 23 is_stmt 0 view .LVU331
 1200 00f2 45F00205 		orr	r5, r5, #2
 1201              	.LVL118:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1202              		.loc 1 618 17 is_stmt 1 view .LVU332
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1203              		.loc 1 618 40 is_stmt 0 view .LVU333
 1204 00f6 4342     		rsbs	r3, r0, #0
 1205 00f8 0A93     		str	r3, [sp, #40]
 1206              	.LVL119:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1207              		.loc 1 618 40 view .LVU334
 1208 00fa F6E7     		b	.L91
 1209              	.LVL120:
 1210              	.L172:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1211              		.loc 1 618 40 view .LVU335
 1212              	.LBE31:
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1213              		.loc 1 629 13 is_stmt 1 view .LVU336
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1214              		.loc 1 629 19 is_stmt 0 view .LVU337
 1215 00fc 45F48065 		orr	r5, r5, #1024
 1216              	.LVL121:
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1217              		.loc 1 630 13 is_stmt 1 view .LVU338
ARM GAS  /tmp/ccLp3lnf.s 			page 40


 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1218              		.loc 1 630 19 is_stmt 0 view .LVU339
 1219 0100 5A1C     		adds	r2, r3, #1
 1220 0102 0D92     		str	r2, [sp, #52]
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1221              		.loc 1 631 13 is_stmt 1 view .LVU340
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1222              		.loc 1 631 16 is_stmt 0 view .LVU341
 1223 0104 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1224              	.LVL122:
 1225              	.LBB32:
 1226              	.LBI32:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1227              		.loc 1 153 20 is_stmt 1 view .LVU342
 1228              	.LBB33:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1229              		.loc 1 155 5 view .LVU343
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1230              		.loc 1 155 24 is_stmt 0 view .LVU344
 1231 0106 A2F13003 		sub	r3, r2, #48
 1232 010a DBB2     		uxtb	r3, r3
 1233              	.LVL123:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1234              		.loc 1 155 24 view .LVU345
 1235              	.LBE33:
 1236              	.LBE32:
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1237              		.loc 1 631 15 view .LVU346
 1238 010c 092B     		cmp	r3, #9
 1239 010e 04D9     		bls	.L174
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1240              		.loc 1 634 18 is_stmt 1 view .LVU347
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1241              		.loc 1 634 20 is_stmt 0 view .LVU348
 1242 0110 2A2A     		cmp	r2, #42
 1243 0112 07D0     		beq	.L175
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1244              		.loc 1 627 19 view .LVU349
 1245 0114 4FF0000A 		mov	r10, #0
 1246 0118 B1E7     		b	.L92
 1247              	.L174:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1248              		.loc 1 632 17 is_stmt 1 view .LVU350
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1249              		.loc 1 632 29 is_stmt 0 view .LVU351
 1250 011a 0DA8     		add	r0, sp, #52
 1251 011c FFF7FEFF 		bl	_atoi
 1252              	.LVL124:
 1253 0120 8246     		mov	r10, r0
 1254              	.LVL125:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1255              		.loc 1 632 29 view .LVU352
 1256 0122 ACE7     		b	.L92
 1257              	.LVL126:
 1258              	.L175:
 1259              	.LBB34:
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
ARM GAS  /tmp/ccLp3lnf.s 			page 41


 1260              		.loc 1 635 17 is_stmt 1 view .LVU353
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1261              		.loc 1 635 27 is_stmt 0 view .LVU354
 1262 0124 189B     		ldr	r3, [sp, #96]
 1263 0126 1A1D     		adds	r2, r3, #4
 1264 0128 1892     		str	r2, [sp, #96]
 1265 012a 1B68     		ldr	r3, [r3]
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1266              		.loc 1 636 17 is_stmt 1 view .LVU355
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1267              		.loc 1 636 59 is_stmt 0 view .LVU356
 1268 012c 23EAE37A 		bic	r10, r3, r3, asr #31
 1269              	.LVL127:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1270              		.loc 1 637 17 is_stmt 1 view .LVU357
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1271              		.loc 1 637 23 is_stmt 0 view .LVU358
 1272 0130 0D9B     		ldr	r3, [sp, #52]
 1273 0132 0133     		adds	r3, r3, #1
 1274 0134 0D93     		str	r3, [sp, #52]
 1275 0136 A2E7     		b	.L92
 1276              	.L98:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1277              		.loc 1 637 23 view .LVU359
 1278              	.LBE34:
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1279              		.loc 1 644 17 is_stmt 1 view .LVU360
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1280              		.loc 1 644 23 is_stmt 0 view .LVU361
 1281 0138 45F48071 		orr	r1, r5, #256
 1282              	.LVL128:
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1283              		.loc 1 645 17 is_stmt 1 view .LVU362
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1284              		.loc 1 645 23 is_stmt 0 view .LVU363
 1285 013c 531C     		adds	r3, r2, #1
 1286 013e 0D93     		str	r3, [sp, #52]
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1287              		.loc 1 646 17 is_stmt 1 view .LVU364
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1288              		.loc 1 646 20 is_stmt 0 view .LVU365
 1289 0140 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1290              		.loc 1 646 19 view .LVU366
 1291 0142 6C2A     		cmp	r2, #108
 1292 0144 01D0     		beq	.L176
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1293              		.loc 1 644 23 view .LVU367
 1294 0146 0D46     		mov	r5, r1
 1295 0148 16E0     		b	.L94
 1296              	.L176:
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1297              		.loc 1 647 21 is_stmt 1 view .LVU368
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1298              		.loc 1 647 27 is_stmt 0 view .LVU369
 1299 014a 45F44075 		orr	r5, r5, #768
 1300              	.LVL129:
ARM GAS  /tmp/ccLp3lnf.s 			page 42


 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1301              		.loc 1 648 21 is_stmt 1 view .LVU370
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1302              		.loc 1 648 27 is_stmt 0 view .LVU371
 1303 014e 0133     		adds	r3, r3, #1
 1304 0150 0D93     		str	r3, [sp, #52]
 1305 0152 11E0     		b	.L94
 1306              	.L100:
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1307              		.loc 1 652 17 is_stmt 1 view .LVU372
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1308              		.loc 1 652 23 is_stmt 0 view .LVU373
 1309 0154 45F08001 		orr	r1, r5, #128
 1310              	.LVL130:
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1311              		.loc 1 653 17 is_stmt 1 view .LVU374
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1312              		.loc 1 653 23 is_stmt 0 view .LVU375
 1313 0158 531C     		adds	r3, r2, #1
 1314 015a 0D93     		str	r3, [sp, #52]
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1315              		.loc 1 654 17 is_stmt 1 view .LVU376
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1316              		.loc 1 654 20 is_stmt 0 view .LVU377
 1317 015c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1318              		.loc 1 654 19 view .LVU378
 1319 015e 682A     		cmp	r2, #104
 1320 0160 01D0     		beq	.L177
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1321              		.loc 1 652 23 view .LVU379
 1322 0162 0D46     		mov	r5, r1
 1323 0164 08E0     		b	.L94
 1324              	.L177:
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1325              		.loc 1 655 21 is_stmt 1 view .LVU380
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1326              		.loc 1 655 27 is_stmt 0 view .LVU381
 1327 0166 45F0C005 		orr	r5, r5, #192
 1328              	.LVL131:
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1329              		.loc 1 656 21 is_stmt 1 view .LVU382
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1330              		.loc 1 656 27 is_stmt 0 view .LVU383
 1331 016a 0133     		adds	r3, r3, #1
 1332 016c 0D93     		str	r3, [sp, #52]
 1333 016e 03E0     		b	.L94
 1334              	.L97:
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1335              		.loc 1 661 17 is_stmt 1 view .LVU384
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1336              		.loc 1 661 23 is_stmt 0 view .LVU385
 1337 0170 45F48075 		orr	r5, r5, #256
 1338              	.LVL132:
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1339              		.loc 1 662 17 is_stmt 1 view .LVU386
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
ARM GAS  /tmp/ccLp3lnf.s 			page 43


 1340              		.loc 1 662 23 is_stmt 0 view .LVU387
 1341 0174 0132     		adds	r2, r2, #1
 1342 0176 0D92     		str	r2, [sp, #52]
 663:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1343              		.loc 1 663 17 is_stmt 1 view .LVU388
 1344              	.L94:
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1345              		.loc 1 678 9 view .LVU389
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1346              		.loc 1 678 16 is_stmt 0 view .LVU390
 1347 0178 0D9B     		ldr	r3, [sp, #52]
 1348 017a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1349              		.loc 1 678 9 view .LVU391
 1350 017c A0F12503 		sub	r3, r0, #37
 1351 0180 532B     		cmp	r3, #83
 1352 0182 00F20882 		bhi	.L101
 1353 0186 DFE813F0 		tbh	[pc, r3, lsl #1]
 1354              	.L103:
 1355 018a FB01     		.2byte	(.L106-.L103)/2
 1356 018c 0602     		.2byte	(.L101-.L103)/2
 1357 018e 0602     		.2byte	(.L101-.L103)/2
 1358 0190 0602     		.2byte	(.L101-.L103)/2
 1359 0192 0602     		.2byte	(.L101-.L103)/2
 1360 0194 0602     		.2byte	(.L101-.L103)/2
 1361 0196 0602     		.2byte	(.L101-.L103)/2
 1362 0198 0602     		.2byte	(.L101-.L103)/2
 1363 019a 0602     		.2byte	(.L101-.L103)/2
 1364 019c 0602     		.2byte	(.L101-.L103)/2
 1365 019e 0602     		.2byte	(.L101-.L103)/2
 1366 01a0 0602     		.2byte	(.L101-.L103)/2
 1367 01a2 0602     		.2byte	(.L101-.L103)/2
 1368 01a4 0602     		.2byte	(.L101-.L103)/2
 1369 01a6 0602     		.2byte	(.L101-.L103)/2
 1370 01a8 0602     		.2byte	(.L101-.L103)/2
 1371 01aa 0602     		.2byte	(.L101-.L103)/2
 1372 01ac 0602     		.2byte	(.L101-.L103)/2
 1373 01ae 0602     		.2byte	(.L101-.L103)/2
 1374 01b0 0602     		.2byte	(.L101-.L103)/2
 1375 01b2 0602     		.2byte	(.L101-.L103)/2
 1376 01b4 0602     		.2byte	(.L101-.L103)/2
 1377 01b6 0602     		.2byte	(.L101-.L103)/2
 1378 01b8 0602     		.2byte	(.L101-.L103)/2
 1379 01ba 0602     		.2byte	(.L101-.L103)/2
 1380 01bc 0602     		.2byte	(.L101-.L103)/2
 1381 01be 0602     		.2byte	(.L101-.L103)/2
 1382 01c0 0602     		.2byte	(.L101-.L103)/2
 1383 01c2 0602     		.2byte	(.L101-.L103)/2
 1384 01c4 0602     		.2byte	(.L101-.L103)/2
 1385 01c6 0602     		.2byte	(.L101-.L103)/2
 1386 01c8 0602     		.2byte	(.L101-.L103)/2
 1387 01ca 0602     		.2byte	(.L101-.L103)/2
 1388 01cc 0602     		.2byte	(.L101-.L103)/2
 1389 01ce 0602     		.2byte	(.L101-.L103)/2
 1390 01d0 0602     		.2byte	(.L101-.L103)/2
 1391 01d2 0602     		.2byte	(.L101-.L103)/2
 1392 01d4 0602     		.2byte	(.L101-.L103)/2
ARM GAS  /tmp/ccLp3lnf.s 			page 44


 1393 01d6 0602     		.2byte	(.L101-.L103)/2
 1394 01d8 0602     		.2byte	(.L101-.L103)/2
 1395 01da 0602     		.2byte	(.L101-.L103)/2
 1396 01dc 0602     		.2byte	(.L101-.L103)/2
 1397 01de 0602     		.2byte	(.L101-.L103)/2
 1398 01e0 5E00     		.2byte	(.L102-.L103)/2
 1399 01e2 0602     		.2byte	(.L101-.L103)/2
 1400 01e4 0602     		.2byte	(.L101-.L103)/2
 1401 01e6 0602     		.2byte	(.L101-.L103)/2
 1402 01e8 0602     		.2byte	(.L101-.L103)/2
 1403 01ea 0602     		.2byte	(.L101-.L103)/2
 1404 01ec 0602     		.2byte	(.L101-.L103)/2
 1405 01ee 0602     		.2byte	(.L101-.L103)/2
 1406 01f0 5E00     		.2byte	(.L102-.L103)/2
 1407 01f2 0602     		.2byte	(.L101-.L103)/2
 1408 01f4 0602     		.2byte	(.L101-.L103)/2
 1409 01f6 0602     		.2byte	(.L101-.L103)/2
 1410 01f8 0602     		.2byte	(.L101-.L103)/2
 1411 01fa 0602     		.2byte	(.L101-.L103)/2
 1412 01fc 0602     		.2byte	(.L101-.L103)/2
 1413 01fe 0602     		.2byte	(.L101-.L103)/2
 1414 0200 0602     		.2byte	(.L101-.L103)/2
 1415 0202 0602     		.2byte	(.L101-.L103)/2
 1416 0204 5E00     		.2byte	(.L102-.L103)/2
 1417 0206 5D01     		.2byte	(.L105-.L103)/2
 1418 0208 5E00     		.2byte	(.L102-.L103)/2
 1419 020a 0602     		.2byte	(.L101-.L103)/2
 1420 020c 0602     		.2byte	(.L101-.L103)/2
 1421 020e 0602     		.2byte	(.L101-.L103)/2
 1422 0210 0602     		.2byte	(.L101-.L103)/2
 1423 0212 5E00     		.2byte	(.L102-.L103)/2
 1424 0214 0602     		.2byte	(.L101-.L103)/2
 1425 0216 0602     		.2byte	(.L101-.L103)/2
 1426 0218 0602     		.2byte	(.L101-.L103)/2
 1427 021a 0602     		.2byte	(.L101-.L103)/2
 1428 021c 0602     		.2byte	(.L101-.L103)/2
 1429 021e 5E00     		.2byte	(.L102-.L103)/2
 1430 0220 5E00     		.2byte	(.L102-.L103)/2
 1431 0222 0602     		.2byte	(.L101-.L103)/2
 1432 0224 0602     		.2byte	(.L101-.L103)/2
 1433 0226 9601     		.2byte	(.L104-.L103)/2
 1434 0228 0602     		.2byte	(.L101-.L103)/2
 1435 022a 5E00     		.2byte	(.L102-.L103)/2
 1436 022c 0602     		.2byte	(.L101-.L103)/2
 1437 022e 0602     		.2byte	(.L101-.L103)/2
 1438 0230 5E00     		.2byte	(.L102-.L103)/2
 1439              		.p2align 1
 1440              	.L99:
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1441              		.loc 1 666 17 is_stmt 1 view .LVU392
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1442              		.loc 1 666 23 is_stmt 0 view .LVU393
 1443 0232 45F40075 		orr	r5, r5, #512
 1444              	.LVL133:
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1445              		.loc 1 667 17 is_stmt 1 view .LVU394
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
ARM GAS  /tmp/ccLp3lnf.s 			page 45


 1446              		.loc 1 667 23 is_stmt 0 view .LVU395
 1447 0236 0132     		adds	r2, r2, #1
 1448 0238 0D92     		str	r2, [sp, #52]
 668:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 1449              		.loc 1 668 17 is_stmt 1 view .LVU396
 1450 023a 9DE7     		b	.L94
 1451              	.L95:
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1452              		.loc 1 670 17 view .LVU397
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1453              		.loc 1 670 23 is_stmt 0 view .LVU398
 1454 023c 45F48075 		orr	r5, r5, #256
 1455              	.LVL134:
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1456              		.loc 1 671 17 is_stmt 1 view .LVU399
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1457              		.loc 1 671 23 is_stmt 0 view .LVU400
 1458 0240 0132     		adds	r2, r2, #1
 1459 0242 0D92     		str	r2, [sp, #52]
 672:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 1460              		.loc 1 672 17 is_stmt 1 view .LVU401
 1461 0244 98E7     		b	.L94
 1462              	.L102:
 1463              	.LBB35:
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 1464              		.loc 1 689 21 view .LVU402
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1465              		.loc 1 690 21 view .LVU403
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1466              		.loc 1 690 23 is_stmt 0 view .LVU404
 1467 0246 7828     		cmp	r0, #120
 1468 0248 11D0     		beq	.L158
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1469              		.loc 1 690 39 discriminator 1 view .LVU405
 1470 024a 5828     		cmp	r0, #88
 1471 024c 46D0     		beq	.L159
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1472              		.loc 1 693 26 is_stmt 1 view .LVU406
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1473              		.loc 1 693 28 is_stmt 0 view .LVU407
 1474 024e 7028     		cmp	r0, #112
 1475 0250 09D0     		beq	.L108
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1476              		.loc 1 693 44 discriminator 1 view .LVU408
 1477 0252 5028     		cmp	r0, #80
 1478 0254 07D0     		beq	.L108
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1479              		.loc 1 703 26 is_stmt 1 view .LVU409
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1480              		.loc 1 703 28 is_stmt 0 view .LVU410
 1481 0256 6F28     		cmp	r0, #111
 1482 0258 42D0     		beq	.L160
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1483              		.loc 1 706 26 is_stmt 1 view .LVU411
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1484              		.loc 1 706 28 is_stmt 0 view .LVU412
 1485 025a 6228     		cmp	r0, #98
ARM GAS  /tmp/ccLp3lnf.s 			page 46


 1486 025c 42D0     		beq	.L161
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1487              		.loc 1 710 25 is_stmt 1 view .LVU413
 1488              	.LVL135:
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1489              		.loc 1 711 25 view .LVU414
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1490              		.loc 1 711 31 is_stmt 0 view .LVU415
 1491 025e 25F01005 		bic	r5, r5, #16
 1492              	.LVL136:
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1493              		.loc 1 710 30 view .LVU416
 1494 0262 0A23     		movs	r3, #10
 1495 0264 04E0     		b	.L107
 1496              	.LVL137:
 1497              	.L108:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1498              		.loc 1 694 25 is_stmt 1 view .LVU417
 695:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1499              		.loc 1 695 25 view .LVU418
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 1500              		.loc 1 697 25 view .LVU419
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1501              		.loc 1 701 29 view .LVU420
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1502              		.loc 1 701 35 is_stmt 0 view .LVU421
 1503 0266 45F48875 		orr	r5, r5, #272
 1504              	.LVL138:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1505              		.loc 1 694 30 view .LVU422
 1506 026a 1023     		movs	r3, #16
 1507 026c 00E0     		b	.L107
 1508              	.LVL139:
 1509              	.L158:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1510              		.loc 1 691 30 view .LVU423
 1511 026e 1023     		movs	r3, #16
 1512              	.L107:
 1513              	.LVL140:
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1514              		.loc 1 714 21 is_stmt 1 view .LVU424
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1515              		.loc 1 714 23 is_stmt 0 view .LVU425
 1516 0270 5828     		cmp	r0, #88
 1517 0272 01D0     		beq	.L110
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1518              		.loc 1 714 39 discriminator 1 view .LVU426
 1519 0274 5028     		cmp	r0, #80
 1520 0276 01D1     		bne	.L111
 1521              	.L110:
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1522              		.loc 1 715 25 is_stmt 1 view .LVU427
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1523              		.loc 1 715 31 is_stmt 0 view .LVU428
 1524 0278 45F02005 		orr	r5, r5, #32
 1525              	.LVL141:
 1526              	.L111:
ARM GAS  /tmp/ccLp3lnf.s 			page 47


 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1527              		.loc 1 719 21 is_stmt 1 view .LVU429
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1528              		.loc 1 719 23 is_stmt 0 view .LVU430
 1529 027c 6928     		cmp	r0, #105
 1530 027e 03D0     		beq	.L112
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1531              		.loc 1 719 41 discriminator 1 view .LVU431
 1532 0280 6428     		cmp	r0, #100
 1533 0282 01D0     		beq	.L112
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1534              		.loc 1 720 25 is_stmt 1 view .LVU432
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1535              		.loc 1 720 31 is_stmt 0 view .LVU433
 1536 0284 25F00C05 		bic	r5, r5, #12
 1537              	.LVL142:
 1538              	.L112:
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1539              		.loc 1 724 21 is_stmt 1 view .LVU434
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1540              		.loc 1 724 23 is_stmt 0 view .LVU435
 1541 0288 15F4806F 		tst	r5, #1024
 1542 028c 01D0     		beq	.L113
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1543              		.loc 1 725 25 is_stmt 1 view .LVU436
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1544              		.loc 1 725 31 is_stmt 0 view .LVU437
 1545 028e 25F00105 		bic	r5, r5, #1
 1546              	.LVL143:
 1547              	.L113:
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1548              		.loc 1 729 21 is_stmt 1 view .LVU438
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1549              		.loc 1 729 23 is_stmt 0 view .LVU439
 1550 0292 6928     		cmp	r0, #105
 1551 0294 28D0     		beq	.L114
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1552              		.loc 1 729 41 discriminator 1 view .LVU440
 1553 0296 6428     		cmp	r0, #100
 1554 0298 26D0     		beq	.L114
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1555              		.loc 1 752 25 is_stmt 1 view .LVU441
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1556              		.loc 1 752 27 is_stmt 0 view .LVU442
 1557 029a 15F4007F 		tst	r5, #512
 1558 029e 40F09380 		bne	.L178
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1559              		.loc 1 757 30 is_stmt 1 view .LVU443
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1560              		.loc 1 757 32 is_stmt 0 view .LVU444
 1561 02a2 15F4807F 		tst	r5, #256
 1562 02a6 40F0AB80 		bne	.L179
 1563              	.LBB36:
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1564              		.loc 1 761 29 is_stmt 1 view .LVU445
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1565              		.loc 1 762 115 is_stmt 0 view .LVU446
ARM GAS  /tmp/ccLp3lnf.s 			page 48


 1566 02aa 15F0400F 		tst	r5, #64
 1567 02ae 00F0BC80 		beq	.L125
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1568              		.loc 1 761 94 view .LVU447
 1569 02b2 189A     		ldr	r2, [sp, #96]
 1570 02b4 111D     		adds	r1, r2, #4
 1571 02b6 1891     		str	r1, [sp, #96]
 1572 02b8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1573              	.L126:
 1574              	.LVL144:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1575              		.loc 1 763 29 is_stmt 1 view .LVU448
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1576              		.loc 1 763 35 is_stmt 0 view .LVU449
 1577 02ba 0595     		str	r5, [sp, #20]
 1578 02bc 0A99     		ldr	r1, [sp, #40]
 1579 02be 0491     		str	r1, [sp, #16]
 1580 02c0 CDF80CA0 		str	r10, [sp, #12]
 1581 02c4 0293     		str	r3, [sp, #8]
 1582 02c6 0023     		movs	r3, #0
 1583              	.LVL145:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1584              		.loc 1 763 35 view .LVU450
 1585 02c8 0193     		str	r3, [sp, #4]
 1586 02ca 0092     		str	r2, [sp]
 1587 02cc 3346     		mov	r3, r6
 1588 02ce 2246     		mov	r2, r4
 1589              	.LVL146:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1590              		.loc 1 763 35 view .LVU451
 1591 02d0 5946     		mov	r1, fp
 1592 02d2 3846     		mov	r0, r7
 1593 02d4 FFF7FEFF 		bl	_ntoa_long
 1594              	.LVL147:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1595              		.loc 1 763 35 view .LVU452
 1596 02d8 0446     		mov	r4, r0
 1597              	.LVL148:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1598              		.loc 1 763 35 view .LVU453
 1599 02da 26E0     		b	.L118
 1600              	.LVL149:
 1601              	.L159:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1602              		.loc 1 763 35 view .LVU454
 1603              	.LBE36:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1604              		.loc 1 691 30 view .LVU455
 1605 02dc 1023     		movs	r3, #16
 1606 02de C7E7     		b	.L107
 1607              	.L160:
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1608              		.loc 1 704 30 view .LVU456
 1609 02e0 0823     		movs	r3, #8
 1610 02e2 C5E7     		b	.L107
 1611              	.L161:
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/ccLp3lnf.s 			page 49


 1612              		.loc 1 707 30 view .LVU457
 1613 02e4 0223     		movs	r3, #2
 1614 02e6 C3E7     		b	.L107
 1615              	.LVL150:
 1616              	.L114:
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1617              		.loc 1 731 25 is_stmt 1 view .LVU458
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1618              		.loc 1 731 27 is_stmt 0 view .LVU459
 1619 02e8 15F4007F 		tst	r5, #512
 1620 02ec 21D1     		bne	.L180
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1621              		.loc 1 738 30 is_stmt 1 view .LVU460
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1622              		.loc 1 738 32 is_stmt 0 view .LVU461
 1623 02ee 15F4807F 		tst	r5, #256
 1624 02f2 42D1     		bne	.L181
 1625              	.LBB37:
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1626              		.loc 1 744 29 is_stmt 1 view .LVU462
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1627              		.loc 1 744 92 is_stmt 0 view .LVU463
 1628 02f4 15F0400F 		tst	r5, #64
 1629 02f8 58D0     		beq	.L120
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1630              		.loc 1 744 76 view .LVU464
 1631 02fa 189A     		ldr	r2, [sp, #96]
 1632 02fc 111D     		adds	r1, r2, #4
 1633 02fe 1891     		str	r1, [sp, #96]
 1634 0300 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1635              	.L121:
 1636              	.LVL151:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1637              		.loc 1 746 29 is_stmt 1 discriminator 3 view .LVU465
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1638              		.loc 1 746 72 is_stmt 0 discriminator 3 view .LVU466
 1639 0302 82EAE271 		eor	r1, r2, r2, asr #31
 1640 0306 A1EBE271 		sub	r1, r1, r2, asr #31
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1641              		.loc 1 746 35 discriminator 3 view .LVU467
 1642 030a 0595     		str	r5, [sp, #20]
 1643 030c 0A98     		ldr	r0, [sp, #40]
 1644 030e 0490     		str	r0, [sp, #16]
 1645 0310 CDF80CA0 		str	r10, [sp, #12]
 1646 0314 0293     		str	r3, [sp, #8]
 1647 0316 D20F     		lsrs	r2, r2, #31
 1648              	.LVL152:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1649              		.loc 1 746 35 discriminator 3 view .LVU468
 1650 0318 0192     		str	r2, [sp, #4]
 1651 031a 0091     		str	r1, [sp]
 1652 031c 3346     		mov	r3, r6
 1653              	.LVL153:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1654              		.loc 1 746 35 discriminator 3 view .LVU469
 1655 031e 2246     		mov	r2, r4
 1656 0320 5946     		mov	r1, fp
ARM GAS  /tmp/ccLp3lnf.s 			page 50


 1657 0322 3846     		mov	r0, r7
 1658 0324 FFF7FEFF 		bl	_ntoa_long
 1659              	.LVL154:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1660              		.loc 1 746 35 discriminator 3 view .LVU470
 1661 0328 0446     		mov	r4, r0
 1662              	.LVL155:
 1663              	.L118:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1664              		.loc 1 746 35 discriminator 3 view .LVU471
 1665              	.LBE37:
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1666              		.loc 1 766 21 is_stmt 1 view .LVU472
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1667              		.loc 1 766 27 is_stmt 0 view .LVU473
 1668 032a 0D9B     		ldr	r3, [sp, #52]
 1669 032c 0133     		adds	r3, r3, #1
 1670 032e 0D93     		str	r3, [sp, #52]
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1671              		.loc 1 767 21 is_stmt 1 view .LVU474
 1672 0330 71E6     		b	.L149
 1673              	.LVL156:
 1674              	.L180:
 1675              	.LBB38:
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1676              		.loc 1 733 29 view .LVU475
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1677              		.loc 1 733 45 is_stmt 0 view .LVU476
 1678 0332 189A     		ldr	r2, [sp, #96]
 1679 0334 0732     		adds	r2, r2, #7
 1680 0336 22F00702 		bic	r2, r2, #7
 1681 033a 02F10801 		add	r1, r2, #8
 1682 033e 1891     		str	r1, [sp, #96]
 1683 0340 5168     		ldr	r1, [r2, #4]
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1684              		.loc 1 734 29 is_stmt 1 view .LVU477
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1685              		.loc 1 734 77 is_stmt 0 view .LVU478
 1686 0342 1268     		ldr	r2, [r2]
 1687 0344 0846     		mov	r0, r1
 1688 0346 0029     		cmp	r1, #0
 1689 0348 13DB     		blt	.L182
 1690              	.L117:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1691              		.loc 1 734 35 view .LVU479
 1692 034a 0895     		str	r5, [sp, #32]
 1693 034c 0A9D     		ldr	r5, [sp, #40]
 1694              	.LVL157:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1695              		.loc 1 734 35 view .LVU480
 1696 034e 0795     		str	r5, [sp, #28]
 1697 0350 CDF818A0 		str	r10, [sp, #24]
 1698 0354 0493     		str	r3, [sp, #16]
 1699 0356 0023     		movs	r3, #0
 1700              	.LVL158:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1701              		.loc 1 734 35 view .LVU481
ARM GAS  /tmp/ccLp3lnf.s 			page 51


 1702 0358 0593     		str	r3, [sp, #20]
 1703 035a C90F     		lsrs	r1, r1, #31
 1704 035c 0291     		str	r1, [sp, #8]
 1705 035e 0092     		str	r2, [sp]
 1706 0360 0190     		str	r0, [sp, #4]
 1707 0362 3346     		mov	r3, r6
 1708 0364 2246     		mov	r2, r4
 1709 0366 5946     		mov	r1, fp
 1710 0368 3846     		mov	r0, r7
 1711 036a FFF7FEFF 		bl	_ntoa_long_long
 1712              	.LVL159:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1713              		.loc 1 734 35 view .LVU482
 1714 036e 0446     		mov	r4, r0
 1715              	.LVL160:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1716              		.loc 1 734 35 view .LVU483
 1717              	.LBE38:
 1718 0370 DBE7     		b	.L118
 1719              	.LVL161:
 1720              	.L182:
 1721              	.LBB39:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1722              		.loc 1 734 77 view .LVU484
 1723 0372 5242     		negs	r2, r2
 1724 0374 61EB4100 		sbc	r0, r1, r1, lsl #1
 1725 0378 E7E7     		b	.L117
 1726              	.L181:
 1727              	.LBE39:
 1728              	.LBB40:
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1729              		.loc 1 739 29 is_stmt 1 view .LVU485
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1730              		.loc 1 739 40 is_stmt 0 view .LVU486
 1731 037a 189A     		ldr	r2, [sp, #96]
 1732 037c 111D     		adds	r1, r2, #4
 1733 037e 1891     		str	r1, [sp, #96]
 1734 0380 1268     		ldr	r2, [r2]
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1735              		.loc 1 740 29 is_stmt 1 view .LVU487
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1736              		.loc 1 740 72 is_stmt 0 view .LVU488
 1737 0382 82EAE271 		eor	r1, r2, r2, asr #31
 1738 0386 A1EBE271 		sub	r1, r1, r2, asr #31
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1739              		.loc 1 740 35 view .LVU489
 1740 038a 0595     		str	r5, [sp, #20]
 1741 038c 0A98     		ldr	r0, [sp, #40]
 1742 038e 0490     		str	r0, [sp, #16]
 1743 0390 CDF80CA0 		str	r10, [sp, #12]
 1744 0394 0293     		str	r3, [sp, #8]
 1745 0396 D20F     		lsrs	r2, r2, #31
 1746 0398 0192     		str	r2, [sp, #4]
 1747 039a 0091     		str	r1, [sp]
 1748 039c 3346     		mov	r3, r6
 1749              	.LVL162:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
ARM GAS  /tmp/ccLp3lnf.s 			page 52


 1750              		.loc 1 740 35 view .LVU490
 1751 039e 2246     		mov	r2, r4
 1752 03a0 5946     		mov	r1, fp
 1753 03a2 3846     		mov	r0, r7
 1754 03a4 FFF7FEFF 		bl	_ntoa_long
 1755              	.LVL163:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1756              		.loc 1 740 35 view .LVU491
 1757 03a8 0446     		mov	r4, r0
 1758              	.LVL164:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1759              		.loc 1 740 35 view .LVU492
 1760              	.LBE40:
 1761 03aa BEE7     		b	.L118
 1762              	.LVL165:
 1763              	.L120:
 1764              	.LBB41:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1765              		.loc 1 745 141 discriminator 2 view .LVU493
 1766 03ac 15F0800F 		tst	r5, #128
 1767 03b0 05D0     		beq	.L122
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1768              		.loc 1 744 129 view .LVU494
 1769 03b2 189A     		ldr	r2, [sp, #96]
 1770 03b4 111D     		adds	r1, r2, #4
 1771 03b6 1891     		str	r1, [sp, #96]
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1772              		.loc 1 744 118 view .LVU495
 1773 03b8 B2F90020 		ldrsh	r2, [r2]
 1774 03bc A1E7     		b	.L121
 1775              	.L122:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1776              		.loc 1 745 141 view .LVU496
 1777 03be 189A     		ldr	r2, [sp, #96]
 1778 03c0 111D     		adds	r1, r2, #4
 1779 03c2 1891     		str	r1, [sp, #96]
 1780 03c4 1268     		ldr	r2, [r2]
 1781 03c6 9CE7     		b	.L121
 1782              	.L178:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1783              		.loc 1 745 141 view .LVU497
 1784              	.LBE41:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1785              		.loc 1 754 29 is_stmt 1 view .LVU498
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1786              		.loc 1 754 35 is_stmt 0 view .LVU499
 1787 03c8 189A     		ldr	r2, [sp, #96]
 1788 03ca 0732     		adds	r2, r2, #7
 1789 03cc 22F00702 		bic	r2, r2, #7
 1790 03d0 02F10801 		add	r1, r2, #8
 1791 03d4 1891     		str	r1, [sp, #96]
 1792 03d6 0895     		str	r5, [sp, #32]
 1793 03d8 0A99     		ldr	r1, [sp, #40]
 1794 03da 0791     		str	r1, [sp, #28]
 1795 03dc CDF818A0 		str	r10, [sp, #24]
 1796 03e0 0021     		movs	r1, #0
 1797 03e2 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccLp3lnf.s 			page 53


 1798 03e4 0591     		str	r1, [sp, #20]
 1799 03e6 0291     		str	r1, [sp, #8]
 1800 03e8 D2E90023 		ldrd	r2, [r2]
 1801 03ec CDE90023 		strd	r2, [sp]
 1802 03f0 3346     		mov	r3, r6
 1803              	.LVL166:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1804              		.loc 1 754 35 view .LVU500
 1805 03f2 2246     		mov	r2, r4
 1806 03f4 5946     		mov	r1, fp
 1807 03f6 3846     		mov	r0, r7
 1808 03f8 FFF7FEFF 		bl	_ntoa_long_long
 1809              	.LVL167:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1810              		.loc 1 754 35 view .LVU501
 1811 03fc 0446     		mov	r4, r0
 1812              	.LVL168:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1813              		.loc 1 754 35 view .LVU502
 1814 03fe 94E7     		b	.L118
 1815              	.LVL169:
 1816              	.L179:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1817              		.loc 1 758 29 is_stmt 1 view .LVU503
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1818              		.loc 1 758 35 is_stmt 0 view .LVU504
 1819 0400 189A     		ldr	r2, [sp, #96]
 1820 0402 111D     		adds	r1, r2, #4
 1821 0404 1891     		str	r1, [sp, #96]
 1822 0406 0595     		str	r5, [sp, #20]
 1823 0408 0A99     		ldr	r1, [sp, #40]
 1824 040a 0491     		str	r1, [sp, #16]
 1825 040c CDF80CA0 		str	r10, [sp, #12]
 1826 0410 0293     		str	r3, [sp, #8]
 1827 0412 0023     		movs	r3, #0
 1828              	.LVL170:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1829              		.loc 1 758 35 view .LVU505
 1830 0414 0193     		str	r3, [sp, #4]
 1831 0416 1368     		ldr	r3, [r2]
 1832 0418 0093     		str	r3, [sp]
 1833 041a 3346     		mov	r3, r6
 1834 041c 2246     		mov	r2, r4
 1835 041e 5946     		mov	r1, fp
 1836 0420 3846     		mov	r0, r7
 1837 0422 FFF7FEFF 		bl	_ntoa_long
 1838              	.LVL171:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1839              		.loc 1 758 35 view .LVU506
 1840 0426 0446     		mov	r4, r0
 1841              	.LVL172:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1842              		.loc 1 758 35 view .LVU507
 1843 0428 7FE7     		b	.L118
 1844              	.LVL173:
 1845              	.L125:
 1846              	.LBB42:
ARM GAS  /tmp/ccLp3lnf.s 			page 54


 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1847              		.loc 1 762 186 discriminator 2 view .LVU508
 1848 042a 15F0800F 		tst	r5, #128
 1849 042e 04D0     		beq	.L127
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1850              		.loc 1 762 161 view .LVU509
 1851 0430 189A     		ldr	r2, [sp, #96]
 1852 0432 111D     		adds	r1, r2, #4
 1853 0434 1891     		str	r1, [sp, #96]
 1854 0436 1288     		ldrh	r2, [r2]
 1855 0438 3FE7     		b	.L126
 1856              	.L127:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1857              		.loc 1 762 186 view .LVU510
 1858 043a 189A     		ldr	r2, [sp, #96]
 1859 043c 111D     		adds	r1, r2, #4
 1860 043e 1891     		str	r1, [sp, #96]
 1861 0440 1268     		ldr	r2, [r2]
 1862 0442 3AE7     		b	.L126
 1863              	.LVL174:
 1864              	.L105:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1865              		.loc 1 762 186 view .LVU511
 1866              	.LBE42:
 1867              	.LBE35:
 1868              	.LBB43:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1869              		.loc 1 789 21 is_stmt 1 view .LVU512
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1870              		.loc 1 791 21 view .LVU513
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1871              		.loc 1 791 23 is_stmt 0 view .LVU514
 1872 0444 15F00205 		ands	r5, r5, #2
 1873              	.LVL175:
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1874              		.loc 1 791 23 view .LVU515
 1875 0448 1FD0     		beq	.L162
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1876              		.loc 1 789 34 view .LVU516
 1877 044a 4FF00108 		mov	r8, #1
 1878              	.LVL176:
 1879              	.L129:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1880              		.loc 1 797 21 is_stmt 1 view .LVU517
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1881              		.loc 1 797 31 is_stmt 0 view .LVU518
 1882 044e 1898     		ldr	r0, [sp, #96]
 1883 0450 031D     		adds	r3, r0, #4
 1884 0452 1893     		str	r3, [sp, #96]
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1885              		.loc 1 797 21 view .LVU519
 1886 0454 04F10109 		add	r9, r4, #1
 1887              	.LVL177:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1888              		.loc 1 797 21 view .LVU520
 1889 0458 3346     		mov	r3, r6
 1890 045a 2246     		mov	r2, r4
ARM GAS  /tmp/ccLp3lnf.s 			page 55


 1891 045c 5946     		mov	r1, fp
 1892 045e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1893 0460 B847     		blx	r7
 1894              	.LVL178:
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1895              		.loc 1 799 21 is_stmt 1 view .LVU521
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1896              		.loc 1 799 23 is_stmt 0 view .LVU522
 1897 0462 BDB9     		cbnz	r5, .L183
 1898              	.LVL179:
 1899              	.L132:
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1900              		.loc 1 804 21 is_stmt 1 view .LVU523
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1901              		.loc 1 804 27 is_stmt 0 view .LVU524
 1902 0464 0D9B     		ldr	r3, [sp, #52]
 1903 0466 0133     		adds	r3, r3, #1
 1904 0468 0D93     		str	r3, [sp, #52]
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1905              		.loc 1 805 21 is_stmt 1 view .LVU525
 1906 046a 4C46     		mov	r4, r9
 1907 046c D3E5     		b	.L149
 1908              	.LVL180:
 1909              	.L130:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1910              		.loc 1 793 29 view .LVU526
 1911 046e 02F10109 		add	r9, r2, #1
 1912              	.LVL181:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1913              		.loc 1 793 29 is_stmt 0 view .LVU527
 1914 0472 3346     		mov	r3, r6
 1915 0474 5946     		mov	r1, fp
 1916 0476 2020     		movs	r0, #32
 1917 0478 B847     		blx	r7
 1918              	.LVL182:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1919              		.loc 1 792 32 view .LVU528
 1920 047a 4346     		mov	r3, r8
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1921              		.loc 1 793 29 view .LVU529
 1922 047c 4A46     		mov	r2, r9
 1923              	.LVL183:
 1924              	.L128:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1925              		.loc 1 792 30 is_stmt 1 view .LVU530
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1926              		.loc 1 792 32 is_stmt 0 view .LVU531
 1927 047e 03F10108 		add	r8, r3, #1
 1928              	.LVL184:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1929              		.loc 1 792 30 view .LVU532
 1930 0482 9A45     		cmp	r10, r3
 1931 0484 F3D8     		bhi	.L130
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1932              		.loc 1 792 30 view .LVU533
 1933 0486 1446     		mov	r4, r2
 1934 0488 E1E7     		b	.L129
ARM GAS  /tmp/ccLp3lnf.s 			page 56


 1935              	.LVL185:
 1936              	.L162:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1937              		.loc 1 789 34 view .LVU534
 1938 048a 0123     		movs	r3, #1
 1939 048c DDF828A0 		ldr	r10, [sp, #40]
 1940              	.LVL186:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1941              		.loc 1 789 34 view .LVU535
 1942 0490 2246     		mov	r2, r4
 1943 0492 F4E7     		b	.L128
 1944              	.LVL187:
 1945              	.L183:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1946              		.loc 1 789 34 view .LVU536
 1947 0494 4A46     		mov	r2, r9
 1948 0496 DDF82890 		ldr	r9, [sp, #40]
 1949              	.LVL188:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1950              		.loc 1 789 34 view .LVU537
 1951 049a 06E0     		b	.L131
 1952              	.LVL189:
 1953              	.L133:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1954              		.loc 1 801 29 is_stmt 1 view .LVU538
 1955 049c 551C     		adds	r5, r2, #1
 1956              	.LVL190:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1957              		.loc 1 801 29 is_stmt 0 view .LVU539
 1958 049e 3346     		mov	r3, r6
 1959 04a0 5946     		mov	r1, fp
 1960 04a2 2020     		movs	r0, #32
 1961 04a4 B847     		blx	r7
 1962              	.LVL191:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1963              		.loc 1 800 32 view .LVU540
 1964 04a6 A046     		mov	r8, r4
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1965              		.loc 1 801 29 view .LVU541
 1966 04a8 2A46     		mov	r2, r5
 1967              	.LVL192:
 1968              	.L131:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1969              		.loc 1 800 30 is_stmt 1 view .LVU542
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1970              		.loc 1 800 32 is_stmt 0 view .LVU543
 1971 04aa 08F10104 		add	r4, r8, #1
 1972              	.LVL193:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1973              		.loc 1 800 30 view .LVU544
 1974 04ae C145     		cmp	r9, r8
 1975 04b0 F4D8     		bhi	.L133
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1976              		.loc 1 800 30 view .LVU545
 1977 04b2 9146     		mov	r9, r2
 1978 04b4 D6E7     		b	.L132
 1979              	.LVL194:
ARM GAS  /tmp/ccLp3lnf.s 			page 57


 1980              	.L104:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1981              		.loc 1 800 30 view .LVU546
 1982              	.LBE43:
 1983              	.LBB44:
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1984              		.loc 1 809 21 is_stmt 1 view .LVU547
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1985              		.loc 1 809 34 is_stmt 0 view .LVU548
 1986 04b6 189B     		ldr	r3, [sp, #96]
 1987 04b8 1A1D     		adds	r2, r3, #4
 1988 04ba 1892     		str	r2, [sp, #96]
 1989 04bc D3F80090 		ldr	r9, [r3]
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1990              		.loc 1 810 21 is_stmt 1 view .LVU549
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1991              		.loc 1 810 38 is_stmt 0 view .LVU550
 1992 04c0 BAF1000F 		cmp	r10, #0
 1993 04c4 1ED1     		bne	.L134
 1994 04c6 4FF0FF33 		mov	r3, #-1
 1995              	.L135:
 1996 04ca C846     		mov	r8, r9
 1997 04cc 02E0     		b	.L136
 1998              	.LVL195:
 1999              	.L138:
 2000              	.LBB45:
 2001              	.LBB46:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2002              		.loc 1 147 39 is_stmt 1 view .LVU551
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2003              		.loc 1 147 35 view .LVU552
 2004 04ce 08F10108 		add	r8, r8, #1
 2005              	.LVL196:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2006              		.loc 1 147 31 is_stmt 0 view .LVU553
 2007 04d2 1346     		mov	r3, r2
 2008              	.LVL197:
 2009              	.L136:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2010              		.loc 1 147 18 is_stmt 1 view .LVU554
 2011 04d4 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2012              		.loc 1 147 5 is_stmt 0 view .LVU555
 2013 04d8 12B1     		cbz	r2, .L137
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2014              		.loc 1 147 31 view .LVU556
 2015 04da 5A1E     		subs	r2, r3, #1
 2016              	.LVL198:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2017              		.loc 1 147 21 view .LVU557
 2018 04dc 002B     		cmp	r3, #0
 2019 04de F6D1     		bne	.L138
 2020              	.LVL199:
 2021              	.L137:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2022              		.loc 1 148 5 is_stmt 1 view .LVU558
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
ARM GAS  /tmp/ccLp3lnf.s 			page 58


 2023              		.loc 1 148 29 is_stmt 0 view .LVU559
 2024 04e0 A8EB0908 		sub	r8, r8, r9
 2025              	.LVL200:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2026              		.loc 1 148 29 view .LVU560
 2027              	.LBE46:
 2028              	.LBE45:
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2029              		.loc 1 812 21 is_stmt 1 view .LVU561
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2030              		.loc 1 812 23 is_stmt 0 view .LVU562
 2031 04e4 15F48063 		ands	r3, r5, #1024
 2032 04e8 0B93     		str	r3, [sp, #44]
 2033 04ea 02D0     		beq	.L139
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2034              		.loc 1 813 25 is_stmt 1 view .LVU563
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2035              		.loc 1 813 27 is_stmt 0 view .LVU564
 2036 04ec D045     		cmp	r8, r10
 2037 04ee 28BF     		it	cs
 2038 04f0 D046     		movcs	r8, r10
 2039              	.LVL201:
 2040              	.L139:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2041              		.loc 1 815 21 is_stmt 1 view .LVU565
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2042              		.loc 1 815 23 is_stmt 0 view .LVU566
 2043 04f2 15F00203 		ands	r3, r5, #2
 2044 04f6 0C93     		str	r3, [sp, #48]
 2045 04f8 06D0     		beq	.L184
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2046              		.loc 1 815 23 view .LVU567
 2047 04fa 2246     		mov	r2, r4
 2048 04fc 5446     		mov	r4, r10
 2049              	.LVL202:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2050              		.loc 1 815 23 view .LVU568
 2051 04fe B246     		mov	r10, r6
 2052              	.LVL203:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2053              		.loc 1 815 23 view .LVU569
 2054 0500 0B9E     		ldr	r6, [sp, #44]
 2055              	.LVL204:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2056              		.loc 1 815 23 view .LVU570
 2057 0502 1DE0     		b	.L143
 2058              	.LVL205:
 2059              	.L134:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2060              		.loc 1 810 38 view .LVU571
 2061 0504 5346     		mov	r3, r10
 2062 0506 E0E7     		b	.L135
 2063              	.LVL206:
 2064              	.L184:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2065              		.loc 1 810 38 view .LVU572
 2066 0508 2246     		mov	r2, r4
ARM GAS  /tmp/ccLp3lnf.s 			page 59


 2067 050a 0A9C     		ldr	r4, [sp, #40]
 2068              	.LVL207:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2069              		.loc 1 810 38 view .LVU573
 2070 050c 4346     		mov	r3, r8
 2071 050e 07E0     		b	.L140
 2072              	.LVL208:
 2073              	.L142:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2074              		.loc 1 817 29 is_stmt 1 view .LVU574
 2075 0510 02F10108 		add	r8, r2, #1
 2076              	.LVL209:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2077              		.loc 1 817 29 is_stmt 0 view .LVU575
 2078 0514 3346     		mov	r3, r6
 2079 0516 5946     		mov	r1, fp
 2080 0518 2020     		movs	r0, #32
 2081 051a B847     		blx	r7
 2082              	.LVL210:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2083              		.loc 1 816 32 view .LVU576
 2084 051c 2B46     		mov	r3, r5
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2085              		.loc 1 817 29 view .LVU577
 2086 051e 4246     		mov	r2, r8
 2087              	.LVL211:
 2088              	.L140:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2089              		.loc 1 816 30 is_stmt 1 view .LVU578
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2090              		.loc 1 816 32 is_stmt 0 view .LVU579
 2091 0520 5D1C     		adds	r5, r3, #1
 2092              	.LVL212:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2093              		.loc 1 816 30 view .LVU580
 2094 0522 9C42     		cmp	r4, r3
 2095 0524 F4D8     		bhi	.L142
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2096              		.loc 1 816 32 view .LVU581
 2097 0526 A846     		mov	r8, r5
 2098 0528 5446     		mov	r4, r10
 2099 052a B246     		mov	r10, r6
 2100              	.LVL213:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2101              		.loc 1 816 32 view .LVU582
 2102 052c 0B9E     		ldr	r6, [sp, #44]
 2103              	.LVL214:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2104              		.loc 1 816 32 view .LVU583
 2105 052e 07E0     		b	.L143
 2106              	.LVL215:
 2107              	.L163:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2108              		.loc 1 821 80 view .LVU584
 2109 0530 1C46     		mov	r4, r3
 2110              	.LVL216:
 2111              	.L145:
ARM GAS  /tmp/ccLp3lnf.s 			page 60


 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2112              		.loc 1 822 25 is_stmt 1 view .LVU585
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2113              		.loc 1 822 32 is_stmt 0 view .LVU586
 2114 0532 09F10109 		add	r9, r9, #1
 2115              	.LVL217:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2116              		.loc 1 822 25 view .LVU587
 2117 0536 551C     		adds	r5, r2, #1
 2118              	.LVL218:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2119              		.loc 1 822 25 view .LVU588
 2120 0538 5346     		mov	r3, r10
 2121 053a 5946     		mov	r1, fp
 2122 053c B847     		blx	r7
 2123              	.LVL219:
 2124 053e 2A46     		mov	r2, r5
 2125              	.LVL220:
 2126              	.L143:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2127              		.loc 1 821 26 is_stmt 1 view .LVU589
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2128              		.loc 1 821 28 is_stmt 0 view .LVU590
 2129 0540 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2130              		.loc 1 821 26 view .LVU591
 2131 0544 20B1     		cbz	r0, .L144
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2132              		.loc 1 821 37 discriminator 1 view .LVU592
 2133 0546 002E     		cmp	r6, #0
 2134 0548 F3D0     		beq	.L145
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2135              		.loc 1 821 80 discriminator 2 view .LVU593
 2136 054a 631E     		subs	r3, r4, #1
 2137              	.LVL221:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2138              		.loc 1 821 68 discriminator 2 view .LVU594
 2139 054c 002C     		cmp	r4, #0
 2140 054e EFD1     		bne	.L163
 2141              	.LVL222:
 2142              	.L144:
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2143              		.loc 1 825 23 view .LVU595
 2144 0550 1446     		mov	r4, r2
 2145 0552 5646     		mov	r6, r10
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2146              		.loc 1 825 21 is_stmt 1 view .LVU596
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2147              		.loc 1 825 23 is_stmt 0 view .LVU597
 2148 0554 0C9B     		ldr	r3, [sp, #48]
 2149 0556 1BB9     		cbnz	r3, .L185
 2150              	.LVL223:
 2151              	.L147:
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2152              		.loc 1 830 21 is_stmt 1 view .LVU598
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2153              		.loc 1 830 27 is_stmt 0 view .LVU599
ARM GAS  /tmp/ccLp3lnf.s 			page 61


 2154 0558 0D9B     		ldr	r3, [sp, #52]
 2155 055a 0133     		adds	r3, r3, #1
 2156 055c 0D93     		str	r3, [sp, #52]
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2157              		.loc 1 831 21 is_stmt 1 view .LVU600
 2158 055e 5AE5     		b	.L149
 2159              	.LVL224:
 2160              	.L185:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2161              		.loc 1 831 21 is_stmt 0 view .LVU601
 2162 0560 DDF82890 		ldr	r9, [sp, #40]
 2163              	.LVL225:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2164              		.loc 1 831 21 view .LVU602
 2165 0564 06E0     		b	.L146
 2166              	.LVL226:
 2167              	.L148:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2168              		.loc 1 827 29 is_stmt 1 view .LVU603
 2169 0566 551C     		adds	r5, r2, #1
 2170              	.LVL227:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2171              		.loc 1 827 29 is_stmt 0 view .LVU604
 2172 0568 3346     		mov	r3, r6
 2173 056a 5946     		mov	r1, fp
 2174 056c 2020     		movs	r0, #32
 2175 056e B847     		blx	r7
 2176              	.LVL228:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2177              		.loc 1 826 32 view .LVU605
 2178 0570 A046     		mov	r8, r4
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2179              		.loc 1 827 29 view .LVU606
 2180 0572 2A46     		mov	r2, r5
 2181              	.LVL229:
 2182              	.L146:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2183              		.loc 1 826 30 is_stmt 1 view .LVU607
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2184              		.loc 1 826 32 is_stmt 0 view .LVU608
 2185 0574 08F10104 		add	r4, r8, #1
 2186              	.LVL230:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2187              		.loc 1 826 30 view .LVU609
 2188 0578 C145     		cmp	r9, r8
 2189 057a F4D8     		bhi	.L148
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2190              		.loc 1 826 30 view .LVU610
 2191 057c 1446     		mov	r4, r2
 2192              	.LVL231:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2193              		.loc 1 826 30 view .LVU611
 2194 057e EBE7     		b	.L147
 2195              	.LVL232:
 2196              	.L106:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2197              		.loc 1 826 30 view .LVU612
ARM GAS  /tmp/ccLp3lnf.s 			page 62


 2198              	.LBE44:
 2199              		.loc 1 835 17 is_stmt 1 view .LVU613
 2200 0580 651C     		adds	r5, r4, #1
 2201              	.LVL233:
 2202              		.loc 1 835 17 is_stmt 0 view .LVU614
 2203 0582 3346     		mov	r3, r6
 2204 0584 2246     		mov	r2, r4
 2205 0586 5946     		mov	r1, fp
 2206 0588 2520     		movs	r0, #37
 2207 058a B847     		blx	r7
 2208              	.LVL234:
 836:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2209              		.loc 1 836 17 is_stmt 1 view .LVU615
 2210              		.loc 1 836 23 is_stmt 0 view .LVU616
 2211 058c 0D9B     		ldr	r3, [sp, #52]
 2212 058e 0133     		adds	r3, r3, #1
 2213 0590 0D93     		str	r3, [sp, #52]
 837:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2214              		.loc 1 837 17 is_stmt 1 view .LVU617
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2215              		.loc 1 835 17 is_stmt 0 view .LVU618
 2216 0592 2C46     		mov	r4, r5
 2217              		.loc 1 837 17 view .LVU619
 2218 0594 3FE5     		b	.L149
 2219              	.LVL235:
 2220              	.L101:
 838:Middlewares/lvgl/src/misc/lv_printf.c **** 
 839:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 out(*format, buffer, idx++, maxlen);
 2221              		.loc 1 840 17 is_stmt 1 view .LVU620
 2222 0596 651C     		adds	r5, r4, #1
 2223              	.LVL236:
 2224              		.loc 1 840 17 is_stmt 0 view .LVU621
 2225 0598 3346     		mov	r3, r6
 2226 059a 2246     		mov	r2, r4
 2227 059c 5946     		mov	r1, fp
 2228 059e B847     		blx	r7
 2229              	.LVL237:
 841:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2230              		.loc 1 841 17 is_stmt 1 view .LVU622
 2231              		.loc 1 841 23 is_stmt 0 view .LVU623
 2232 05a0 0D9B     		ldr	r3, [sp, #52]
 2233 05a2 0133     		adds	r3, r3, #1
 2234 05a4 0D93     		str	r3, [sp, #52]
 842:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2235              		.loc 1 842 17 is_stmt 1 view .LVU624
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2236              		.loc 1 840 17 is_stmt 0 view .LVU625
 2237 05a6 2C46     		mov	r4, r5
 2238              		.loc 1 842 17 view .LVU626
 2239 05a8 35E5     		b	.L149
 2240              	.LVL238:
 2241              	.L168:
 558:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 2242              		.loc 1 558 13 view .LVU627
 2243 05aa 074F     		ldr	r7, .L186
 2244 05ac 32E5     		b	.L74
ARM GAS  /tmp/ccLp3lnf.s 			page 63


 2245              	.LVL239:
 2246              	.L169:
 843:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 844:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 845:Middlewares/lvgl/src/misc/lv_printf.c **** 
 846:Middlewares/lvgl/src/misc/lv_printf.c ****     // termination
 847:Middlewares/lvgl/src/misc/lv_printf.c ****     out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 2247              		.loc 1 847 5 is_stmt 1 view .LVU628
 2248 05ae B442     		cmp	r4, r6
 2249 05b0 01D3     		bcc	.L164
 2250              		.loc 1 847 5 is_stmt 0 discriminator 1 view .LVU629
 2251 05b2 721E     		subs	r2, r6, #1
 2252 05b4 00E0     		b	.L151
 2253              	.L164:
 2254              		.loc 1 847 5 view .LVU630
 2255 05b6 2246     		mov	r2, r4
 2256              	.L151:
 2257              		.loc 1 847 5 discriminator 4 view .LVU631
 2258 05b8 3346     		mov	r3, r6
 2259 05ba 5946     		mov	r1, fp
 2260 05bc 0020     		movs	r0, #0
 2261 05be B847     		blx	r7
 2262              	.LVL240:
 848:Middlewares/lvgl/src/misc/lv_printf.c **** 
 849:Middlewares/lvgl/src/misc/lv_printf.c ****     // return written chars without terminating \0
 850:Middlewares/lvgl/src/misc/lv_printf.c ****     return (int)idx;
 2263              		.loc 1 850 5 is_stmt 1 discriminator 4 view .LVU632
 851:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2264              		.loc 1 851 1 is_stmt 0 discriminator 4 view .LVU633
 2265 05c0 2046     		mov	r0, r4
 2266 05c2 0FB0     		add	sp, sp, #60
 2267              	.LCFI16:
 2268              		.cfi_def_cfa_offset 36
 2269              		@ sp needed
 2270 05c4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2271              	.LVL241:
 2272              	.L187:
 2273              		.loc 1 851 1 discriminator 4 view .LVU634
 2274              		.align	2
 2275              	.L186:
 2276 05c8 00000000 		.word	_out_null
 2277              		.cfi_endproc
 2278              	.LFE9:
 2280              		.section	.text.lv_snprintf,"ax",%progbits
 2281              		.align	1
 2282              		.global	lv_snprintf
 2283              		.syntax unified
 2284              		.thumb
 2285              		.thumb_func
 2286              		.fpu fpv4-sp-d16
 2288              	lv_snprintf:
 2289              	.LVL242:
 2290              	.LFB10:
 852:Middlewares/lvgl/src/misc/lv_printf.c **** 
 853:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
 854:Middlewares/lvgl/src/misc/lv_printf.c **** 
 855:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_snprintf(char * buffer, size_t count, const char * format, ...)
ARM GAS  /tmp/ccLp3lnf.s 			page 64


 856:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2291              		.loc 1 856 1 is_stmt 1 view -0
 2292              		.cfi_startproc
 2293              		@ args = 4, pretend = 8, frame = 8
 2294              		@ frame_needed = 0, uses_anonymous_args = 1
 2295              		.loc 1 856 1 is_stmt 0 view .LVU636
 2296 0000 0CB4     		push	{r2, r3}
 2297              	.LCFI17:
 2298              		.cfi_def_cfa_offset 8
 2299              		.cfi_offset 2, -8
 2300              		.cfi_offset 3, -4
 2301 0002 10B5     		push	{r4, lr}
 2302              	.LCFI18:
 2303              		.cfi_def_cfa_offset 16
 2304              		.cfi_offset 4, -16
 2305              		.cfi_offset 14, -12
 2306 0004 84B0     		sub	sp, sp, #16
 2307              	.LCFI19:
 2308              		.cfi_def_cfa_offset 32
 2309 0006 0A46     		mov	r2, r1
 2310 0008 06AC     		add	r4, sp, #24
 2311 000a 54F8043B 		ldr	r3, [r4], #4
 857:Middlewares/lvgl/src/misc/lv_printf.c ****     va_list va;
 2312              		.loc 1 857 5 is_stmt 1 view .LVU637
 858:Middlewares/lvgl/src/misc/lv_printf.c ****     va_start(va, format);
 2313              		.loc 1 858 5 view .LVU638
 2314 000e 0394     		str	r4, [sp, #12]
 859:Middlewares/lvgl/src/misc/lv_printf.c ****     const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 2315              		.loc 1 859 5 view .LVU639
 2316              		.loc 1 859 21 is_stmt 0 view .LVU640
 2317 0010 0094     		str	r4, [sp]
 2318 0012 0146     		mov	r1, r0
 2319              	.LVL243:
 2320              		.loc 1 859 21 view .LVU641
 2321 0014 0348     		ldr	r0, .L190
 2322              	.LVL244:
 2323              		.loc 1 859 21 view .LVU642
 2324 0016 FFF7FEFF 		bl	_vsnprintf
 2325              	.LVL245:
 860:Middlewares/lvgl/src/misc/lv_printf.c ****     va_end(va);
 2326              		.loc 1 860 5 is_stmt 1 view .LVU643
 861:Middlewares/lvgl/src/misc/lv_printf.c ****     return ret;
 2327              		.loc 1 861 5 view .LVU644
 862:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2328              		.loc 1 862 1 is_stmt 0 view .LVU645
 2329 001a 04B0     		add	sp, sp, #16
 2330              	.LCFI20:
 2331              		.cfi_def_cfa_offset 16
 2332              		@ sp needed
 2333 001c BDE81040 		pop	{r4, lr}
 2334              	.LCFI21:
 2335              		.cfi_restore 14
 2336              		.cfi_restore 4
 2337              		.cfi_def_cfa_offset 8
 2338 0020 02B0     		add	sp, sp, #8
 2339              	.LCFI22:
 2340              		.cfi_restore 3
ARM GAS  /tmp/ccLp3lnf.s 			page 65


 2341              		.cfi_restore 2
 2342              		.cfi_def_cfa_offset 0
 2343 0022 7047     		bx	lr
 2344              	.L191:
 2345              		.align	2
 2346              	.L190:
 2347 0024 00000000 		.word	_out_buffer
 2348              		.cfi_endproc
 2349              	.LFE10:
 2351              		.section	.text.lv_vsnprintf,"ax",%progbits
 2352              		.align	1
 2353              		.global	lv_vsnprintf
 2354              		.syntax unified
 2355              		.thumb
 2356              		.thumb_func
 2357              		.fpu fpv4-sp-d16
 2359              	lv_vsnprintf:
 2360              	.LVL246:
 2361              	.LFB11:
 863:Middlewares/lvgl/src/misc/lv_printf.c **** 
 864:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_vsnprintf(char * buffer, size_t count, const char * format, va_list va)
 865:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2362              		.loc 1 865 1 is_stmt 1 view -0
 2363              		.cfi_startproc
 2364              		@ args = 0, pretend = 0, frame = 0
 2365              		@ frame_needed = 0, uses_anonymous_args = 0
 2366              		.loc 1 865 1 is_stmt 0 view .LVU647
 2367 0000 00B5     		push	{lr}
 2368              	.LCFI23:
 2369              		.cfi_def_cfa_offset 4
 2370              		.cfi_offset 14, -4
 2371 0002 83B0     		sub	sp, sp, #12
 2372              	.LCFI24:
 2373              		.cfi_def_cfa_offset 16
 866:Middlewares/lvgl/src/misc/lv_printf.c ****     return _vsnprintf(_out_buffer, buffer, count, format, va);
 2374              		.loc 1 866 5 is_stmt 1 view .LVU648
 2375              		.loc 1 866 12 is_stmt 0 view .LVU649
 2376 0004 0093     		str	r3, [sp]
 2377 0006 1346     		mov	r3, r2
 2378              	.LVL247:
 2379              		.loc 1 866 12 view .LVU650
 2380 0008 0A46     		mov	r2, r1
 2381              	.LVL248:
 2382              		.loc 1 866 12 view .LVU651
 2383 000a 0146     		mov	r1, r0
 2384              	.LVL249:
 2385              		.loc 1 866 12 view .LVU652
 2386 000c 0248     		ldr	r0, .L194
 2387              	.LVL250:
 2388              		.loc 1 866 12 view .LVU653
 2389 000e FFF7FEFF 		bl	_vsnprintf
 2390              	.LVL251:
 867:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2391              		.loc 1 867 1 view .LVU654
 2392 0012 03B0     		add	sp, sp, #12
 2393              	.LCFI25:
 2394              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccLp3lnf.s 			page 66


 2395              		@ sp needed
 2396 0014 5DF804FB 		ldr	pc, [sp], #4
 2397              	.L195:
 2398              		.align	2
 2399              	.L194:
 2400 0018 00000000 		.word	_out_buffer
 2401              		.cfi_endproc
 2402              	.LFE11:
 2404              		.text
 2405              	.Letext0:
 2406              		.file 2 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.h"
 2407              		.file 3 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 2408              		.file 4 "<built-in>"
ARM GAS  /tmp/ccLp3lnf.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_printf.c
     /tmp/ccLp3lnf.s:18     .text._out_buffer:0000000000000000 $t
     /tmp/ccLp3lnf.s:25     .text._out_buffer:0000000000000000 _out_buffer
     /tmp/ccLp3lnf.s:48     .text._out_null:0000000000000000 $t
     /tmp/ccLp3lnf.s:54     .text._out_null:0000000000000000 _out_null
     /tmp/ccLp3lnf.s:72     .text._atoi:0000000000000000 $t
     /tmp/ccLp3lnf.s:78     .text._atoi:0000000000000000 _atoi
     /tmp/ccLp3lnf.s:143    .text._out_rev:0000000000000000 $t
     /tmp/ccLp3lnf.s:149    .text._out_rev:0000000000000000 _out_rev
     /tmp/ccLp3lnf.s:283    .text._ntoa_format:0000000000000000 $t
     /tmp/ccLp3lnf.s:289    .text._ntoa_format:0000000000000000 _ntoa_format
     /tmp/ccLp3lnf.s:567    .text._ntoa_long:0000000000000000 $t
     /tmp/ccLp3lnf.s:573    .text._ntoa_long:0000000000000000 _ntoa_long
     /tmp/ccLp3lnf.s:721    .text._ntoa_long_long:0000000000000000 $t
     /tmp/ccLp3lnf.s:727    .text._ntoa_long_long:0000000000000000 _ntoa_long_long
     /tmp/ccLp3lnf.s:898    .text._vsnprintf:0000000000000000 $t
     /tmp/ccLp3lnf.s:904    .text._vsnprintf:0000000000000000 _vsnprintf
     /tmp/ccLp3lnf.s:997    .text._vsnprintf:000000000000004e $d
     /tmp/ccLp3lnf.s:1066   .text._vsnprintf:000000000000008c $d
     /tmp/ccLp3lnf.s:1355   .text._vsnprintf:000000000000018a $d
     /tmp/ccLp3lnf.s:1439   .text._vsnprintf:0000000000000232 $t
     /tmp/ccLp3lnf.s:2276   .text._vsnprintf:00000000000005c8 $d
     /tmp/ccLp3lnf.s:2281   .text.lv_snprintf:0000000000000000 $t
     /tmp/ccLp3lnf.s:2288   .text.lv_snprintf:0000000000000000 lv_snprintf
     /tmp/ccLp3lnf.s:2347   .text.lv_snprintf:0000000000000024 $d
     /tmp/ccLp3lnf.s:2352   .text.lv_vsnprintf:0000000000000000 $t
     /tmp/ccLp3lnf.s:2359   .text.lv_vsnprintf:0000000000000000 lv_vsnprintf
     /tmp/ccLp3lnf.s:2400   .text.lv_vsnprintf:0000000000000018 $d
     /tmp/ccLp3lnf.s:1014   .text._vsnprintf:000000000000005f $d
     /tmp/ccLp3lnf.s:1014   .text._vsnprintf:0000000000000060 $t
     /tmp/ccLp3lnf.s:1086   .text._vsnprintf:000000000000009f $d
     /tmp/ccLp3lnf.s:1086   .text._vsnprintf:00000000000000a0 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
