static struct pmucal_seq g3d_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_G3D", 0x10460000, 0x0228, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x11C80000, 0x4000, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATUS", 0x11C80000, 0x4004, (0xf << 0), (0xF << 0), 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_BUS_D_DRCG_EN", 0x11450000, 0x0200, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_BUS_P_DRCG_EN", 0x11450000, 0x0204, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_QE_DRCG_EN", 0x11450000, 0x0208, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq g3d_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_G3D_APB", 0x11460000, 0x0404, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_G3D_BUS", 0x11460000, 0x0400, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_PDN_G3D", 0x11460000, 0x0E00, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_G3D_APB", 0x11460000, 0x0808, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_G3D_BUS", 0x11460000, 0x0804, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_G3D_OSCCLK", 0x11460000, 0x0800, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKCMU_G3D_USER", 0x11460000, 0x0204, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKCMU_G3D_USER", 0x11460000, 0x0604, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_G3D", 0x11460000, 0x0D00, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_G3D_DIV_STAT", 0x11460000, 0x0D04, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_G3D_SPARE0", 0x11460000, 0x0D08, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_G3D_SPARE1", 0x11460000, 0x0D0C, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3D_SFR_IGNORE_REQ_SYSCLK", 0x11460000, 0x0F00, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STOPCTRL", 0x11460000, 0x1000, 0xffffffff, 0, 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
};

static struct pmucal_seq g3d_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_OPEN_CMU_G3D_SYS_PWR_REG", 0x11C80000, 0x1388, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKRUN_CMU_G3D_SYS_PWR_REG", 0x11C80000, 0x1440, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_G3D_SYS_PWR_REG", 0x11C80000, 0x1480, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_G3D_SYS_PWR_REG", 0x11C80000, 0x14C0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LOGIC_G3D_SYS_PWR_REG", 0x11C80000, 0x1500, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_G3D_SYS_PWR_REG", 0x11C80000, 0x1540, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_G3D_SYS_PWR_REG", 0x11C80000, 0x1580, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x11C80000, 0x4000, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATUS", 0x11C80000, 0x4004, (0xf << 0), (0x0 << 0), 0x11C80000, 0x4004, (0xf << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_G3D", 0x10460000, 0x0228, (0x1 << 21), (0x0 << 21), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq g3d_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3D_STATUS", 0x11C80000, 0x4004, (0xf << 0), (0xF << 0), 0x11C80000, 0x4004, (0xf << 0), (0xF << 0)),
};

static struct pmucal_seq isp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_ISP_VRA", 0x10460000, 0x022C, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_ISP_CAM", 0x10460000, 0x0230, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_ISP_SENSOR0", 0x10460000, 0x0280, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_CONFIGURATION", 0x11C80000, 0x4040, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISP_STATUS", 0x11C80000, 0x4044, (0xf << 0), (0xF << 0), 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x144F0000, 0x0204, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq isp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ISP_CAM_HALF", 0x144D0000, 0x0404, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_PDN_ISP", 0x144D0000, 0x0E00, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS0_S4", 0x144D0000, 0x0828, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_ISP_CAM", 0x144D0000, 0x081C, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_ISP_VRA", 0x144D0000, 0x0810, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_ISP_OSCCLK", 0x144D0000, 0x0800, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER", 0x144D0000, 0x0230, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKCMU_ISP_CAM_USER", 0x144D0000, 0x0214, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKCMU_ISP_VRA_USER", 0x144D0000, 0x0210, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKCMU_ISP_VRA_USER", 0x144D0000, 0x0610, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKCMU_ISP_CAM_USER", 0x144D0000, 0x0614, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER", 0x144D0000, 0x0630, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_ISP", 0x144D0000, 0x0D00, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_ISP_DIV_STAT", 0x144D0000, 0x0D04, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_ISP_SPARE0", 0x144D0000, 0x0D08, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_ISP_SPARE1", 0x144D0000, 0x0D0C, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ISP_SFR_IGNORE_REQ_SYSCLK", 0x144D0000, 0x0F00, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
};

static struct pmucal_seq isp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER", 0x144D0000, 0x0230, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER", 0x144D0000, 0x0230, (0x1 << 27), (0x1 << 27), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_OPEN_CMU_ISP_SYS_PWR_REG", 0x11C80000, 0x1390, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKRUN_CMU_ISP_SYS_PWR_REG", 0x11C80000, 0x1448, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_ISP_SYS_PWR_REG", 0x11C80000, 0x1488, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_ISP_SYS_PWR_REG", 0x11C80000, 0x14C8, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LOGIC_ISP_SYS_PWR_REG", 0x11C80000, 0x1508, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_ISP_SYS_PWR_REG", 0x11C80000, 0x1548, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_ISP_SYS_PWR_REG", 0x11C80000, 0x1588, (0x3 << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_CONFIGURATION", 0x11C80000, 0x4040, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISP_STATUS", 0x11C80000, 0x4044, (0xf << 0), (0x0 << 0), 0x11C80000, 0x4044, (0xf << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_ISP_VRA", 0x10460000, 0x022C, (0x1 << 21), (0x0 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_ISP_CAM", 0x10460000, 0x0230, (0x1 << 21), (0x0 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_ISP_SENSOR0", 0x10460000, 0x0280, (0x1 << 21), (0x0 << 21), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq isp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ISP_STATUS", 0x11C80000, 0x4044, (0xf << 0), (0xF << 0), 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
};

static struct pmucal_seq mfcmscl_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL", 0x10460000, 0x0240, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_MFCMSCL_MFC", 0x10460000, 0x0244, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_CONFIGURATION", 0x11C80000, 0x4060, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFCMSCL_STATUS", 0x11C80000, 0x4064, (0xf << 0), (0xF << 0), 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SCALER_CFG", 0x12C10000, 0x0004, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SCALER_CFG", 0x12C10000, 0x0004, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_AUTOCG_EN", 0x12CA0000, 0x0504, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_BUS_DRCG_EN", 0x12CA0000, 0x0508, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq mfcmscl_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MFCMSCL_APB", 0x12CB0000, 0x0400, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_PDN_MFCMSCL", 0x12CB0000, 0x0E00, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_MFCMSCL_MFC", 0x12CB0000, 0x0808, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_MFCMSCL_MSCL", 0x12CB0000, 0x0804, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_MFCMSCL_OSCCLK", 0x12CB0000, 0x0800, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKCMU_MFCMSCL_MFC_USER", 0x12CB0000, 0x0204, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL_USER", 0x12CB0000, 0x0200, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKCMU_MFCMSCL_MSCL_USER", 0x12CB0000, 0x0600, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKCMU_MFCMSCL_MFC_USER", 0x12CB0000, 0x0604, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SECURE_ENABLE_SMMU_MSCL", 0x12CB0000, 0x0814, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_MFCMSCL", 0x12CB0000, 0x0D00, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_MFCMSCL_DIV_STAT", 0x12CB0000, 0x0D04, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_MFCMSCL_SPARE0", 0x12CB0000, 0x0D08, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_MFCMSCL_SPARE1", 0x12CB0000, 0x0D0C, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFCMSCL_SFR_IGNORE_REQ_SYSCLK", 0x12CB0000, 0x0F00, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
};

static struct pmucal_seq mfcmscl_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_OPEN_CMU_MFCMSCL_SYS_PWR_REG", 0x11C80000, 0x1394, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKRUN_CMU_MFCMSCL_SYS_PWR_REG", 0x11C80000, 0x144C, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_MFCMSCL_SYS_PWR_REG", 0x11C80000, 0x148C, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_MFCMSCL_SYS_PWR_REG", 0x11C80000, 0x14CC, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LOGIC_MFCMSCL_SYS_PWR_REG", 0x11C80000, 0x150C, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_MFCMSCL_SYS_PWR_REG", 0x11C80000, 0x154C, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_MFCMSCL_SYS_PWR_REG", 0x11C80000, 0x158C, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_CONFIGURATION", 0x11C80000, 0x4060, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFCMSCL_STATUS", 0x11C80000, 0x4064, (0xf << 0), (0x0 << 0), 0x11C80000, 0x4064, (0xf << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_MFCMSCL_MFC", 0x10460000, 0x0244, (0x1 << 21), (0x0 << 21), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq mfcmscl_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFCMSCL_STATUS", 0x11C80000, 0x4064, (0xf << 0), (0xF << 0), 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
};

static struct pmucal_seq dispaud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_DISPAUD_BUS", 0x10460000, 0x0234, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK", 0x10460000, 0x0238, (0x1 << 21), (0x1 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_CONFIGURATION", 0x11C80000, 0x4020, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DISPAUD_STATUS", 0x11C80000, 0x4024, (0xf << 0), (0xF << 0), 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VCLKCON0", 0x14830000, 0x0010, (0x1 << 12), (0x1 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_XIU_TOP_DRCG_EN", 0x148F0000, 0x0204, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_SYSMMU_CON", 0x148F0000, 0x0210, (0xffffffff << 0), (0xFFFFFFFF << 0), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq dispaud_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_PLL_LOCK", 0x148D0000, 0x00C0, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_PLL_CON0", 0x148D0000, 0x01C0, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_PLL_CON1", 0x148D0000, 0x01C4, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_PLL_CON2", 0x148D0000, 0x01C8, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DISPAUD_OSCCLK_FM_52M_DIV", 0x148D0000, 0x0414, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DISPAUD_MIXER", 0x148D0000, 0x0410, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DISPAUD_MI2S", 0x148D0000, 0x040C, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DISPAUD_DECON_INT_VCLK", 0x148D0000, 0x0404, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DISPAUD_APB", 0x148D0000, 0x0400, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_PDN_DISPAUD", 0x148D0000, 0x0E00, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_OSCCLK_FM_52M_DIV", 0x148D0000, 0x0848, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_OSCCLK_FM_52M", 0x148D0000, 0x0844, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLKIO_DISPAUD_MIXER_BCLK_CP", 0x148D0000, 0x083C, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_DISPAUD_MIXER", 0x148D0000, 0x0830, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_DISPAUD_MI2S", 0x148D0000, 0x082C, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0", 0x148D0000, 0x0828, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS", 0x148D0000, 0x0824, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_DISPAUD_DECON_INT_VCLK", 0x148D0000, 0x0820, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_DISPAUD_APB", 0x148D0000, 0x0814, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_DISPAUD_BUS", 0x148D0000, 0x0810, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_ENABLE_CLK_DISPAUD_OSCCLK", 0x148D0000, 0x0800, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKCMU_DISPAUD_BUS_USER", 0x148D0000, 0x0210, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER", 0x148D0000, 0x0214, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_USER", 0x148D0000, 0x0224, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_USER", 0x148D0000, 0x0228, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_AUD_PLL", 0x148D0000, 0x0204, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_AUD_PLL", 0x148D0000, 0x0604, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKCMU_DISPAUD_BUS_USER", 0x148D0000, 0x0610, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER", 0x148D0000, 0x0614, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_USER", 0x148D0000, 0x0624, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_STAT_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_USER", 0x148D0000, 0x0628, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_DISPAUD", 0x148D0000, 0x0D00, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKOUT_CMU_DISPAUD_DIV_STAT", 0x148D0000, 0x0D04, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_DISPAUD_SPARE0", 0x148D0000, 0x0D08, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_DISPAUD_SPARE1", 0x148D0000, 0x0D0C, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DISPAUD_SFR_IGNORE_REQ_SYSCLK", 0x148D0000, 0x0F00, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "AUD_PLL_CON0", 0x148D0000, 0x01C0, (0x1 << 31), (0x0 << 31), 0x148D0000, 0x01C0, (0x1 << 31), (0x0 << 31)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_PLL_CON0", 0x148D0000, 0x01C0, (0x1 << 29), (0x1 << 29), 0x148D0000, 0x01C0, (0x1 << 29), (0x1 << 29)),
};

static struct pmucal_seq dispaud_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKPHY_DISPAUD_MIPIDPHY_TXBYTECLKHS_USER", 0x148D0000, 0x0224, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKPHY_DISPAUD_MIPIDPHY_RXCLKESC0_USER", 0x148D0000, 0x0228, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKPHY_DISPAUD_MIPIDPHY_TXBYTECLKHS_USER", 0x148D0000, 0x0224, (0x1 << 27), (0x1 << 27), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKPHY_DISPAUD_MIPIDPHY_RXCLKESC0_USER", 0x148D0000, 0x0228, (0x1 << 27), (0x1 << 27), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x1340, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_OPEN_CMU_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x138C, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKRUN_CMU_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x1444, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x1484, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x14C4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LOGIC_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x1504, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x1544, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_DISPAUD_SYS_PWR_REG", 0x11C80000, 0x1584, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_CONFIGURATION", 0x11C80000, 0x4020, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DISPAUD_STATUS", 0x11C80000, 0x4024, (0xf << 0), (0x0 << 0), 0x11C80000, 0x4024, (0xf << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_DISPAUD_BUS", 0x10460000, 0x0234, (0x1 << 21), (0x0 << 21), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK", 0x10460000, 0x0238, (0x1 << 21), (0x0 << 21), 0, 0, 0xffffffff, 0),
};

static struct pmucal_seq dispaud_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DISPAUD_STATUS", 0x11C80000, 0x4024, (0xf << 0), (0xF << 0), 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
};

static struct pmucal_pd pmucal_pd_list[PMUCAL_NUM_PDS] = {
	[PD_G3D] = {
		.id = PD_G3D,
		.name = "blkpwr_g3d",
		.on = g3d_on,
		.save = g3d_save,
		.off = g3d_off,
		.status = g3d_status,
		.num_on = ARRAY_SIZE(g3d_on),
		.num_save = ARRAY_SIZE(g3d_save),
		.num_off = ARRAY_SIZE(g3d_off),
		.num_status = ARRAY_SIZE(g3d_status),
	},
	[PD_ISP] = {
		.id = PD_ISP,
		.name = "blkpwr_isp",
		.on = isp_on,
		.save = isp_save,
		.off = isp_off,
		.status = isp_status,
		.num_on = ARRAY_SIZE(isp_on),
		.num_save = ARRAY_SIZE(isp_save),
		.num_off = ARRAY_SIZE(isp_off),
		.num_status = ARRAY_SIZE(isp_status),
	},
	[PD_MFCMSCL] = {
		.id = PD_MFCMSCL,
		.name = "blkpwr_mfcmscl",
		.on = mfcmscl_on,
		.save = mfcmscl_save,
		.off = mfcmscl_off,
		.status = mfcmscl_status,
		.num_on = ARRAY_SIZE(mfcmscl_on),
		.num_save = ARRAY_SIZE(mfcmscl_save),
		.num_off = ARRAY_SIZE(mfcmscl_off),
		.num_status = ARRAY_SIZE(mfcmscl_status),
	},
	[PD_DISPAUD] = {
		.id = PD_DISPAUD,
		.name = "blkpwr_dispaud",
		.on = dispaud_on,
		.save = dispaud_save,
		.off = dispaud_off,
		.status = dispaud_status,
		.num_on = ARRAY_SIZE(dispaud_on),
		.num_save = ARRAY_SIZE(dispaud_save),
		.num_off = ARRAY_SIZE(dispaud_off),
		.num_status = ARRAY_SIZE(dispaud_status),
	},
};
