ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SCB2_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SCB2_SpiPostEnable,"ax",%progbits
  18              		.align	2
  19              		.global	SCB2_SpiPostEnable
  20              		.code	16
  21              		.thumb_func
  22              		.type	SCB2_SpiPostEnable, %function
  23              	SCB2_SpiPostEnable:
  24              	.LFB1:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SCB2_SPI.c"
   1:.\Generated_Source\PSoC4/SCB2_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SCB2_SPI.c **** * File Name: SCB2_SPI.c
   3:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Version 3.0
   4:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
   5:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
   9:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
  11:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SCB2_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SCB2_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SCB2_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  18:.\Generated_Source\PSoC4/SCB2_SPI.c **** #include "SCB2_PVT.h"
  19:.\Generated_Source\PSoC4/SCB2_SPI.c **** #include "SCB2_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  21:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if(SCB2_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  23:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  27:.\Generated_Source\PSoC4/SCB2_SPI.c ****     const SCB2_SPI_INIT_STRUCT SCB2_configSpi =
  28:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_MODE,
  30:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_OVS_FACTOR,
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 2


  33:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SCB2_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SCB2_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SCB2_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SCB2_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint32) SCB2_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint8) SCB2_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint8) SCB2_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SCB2_SPI.c ****         (uint8) SCB2_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SCB2_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  54:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  55:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Function Name: SCB2_SpiInit
  57:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SCB2_SPI.c ****     void SCB2_SpiInit(const SCB2_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SCB2_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SCB2_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SCB2_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SCB2_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SCB2_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_SetPins(SCB2_SCB_MODE_SPI, config->mode, SCB2_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  82:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_scbMode       = (uint8) SCB2_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  87:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 3


  90:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  92:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
  97:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_CTRL_REG     = SCB2_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 103:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_SPI_CTRL_REG = SCB2_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                                           SCB2_SPI_MODE_TI_PRECEDES
 106:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 107:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 108:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 109:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 110:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 111:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                             SCB2_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 113:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_RX_CTRL_REG     =  SCB2_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 116:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 117:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 119:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_RX_FIFO_CTRL_REG = SCB2_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 121:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_TX_CTRL_REG      = SCB2_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                                 SCB2_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 126:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_TX_FIFO_CTRL_REG = SCB2_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 128:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntDisable    (SCB2_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntSetPriority(SCB2_ISR_NUMBER, SCB2_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SCB2_SPI.c ****             (void) CyIntSetVector(SCB2_ISR_NUMBER, &SCB2_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 133:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_I2C_EC_MASK_REG = SCB2_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_SPI_EC_MASK_REG = SCB2_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_SLAVE_MASK_REG  = SCB2_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_MASTER_MASK_REG = SCB2_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_RX_MASK_REG     = SCB2_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_INTR_TX_MASK_REG     = SCB2_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 141:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_SpiSetActiveSlaveSelect(SCB2_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 144:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferTail     = 0u;
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 4


 147:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 149:.\Generated_Source\PSoC4/SCB2_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SCB2_SPI.c ****             SCB2_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SCB2_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 155:.\Generated_Source\PSoC4/SCB2_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 157:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Function Name: SCB2_SpiInit
 159:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SCB2_SPI.c ****     void SCB2_SpiInit(void)
 172:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
 173:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_CTRL_REG     = SCB2_SPI_DEFAULT_CTRL;
 175:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CTRL_REG = SCB2_SPI_DEFAULT_SPI_CTRL;
 176:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 177:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_RX_CTRL_REG      = SCB2_SPI_DEFAULT_RX_CTRL;
 179:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_RX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_RX_FIFO_CTRL;
 180:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 181:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_TX_CTRL_REG      = SCB2_SPI_DEFAULT_TX_CTRL;
 183:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_TX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_TX_FIFO_CTRL;
 184:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 185:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if(SCB2_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntDisable    (SCB2_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SCB2_SPI.c ****             CyIntSetPriority(SCB2_ISR_NUMBER, SCB2_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SCB2_SPI.c ****             (void) CyIntSetVector(SCB2_ISR_NUMBER, &SCB2_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 192:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_I2C_EC_MASK_REG = SCB2_SPI_DEFAULT_INTR_I2C_EC_MASK;
 194:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SPI_EC_MASK_REG = SCB2_SPI_DEFAULT_INTR_SPI_EC_MASK;
 195:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SLAVE_MASK_REG  = SCB2_SPI_DEFAULT_INTR_SLAVE_MASK;
 196:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_MASTER_MASK_REG = SCB2_SPI_DEFAULT_INTR_MASTER_MASK;
 197:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_RX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_RX_MASK;
 198:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_TX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_TX_MASK;
 199:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 200:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SpiSetActiveSlaveSelect(SCB2_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SPI_MASTER_CONST) */
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 5


 204:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 205:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if(SCB2_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 211:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if(SCB2_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 216:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 218:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 219:.\Generated_Source\PSoC4/SCB2_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Function Name: SCB2_SpiPostEnable
 221:.\Generated_Source\PSoC4/SCB2_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 223:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 227:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 230:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 233:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SCB2_SPI.c **** void SCB2_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SCB2_SPI.c **** {
  26              		.loc 1 235 0
  27              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if(SCB2_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 238:.\Generated_Source\PSoC4/SCB2_SPI.c ****     if (SCB2_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SCLK_HSIOM_REG, SCB2_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SCLK_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 246:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS0_PIN)
 247:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS0_HSIOM_REG, SCB2_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS0_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 252:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS1_PIN)
 253:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS1_HSIOM_REG, SCB2_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS1_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 258:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS2_PIN)
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 6


 259:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS2_HSIOM_REG, SCB2_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS2_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 264:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS3_PIN)
 265:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS3_HSIOM_REG, SCB2_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS3_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 271:.\Generated_Source\PSoC4/SCB2_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 273:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SCLK_M_HSIOM_REG, SCB2_SCLK_M_HSIOM_MASK,
  28              		.loc 1 275 0
  29 0000 054B     		ldr	r3, .L2
  30 0002 1A68     		ldr	r2, [r3]
  31 0004 F021     		mov	r1, #240
  32 0006 0901     		lsl	r1, r1, #4
  33 0008 0A43     		orr	r2, r1
  34 000a 1A60     		str	r2, [r3]
 276:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SCLK_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 279:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS0_M_HSIOM_REG, SCB2_SS0_M_HSIOM_MASK,
  35              		.loc 1 281 0
  36 000c 034A     		ldr	r2, .L2+4
  37 000e 1368     		ldr	r3, [r2]
  38 0010 0B43     		orr	r3, r1
  39 0012 1360     		str	r3, [r2]
 282:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS0_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 285:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS1_M_HSIOM_REG, SCB2_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS1_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 291:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS2_M_HSIOM_REG, SCB2_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS2_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 297:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS3_M_HSIOM_REG, SCB2_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS3_M_HSIOM_POS, SCB2_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 303:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 7


 304:.\Generated_Source\PSoC4/SCB2_SPI.c **** }
  40              		.loc 1 304 0
  41              		@ sp needed
  42 0014 7047     		bx	lr
  43              	.L3:
  44 0016 C046     		.align	2
  45              	.L2:
  46 0018 10000140 		.word	1073807376
  47 001c 00000140 		.word	1073807360
  48              		.cfi_endproc
  49              	.LFE1:
  50              		.size	SCB2_SpiPostEnable, .-SCB2_SpiPostEnable
  51              		.section	.text.SCB2_SpiStop,"ax",%progbits
  52              		.align	2
  53              		.global	SCB2_SpiStop
  54              		.code	16
  55              		.thumb_func
  56              		.type	SCB2_SpiStop, %function
  57              	SCB2_SpiStop:
  58              	.LFB2:
 305:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 306:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 307:.\Generated_Source\PSoC4/SCB2_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Function Name: SCB2_SpiStop
 309:.\Generated_Source\PSoC4/SCB2_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 311:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 316:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 319:.\Generated_Source\PSoC4/SCB2_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SCB2_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SCB2_SPI.c **** *
 322:.\Generated_Source\PSoC4/SCB2_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SCB2_SPI.c **** void SCB2_SpiStop(void)
 324:.\Generated_Source\PSoC4/SCB2_SPI.c **** {
  59              		.loc 1 324 0
  60              		.cfi_startproc
  61 0000 10B5     		push	{r4, lr}
  62              		.cfi_def_cfa_offset 8
  63              		.cfi_offset 4, -8
  64              		.cfi_offset 14, -4
 325:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if(SCB2_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 327:.\Generated_Source\PSoC4/SCB2_SPI.c ****     if (SCB2_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_sclk_Write(SCB2_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 333:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SCLK_HSIOM_REG, SCB2_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SCLK_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 8


 336:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 338:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS0_PIN)
 339:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss0_Write(SCB2_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 342:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS0_HSIOM_REG, SCB2_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS0_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 347:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS1_PIN)
 348:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss1_Write(SCB2_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 351:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS1_HSIOM_REG, SCB2_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS1_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 356:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS2_PIN)
 357:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss2_Write(SCB2_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 360:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS2_HSIOM_REG, SCB2_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS2_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 365:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #if (SCB2_SS3_PIN)
 366:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_spi_ss3_Write(SCB2_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 369:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SET_HSIOM_SEL(SCB2_SS3_HSIOM_REG, SCB2_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                        SCB2_SS3_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 375:.\Generated_Source\PSoC4/SCB2_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 377:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_sclk_m_Write(SCB2_GET_SPI_SCLK_INACTIVE);
  65              		.loc 1 379 0
  66 0002 094B     		ldr	r3, .L5
  67 0004 1868     		ldr	r0, [r3]
  68 0006 0007     		lsl	r0, r0, #28
  69 0008 C00F     		lsr	r0, r0, #31
  70 000a FFF7FEFF 		bl	SCB2_sclk_m_Write
  71              	.LVL0:
 380:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 381:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SCLK_M_HSIOM_REG, SCB2_SCLK_M_HSIOM_MASK,
  72              		.loc 1 382 0
  73 000e 074A     		ldr	r2, .L5+4
  74 0010 1368     		ldr	r3, [r2]
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 9


  75 0012 074C     		ldr	r4, .L5+8
  76 0014 2340     		and	r3, r4
  77 0016 1360     		str	r3, [r2]
 383:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SCLK_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 386:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss0_m_Write(SCB2_GET_SPI_SS0_INACTIVE);
  78              		.loc 1 388 0
  79 0018 0120     		mov	r0, #1
  80 001a FFF7FEFF 		bl	SCB2_ss0_m_Write
  81              	.LVL1:
 389:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 390:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS0_M_HSIOM_REG, SCB2_SS0_M_HSIOM_MASK,
  82              		.loc 1 391 0
  83 001e 054B     		ldr	r3, .L5+12
  84 0020 1A68     		ldr	r2, [r3]
  85 0022 1440     		and	r4, r2
  86 0024 1C60     		str	r4, [r3]
 392:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS0_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 395:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss1_m_Write(SCB2_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 399:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS1_M_HSIOM_REG, SCB2_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS1_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 404:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss2_m_Write(SCB2_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 408:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS2_M_HSIOM_REG, SCB2_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS2_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 413:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_ss3_m_Write(SCB2_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 417:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SCB2_SPI.c ****     SCB2_SET_HSIOM_SEL(SCB2_SS3_M_HSIOM_REG, SCB2_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SCB2_SPI.c ****                                    SCB2_SS3_M_HSIOM_POS, SCB2_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 422:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SCB2_SPI.c **** }
  87              		.loc 1 423 0
  88              		@ sp needed
  89 0026 10BD     		pop	{r4, pc}
  90              	.L6:
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 10


  91              		.align	2
  92              	.L5:
  93 0028 20000640 		.word	1074135072
  94 002c 10000140 		.word	1073807376
  95 0030 FFF0FFFF 		.word	-3841
  96 0034 00000140 		.word	1073807360
  97              		.cfi_endproc
  98              	.LFE2:
  99              		.size	SCB2_SpiStop, .-SCB2_SpiStop
 100              		.section	.text.SCB2_SpiSetActiveSlaveSelect,"ax",%progbits
 101              		.align	2
 102              		.global	SCB2_SpiSetActiveSlaveSelect
 103              		.code	16
 104              		.thumb_func
 105              		.type	SCB2_SpiSetActiveSlaveSelect, %function
 106              	SCB2_SpiSetActiveSlaveSelect:
 107              	.LFB3:
 424:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 425:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 426:.\Generated_Source\PSoC4/SCB2_SPI.c **** #if (SCB2_SPI_MASTER_CONST)
 427:.\Generated_Source\PSoC4/SCB2_SPI.c ****     /*******************************************************************************
 428:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Function Name: SCB2_SetActiveSlaveSelect
 429:.\Generated_Source\PSoC4/SCB2_SPI.c ****     ********************************************************************************
 430:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 431:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Summary:
 432:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 433:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  After initialization the active slave select line is 0.
 434:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  The component should be in one of the following states to change the active
 435:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  slave select signal source correctly:
 436:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   - The component is disabled
 437:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 438:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set)
 439:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  This function does not check that these conditions are met.
 440:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 441:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 442:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Parameters:
 443:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  slaveSelect: slave select line which will be active while the following
 444:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *               transfer.
 445:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT0 - Slave select 0
 446:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT1 - Slave select 1
 447:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT2 - Slave select 2
 448:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *   SCB2_SPI_SLAVE_SELECT3 - Slave select 3
 449:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 450:.\Generated_Source\PSoC4/SCB2_SPI.c ****     * Return:
 451:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *  None
 452:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *
 453:.\Generated_Source\PSoC4/SCB2_SPI.c ****     *******************************************************************************/
 454:.\Generated_Source\PSoC4/SCB2_SPI.c ****     void SCB2_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 455:.\Generated_Source\PSoC4/SCB2_SPI.c ****     {
 108              		.loc 1 455 0
 109              		.cfi_startproc
 110              	.LVL2:
 456:.\Generated_Source\PSoC4/SCB2_SPI.c ****         uint32 spiCtrl;
 457:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 458:.\Generated_Source\PSoC4/SCB2_SPI.c ****         spiCtrl = SCB2_SPI_CTRL_REG;
 111              		.loc 1 458 0
 112 0000 0549     		ldr	r1, .L8
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 11


 113 0002 0A68     		ldr	r2, [r1]
 114              	.LVL3:
 459:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 460:.\Generated_Source\PSoC4/SCB2_SPI.c ****         spiCtrl &= (uint32) ~SCB2_SPI_CTRL_SLAVE_SELECT_MASK;
 115              		.loc 1 460 0
 116 0004 054B     		ldr	r3, .L8+4
 117 0006 1340     		and	r3, r2
 118              	.LVL4:
 461:.\Generated_Source\PSoC4/SCB2_SPI.c ****         spiCtrl |= (uint32)  SCB2_GET_SPI_CTRL_SS(slaveSelect);
 119              		.loc 1 461 0
 120 0008 8006     		lsl	r0, r0, #26
 121              	.LVL5:
 122 000a C022     		mov	r2, #192
 123 000c 1205     		lsl	r2, r2, #20
 124 000e 1040     		and	r0, r2
 125 0010 1843     		orr	r0, r3
 126              	.LVL6:
 462:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 463:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CTRL_REG = spiCtrl;
 127              		.loc 1 463 0
 128 0012 0860     		str	r0, [r1]
 464:.\Generated_Source\PSoC4/SCB2_SPI.c ****     }
 129              		.loc 1 464 0
 130              		@ sp needed
 131 0014 7047     		bx	lr
 132              	.L9:
 133 0016 C046     		.align	2
 134              	.L8:
 135 0018 20000640 		.word	1074135072
 136 001c FFFFFFF3 		.word	-201326593
 137              		.cfi_endproc
 138              	.LFE3:
 139              		.size	SCB2_SpiSetActiveSlaveSelect, .-SCB2_SpiSetActiveSlaveSelect
 140              		.section	.text.SCB2_SpiInit,"ax",%progbits
 141              		.align	2
 142              		.global	SCB2_SpiInit
 143              		.code	16
 144              		.thumb_func
 145              		.type	SCB2_SpiInit, %function
 146              	SCB2_SpiInit:
 147              	.LFB0:
 172:.\Generated_Source\PSoC4/SCB2_SPI.c ****         /* Configure SPI interface */
 148              		.loc 1 172 0
 149              		.cfi_startproc
 150 0000 08B5     		push	{r3, lr}
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 3, -8
 153              		.cfi_offset 14, -4
 174:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_SPI_CTRL_REG = SCB2_SPI_DEFAULT_SPI_CTRL;
 154              		.loc 1 174 0
 155 0002 104A     		ldr	r2, .L11
 156 0004 104B     		ldr	r3, .L11+4
 157 0006 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 158              		.loc 1 175 0
 159 0008 104A     		ldr	r2, .L11+8
 160 000a 114B     		ldr	r3, .L11+12
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 12


 161 000c 1A60     		str	r2, [r3]
 178:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_RX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_RX_FIFO_CTRL;
 162              		.loc 1 178 0
 163 000e 114B     		ldr	r3, .L11+16
 164 0010 114A     		ldr	r2, .L11+20
 165 0012 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 166              		.loc 1 179 0
 167 0014 0721     		mov	r1, #7
 168 0016 114A     		ldr	r2, .L11+24
 169 0018 1160     		str	r1, [r2]
 182:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_TX_FIFO_CTRL_REG = SCB2_SPI_DEFAULT_TX_FIFO_CTRL;
 170              		.loc 1 182 0
 171 001a 114A     		ldr	r2, .L11+28
 172 001c 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 173              		.loc 1 183 0
 174 001e 0023     		mov	r3, #0
 175 0020 104A     		ldr	r2, .L11+32
 176 0022 1360     		str	r3, [r2]
 193:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SPI_EC_MASK_REG = SCB2_SPI_DEFAULT_INTR_SPI_EC_MASK;
 177              		.loc 1 193 0
 178 0024 104A     		ldr	r2, .L11+36
 179 0026 1360     		str	r3, [r2]
 194:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_SLAVE_MASK_REG  = SCB2_SPI_DEFAULT_INTR_SLAVE_MASK;
 180              		.loc 1 194 0
 181 0028 104A     		ldr	r2, .L11+40
 182 002a 1360     		str	r3, [r2]
 195:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_MASTER_MASK_REG = SCB2_SPI_DEFAULT_INTR_MASTER_MASK;
 183              		.loc 1 195 0
 184 002c 104A     		ldr	r2, .L11+44
 185 002e 1360     		str	r3, [r2]
 196:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_RX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_RX_MASK;
 186              		.loc 1 196 0
 187 0030 104A     		ldr	r2, .L11+48
 188 0032 1360     		str	r3, [r2]
 197:.\Generated_Source\PSoC4/SCB2_SPI.c ****         SCB2_INTR_TX_MASK_REG     = SCB2_SPI_DEFAULT_INTR_TX_MASK;
 189              		.loc 1 197 0
 190 0034 104A     		ldr	r2, .L11+52
 191 0036 1360     		str	r3, [r2]
 198:.\Generated_Source\PSoC4/SCB2_SPI.c **** 
 192              		.loc 1 198 0
 193 0038 104A     		ldr	r2, .L11+56
 194 003a 1360     		str	r3, [r2]
 202:.\Generated_Source\PSoC4/SCB2_SPI.c ****     #endif /* (SCB2_SPI_MASTER_CONST) */
 195              		.loc 1 202 0
 196 003c 0320     		mov	r0, #3
 197 003e FFF7FEFF 		bl	SCB2_SpiSetActiveSlaveSelect
 198              	.LVL7:
 215:.\Generated_Source\PSoC4/SCB2_SPI.c **** #endif /* (SCB2_SCB_MODE_UNCONFIG_CONST_CFG) */
 199              		.loc 1 215 0
 200              		@ sp needed
 201 0042 08BD     		pop	{r3, pc}
 202              	.L12:
 203              		.align	2
 204              	.L11:
 205 0044 0F000001 		.word	16777231
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 13


 206 0048 00000640 		.word	1074135040
 207 004c 01000080 		.word	-2147483647
 208 0050 20000640 		.word	1074135072
 209 0054 07010080 		.word	-2147483385
 210 0058 00030640 		.word	1074135808
 211 005c 04030640 		.word	1074135812
 212 0060 00020640 		.word	1074135552
 213 0064 04020640 		.word	1074135556
 214 0068 880E0640 		.word	1074138760
 215 006c C80E0640 		.word	1074138824
 216 0070 480F0640 		.word	1074138952
 217 0074 080F0640 		.word	1074138888
 218 0078 C80F0640 		.word	1074139080
 219 007c 880F0640 		.word	1074139016
 220              		.cfi_endproc
 221              	.LFE0:
 222              		.size	SCB2_SpiInit, .-SCB2_SpiInit
 223              		.text
 224              	.Letext0:
 225              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 226              		.file 3 ".\\Generated_Source\\PSoC4\\SCB2_sclk_m.h"
 227              		.file 4 ".\\Generated_Source\\PSoC4\\SCB2_ss0_m.h"
 228              		.section	.debug_info,"",%progbits
 229              	.Ldebug_info0:
 230 0000 65010000 		.4byte	0x165
 231 0004 0400     		.2byte	0x4
 232 0006 00000000 		.4byte	.Ldebug_abbrev0
 233 000a 04       		.byte	0x4
 234 000b 01       		.uleb128 0x1
 235 000c 5F010000 		.4byte	.LASF19
 236 0010 01       		.byte	0x1
 237 0011 EA000000 		.4byte	.LASF20
 238 0015 22000000 		.4byte	.LASF21
 239 0019 00000000 		.4byte	.Ldebug_ranges0+0
 240 001d 00000000 		.4byte	0
 241 0021 00000000 		.4byte	.Ldebug_line0
 242 0025 02       		.uleb128 0x2
 243 0026 01       		.byte	0x1
 244 0027 06       		.byte	0x6
 245 0028 46010000 		.4byte	.LASF0
 246 002c 02       		.uleb128 0x2
 247 002d 01       		.byte	0x1
 248 002e 08       		.byte	0x8
 249 002f DC000000 		.4byte	.LASF1
 250 0033 02       		.uleb128 0x2
 251 0034 02       		.byte	0x2
 252 0035 05       		.byte	0x5
 253 0036 1C010000 		.4byte	.LASF2
 254 003a 02       		.uleb128 0x2
 255 003b 02       		.byte	0x2
 256 003c 07       		.byte	0x7
 257 003d 33010000 		.4byte	.LASF3
 258 0041 02       		.uleb128 0x2
 259 0042 04       		.byte	0x4
 260 0043 05       		.byte	0x5
 261 0044 13010000 		.4byte	.LASF4
 262 0048 02       		.uleb128 0x2
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 14


 263 0049 04       		.byte	0x4
 264 004a 07       		.byte	0x7
 265 004b 8D000000 		.4byte	.LASF5
 266 004f 02       		.uleb128 0x2
 267 0050 08       		.byte	0x8
 268 0051 05       		.byte	0x5
 269 0052 00000000 		.4byte	.LASF6
 270 0056 02       		.uleb128 0x2
 271 0057 08       		.byte	0x8
 272 0058 07       		.byte	0x7
 273 0059 9F000000 		.4byte	.LASF7
 274 005d 03       		.uleb128 0x3
 275 005e 04       		.byte	0x4
 276 005f 05       		.byte	0x5
 277 0060 696E7400 		.ascii	"int\000"
 278 0064 02       		.uleb128 0x2
 279 0065 04       		.byte	0x4
 280 0066 07       		.byte	0x7
 281 0067 15000000 		.4byte	.LASF8
 282 006b 04       		.uleb128 0x4
 283 006c 87000000 		.4byte	.LASF9
 284 0070 02       		.byte	0x2
 285 0071 C2       		.byte	0xc2
 286 0072 2C000000 		.4byte	0x2c
 287 0076 04       		.uleb128 0x4
 288 0077 0E000000 		.4byte	.LASF10
 289 007b 02       		.byte	0x2
 290 007c C4       		.byte	0xc4
 291 007d 48000000 		.4byte	0x48
 292 0081 02       		.uleb128 0x2
 293 0082 04       		.byte	0x4
 294 0083 04       		.byte	0x4
 295 0084 C3000000 		.4byte	.LASF11
 296 0088 02       		.uleb128 0x2
 297 0089 08       		.byte	0x8
 298 008a 04       		.byte	0x4
 299 008b 26010000 		.4byte	.LASF12
 300 008f 02       		.uleb128 0x2
 301 0090 01       		.byte	0x1
 302 0091 08       		.byte	0x8
 303 0092 0E010000 		.4byte	.LASF13
 304 0096 05       		.uleb128 0x5
 305 0097 2D010000 		.4byte	.LASF14
 306 009b 02       		.byte	0x2
 307 009c 6E01     		.2byte	0x16e
 308 009e A2000000 		.4byte	0xa2
 309 00a2 06       		.uleb128 0x6
 310 00a3 76000000 		.4byte	0x76
 311 00a7 02       		.uleb128 0x2
 312 00a8 04       		.byte	0x4
 313 00a9 07       		.byte	0x7
 314 00aa 07020000 		.4byte	.LASF15
 315 00ae 07       		.uleb128 0x7
 316 00af C9000000 		.4byte	.LASF22
 317 00b3 01       		.byte	0x1
 318 00b4 EA       		.byte	0xea
 319 00b5 00000000 		.4byte	.LFB1
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 15


 320 00b9 20000000 		.4byte	.LFE1-.LFB1
 321 00bd 01       		.uleb128 0x1
 322 00be 9C       		.byte	0x9c
 323 00bf 08       		.uleb128 0x8
 324 00c0 52010000 		.4byte	.LASF16
 325 00c4 01       		.byte	0x1
 326 00c5 4301     		.2byte	0x143
 327 00c7 00000000 		.4byte	.LFB2
 328 00cb 38000000 		.4byte	.LFE2-.LFB2
 329 00cf 01       		.uleb128 0x1
 330 00d0 9C       		.byte	0x9c
 331 00d1 EE000000 		.4byte	0xee
 332 00d5 09       		.uleb128 0x9
 333 00d6 0E000000 		.4byte	.LVL0
 334 00da 4A010000 		.4byte	0x14a
 335 00de 0A       		.uleb128 0xa
 336 00df 1E000000 		.4byte	.LVL1
 337 00e3 5B010000 		.4byte	0x15b
 338 00e7 0B       		.uleb128 0xb
 339 00e8 01       		.uleb128 0x1
 340 00e9 50       		.byte	0x50
 341 00ea 01       		.uleb128 0x1
 342 00eb 31       		.byte	0x31
 343 00ec 00       		.byte	0
 344 00ed 00       		.byte	0
 345 00ee 08       		.uleb128 0x8
 346 00ef 6A000000 		.4byte	.LASF17
 347 00f3 01       		.byte	0x1
 348 00f4 C601     		.2byte	0x1c6
 349 00f6 00000000 		.4byte	.LFB3
 350 00fa 20000000 		.4byte	.LFE3-.LFB3
 351 00fe 01       		.uleb128 0x1
 352 00ff 9C       		.byte	0x9c
 353 0100 25010000 		.4byte	0x125
 354 0104 0C       		.uleb128 0xc
 355 0105 5E000000 		.4byte	.LASF23
 356 0109 01       		.byte	0x1
 357 010a C601     		.2byte	0x1c6
 358 010c 76000000 		.4byte	0x76
 359 0110 00000000 		.4byte	.LLST0
 360 0114 0D       		.uleb128 0xd
 361 0115 ED010000 		.4byte	.LASF24
 362 0119 01       		.byte	0x1
 363 011a C801     		.2byte	0x1c8
 364 011c 76000000 		.4byte	0x76
 365 0120 21000000 		.4byte	.LLST1
 366 0124 00       		.byte	0
 367 0125 0E       		.uleb128 0xe
 368 0126 B6000000 		.4byte	.LASF18
 369 012a 01       		.byte	0x1
 370 012b AB       		.byte	0xab
 371 012c 00000000 		.4byte	.LFB0
 372 0130 80000000 		.4byte	.LFE0-.LFB0
 373 0134 01       		.uleb128 0x1
 374 0135 9C       		.byte	0x9c
 375 0136 4A010000 		.4byte	0x14a
 376 013a 0A       		.uleb128 0xa
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 16


 377 013b 42000000 		.4byte	.LVL7
 378 013f EE000000 		.4byte	0xee
 379 0143 0B       		.uleb128 0xb
 380 0144 01       		.uleb128 0x1
 381 0145 50       		.byte	0x50
 382 0146 01       		.uleb128 0x1
 383 0147 33       		.byte	0x33
 384 0148 00       		.byte	0
 385 0149 00       		.byte	0
 386 014a 0F       		.uleb128 0xf
 387 014b F5010000 		.4byte	.LASF25
 388 014f 03       		.byte	0x3
 389 0150 1D       		.byte	0x1d
 390 0151 5B010000 		.4byte	0x15b
 391 0155 10       		.uleb128 0x10
 392 0156 6B000000 		.4byte	0x6b
 393 015a 00       		.byte	0
 394 015b 11       		.uleb128 0x11
 395 015c 10020000 		.4byte	.LASF26
 396 0160 04       		.byte	0x4
 397 0161 1D       		.byte	0x1d
 398 0162 10       		.uleb128 0x10
 399 0163 6B000000 		.4byte	0x6b
 400 0167 00       		.byte	0
 401 0168 00       		.byte	0
 402              		.section	.debug_abbrev,"",%progbits
 403              	.Ldebug_abbrev0:
 404 0000 01       		.uleb128 0x1
 405 0001 11       		.uleb128 0x11
 406 0002 01       		.byte	0x1
 407 0003 25       		.uleb128 0x25
 408 0004 0E       		.uleb128 0xe
 409 0005 13       		.uleb128 0x13
 410 0006 0B       		.uleb128 0xb
 411 0007 03       		.uleb128 0x3
 412 0008 0E       		.uleb128 0xe
 413 0009 1B       		.uleb128 0x1b
 414 000a 0E       		.uleb128 0xe
 415 000b 55       		.uleb128 0x55
 416 000c 17       		.uleb128 0x17
 417 000d 11       		.uleb128 0x11
 418 000e 01       		.uleb128 0x1
 419 000f 10       		.uleb128 0x10
 420 0010 17       		.uleb128 0x17
 421 0011 00       		.byte	0
 422 0012 00       		.byte	0
 423 0013 02       		.uleb128 0x2
 424 0014 24       		.uleb128 0x24
 425 0015 00       		.byte	0
 426 0016 0B       		.uleb128 0xb
 427 0017 0B       		.uleb128 0xb
 428 0018 3E       		.uleb128 0x3e
 429 0019 0B       		.uleb128 0xb
 430 001a 03       		.uleb128 0x3
 431 001b 0E       		.uleb128 0xe
 432 001c 00       		.byte	0
 433 001d 00       		.byte	0
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 17


 434 001e 03       		.uleb128 0x3
 435 001f 24       		.uleb128 0x24
 436 0020 00       		.byte	0
 437 0021 0B       		.uleb128 0xb
 438 0022 0B       		.uleb128 0xb
 439 0023 3E       		.uleb128 0x3e
 440 0024 0B       		.uleb128 0xb
 441 0025 03       		.uleb128 0x3
 442 0026 08       		.uleb128 0x8
 443 0027 00       		.byte	0
 444 0028 00       		.byte	0
 445 0029 04       		.uleb128 0x4
 446 002a 16       		.uleb128 0x16
 447 002b 00       		.byte	0
 448 002c 03       		.uleb128 0x3
 449 002d 0E       		.uleb128 0xe
 450 002e 3A       		.uleb128 0x3a
 451 002f 0B       		.uleb128 0xb
 452 0030 3B       		.uleb128 0x3b
 453 0031 0B       		.uleb128 0xb
 454 0032 49       		.uleb128 0x49
 455 0033 13       		.uleb128 0x13
 456 0034 00       		.byte	0
 457 0035 00       		.byte	0
 458 0036 05       		.uleb128 0x5
 459 0037 16       		.uleb128 0x16
 460 0038 00       		.byte	0
 461 0039 03       		.uleb128 0x3
 462 003a 0E       		.uleb128 0xe
 463 003b 3A       		.uleb128 0x3a
 464 003c 0B       		.uleb128 0xb
 465 003d 3B       		.uleb128 0x3b
 466 003e 05       		.uleb128 0x5
 467 003f 49       		.uleb128 0x49
 468 0040 13       		.uleb128 0x13
 469 0041 00       		.byte	0
 470 0042 00       		.byte	0
 471 0043 06       		.uleb128 0x6
 472 0044 35       		.uleb128 0x35
 473 0045 00       		.byte	0
 474 0046 49       		.uleb128 0x49
 475 0047 13       		.uleb128 0x13
 476 0048 00       		.byte	0
 477 0049 00       		.byte	0
 478 004a 07       		.uleb128 0x7
 479 004b 2E       		.uleb128 0x2e
 480 004c 00       		.byte	0
 481 004d 3F       		.uleb128 0x3f
 482 004e 19       		.uleb128 0x19
 483 004f 03       		.uleb128 0x3
 484 0050 0E       		.uleb128 0xe
 485 0051 3A       		.uleb128 0x3a
 486 0052 0B       		.uleb128 0xb
 487 0053 3B       		.uleb128 0x3b
 488 0054 0B       		.uleb128 0xb
 489 0055 27       		.uleb128 0x27
 490 0056 19       		.uleb128 0x19
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 18


 491 0057 11       		.uleb128 0x11
 492 0058 01       		.uleb128 0x1
 493 0059 12       		.uleb128 0x12
 494 005a 06       		.uleb128 0x6
 495 005b 40       		.uleb128 0x40
 496 005c 18       		.uleb128 0x18
 497 005d 9742     		.uleb128 0x2117
 498 005f 19       		.uleb128 0x19
 499 0060 00       		.byte	0
 500 0061 00       		.byte	0
 501 0062 08       		.uleb128 0x8
 502 0063 2E       		.uleb128 0x2e
 503 0064 01       		.byte	0x1
 504 0065 3F       		.uleb128 0x3f
 505 0066 19       		.uleb128 0x19
 506 0067 03       		.uleb128 0x3
 507 0068 0E       		.uleb128 0xe
 508 0069 3A       		.uleb128 0x3a
 509 006a 0B       		.uleb128 0xb
 510 006b 3B       		.uleb128 0x3b
 511 006c 05       		.uleb128 0x5
 512 006d 27       		.uleb128 0x27
 513 006e 19       		.uleb128 0x19
 514 006f 11       		.uleb128 0x11
 515 0070 01       		.uleb128 0x1
 516 0071 12       		.uleb128 0x12
 517 0072 06       		.uleb128 0x6
 518 0073 40       		.uleb128 0x40
 519 0074 18       		.uleb128 0x18
 520 0075 9742     		.uleb128 0x2117
 521 0077 19       		.uleb128 0x19
 522 0078 01       		.uleb128 0x1
 523 0079 13       		.uleb128 0x13
 524 007a 00       		.byte	0
 525 007b 00       		.byte	0
 526 007c 09       		.uleb128 0x9
 527 007d 898201   		.uleb128 0x4109
 528 0080 00       		.byte	0
 529 0081 11       		.uleb128 0x11
 530 0082 01       		.uleb128 0x1
 531 0083 31       		.uleb128 0x31
 532 0084 13       		.uleb128 0x13
 533 0085 00       		.byte	0
 534 0086 00       		.byte	0
 535 0087 0A       		.uleb128 0xa
 536 0088 898201   		.uleb128 0x4109
 537 008b 01       		.byte	0x1
 538 008c 11       		.uleb128 0x11
 539 008d 01       		.uleb128 0x1
 540 008e 31       		.uleb128 0x31
 541 008f 13       		.uleb128 0x13
 542 0090 00       		.byte	0
 543 0091 00       		.byte	0
 544 0092 0B       		.uleb128 0xb
 545 0093 8A8201   		.uleb128 0x410a
 546 0096 00       		.byte	0
 547 0097 02       		.uleb128 0x2
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 19


 548 0098 18       		.uleb128 0x18
 549 0099 9142     		.uleb128 0x2111
 550 009b 18       		.uleb128 0x18
 551 009c 00       		.byte	0
 552 009d 00       		.byte	0
 553 009e 0C       		.uleb128 0xc
 554 009f 05       		.uleb128 0x5
 555 00a0 00       		.byte	0
 556 00a1 03       		.uleb128 0x3
 557 00a2 0E       		.uleb128 0xe
 558 00a3 3A       		.uleb128 0x3a
 559 00a4 0B       		.uleb128 0xb
 560 00a5 3B       		.uleb128 0x3b
 561 00a6 05       		.uleb128 0x5
 562 00a7 49       		.uleb128 0x49
 563 00a8 13       		.uleb128 0x13
 564 00a9 02       		.uleb128 0x2
 565 00aa 17       		.uleb128 0x17
 566 00ab 00       		.byte	0
 567 00ac 00       		.byte	0
 568 00ad 0D       		.uleb128 0xd
 569 00ae 34       		.uleb128 0x34
 570 00af 00       		.byte	0
 571 00b0 03       		.uleb128 0x3
 572 00b1 0E       		.uleb128 0xe
 573 00b2 3A       		.uleb128 0x3a
 574 00b3 0B       		.uleb128 0xb
 575 00b4 3B       		.uleb128 0x3b
 576 00b5 05       		.uleb128 0x5
 577 00b6 49       		.uleb128 0x49
 578 00b7 13       		.uleb128 0x13
 579 00b8 02       		.uleb128 0x2
 580 00b9 17       		.uleb128 0x17
 581 00ba 00       		.byte	0
 582 00bb 00       		.byte	0
 583 00bc 0E       		.uleb128 0xe
 584 00bd 2E       		.uleb128 0x2e
 585 00be 01       		.byte	0x1
 586 00bf 3F       		.uleb128 0x3f
 587 00c0 19       		.uleb128 0x19
 588 00c1 03       		.uleb128 0x3
 589 00c2 0E       		.uleb128 0xe
 590 00c3 3A       		.uleb128 0x3a
 591 00c4 0B       		.uleb128 0xb
 592 00c5 3B       		.uleb128 0x3b
 593 00c6 0B       		.uleb128 0xb
 594 00c7 27       		.uleb128 0x27
 595 00c8 19       		.uleb128 0x19
 596 00c9 11       		.uleb128 0x11
 597 00ca 01       		.uleb128 0x1
 598 00cb 12       		.uleb128 0x12
 599 00cc 06       		.uleb128 0x6
 600 00cd 40       		.uleb128 0x40
 601 00ce 18       		.uleb128 0x18
 602 00cf 9742     		.uleb128 0x2117
 603 00d1 19       		.uleb128 0x19
 604 00d2 01       		.uleb128 0x1
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 20


 605 00d3 13       		.uleb128 0x13
 606 00d4 00       		.byte	0
 607 00d5 00       		.byte	0
 608 00d6 0F       		.uleb128 0xf
 609 00d7 2E       		.uleb128 0x2e
 610 00d8 01       		.byte	0x1
 611 00d9 3F       		.uleb128 0x3f
 612 00da 19       		.uleb128 0x19
 613 00db 03       		.uleb128 0x3
 614 00dc 0E       		.uleb128 0xe
 615 00dd 3A       		.uleb128 0x3a
 616 00de 0B       		.uleb128 0xb
 617 00df 3B       		.uleb128 0x3b
 618 00e0 0B       		.uleb128 0xb
 619 00e1 27       		.uleb128 0x27
 620 00e2 19       		.uleb128 0x19
 621 00e3 3C       		.uleb128 0x3c
 622 00e4 19       		.uleb128 0x19
 623 00e5 01       		.uleb128 0x1
 624 00e6 13       		.uleb128 0x13
 625 00e7 00       		.byte	0
 626 00e8 00       		.byte	0
 627 00e9 10       		.uleb128 0x10
 628 00ea 05       		.uleb128 0x5
 629 00eb 00       		.byte	0
 630 00ec 49       		.uleb128 0x49
 631 00ed 13       		.uleb128 0x13
 632 00ee 00       		.byte	0
 633 00ef 00       		.byte	0
 634 00f0 11       		.uleb128 0x11
 635 00f1 2E       		.uleb128 0x2e
 636 00f2 01       		.byte	0x1
 637 00f3 3F       		.uleb128 0x3f
 638 00f4 19       		.uleb128 0x19
 639 00f5 03       		.uleb128 0x3
 640 00f6 0E       		.uleb128 0xe
 641 00f7 3A       		.uleb128 0x3a
 642 00f8 0B       		.uleb128 0xb
 643 00f9 3B       		.uleb128 0x3b
 644 00fa 0B       		.uleb128 0xb
 645 00fb 27       		.uleb128 0x27
 646 00fc 19       		.uleb128 0x19
 647 00fd 3C       		.uleb128 0x3c
 648 00fe 19       		.uleb128 0x19
 649 00ff 00       		.byte	0
 650 0100 00       		.byte	0
 651 0101 00       		.byte	0
 652              		.section	.debug_loc,"",%progbits
 653              	.Ldebug_loc0:
 654              	.LLST0:
 655 0000 00000000 		.4byte	.LVL2
 656 0004 0A000000 		.4byte	.LVL5
 657 0008 0100     		.2byte	0x1
 658 000a 50       		.byte	0x50
 659 000b 0A000000 		.4byte	.LVL5
 660 000f 20000000 		.4byte	.LFE3
 661 0013 0400     		.2byte	0x4
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 21


 662 0015 F3       		.byte	0xf3
 663 0016 01       		.uleb128 0x1
 664 0017 50       		.byte	0x50
 665 0018 9F       		.byte	0x9f
 666 0019 00000000 		.4byte	0
 667 001d 00000000 		.4byte	0
 668              	.LLST1:
 669 0021 04000000 		.4byte	.LVL3
 670 0025 08000000 		.4byte	.LVL4
 671 0029 0100     		.2byte	0x1
 672 002b 52       		.byte	0x52
 673 002c 08000000 		.4byte	.LVL4
 674 0030 12000000 		.4byte	.LVL6
 675 0034 0100     		.2byte	0x1
 676 0036 53       		.byte	0x53
 677 0037 12000000 		.4byte	.LVL6
 678 003b 20000000 		.4byte	.LFE3
 679 003f 0100     		.2byte	0x1
 680 0041 50       		.byte	0x50
 681 0042 00000000 		.4byte	0
 682 0046 00000000 		.4byte	0
 683              		.section	.debug_aranges,"",%progbits
 684 0000 34000000 		.4byte	0x34
 685 0004 0200     		.2byte	0x2
 686 0006 00000000 		.4byte	.Ldebug_info0
 687 000a 04       		.byte	0x4
 688 000b 00       		.byte	0
 689 000c 0000     		.2byte	0
 690 000e 0000     		.2byte	0
 691 0010 00000000 		.4byte	.LFB1
 692 0014 20000000 		.4byte	.LFE1-.LFB1
 693 0018 00000000 		.4byte	.LFB2
 694 001c 38000000 		.4byte	.LFE2-.LFB2
 695 0020 00000000 		.4byte	.LFB3
 696 0024 20000000 		.4byte	.LFE3-.LFB3
 697 0028 00000000 		.4byte	.LFB0
 698 002c 80000000 		.4byte	.LFE0-.LFB0
 699 0030 00000000 		.4byte	0
 700 0034 00000000 		.4byte	0
 701              		.section	.debug_ranges,"",%progbits
 702              	.Ldebug_ranges0:
 703 0000 00000000 		.4byte	.LFB1
 704 0004 20000000 		.4byte	.LFE1
 705 0008 00000000 		.4byte	.LFB2
 706 000c 38000000 		.4byte	.LFE2
 707 0010 00000000 		.4byte	.LFB3
 708 0014 20000000 		.4byte	.LFE3
 709 0018 00000000 		.4byte	.LFB0
 710 001c 80000000 		.4byte	.LFE0
 711 0020 00000000 		.4byte	0
 712 0024 00000000 		.4byte	0
 713              		.section	.debug_line,"",%progbits
 714              	.Ldebug_line0:
 715 0000 EC000000 		.section	.debug_str,"MS",%progbits,1
 715      02007F00 
 715      00000201 
 715      FB0E0D00 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 22


 715      01010101 
 716              	.LASF6:
 717 0000 6C6F6E67 		.ascii	"long long int\000"
 717      206C6F6E 
 717      6720696E 
 717      7400
 718              	.LASF10:
 719 000e 75696E74 		.ascii	"uint32\000"
 719      333200
 720              	.LASF8:
 721 0015 756E7369 		.ascii	"unsigned int\000"
 721      676E6564 
 721      20696E74 
 721      00
 722              	.LASF21:
 723 0022 433A5C45 		.ascii	"C:\\EAGLE\\My\\WirellesLoad\\WirellesLoad\\Wirelles"
 723      41474C45 
 723      5C4D795C 
 723      57697265 
 723      6C6C6573 
 724 0050 4C6F6164 		.ascii	"Load_v1.cydsn\000"
 724      5F76312E 
 724      63796473 
 724      6E00
 725              	.LASF23:
 726 005e 736C6176 		.ascii	"slaveSelect\000"
 726      6553656C 
 726      65637400 
 727              	.LASF17:
 728 006a 53434232 		.ascii	"SCB2_SpiSetActiveSlaveSelect\000"
 728      5F537069 
 728      53657441 
 728      63746976 
 728      65536C61 
 729              	.LASF9:
 730 0087 75696E74 		.ascii	"uint8\000"
 730      3800
 731              	.LASF5:
 732 008d 6C6F6E67 		.ascii	"long unsigned int\000"
 732      20756E73 
 732      69676E65 
 732      6420696E 
 732      7400
 733              	.LASF7:
 734 009f 6C6F6E67 		.ascii	"long long unsigned int\000"
 734      206C6F6E 
 734      6720756E 
 734      7369676E 
 734      65642069 
 735              	.LASF18:
 736 00b6 53434232 		.ascii	"SCB2_SpiInit\000"
 736      5F537069 
 736      496E6974 
 736      00
 737              	.LASF11:
 738 00c3 666C6F61 		.ascii	"float\000"
 738      7400
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 23


 739              	.LASF22:
 740 00c9 53434232 		.ascii	"SCB2_SpiPostEnable\000"
 740      5F537069 
 740      506F7374 
 740      456E6162 
 740      6C6500
 741              	.LASF1:
 742 00dc 756E7369 		.ascii	"unsigned char\000"
 742      676E6564 
 742      20636861 
 742      7200
 743              	.LASF20:
 744 00ea 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SCB2_SPI.c\000"
 744      6E657261 
 744      7465645F 
 744      536F7572 
 744      63655C50 
 745              	.LASF13:
 746 010e 63686172 		.ascii	"char\000"
 746      00
 747              	.LASF4:
 748 0113 6C6F6E67 		.ascii	"long int\000"
 748      20696E74 
 748      00
 749              	.LASF2:
 750 011c 73686F72 		.ascii	"short int\000"
 750      7420696E 
 750      7400
 751              	.LASF12:
 752 0126 646F7562 		.ascii	"double\000"
 752      6C6500
 753              	.LASF14:
 754 012d 72656733 		.ascii	"reg32\000"
 754      3200
 755              	.LASF3:
 756 0133 73686F72 		.ascii	"short unsigned int\000"
 756      7420756E 
 756      7369676E 
 756      65642069 
 756      6E7400
 757              	.LASF0:
 758 0146 7369676E 		.ascii	"signed char\000"
 758      65642063 
 758      68617200 
 759              	.LASF16:
 760 0152 53434232 		.ascii	"SCB2_SpiStop\000"
 760      5F537069 
 760      53746F70 
 760      00
 761              	.LASF19:
 762 015f 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 762      4320342E 
 762      392E3320 
 762      32303135 
 762      30333033 
 763 0192 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 763      20726576 
ARM GAS  C:\DOCUME~1\Remixvit\LOCALS~1\Temp\cchSmVTH.s 			page 24


 763      6973696F 
 763      6E203232 
 763      31323230 
 764 01c5 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 764      66756E63 
 764      74696F6E 
 764      2D736563 
 764      74696F6E 
 765              	.LASF24:
 766 01ed 73706943 		.ascii	"spiCtrl\000"
 766      74726C00 
 767              	.LASF25:
 768 01f5 53434232 		.ascii	"SCB2_sclk_m_Write\000"
 768      5F73636C 
 768      6B5F6D5F 
 768      57726974 
 768      6500
 769              	.LASF15:
 770 0207 73697A65 		.ascii	"sizetype\000"
 770      74797065 
 770      00
 771              	.LASF26:
 772 0210 53434232 		.ascii	"SCB2_ss0_m_Write\000"
 772      5F737330 
 772      5F6D5F57 
 772      72697465 
 772      00
 773              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
