// Seed: 1984989232
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4,
    input uwire id_5
);
  assign id_1 = 1 !== id_5;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    input wand id_6,
    output wor id_7,
    output tri id_8,
    output tri0 id_9,
    output wor id_10,
    input tri id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input wand id_20
);
  tri0 id_22 = 1;
  module_0(
      id_9, id_10, id_2, id_19, id_14, id_19
  );
endmodule
