# Way-Halting-Cache
Verilog Implementation of a 2-way set associative way halting cache(1 KB) with a line size of 32 B
