[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TXS0104EPWR production of TEXAS INSTRUMENTS from the text:TXS0104E 4-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull\nApplications\n1 Features\n• No Direction-Control Signal Needed\n• Max Data Rates\n– 24 Mbps (Push Pull)\n– 2 Mbps (Open Drain)\n• Available in the Texas Instruments NanoFree™\nPackage\n• 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B\nport (V CCA ≤ V CCB)\n• No Power-Supply Sequencing Required – V CCA or\nVCCB Can Be Ramped First\n• Latch-Up Performance Exceeds 100 mA Per JESD\n78, Class II\n• ESD Protection Exceeds JESD 22\n– A Port\n• 2000-V Human-Body Model (A114-B)\n• 200-V Machine Model (A115-A)\n• 1000-V Charged-Device Model (C101)\n– B Port\n• 15-kV Human-Body Model (A114-B)\n• 200-V Machine Model (A115-A)\n• 1000-V Charged-Device Model (C101)\n• IEC 61000-4-2 ESD (B Port)\n– ±8-kV Contact Discharge\n– ±10-kV Air-Gap Discharge\n2 Applications\n• Handset\n• Smartphone\n• Tablet\n• Desktop PC3 Description\nThis 4-bit non-inverting translator uses two separate\nconfigurable power-supply rails. The A port is\ndesigned to track V CCA. VCCA accepts any supply\nvoltage from 1.65 V to 3.6 V. V CCA must be less than\nor equal to V CCB. The B port is designed to track\nVCCB. VCCB accepts any supply voltage from 2.3 V to\n5.5 V. This allows for low-voltage bidirectional\ntranslation between any of the 1.8-V, 2.5-V, 3.3-V, and\n5-V voltage nodes.\nWhen the output-enable (OE) input is low, all outputs\nare placed in the high-impedance state.\nThe TXS0104E is designed so that the OE input\ncircuit is supplied by V CCA.\nTo ensure the high-impedance state during power up\nor power down, OE should be tied to GND through a\npulldown resistor; the minimum value of the resistor is\ndetermined by the current-sourcing capability of the\ndriver.\nDevice Information (1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTXS0104ED SOIC (14) 8.65 mm × 3.91 mm\nTXS0104EPW TSSOP (14) 5.00 mm × 4.40 mm\nTXS0104EZXU BGA (12) 2.00 mm × 2.50 mm\nTXS0104ERGY VQFN (14) 3.50 mm × 3.50 mm\nTXS0104EYZT DSBGA (12) 1.87 mm × 1.37 mm\nTXS0104ENMN nFBGA (12) 2.00 mm × 2.50 mm\n(1) For all available packages, see the orderable addendum at\nthe end of the data sheet.\n00.20.40.60.811.21.41.61.822.22.42.62.833.23.4\n0 1 2 3 4 5Output Voltage (V) \nInput Voltage (V) VGATE = 4.3 V\nVGATE = 3.5 V\nVGATE = 2.8 V\nVGATE = 2.5 V\nVGATE = 2.2 V\nC001 VGATE = 4.3 V \nVGATE = 3.5 V \nVGATE = 2.8 V \nVGATE = 2.5 V \nVGATE = 2.2 V \nTransfer Characteristics of an N-Channel\nTransistorwww.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 1\nProduct Folder Links: TXS0104ETXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,\nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 4\nPin Functions: ZXU/ NMN................................................. 4\nPin Functions: DSBGA...................................................... 5\nPin Functions: D, PW, or RGY.......................................... 6\n6 Specifications .................................................................. 7\n6.1 Absolute Maximum Ratings........................................ 7\n6.2 ESD Ratings............................................................... 7\n6.3 Recommended Operating Conditions......................... 8\n6.4 Thermal Information: ZXU, YZT, and NMN................. 8\n6.5 Thermal Information: D, PW, and RGY....................... 9\n6.6 Electrical Characteristics............................................. 9\n6.7 Timing Requirements: V CCA = 1.8 V ± 0.15 V........... 10\n6.8 Timing Requirements: V CCA = 2.5 V ± 0.2 V............. 10\n6.9 Timing Requirements: V CCA = 3.3 V ± 0.3 V............. 10\n6.10 Switching Characteristics: V CCA = 1.8 V ± 0.15 V... 11\n6.11 Switching Characteristics: V CCA = 2.5 V ± 0.2 V..... 12\n6.12 Switching Characteristics: V CCA = 3.3 V ± 0.3 V..... 14\n6.13 Typical Characteristics............................................ 15\n7 Parameter Measurement Information .......................... 16\n7.1 Load Circuits............................................................. 167.2 Voltage Waveforms................................................... 17\n8 Detailed Description ...................................................... 18\n8.1 Overview................................................................... 18\n8.2 Functional Block Diagram......................................... 18\n8.3 Feature Description................................................... 19\n8.4 Device Functional Modes.......................................... 19\n9 Application and Implementation .................................. 20\n9.1 Application Information............................................. 20\n9.2 Typical Application.................................................... 20\n10 Power Supply Recommendations .............................. 22\n11 Layout ........................................................................... 23\n11.1 Layout Guidelines................................................... 23\n11.2 Layout Example...................................................... 23\n12 Device and Documentation Support .......................... 24\n12.1 Documentation Support.......................................... 24\n12.2 Receiving Notification of Documentation Updates.. 24\n12.3 Community Resources............................................ 24\n12.4 Trademarks............................................................. 24\n13 Receiving Notification of Documentation Updates ..24\n14 Support Resources ..................................................... 24\n15 Electrostatic Discharge Caution ................................ 24\n16 Glossary ....................................................................... 24\n17 Mechanical, Packaging, and Orderable\nInformation .................................................................... 24\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision H (May 2018) to Revision I (October 2020) Page\n• Updated the numbering format for tables, figures, and cross-references throughout the document ................. 1\n• Added NMN Package 12-Pin nFBGA................................................................................................................. 4\nChanges from Revision G (September 2017) to Revision H (May 2018) Page\n• Changed maximum values for maximum data rate within Switching Characteristics: V CCA = 3.3 V ± 0.3 V\ntable ................................................................................................................................................................. 14\nChanges from Revision F (December 2014) to Revision G (September 2017) Page\n• Changed Device Information table..................................................................................................................... 1\n• Deleted GXU references throughout.................................................................................................................. 4\n• Added Junction temperature in the Absolute Maximum Ratings  ....................................................................... 7\n• Reformatted Electrical Characteristics  ............................................................................................................... 9\n• Added Basics of Voltage Translation  to Related Documentation...................................................................... 24\n• Added Receiving Notification of Documentation Updates  and Community Resources  ................................... 24\nChanges from Revision E (August 2013) to Revision F (December 2014) Page\n• Added Pin Configuration and Functions  section, Handling Rating  table, Feature Description  section, Device\nFunctional Modes , Application and Implementation  section, Power Supply Recommendations  section, Layout\nsection, Device and Documentation Support  section, and Mechanical, Packaging, and Orderable Information\nsection ............................................................................................................................................................... 1\n• Deleted the Package thermal impedance information from the Absolute max ratings table into the Thermal\nInformation table. Moved the T stg row into the new Handling Ratings table. ..................................................... 7TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n2 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n• Changed the last 2 rows of MIN MAX (24 MAX and 2 MAX) to the MIN columns, in the first switching\ncharacteristics table ......................................................................................................................................... 11\nChanges from Revision D (May 2008) to Revision E (August 2013) Page\n• Deleted the ordering table ................................................................................................................................. 1www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: TXS0104E\n5 Pin Configuration and Functions\n4\n3\n2\n1A B C\nFigure 5-1. ZXU Package 12-Pin MICROSTAR\nJUNIOR Top View\n4\n3\n2\n1A B CFigure 5-2. NMN Package 12-Pin nFBGA Top View\nPin Functions: ZXU/ NMN\nPIN\nTYPE DESCRIPTION\nNAME NO.\nA1 A1 I/O Input/output A1. Referenced to V CCA.\nA2 A2 I/O Input/output A2. Referenced to V CCA.\nA3 A3 I/O Input/output A3. Referenced to V CCA.\nA4 A4 I/O Input/output A4. Referenced to V CCA.\nB1 C1 I/O Input/output B1. Referenced to V CCB.\nB2 C2 I/O Input/output B2. Referenced to V CCB.\nB3 C3 I/O Input/output B3. Referenced to V CCB.\nB4 C4 I/O Input/output B4. Referenced to V CCB.\nGND B4 — Ground\nOE B3 I3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced\nto V CCA.\nVCCA B2 — A-port supply voltage. 1.65 V ≤ V CCA  ≤ 3.6 V and V CCA  ≤ V CCB.\nVCCB B1 — B-port supply voltage. 2.3 V ≤ V CCB  ≤ 5.5 V.TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n4 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\nD\nC\nB\nA3 2 1Figure 5-3. YZT Package 12-Pin DSBGA Top View\nPin Functions: DSBGA\nPIN\nTYPE DESCRIPTION\nNAME NO.\nA1 A3 I/O Input/output A1. Referenced to V CCA.\nA2 B3 I/O Input/output A2. Referenced to V CCA.\nA3 C3 I/O Input/output A3. Referenced to V CCA.\nA4 D3 I/O Input/output A4. Referenced to V CCA.\nB1 A1 I/O Input/output B1. Referenced to V CCB.\nB2 B1 I/O Input/output B2. Referenced to V CCB.\nB3 C1 I/O Input/output B3. Referenced to V CCB.\nB4 D1 I/O Input/output B4. Referenced to V CCB.\nGND D2 — Ground\nOE C2 I3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced\nto V CCA.\nVCCA B2 — A-port supply voltage. 1.65 V ≤ V CCA  ≤ 3.6 V and V CCA  ≤ V CCB.\nVCCB A2 — B-port supply voltage. 2.3 V ≤ V CCB  ≤ 5.5 V.www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: TXS0104E\n1 14\n7 82\n3\n4\n5\n613\n12\n11\n10\n9B1\nB2\nB3\nB4\nNCA1\nA2\nA3\nA4\nNC\nOEV\nGNDCCBVCCANC - No internal connection\nFigure 5-4. RGY Package 14-Pin VQFN Top View\n14\n13\n12\n11\n10\n9\n81\n2\n3\n4\n5\n6\n7 OE GNDNCA4A3A2VCCA\nNCB4B3B2B1VCCB\nA1NC - No internal connection\nFigure 5-5. D and PW Package 14-Pin SOIC and\nTSSOP Top View\nPin Functions: D, PW, or RGY\nPIN\nTYPE DESCRIPTION\nNAME NO.\nA1 2 I/O Input/output A1. Referenced to V CCA.\nA2 3 I/O Input/output A2. Referenced to V CCA.\nA3 4 I/O Input/output A3. Referenced to V CCA.\nA4 5 I/O Input/output A4. Referenced to V CCA.\nB1 13 I/O Input/output B1. Referenced to V CCB.\nB2 12 I/O Input/output B2. Referenced to V CCB.\nB3 11 I/O Input/output B3. Referenced to V CCB.\nB4 10 I/O Input/output B4. Referenced to V CCB.\nGND 7 — Ground\nOE 8 I3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced\nto V CCA.\nVCCA 1 — A-port supply voltage. 1.65 V ≤ V CCA  ≤ 3.6 V and V CCA  ≤ V CCB.\nVCCB 14 — B-port supply voltage. 2.3 V ≤ V CCB  ≤ 5.5 V.\nThermal\nPad— — For the RGY package, the exposed center thermal pad must be connected to groundTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n6 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage, V CCA –0.5 4.6 V\nSupply voltage, V CCB –0.5 6.5 V\nInput voltage, V I (2)A port –0.5 4.6\nV\nB port –0.5 6.5\nVoltage range applied to any output in the high-impedance or power-off state, V O (2)A port –0.5 4.6\nV\nB port –0.5 6.5\nVoltage range applied to any output in the high or low state, V O (2) (3)A port –0.5 VCCA + 0.5\nV\nB port –0.5 VCCB + 0.5\nInput clamp current, I IK VI < 0 –50 mA\nOutput clamp current, I OK VO < 0 –50 mA\nContinuous output current, I O –50 50 mA\nContinuous current through each V CCA, VCCB, or GND –100 100 mA\nOperating junction temperature, T J 150 °C\nStorage temperature, T STG –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress ratings\nonly, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating\nConditions  is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.\n(3) The value of V CCA and V CCB are provided in the recommended operating conditions table.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC\nJS-001, all pins(1)A Port ±2000 V\nB Port ±15 kV\nCharged device model (CDM), per JEDEC specification\nJESD22-C101, all pins(2)A Port ±1000\nV\nB Port ±1000\nMachine model (MM)A Port ±200\nV\nB Port ±200\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: TXS0104E\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1) (2)\nVCCA VCCB MIN MAX UNIT\nVCCA Supply voltage(3)1.65 3.6 V\nVCCB Supply voltage(3)2.3 5.5 V\nVIH High-level input voltageA-port I/Os1.65 V to 1.95 V 2.3 V to 5.5 V VCCI  – 0.2 VCCI\nV2.3 V to 3.6 V 2.3 V to 5.5 V VCCI  – 0.4 VCCI\nB-port I/Os 1.65 V to 3.6 V 2.3 V to 5.5 V VCCI  – 0.4 VCCI\nOE input 1.65 V to 3.6 V 2.3 V to 5.5 V VCCA × 0.65 5.5\nVIL Low-level input voltageA-port I/Os 1.65 V to 3.6 V 2.3 V to 5.5 V 0 0.15\nV B-port I/Os 1.65 V to 3.6 V 2.3 V to 5.5 V 0 0.15\nOE input 1.65 V to 3.6 V 2.3 V to 5.5 V 0 VCCA  × 0.35\nΔt/ΔvInput transition\nrise or fall rateA-port I/Os\npush-pull\ndriving1.65 V to 3.6 V 2.3 V to 5.5 V 10\nns/V B-port I/Os\npush-pull\ndriving1.65 V to 3.6 V 2.3 V to 5.5 V 10\nControl input 1.65 V to 3.6 V 2.3 V to 5.5 V 10\nTA Operating free-air temperature –40 85 °C\n(1) V CCI is the supply voltage associated with the input port.\n(2) V CCO is the supply voltage associated with the output port.\n(3) V CCA must be less than or equal to V CCB, and V CCA must not exceed 3.6 V.\n6.4 Thermal Information: ZXU, YZT, and NMN\nTHERMAL METRIC(1)TXS0104E\nUNITZXU\n(BGA MICROSTAR\nJUNIOR) (2)YZT\n(DSBGA)NMN\n(NFGBA)\n12 PINS 12 PINS 12 PINS\nRθJA Junction-to-ambient thermal resistance 132.0 89.2 134.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 98.4 0.9 90.7 °C/W\nRθJB Junction-to-board thermal resistance 68.7 14.4 88.4 °C/W\nψJT Junction-to-top characterization parameter 3.1 3.0 4.3 °C/W\nψJB Junction-to-board characterization parameter 68.2 14.4 89.3 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application\nreport.TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n8 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n6.5 Thermal Information: D, PW, and RGY\nTHERMAL METRIC(1)TXS0104E\nUNITD\n(SOIC)(1)PW\n(TSSOP)(2)RGY\n(VQFN)(3)\n14 PINS 14 PINS 14 PINS\nRθJA Junction-to-ambient thermal resistance 90.4 120.1 56.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 50.1 49.4 68.8 °C/W\nRθJB Junction-to-board thermal resistance 45.0 61.8 32.1 °C/W\nψJT Junction-to-top characterization parameter 14.4 6.2 3.1 °C/W\nψJB Junction-to-board characterization parameter 44.7 61.2 32.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — — 12.8 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application\nreport.\n(2) The package thermal impedance is calculated in accordance with JESD 51-7.\n(3) The package thermal impedance is calculated in accordance with JESD 51-5.\n6.6 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted) (1) (2) (3)\nPARAMETER TEST CONDITIONS VCCA VCCB MIN TYP MAX UNIT\nVOHAPort A output\nhigh voltageIOH = –20 µA,\nVIB  ≥ V CCB  – 0.4 V\nTA = –40°C to 85°C1.65 V to 3.6 V 2.3 V to 5.5 V VCCA  × 0.8 V\nVOLAPort A output\nlow voltageIOL = 1 mA,\nVIB  ≤ 0.15 V\nTA = –40°C to 85°C1.65 V to 3.6 V 2.3 V to 5.5 V 0.4 V\nVOHBPort B output\nhigh voltageIOH = –20 µA,\nVIA  ≥ V CCA  – 0.2 V\nTA = –40°C to 85°C1.65 V to 3.6 V 2.3 V to 5.5 V VCCB  × 0.8 V\nVOLBPort B output\nlow voltageIOL = 1 mA,\nVIA  ≤ 0.15 V\nTA = –40°C to 85°C1.65 V to 3.6 V 2.3 V to 5.5 V 0.4 V\nIIInput leakage\ncurrentOE:\nVI = V CCI or GND\nTA = 25°C1.65 V to 3.6 V 2.3 V to 5.5 V –1 1\nµA\nVI = V CCI or GND\nTA = –40°C to 85°C1.65 V to 3.6 V 2.3 V to 5.5 V –2 2\nIOZHigh-impedance state\noutput currentA or B port:\nOE = V IL\nTA = 25°C1.65 V to 3.6 V 2.3 V to 5.5 V –1 1\nµA\nA or B port:\nOE = V IL\nTA = –40°C to 85°C1.65 V to 3.6 V 2.3 V to 5.5 V –2 2\nICCA VCCA supply currentVI = V O = Open,\nIO = 0\nTA = –40°C to 85°C1.65 V to V CCB 2.3 V to 5.5 V 2.4\nµA 3.6 V 0 2.2\n0 5.5 V –1\nICCB VCCB supply currentVI = V O = Open,\nIO = 0\nTA = –40°C to 85°C1.65 V to V CCB 2.3 V to 5.5 V 12\nµA 3.6 V 0 –1\n0 5.5 V 1\nICCA + ICCBCombined supply\ncurrentVI = V O = Open,\nIO = 0\nTA = –40°C to 85°C1.65 V to V CCB 2.3 V to 5.5 V 14.4 µA\nCI Input capacitanceOE:\nTA = 25°C3.3 V 3.3 V 2.5\npF\nOE:\nTA = –40°C to 85°C3.3 V 3.3 V 3.5www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: TXS0104E\n6.6 Electrical Characteristics (continued)\nover recommended operating free-air temperature range (unless otherwise noted) (1) (2) (3)\nPARAMETER TEST CONDITIONS VCCA VCCB MIN TYP MAX UNIT\nCioInput-to-output\ninternal capacitanceA port:\nTA = 25°C3.3 V 3.3 V 5\npF3.3 V 3.3 V 6.5\nB port:\nTA = –40°C to 85°C3.3 V 3.3 V 12\n3.3 V 3.3 V 16.5\n(1) V CCI is the supply voltage associated with the input port.\n(2) V CCO is the supply voltage associated with the output port.\n(3) V CCA must be less than or equal to V CCB, and V CCA must not exceed 3.6 V.\n6.7 Timing Requirements: V CCA = 1.8 V ± 0.15 V\nover recommended operating free-air temperature range, V CCA = 1.8 V ± 0.15 V (unless otherwise noted)\nMIN MAX UNIT\nData ratePush-pull drivingVCCB = 2.5 V ± 0.2 V\nVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V24\nMbps\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V\nVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V2\ntw Pulse durationPush-pull driving Data inputsVCCB = 2.5 V ± 0.2 V\nVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V41\nns\nOpen-drain driving Data inputsVCCB = 2.5 V ± 0.2 V\nVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V500\n6.8 Timing Requirements: V CCA = 2.5 V ± 0.2 V\nover recommended operating free-air temperature range, V CCA = 2.5 V ± 0.2 V (unless otherwise noted)\nMIN MAX UNIT\nData ratePush-pull drivingVCCB = 2.5 V ± 0.2 V\nCCB = 3.3 V ± 0.3 V\nCCB = 5 V ± 0.5 V24\nMbps\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V\nCCB = 3.3 V ± 0.3 V\nCCB = 5 V ± 0.5 V2\ntw Pulse durationPush-pull driving Data inputsVCCB = 2.5 V ± 0.2 V\nCCB = 3.3 V ± 0.3 V\nCCB = 5 V ± 0.5 V41\nns\nOpen-drain driving Data inputsVCCB = 2.5 V ± 0.2 V\nCCB = 3.3 V ± 0.3 V\nCCB = 5 V ± 0.5 V500\n6.9 Timing Requirements: V CCA = 3.3 V ± 0.3 V\nover recommended operating free-air temperature range, V CCA = 3.3 V ± 0.3 V (unless otherwise noted)\nMIN MAX UNIT\nData ratePush-pull drivingVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V24\nMbps\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V2\ntw Pulse durationPush-pull driving Data inputsVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V41\nns\nOpen-drain driving Data inputsVCCB = 3.3 V ± 0.3 V\nVCCB = 5 V ± 0.5 V500TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n10 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n6.10 Switching Characteristics: V CCA = 1.8 V ± 0.15 V\nover recommended operating free-air temperature range, V CCA = 1.8 V ± 0.15 V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntPHLPropagation\ndelay time\n(high-to-low output)\nA-to-BPush-pull drivingVCCB = 2.5 V ± 0.2 V 4.6\nnsVCCB = 3.3 V ± 0.3 V 4.7\nVCCB = 5 V ± 0.5 V 5.8\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 2.9 8.8\nVCCB = 3.3 V ± 0.3 V 2.9 9.6\nVCCB = 5 V ± 0.5 V 3 10\ntPLHPropagation\ndelay time\n(low-to-high output)Push-pull drivingVCCB = 2.5 V ± 0.2 V 6.8\nVCCB = 3.3 V ± 0.3 V 6.8\nVCCB = 5 V ± 0.5 V 7\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 45 260\nVCCB = 3.3 V ± 0.3 V 36 208\nVCCB = 5 V ± 0.5 V 27 198\ntPHLPropagation\ndelay time\n(high-to-low output)\nB-to-APush-pull drivingVCCB = 2.5 V ± 0.2 V 4.4\nnsVCCB = 3.3 V ± 0.3 V 4.5\nVCCB = 5 V ± 0.5 V 4.7\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 1.9 5.3\nVCCB = 3.3 V ± 0.3 V 1.1 4.4\nVCCB = 5 V ± 0.5 V 1.2 4\ntPLHPropagation\ndelay time\n(low-to-high output)Push-pull drivingVCCB = 2.5 V ± 0.2 V 5.3\nVCCB = 3.3 V ± 0.3 V 4.5\nVCCB = 5 V ± 0.5 V 0.5\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 45 175\nVCCB = 3.3 V ± 0.3 V 36 140\nVCCB = 5 V ± 0.5 V 27 102\nten Enable time OE-to-A or BVCCB = 2.5 V ± 0.2 V 200\nns VCCB = 3.3 V ± 0.3 V 200\nVCCB = 5 V ± 0.5 V 200\ntdis Disable time OE-to-A or BVCCB = 2.5 V ± 0.2 V 50\nns VCCB = 3.3 V ± 0.3 V 40\nVCCB = 5 V ± 0.5 V 35\ntrA Input rise timeA-port\nrise timePush-pull drivingVCCB = 2.5 V ± 0.2 V 3.2 9.5\nnsVCCB = 3.3 V ± 0.3 V 2.3 9.3\nVCCB = 5 V ± 0.5 V 2 7.6\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 38 165\nVCCB = 3.3 V ± 0.3 V 30 132\nVCCB = 5 V ± 0.5 V 22 95\ntrB Input rise timeB-port\nrise timePush-pull drivingVCCB = 2.5 V ± 0.2 V 4 10.8\nnsVCCB = 3.3 V ± 0.3 V 2.7 9.1\nVCCB = 5 V ± 0.5 V 2.7 7.6\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 34 145\nVCCB = 3.3 V ± 0.3 V 23 106\nVCCB = 5 V ± 0.5 V 10 58www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: TXS0104E\nover recommended operating free-air temperature range, V CCA = 1.8 V ± 0.15 V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntfA Input fall timeA-port\nfall timePush-pull drivingVCCB = 2.5 V ± 0.2 V 2 5.9\nnsVCCB = 3.3 V ± 0.3 V 1.9 6\nVCCB = 5 V ± 0.5 V 1.7 13.3\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 4.4 6.9\nVCCB = 3.3 V ± 0.3 V 4.3 6.4\nVCCB = 5 V ± 0.5 V 4.2 6.1\ntfB Input fall timeB-port\nfall timePush-pull drivingVCCB = 2.5 V ± 0.2 V 2.9 7.6\nnsVCCB = 3.3 V ± 0.3 V 2.8 7.5\nVCCB = 5 V ± 0.5 V 2.8 8.8\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 6.9 13.8\nVCCB = 3.3 V ± 0.3 V 7.5 16.2\nVCCB = 5 V ± 0.5 V 7 16.2\ntSK(O) Skew (time), output Channel-to-channel skewVCCB = 2.5 V ± 0.2 V 1\nns VCCB = 3.3 V ± 0.3 V 1\nVCCB = 5 V ± 0.5 V 1\nMaximum data ratePush-pull drivingVCCB = 2.5 V ± 0.2 V 24\nMbpsVCCB = 3.3 V ± 0.3 V 24\nVCCB = 5 V ± 0.5 V 24\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 2\nVCCB = 3.3 V ± 0.3 V 2\nVCCB = 5 V ± 0.5 V 2\n6.11 Switching Characteristics: V CCA = 2.5 V ± 0.2 V\nover recommended operating free-air temperature range, V CCA = 2.5 V ± 0.2 V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntPHLPropagation\ndelay time\n(high-to-low output)A-to-BPush-pull drivingVCCB = 2.5 V ± 0.2 V 3.2\nnsVCCB = 3.3 V ± 0.3 V 3.3\nVCCB = 5 V ± 0.5 V 3.4\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 1.7 6.3\nVCCB = 3.3 V ± 0.3 V 2 6\nVCCB = 5 V ± 0.5 V 2.1 5.8\ntPLHPropagation\ndelay time\n(low-to-high output)A-to-BPush-pull drivingVCCB = 2.5 V ± 0.2 V 3.5\nVCCB = 3.3 V ± 0.3 V 4.1\nVCCB = 5 V ± 0.5 V 4.4\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 43 250\nVCCB = 3.3 V ± 0.3 V 36 206\nVCCB = 5 V ± 0.5 V 27 190\ntPHLPropagation\ndelay time\n(high-to-low output)B-to-APush-pull drivingVCCB = 2.5 V ± 0.2 V 3\nnsVCCB = 3.3 V ± 0.3 V 3.6\nVCCB = 5 V ± 0.5 V 4.3\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 1.8 4.7\nVCCB = 3.3 V ± 0.3 V 2.6 4.2\nVCCB = 5 V ± 0.5 V 1.2 4TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n12 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\nover recommended operating free-air temperature range, V CCA = 2.5 V ± 0.2 V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntPLHPropagation\ndelay time\n(low-to-high output)B-to-APush-pull drivingVCCB = 2.5 V ± 0.2 V 2.5\nVCCB = 3.3 V ± 0.3 V 1.6\nVCCB = 5 V ± 0.5 V 0.7\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 44 170\nVCCB = 3.3 V ± 0.3 V 37 140\nVCCB = 5 V ± 0.5 V 27 103\nten Enable time OE-to-A or BVCCB = 2.5 V ± 0.2 V 200\nns VCCB = 3.3 V ± 0.3 V 200\nVCCB = 5 V ± 0.5 V 200\ntdis Disable time OE-to-A or BVCCB = 2.5 V ± 0.2 V 50\nns VCCB = 3.3 V ± 0.3 V 40\nVCCB = 5 V ± 0.5 V 35\ntrA Input rise timeA-port\nrise timePush-pull drivingVCCB = 2.5 V ± 0.2 V 2.8 7.4\nnsVCCB = 3.3 V ± 0.3 V 2.6 6.6\nVCCB = 5 V ± 0.5 V 1.8 5.6\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 34 149\nVCCB = 3.3 V ± 0.3 V 28 121\nVCCB = 5 V ± 0.5 V 24 89\ntrB Input rise timeB-port\nrise timePush-pull drivingVCCB = 2.5 V ± 0.2 V 3.2 8.3\nnsVCCB = 3.3 V ± 0.3 V 2.9 7.2\nVCCB = 5 V ± 0.5 V 2.4 6.1\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 35 151\nVCCB = 3.3 V ± 0.3 V 24 112\nVCCB = 5 V ± 0.5 V 12 64\ntfA Input fall timeA-port\nfall timePush-pull drivingVCCB = 2.5 V ± 0.2 V 1.9 5.7\nnsVCCB = 3.3 V ± 0.3 V 1.9 5.5\nVCCB = 5 V ± 0.5 V 1.8 5.3\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 4.4 6.9\nVCCB = 3.3 V ± 0.3 V 4.3 6.2\nVCCB = 5 V ± 0.5 V 4.2 5.8\ntfB Input fall timeB-port\nfall timePush-pull drivingVCCB = 2.5 V ± 0.2 V 2.2 7.8\nnsVCCB = 3.3 V ± 0.3 V 2.4 6.7\nVCCB = 5 V ± 0.5 V 2.6 6.6\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 5.1 8.8\nVCCB = 3.3 V ± 0.3 V 5.4 9.4\nVCCB = 5 V ± 0.5 V 5.4 10.4\ntSK(O) Skew (time), output Channel-to-channel skewVCCB = 2.5 V ± 0.2 V 1\nns VCCB = 3.3 V ± 0.3 V 1\nVCCB = 5 V ± 0.5 V 1www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: TXS0104E\nover recommended operating free-air temperature range, V CCA = 2.5 V ± 0.2 V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nMaximum data ratePush-pull drivingVCCB = 2.5 V ± 0.2 V 24\nMbpsVCCB = 3.3 V ± 0.3 V 24\nVCCB = 5 V ± 0.5 V 24\nOpen-drain drivingVCCB = 2.5 V ± 0.2 V 2\nVCCB = 3.3 V ± 0.3 V 2\nVCCB = 5 V ± 0.5 V 2\n6.12 Switching Characteristics: V CCA = 3.3 V ± 0.3 V\nover recommended operating free-air temperature range, V CCA = 3.3 V ± 0.3 V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntPHLPropagation\ndelay time\n(high-to-low output)\nA-to-BPush-pull drivingVCCB = 3.3 V ± 0.3 V 2.4\nnsVCCB = 5 V ± 0.5 V 3.1\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 1.3 4.2\nVCCB = 5 V ± 0.5 V 1.4 4.6\ntPLHPropagation\ndelay time\n(low-to-high output)Push-pull drivingVCCB = 3.3 V ± 0.3 V 4.2\nVCCB = 5 V ± 0.5 V 4.4\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 36 204\nVCCB = 5 V ± 0.5 V 28 165\ntPHLPropagation\ndelay time\n(high-to-low output)\nB-to-APush-pull drivingVCCB = 3.3 V ± 0.3 V 2.5\nnsVCCB = 5 V ± 0.5 V 3.3\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 1 124\nVCCB = 5 V ± 0.5 V 1 97\ntPLHPropagation\ndelay time\n(low-to-high output)Push-pull drivingVCCB = 3.3 V ± 0.3 V 2.5\nVCCB = 5 V ± 0.5 V 2.6\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 3 139\nVCCB = 5 V ± 0.5 V 3 105\nten Enable time OE-to-A or BVCCB = 3.3 V ± 0.3 V 200\nns\nVCCB = 5 V ± 0.5 V 200\ntdis Disable time OE-to-A or BVCCB = 3.3 V ± 0.3 V 40\nns\nVCCB = 5 V ± 0.5 V 35\ntrA Input rise timeA-port\nrise timePush-pull drivingVCCB = 3.3 V ± 0.3 V 2.3 5.6\nnsVCCB = 5 V ± 0.5 V 1.9 4.8\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 25 116\nVCCB = 5 V ± 0.5 V 19 85\ntrB Input rise timeB-port\nrise timePush-pull drivingVCCB = 3.3 V ± 0.3 V 2.5 6.4\nnsVCCB = 5 V ± 0.5 V 2.1 7.4\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 26 116\nVCCB = 5 V ± 0.5 V 26 116\ntfA Input fall timeA-port\nfall timePush-pull drivingVCCB = 3.3 V ± 0.3 V 2 5.4\nnsVCCB = 5 V ± 0.5 V 1.9 5\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 4.3 6.1\nVCCB = 5 V ± 0.5 V 4.2 5.7TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n14 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\nover recommended operating free-air temperature range, V CCA = 3.3 V ± 0.3 V (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntfB Input fall timeB-port\nfall timePush-pull drivingVCCB = 3.3 V ± 0.3 V 2.3 7.4\nnsVCCB = 5 V ± 0.5 V 2.4 7.6\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 5 7.6\nVCCB = 5 V ± 0.5 V 4.8 8.3\ntSK(O) Skew (time), output Channel-to-channel skewVCCB = 3.3 V ± 0.3 V 1\nns\nVCCB = 5 V ± 0.5 V 1\nMaximum data ratePush-pull drivingVCCB = 3.3 V ± 0.3 V 24\nMbpsVCCB = 5 V ± 0.5 V 24\nOpen-drain drivingVCCB = 3.3 V ± 0.3 V 2\nVCCB = 5 V ± 0.5 V 2\n6.13 Typical Characteristics\nLow-Level Current (mA)Low-Level Output Voltage (mV)\n0 2 4 6 8 10 12 14 16 18 200100200300400500600700\nD001VCCB = 2.7 V\nVCCB = 3.3 V\nVCCB = 5 V\nVCCA = 1.8 V VIL(A) = 150 mV\nFigure 6-1. Low-Level Output Voltage (V OL(Ax) )\nvs Low-Level Current (I OL(Ax) )\nLow-Level Current (mA)Low-Level Output Voltage (mV)\n0 2 4 6 8 10 12 14 16 18 200100200300400500600700\nD003VCCB = 3.3 V\nVCCB = 5 VVCCA = 2.7 V VIL(A) = 150 mV\nFigure 6-2. Low-Level Output Voltage (V OL(Ax) )\nvs Low-Level Current (I OL(Ax) )\nLow-Level Current (mA)Low-Level Output Voltage (mV)\n0 2 4 6 8 10 12 14 16 18 200100200300400500600700\nD002VCCB = 3.3 V\nVCCA = 3.3 V VIL(A) = 150 mV\nFigure 6-3. Low-Level Output Voltage (V OL(Ax) ) vs Low-Level Current (I OL(Ax) )www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: TXS0104E\n7 Parameter Measurement Information\n7.1 Load Circuits\n1 M\r 15 pFVCCOVCCI\nDUT\nIN OUT\nFigure 7-1. Data Rate, Pulse Duration, Propagation\nDelay, Output Rise-Time and Fall-Time\nMeasurement Using a Push-Pull Driver\n1 M\r 15 pFVCCOVCCI\nDUT\nIN OUTFigure 7-2. Data Rate, Pulse Duration, Propagation\nDelay, Output Rise-Time and Fall-Time\nMeasurement Using an Open-Drain Driver\nFrom Output\n Under TestS12 × VCCO\n50 k\r50 k\r\n15 pFOpen\nTEST S1\ntPZL / tPLZ\n(tdis)2 × V CCO\ntPHZ / tPZH\n(ten)Open\nFigure 7-3. Load Circuit for Enable-Time and Disable-Time Measurement\n1. t PLZ and t PHZ are the same as t dis.\n2. t PZL and t PZH are the same as t en.\n3. V CCI is the V CC associated with the input port.\n4. V CCO is the V CC associated with the output port.TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n16 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n7.2 Voltage Waveforms\nThe outputs are measured one at a time, with one transition per measurement. All input pulses are supplied by\ngenerators that have the following characteristics:\n• PRR ≤ 10 MHz\n• Z O = 50 Ω\n• dv/dt ≥ 1 V/ns\nVCCI\n0 VV / 2CCI V / 2CCI tw\nInput\nFigure 7-4. Pulse Duration\ntPLH tPHLVCCI\n0 V\nV  / 2CCOVOH\nVOLInput\nOutputV  / 2CCIV  / 2CCI\n0.9 × VCCOV  / 2CCO\ntr0.1 × VCCO\ntf\nFigure 7-5. Propagation Delay Times\nOutput\nWaveform 1\nS1 at 2 × V CCO (1)\nVOHVOLOE input\nOutput\nWaveform 2\nS1 at GND (2)tPZL\ntPZHtPLZ\ntPHZV  / 2CCAV  / 2CCA\n0 V\nVOH × 0.1V  / 2CCO\nVOH × 0.9\nV  / 2CCO\n0 VVCCA\nVOH\nA. Waveform 1 is for an output with internal such that the output is high, except when OE is high (see Figure 7-3 ).\nB. Waveform 2 is for an output with conditions such that the output is low, except when OE is high.\nFigure 7-6. Enable and Disable Timeswww.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: TXS0104E\n8 Detailed Description\n8.1 Overview\nThe TXS0104E device is a directionless voltage-level translator specifically designed for translating logic voltage\nlevels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O\nvoltages from 2.3 V to 5.5 V. The device is a pass gate architecture with edge rate accelerators (one shots) to\nimprove the overall data rate. 10-k Ω pullup resistors, commonly used in open drain applications, have been\nconveniently integrated so that an external resistor is not needed. While this device is designed for open drain\napplications, the device can also translate push-pull CMOS logic outputs.\n8.2 Functional Block Diagram\nOne Shot\nAccelerator\nGate Bias\n10 kOOne Shot\nAccelerator\n10 kO\nA1B1\nOne Shot\nAccelerator\nGate Bias\n10 kOOne Shot\nAccelerator\n10 kO\nA2B2\nOne Shot\nAccelerator\nGate Bias\n10 kOOne Shot\nAccelerator\n10 kO\nA3B3\nOne Shot\nAccelerator\nGate Bias\n10 kOOne Shot\nAccelerator\n10 kO\nA4B4VccA VccB\nOETXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n18 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n8.3 Feature Description\n8.3.1 Architecture\nThe TXS0104E architecture (see Figure 8-1 ) does not require a direction-control signal in order to control the\ndirection of data flow from A to B or from B to A.\nVCCA\nA B10 kΩ10 kΩT2 T1VCCB\nOne-shot One-shot\nGate Bias\nFigure 8-1. Architecture of a TXS01xx Cell\nEach A-port I/O has an internal 10-k Ω pullup resistor to V CCA, and each B-port I/O has an internal 10-k Ω pullup\nresistor to V CCB. The output one-shots detect rising edges on the A or B ports. During a rising edge, the one-shot\nturns on the PMOS transistors (T1, T2) for a short duration which speeds up the low-to-high transition.\n8.3.2 Input Driver Requirements\nThe fall time (t fA, tfB) of a signal depends on the output impedance of the external device driving the data I/Os of\nthe TXS0104E device. Similarly, the t PHL and maximum data rates also depend on the output impedance of the\nexternal driver. The values for t fA, tfB, tPHL, and maximum data rates in the data sheet assume that the output\nimpedance of the external driver is less than 50 Ω.\n8.3.3 Power Up\nDuring operation, ensure that V CCA  ≤ VCCB at all times. During power-up sequencing, V CCA ≥ VCCB does not\ndamage the device, so any power supply can be ramped up first.\n8.3.4 Enable and Disable\nThe TXS0104E device has an OE input that disables the device by setting OE low, which places all I/Os in the\nhigh-impedance state. The disable time (t dis) indicates the delay between the time when the OE pin goes low\nand when the outputs actually enter the high-impedance state. The enable time (t en) indicates the amount of\ntime the user must allow for the one-shot circuitry to become operational after the OE pin is taken high.\n8.3.5 Pullup and Pulldown Resistors on I/O Lines\nEach A-port I/O has an internal 10-k Ω pullup resistor to V CCA, and each B-port I/O has an internal 10-k Ω pullup\nresistor to V CCB. If a smaller value of pullup resistor is required, an external resistor must be added from the I/O\nto V CCA or V CCB (in parallel with the internal 10-kΩ resistors).\n8.4 Device Functional Modes\nThe TXS0104E device has two functional modes, enabled and disabled. To disable the device set the OE input\nlow, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.www.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: TXS0104E\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, and TI\ndoes not warrant its accuracy or completeness. TI’s customers are responsible for determining\nsuitability of components for their purposes. Customers should validate and test their design\nimplementation to confirm system functionality.\n9.1 Application Information\nThe TXS0104E device can be used in level-translation applications for interfacing devices or systems operating\nat different interface voltages with one another. The TXS0104E device is ideal for use in applications where an\nopen-drain driver is connected to the data I/Os. The TXS0104E device can also be used in applications where a\npush-pull driver is connected to the data I/Os, but the TXB0104 device might be a better option for such push-\npull applications.\n9.2 Typical Application\nTXS01043.3-V\nSystem1.8-V\nSystem\nController\nA1\nA2\nA3\nA4B1\nB2\nB3\nB4Data DataOEVCCA VCCB1.8 V 3.3 V\nGND0.1 µF 0.1 µF\nFigure 9-1. Application Schematic\n9.2.1 Design Requirements\nFor this design example, use the parameters listed in Table 9-1 .\nTable 9-1. Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 1.65 to 3.6 V\nOutput voltage range 2.3 to 5.5 VTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n20 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n9.2.2 Detailed Design Procedure\nTo begin the design process, determine the following:\n• Input voltage range\n–Use the supply voltage of the device that is driving the TXS0104E device to determine the input voltage\nrange. For a valid logic high the value must exceed the V IH of the input port. For a valid logic low the value\nmust be less than the V IL of the input port.\n• Output voltage range\n–Use the supply voltage of the device that the TXS0104E device is driving to determine the output voltage\nrange.\n–The TXS0104E device has 10-k Ω internal pullup resistors. External pullup resistors can be added to\nreduce the total RC of a signal trace if necessary.\n•An external pull down resistor decreases the output V OH and V OL. Use Equation 1  to calculate the V OH as a\nresult of an external pull down resistor.\nVOH = V CCx × R PD / (R PD + 10 kΩ) (1)\nwhere\nVCCx is the supply voltage on either V CCA or V CCB\nRPD is the value of the external pull down resistor\n9.2.3 Application Curve\n2 V/div\n2 V5 V\n100 ns/div\nVCCA = 1.8 V VCCB = 5 V\nFigure 9-2. Level-Translation of a 2.5-MHz Signalwww.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: TXS0104E\n10 Power Supply Recommendations\nThe TXS0104E device uses two separate configurable power-supply rails, V CCA and V CCB. VCCB accepts any\nsupply voltage from 2.3 V to 5.5 V and V CCA accepts any supply voltage from 1.65 V to 3.6 V as long as Vs is\nless than or equal to V CCB. The A port and B port are designed to track V CCA and V CCB respectively allowing for\nlow-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.\nThe TXS0104E device does not require power sequencing between V CCA and V CCB during power-up so the\npower-supply rails can be ramped in any order. A V CCA value greater than or equal to V CCB (VCCA ≥ VCCB) does\nnot damage the device, but during operation, V CCA must be less than or equal to V CCB (VCCA ≤ VCCB) at all\ntimes.\nThe output-enable (OE) input circuit is designed so that it is supplied by V CCA and when the (OE) input is low, all\noutputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power\nup or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled\nuntil V CCA and V CCB are fully ramped and stable. The minimum value of the pulldown resistor to ground is\ndetermined by the current-sourcing capability of the driver.TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n22 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\n11 Layout\n11.1 Layout Guidelines\nTo ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.\n• Bypass capacitors should be used on power supplies.\n• Short trace lengths should be used to avoid excessive loading.\n•PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than\nthe one shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the\nsource driver.\n•Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of\nsignals depending on the system requirements\n11.2 Layout Example\nVCCB\n1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8A1\nA2\nA3\nA4\nNC\nGND OENCB4B3B2B1VCCB VCCAVCCALEGEND\nVIA to Power Plane\nVIA to GND Plane (Inner Layer)Polygonal Copper Pour\nTo System\nTo System\nTo System\nTo SystemTo Controller\nTo Controller\nTo Controller\nTo Controller\nKeep OE low until V CCA and \nVCCB are powered upPads on signal paths for \npotential rise and fall time \nadjustmentsBypass Capacitors\nFigure 11-1. TXS0104E Layout Examplewww.ti.comTXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020\nCopyright © 2020 Texas Instruments Incorporated Submit Document Feedback 23\nProduct Folder Links: TXS0104E\n12 Device and Documentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nFor related documentation see the following:\n•Texas Instruments, Effects of External Pullup and Pulldown Resistors on TXS and TXB Devices  application\nreport\n• Texas Instruments, Basics of Voltage Translation  application report\n• Texas Instruments, A Guide to Voltage Translation With TXS-Type Translators  application report\n12.2 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper\nright corner, click on Alert me  to register and receive a weekly digest of any product information that has\nchanged. For change details, review the revision history included in any revised document.\n12.3 Community Resources\n12.4 Trademarks\nNanoFree™ and TI E2E™ are trademarks of Texas Instruments.\nAll other trademarks are the property of their respective owners.\n13 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on\nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For\nchange details, review the revision history included in any revised document.\n14 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight\nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do\nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n15 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled\nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may\nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published\nspecifications.\n16 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n17 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most\ncurrent data available for the designated devices. This data is subject to change without notice and revision of\nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.TXS0104E\nSCES651I – JUNE 2006 – REVISED OCTOBER 2020 www.ti.com\n24 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated\nProduct Folder Links: TXS0104E\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTXS0104ED ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TXS0104E\nTXS0104EDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TXS0104E\nTXS0104EDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TXS0104E\nTXS0104ENMNR ACTIVE NFBGA NMN 122500RoHS & Green SNAGCU Level-2-260C-1 YEAR -40 to 85 29XW\nTXS0104EPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 YF04E\nTXS0104EPWRG4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 YF04E\nTXS0104ERGYR ACTIVE VQFN RGY 143000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 YF04E\nTXS0104ERGYRG4 ACTIVE VQFN RGY 143000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 YF04E\nTXS0104EYZTR ACTIVE DSBGA YZT 123000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 (2HN, 2N)\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Aug-2021\nAddendum-Page 2(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TXS0104E :\n•Automotive : TXS0104E-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTXS0104EDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTXS0104ENMNR NFBGA NMN 122500 180.0 8.42.32.81.154.08.0 Q2\nTXS0104EPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTXS0104ERGYR VQFN RGY 143000 330.0 12.43.753.751.158.012.0 Q1\nTXS0104EYZTR DSBGA YZT123000 178.0 9.21.491.990.754.08.0 Q1\nTXS0104EYZTR DSBGA YZT123000 180.0 8.41.491.990.754.08.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTXS0104EDR SOIC D 142500 356.0 356.0 35.0\nTXS0104ENMNR NFBGA NMN 122500 210.0 185.0 35.0\nTXS0104EPWR TSSOP PW 142000 356.0 356.0 35.0\nTXS0104ERGYR VQFN RGY 143000 356.0 356.0 35.0\nTXS0104EYZTR DSBGA YZT 123000 220.0 220.0 35.0\nTXS0104EYZTR DSBGA YZT 123000 182.0 182.0 20.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTXS0104ED D SOIC 14 50 506.6 8 3940 4.32\nTXS0104EDG4 D SOIC 14 50 506.6 8 3940 4.32\nPack Materials-Page 3\nD: Max = \nE: Max = 1.89 mm, Min = \n1.39 mm, Min = 1.83 mm\n1.33 mm\n\n\n\n\n\n\n\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.NanoFree is a trademark of Texas Instruments.PACKAGE OUTLINE\n4225768/A   03/2020\nwww.ti.comNFBGA - 1 mm max height\nPLASTIC BALL GRID ARRAYNMN0012A\nA\n0.08 C\n0.15 CAB\n0.05 CB\nSYMM\nSYMMBALL A1 CORNER\n1 MAX\n0.25\n0.19SEATING PLANE2.6\n2.4\n2.1\n1.9\n1.5 TYP\n1\nTYP(0.5 ) TYP\n(0.5 ) TYP\n0.5 TYP\n0.5 TYPABC\n1 2 3 412X Ø 0.35\n0.25C\nNOTES: (continued)\n3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments\nLiterature number SNVA009 (www.ti.com/lit/snva009).EXAMPLE BOARD LAYOUT\n4225768/A   03/2020\nwww.ti.comNFBGA - 1 mm max height NMN0012A\nPLASTIC BALL GRID ARRAY\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 20X(0.5) TYP\n(0.5) TYP\nSOLDER MASK DETAILS\nNOT TO SCALE0.05 MAX\nALL AROUND0.05 MIN\nALL AROUNDEXPOSED\nMETAL\nSOLDER MASK\nOPENING\nNON- SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED(Ø 0.25)\nMETALEXPOSED\nMETALMETAL UNDER\nSOLDER MASK\n(Ø 0.25)\nSOLDER MASK\nOPENINGA\nB\nC1 2 3 4\n12X (Ø0.25)\nNOTES: (continued)\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.EXAMPLE STENCIL DESIGN\n4225768/A   03/2020\nwww.ti.comNFBGA - 1 mm max height NMN0012A\nPLASTIC BALL GRID ARRAY\nSOLDER PASTE EXAMPLE\nBASED ON 0.100 mm THICK STENCIL\nSCALE: 20XSYMM\nSYMM(0.5) TYP\n(0.5) TYPA\nB\nC1 2 3 4\n12X (   0.25)(R0.05) TYP\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TXS0104EPWR

**Description:**
The TXS0104E is a 4-bit bidirectional voltage-level translator designed for interfacing devices operating at different voltage levels. It supports both open-drain and push-pull configurations, making it versatile for various applications. The device does not require a direction-control signal, allowing for seamless data translation between different voltage domains.

**Key Specifications:**
- **Voltage Ratings:**
  - A Port (VCCA): 1.65 V to 3.6 V
  - B Port (VCCB): 2.3 V to 5.5 V
- **Current Ratings:**
  - Continuous output current: ±50 mA
  - Continuous current through VCCA, VCCB, or GND: ±100 mA
- **Power Consumption:**
  - Supply current (VCCA): 2.4 µA (typical)
  - Supply current (VCCB): 12 µA (typical)
- **Operating Temperature Range:**
  - -40 °C to 85 °C
- **Package Type:**
  - TSSOP (14 pins)
- **Special Features:**
  - No direction-control signal needed
  - Max data rates: 24 Mbps (Push-Pull), 2 Mbps (Open Drain)
  - Integrated 10 kΩ pull-up resistors for open-drain applications
  - Latch-up performance exceeds 100 mA per JESD 78, Class II
  - ESD protection: 
    - A Port: 2000-V HBM, 200-V MM, 1000-V CDM
    - B Port: 15-kV HBM, 200-V MM, 1000-V CDM
- **Moisture Sensitive Level (MSL):**
  - Level 1 per JEDEC J-STD-020E

**Typical Applications:**
- Handsets
- Smartphones
- Tablets
- Desktop PCs
- Any application requiring voltage level translation between different logic levels, particularly in mixed-voltage systems.

### Conclusion:
The TXS0104EPWR is an efficient and flexible solution for voltage-level translation in digital circuits, particularly useful in applications where devices operate at different voltage levels. Its bidirectional capability and integrated features simplify design and implementation in various electronic devices.