arch                      	circuit    	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                      	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
shorted_flyover_wires.xml 	raygentop.v	common       	30.56                	     	0.24           	31004       	3        	1.00          	-1          	-1          	40328      	-1      	-1         	107    	214   	0           	8       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_flyover_wires/run014/shorted_flyover_wires.xml/raygentop.v/common 	68704      	214               	305                	2964               	2870                 	1                 	1438                	634                   	19          	19           	361              	io clb                   	auto       	2.29     	10442                	3.99      	4.45163       	-2514.08            	-4.45163            	68            	27588            	33                                    	1.65001e+07           	8.93466e+06          	1.18035e+06                      	3269.66                             	18.31                    	22926                      	17                               	6999                       	15902                             	6479441                    	1695313                  	5.10458            	-2907    	-5.10458 	0       	0       	1.46607e+06                 	4061.13                        	1.34                
buffered_flyover_wires.xml	raygentop.v	common       	23.02                	     	0.26           	30924       	3        	0.95          	-1          	-1          	40372      	-1      	-1         	107    	214   	0           	8       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_flyover_wires/run014/buffered_flyover_wires.xml/raygentop.v/common	64028      	214               	305                	2964               	2870                 	1                 	1438                	634                   	19          	19           	361              	io clb                   	auto       	2.33     	11034                	3.89      	4.45525       	-2572.77            	-4.45525            	66            	27437            	26                                    	1.65001e+07           	8.93466e+06          	1.19176e+06                      	3301.28                             	10.68                    	23198                      	19                               	8105                       	18159                             	7574301                    	1913414                  	4.96741            	-3082.75 	-4.96741 	0       	0       	1.48698e+06                 	4119.07                        	1.53                
