/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/06_POST/CHIP.v
/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/06_POST/PATTERN.v
/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/06_POST/TESTBED.v
/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_t33_generic_io_30.lib.src
