// Seed: 1603026405
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1
);
  tri id_2 = id_2;
  assign id_2[1] = 1;
endmodule
