read -sv run_verilog_mid/adder_32b_8_81_be58feabb695cbe7107145b74b388b71.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_81_be58feabb695cbe7107145b74b388b71_yosys.v
