
ubuntu-preinstalled/sg_sanitize:     file format elf32-littlearm


Disassembly of section .init:

00000ba8 <.init>:
 ba8:	push	{r3, lr}
 bac:	bl	1da8 <set_scsi_pt_cdb@plt+0xfb8>
 bb0:	pop	{r3, pc}

Disassembly of section .plt:

00000bb4 <get_scsi_pt_os_err@plt-0x14>:
 bb4:	push	{lr}		; (str lr, [sp, #-4]!)
 bb8:	ldr	lr, [pc, #4]	; bc4 <get_scsi_pt_os_err@plt-0x4>
 bbc:	add	lr, pc, lr
 bc0:	ldr	pc, [lr, #8]!
 bc4:	andeq	r3, r1, ip, asr #6

00000bc8 <get_scsi_pt_os_err@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #77824	; 0x13000
 bd0:	ldr	pc, [ip, #844]!	; 0x34c

00000bd4 <sg_set_binary_mode@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #77824	; 0x13000
 bdc:	ldr	pc, [ip, #836]!	; 0x344

00000be0 <strcmp@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #77824	; 0x13000
 be8:	ldr	pc, [ip, #828]!	; 0x33c

00000bec <__cxa_finalize@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #77824	; 0x13000
 bf4:	ldr	pc, [ip, #820]!	; 0x334

00000bf8 <set_scsi_pt_data_out@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #77824	; 0x13000
 c00:	ldr	pc, [ip, #812]!	; 0x32c

00000c04 <read@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #77824	; 0x13000
 c0c:	ldr	pc, [ip, #804]!	; 0x324

00000c10 <free@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #77824	; 0x13000
 c18:	ldr	pc, [ip, #796]!	; 0x31c

00000c1c <construct_scsi_pt_obj@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #77824	; 0x13000
 c24:	ldr	pc, [ip, #788]!	; 0x314

00000c28 <sg_cmds_close_device@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #77824	; 0x13000
 c30:	ldr	pc, [ip, #780]!	; 0x30c

00000c34 <sleep@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #77824	; 0x13000
 c3c:	ldr	pc, [ip, #772]!	; 0x304

00000c40 <__stack_chk_fail@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #77824	; 0x13000
 c48:	ldr	pc, [ip, #764]!	; 0x2fc

00000c4c <pr2serr@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #77824	; 0x13000
 c54:	ldr	pc, [ip, #756]!	; 0x2f4

00000c58 <perror@plt>:
 c58:	add	ip, pc, #0, 12
 c5c:	add	ip, ip, #77824	; 0x13000
 c60:	ldr	pc, [ip, #748]!	; 0x2ec

00000c64 <__memcpy_chk@plt>:
 c64:	add	ip, pc, #0, 12
 c68:	add	ip, ip, #77824	; 0x13000
 c6c:	ldr	pc, [ip, #740]!	; 0x2e4

00000c70 <open64@plt>:
 c70:	add	ip, pc, #0, 12
 c74:	add	ip, ip, #77824	; 0x13000
 c78:	ldr	pc, [ip, #732]!	; 0x2dc

00000c7c <puts@plt>:
 c7c:	add	ip, pc, #0, 12
 c80:	add	ip, ip, #77824	; 0x13000
 c84:	ldr	pc, [ip, #724]!	; 0x2d4

00000c88 <__libc_start_main@plt>:
 c88:	add	ip, pc, #0, 12
 c8c:	add	ip, ip, #77824	; 0x13000
 c90:	ldr	pc, [ip, #716]!	; 0x2cc

00000c94 <__gmon_start__@plt>:
 c94:	add	ip, pc, #0, 12
 c98:	add	ip, ip, #77824	; 0x13000
 c9c:	ldr	pc, [ip, #708]!	; 0x2c4

00000ca0 <getopt_long@plt>:
 ca0:	add	ip, pc, #0, 12
 ca4:	add	ip, ip, #77824	; 0x13000
 ca8:	ldr	pc, [ip, #700]!	; 0x2bc

00000cac <strlen@plt>:
 cac:	add	ip, pc, #0, 12
 cb0:	add	ip, ip, #77824	; 0x13000
 cb4:	ldr	pc, [ip, #692]!	; 0x2b4

00000cb8 <sg_get_sense_progress_fld@plt>:
 cb8:	add	ip, pc, #0, 12
 cbc:	add	ip, ip, #77824	; 0x13000
 cc0:	ldr	pc, [ip, #684]!	; 0x2ac

00000cc4 <sg_if_can2stderr@plt>:
 cc4:	add	ip, pc, #0, 12
 cc8:	add	ip, ip, #77824	; 0x13000
 ccc:	ldr	pc, [ip, #676]!	; 0x2a4

00000cd0 <do_scsi_pt@plt>:
 cd0:	add	ip, pc, #0, 12
 cd4:	add	ip, ip, #77824	; 0x13000
 cd8:	ldr	pc, [ip, #668]!	; 0x29c

00000cdc <__errno_location@plt>:
 cdc:	add	ip, pc, #0, 12
 ce0:	add	ip, ip, #77824	; 0x13000
 ce4:	ldr	pc, [ip, #660]!	; 0x294

00000ce8 <destruct_scsi_pt_obj@plt>:
 ce8:	add	ip, pc, #0, 12
 cec:	add	ip, ip, #77824	; 0x13000
 cf0:	ldr	pc, [ip, #652]!	; 0x28c

00000cf4 <memset@plt>:
 cf4:	add	ip, pc, #0, 12
 cf8:	add	ip, ip, #77824	; 0x13000
 cfc:	ldr	pc, [ip, #644]!	; 0x284

00000d00 <__printf_chk@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #77824	; 0x13000
 d08:	ldr	pc, [ip, #636]!	; 0x27c

00000d0c <sg_vpd_dev_id_iter@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #77824	; 0x13000
 d14:	ldr	pc, [ip, #628]!	; 0x274

00000d18 <sg_convert_errno@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #77824	; 0x13000
 d20:	ldr	pc, [ip, #620]!	; 0x26c

00000d24 <sg_ll_request_sense@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #77824	; 0x13000
 d2c:	ldr	pc, [ip, #612]!	; 0x264

00000d30 <set_scsi_pt_sense@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #77824	; 0x13000
 d38:	ldr	pc, [ip, #604]!	; 0x25c

00000d3c <safe_strerror@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #77824	; 0x13000
 d44:	ldr	pc, [ip, #596]!	; 0x254

00000d48 <get_scsi_pt_sense_len@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #77824	; 0x13000
 d50:	ldr	pc, [ip, #588]!	; 0x24c

00000d54 <sg_cmds_process_resp@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #77824	; 0x13000
 d5c:	ldr	pc, [ip, #580]!	; 0x244

00000d60 <sg_get_category_sense_str@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #77824	; 0x13000
 d68:	ldr	pc, [ip, #572]!	; 0x23c

00000d6c <sg_get_num@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #77824	; 0x13000
 d74:	ldr	pc, [ip, #564]!	; 0x234

00000d78 <hex2stderr@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #77824	; 0x13000
 d80:	ldr	pc, [ip, #556]!	; 0x22c

00000d84 <sg_ll_inquiry@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #77824	; 0x13000
 d8c:	ldr	pc, [ip, #548]!	; 0x224

00000d90 <sg_get_pdt_str@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #77824	; 0x13000
 d98:	ldr	pc, [ip, #540]!	; 0x21c

00000d9c <sg_cmds_open_device@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #77824	; 0x13000
 da4:	ldr	pc, [ip, #532]!	; 0x214

00000da8 <__xstat64@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #77824	; 0x13000
 db0:	ldr	pc, [ip, #524]!	; 0x20c

00000db4 <sg_memalign@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #77824	; 0x13000
 dbc:	ldr	pc, [ip, #516]!	; 0x204

00000dc0 <abort@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #77824	; 0x13000
 dc8:	ldr	pc, [ip, #508]!	; 0x1fc

00000dcc <close@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #77824	; 0x13000
 dd4:	ldr	pc, [ip, #500]!	; 0x1f4

00000dd8 <__snprintf_chk@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #77824	; 0x13000
 de0:	ldr	pc, [ip, #492]!	; 0x1ec

00000de4 <sg_get_sense_info_fld@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #77824	; 0x13000
 dec:	ldr	pc, [ip, #484]!	; 0x1e4

00000df0 <set_scsi_pt_cdb@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #77824	; 0x13000
 df8:	ldr	pc, [ip, #476]!	; 0x1dc

Disassembly of section .text:

00000dfc <.text>:
     dfc:	svcmi	0x00f0e92d
     e00:	sfm	f2, 4, [sp, #-0]
     e04:	strmi	r8, [r5], -r2, lsl #22
     e08:	blgt	ff33f18c <set_scsi_pt_cdb@plt+0xff33e39c>
     e0c:			; <UNDEFINED> instruction: 0xf8df4688
     e10:	ldrmi	r7, [r1], -ip, asr #23
     e14:			; <UNDEFINED> instruction: 0xf8df44fc
     e18:	vqdmull.s32	q3, d29, d8[0]
     e1c:			; <UNDEFINED> instruction: 0xf8df5d44
     e20:	blge	32bd38 <set_scsi_pt_cdb@plt+0x32af48>
     e24:	movwls	sl, #23569	; 0x5c11
     e28:			; <UNDEFINED> instruction: 0xf85c4691
     e2c:	strtmi	r7, [r0], -r7
     e30:	bllt	fed3f1b4 <set_scsi_pt_cdb@plt+0xfed3e3c4>
     e34:	ldmdavs	pc!, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
     e38:	ldrvc	pc, [ip, #-2253]!	; 0xfffff733
     e3c:	streq	pc, [r0, -pc, asr #32]
     e40:	eorcs	r9, ip, #12, 4	; 0xc0000000
     e44:			; <UNDEFINED> instruction: 0xf7ff44fa
     e48:	svcge	0x001cef56
     e4c:	ldrbtmi	r2, [fp], #513	; 0x201
     e50:	ldrtmi	r6, [r3], -r2, lsr #2
     e54:	ldrbmi	r9, [r2], -r0, lsl #14
     e58:	strtmi	r4, [r8], -r1, asr #12
     e5c:	andls	pc, r0, r7, asr #17
     e60:	svc	0x001ef7ff
     e64:			; <UNDEFINED> instruction: 0xf0001c43
     e68:			; <UNDEFINED> instruction: 0xf1a080cd
     e6c:			; <UNDEFINED> instruction: 0xf1bc0c3f
     e70:	vrecps.f32	d0, d0, d27
     e74:	ldm	pc, {r1, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
     e78:	ldmlt	pc, {r2, r3, ip, sp, lr, pc}	; <UNPREDICTABLE>
     e7c:	orrsls	r9, r6, #156, 18	; 0x270000
     e80:	ldmlt	r8!, {r3, r4, r5, r7, ip, pc}
     e84:	ldmlt	r8!, {r0, r2, r3, r7, fp, ip, sp, pc}
     e88:	stmlt	sl, {r3, r4, r5, r7, fp, ip, sp, pc}
     e8c:	ldrvc	fp, [r8, #2183]!	; 0x887
     e90:	ldmlt	r8!, {r3, r4, r5, r7, r9, ip, sp, lr}
     e94:	ldmlt	r8!, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}
     e98:	ldmlt	r8!, {r3, r4, r5, r7, fp, ip, sp, pc}
     e9c:	bpl	176f184 <set_scsi_pt_cdb@plt+0x176e394>
     ea0:	svcls	0x00b8b857
     ea4:	ldmlt	r8!, {r0, r1, r6, fp, ip, sp, pc}
     ea8:	ldccc	8, cr11, [r8], #736	; 0x2e0
     eac:	blcs	fee2f194 <set_scsi_pt_cdb@plt+0xfee2e3a4>
     eb0:	stmdalt	r2!, {r3, r4, r5, r7, r8, sl, sp}
     eb4:	bvs	18c899c <set_scsi_pt_cdb@plt+0x18c7bac>
     eb8:	rsbvs	r3, r3, #67108864	; 0x4000000
     ebc:	movwcs	lr, #6089	; 0x17c9
     ec0:	strb	r7, [r6, r3, lsr #6]
     ec4:	andcs	r6, r1, #143360	; 0x23000
     ec8:	ldrmi	r7, [r3], #-674	; 0xfffffd5e
     ecc:	strb	r6, [r0, r3, lsr #4]
     ed0:	blcc	73f254 <set_scsi_pt_cdb@plt+0x73e464>
     ed4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     ed8:			; <UNDEFINED> instruction: 0xf7ff6818
     edc:	stmdacs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
     ee0:	ble	fed99668 <set_scsi_pt_cdb@plt+0xfed98878>
     ee4:	bleq	33f268 <set_scsi_pt_cdb@plt+0x33e478>
     ee8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     eec:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     ef0:			; <UNDEFINED> instruction: 0xf8dfe068
     ef4:			; <UNDEFINED> instruction: 0xf85b3afc
     ef8:	ldmdavs	fp, {r0, r1, ip, sp}
     efc:	str	r6, [r8, r3, lsr #5]!
     f00:	bcc	ffb3f284 <set_scsi_pt_cdb@plt+0xffb3e494>
     f04:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     f08:			; <UNDEFINED> instruction: 0xf7ff6818
     f0c:			; <UNDEFINED> instruction: 0xf64fef30
     f10:	mcrne	3, 2, r7, cr2, cr14, {7}
     f14:	addsmi	r6, sl, #96, 2
     f18:			; <UNDEFINED> instruction: 0xf8dfd99b
     f1c:	strcs	r0, [r1, #-2780]	; 0xfffff524
     f20:			; <UNDEFINED> instruction: 0xf7ff4478
     f24:	umaal	lr, sp, r4, lr
     f28:	cmnvc	r3, r1, lsl #6
     f2c:	movwcs	lr, #6033	; 0x1791
     f30:	str	r7, [lr, r3, ror #1]
     f34:	bcc	fee3f2b8 <set_scsi_pt_cdb@plt+0xfee3e4c8>
     f38:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     f3c:			; <UNDEFINED> instruction: 0xf7ff6818
     f40:	mcrne	15, 2, lr, cr3, cr6, {0}
     f44:	blcs	7993cc <set_scsi_pt_cdb@plt+0x7985dc>
     f48:			; <UNDEFINED> instruction: 0xf8dfd983
     f4c:	strcs	r0, [r1, #-2736]	; 0xfffff550
     f50:			; <UNDEFINED> instruction: 0xf7ff4478
     f54:	eors	lr, r5, ip, ror lr
     f58:	cmnvc	r3, #67108864	; 0x4000000
     f5c:	movwcs	lr, #6009	; 0x1779
     f60:	ldrb	r7, [r6, -r3, ror #5]!
     f64:	bcc	fe23f2e8 <set_scsi_pt_cdb@plt+0xfe23e4f8>
     f68:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     f6c:			; <UNDEFINED> instruction: 0xf7ff6818
     f70:	stmdacs	r3, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     f74:			; <UNDEFINED> instruction: 0xf67f61a0
     f78:			; <UNDEFINED> instruction: 0xf8dfaf6c
     f7c:	strcs	r0, [r1, #-2692]	; 0xfffff57c
     f80:			; <UNDEFINED> instruction: 0xf7ff4478
     f84:	ands	lr, sp, r4, ror #28
     f88:	rsbvc	r2, r3, #67108864	; 0x4000000
     f8c:	movwcs	lr, #5985	; 0x1761
     f90:	ldrb	r7, [lr, -r3, lsr #4]
     f94:	mvnvc	r2, r1, lsl #6
     f98:	movwcs	lr, #5979	; 0x175b
     f9c:	ldrb	r7, [r8, -r3, lsr #3]
     fa0:			; <UNDEFINED> instruction: 0x71232301
     fa4:	movwcs	lr, #5973	; 0x1755
     fa8:	ldrb	r7, [r2, -r3, lsr #1]
     fac:	rsbvc	r2, r3, r1, lsl #6
     fb0:	movwcs	lr, #5967	; 0x174f
     fb4:	strb	r7, [ip, -r3, lsr #32]
     fb8:	beq	123f33c <set_scsi_pt_cdb@plt+0x123e54c>
     fbc:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     fc0:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     fc4:	bcs	103f348 <set_scsi_pt_cdb@plt+0x103e558>
     fc8:	bcc	43f34c <set_scsi_pt_cdb@plt+0x43e55c>
     fcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     fd0:			; <UNDEFINED> instruction: 0xf8dd681a
     fd4:	subsmi	r3, sl, ip, lsr r5
     fd8:	strthi	pc, [r1], r0, asr #32
     fdc:	vmax.s8	d4, d13, d24
     fe0:	ldc	13, cr5, [sp], #272	; 0x110
     fe4:	pop	{r1, r8, r9, fp, pc}
     fe8:			; <UNDEFINED> instruction: 0x46018ff0
     fec:	beq	73f370 <set_scsi_pt_cdb@plt+0x73e580>
     ff0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     ff4:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ff8:	beq	53f37c <set_scsi_pt_cdb@plt+0x53e58c>
     ffc:			; <UNDEFINED> instruction: 0xf7ff4478
    1000:	ldrb	lr, [pc, r6, lsr #28]
    1004:	bcc	33f388 <set_scsi_pt_cdb@plt+0x33e598>
    1008:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    100c:	ldrdcs	pc, [r0], -sl
    1010:	blle	1351ac0 <set_scsi_pt_cdb@plt+0x1350cd0>
    1014:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1018:	blcs	1faac <set_scsi_pt_cdb@plt+0x1ecbc>
    101c:	bvc	ff8f5110 <set_scsi_pt_cdb@plt+0xff8f4320>
    1020:			; <UNDEFINED> instruction: 0xf1b9bba3
    1024:			; <UNDEFINED> instruction: 0xf0000f00
    1028:	stmdavc	r5!, {r0, r1, r6, r8, pc}^
    102c:	stmibvc	r3!, {r1, r5, r7, fp, ip, sp, lr}
    1030:	mullt	r8, r4, r8
    1034:	ldrmi	r4, [sp], #-1045	; 0xfffffbeb
    1038:	cfstrscs	mvf4, [r1, #-372]	; 0xfffffe8c
    103c:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    1040:	movwls	r6, #27171	; 0x6a23
    1044:	svceq	0x0000f1bb
    1048:	ldmib	r4, {r1, r2, r4, r6, ip, lr, pc}^
    104c:			; <UNDEFINED> instruction: 0xf1baa809
    1050:	cmple	sl, r0, lsl #30
    1054:	svceq	0x0000f1b8
    1058:	bicshi	pc, r9, #0
    105c:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1060:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1064:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    1068:	svclt	0x000c2800
    106c:	bleq	7d1b0 <set_scsi_pt_cdb@plt+0x7c3c0>
    1070:	bleq	3d1b4 <set_scsi_pt_cdb@plt+0x3c3c4>
    1074:	teqhi	r3, r0, asr #32	; <UNPREDICTABLE>
    1078:	blcs	1b60c <set_scsi_pt_cdb@plt+0x1a81c>
    107c:			; <UNDEFINED> instruction: 0xf8dfdc3c
    1080:	ldrcs	r0, [pc, #-2460]	; 6ec <get_scsi_pt_os_err@plt-0x4dc>
    1084:			; <UNDEFINED> instruction: 0xf7ff4478
    1088:	ldr	lr, [fp, r2, ror #27]
    108c:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1090:			; <UNDEFINED> instruction: 0xf7ff4478
    1094:	bvc	ff8fc80c <set_scsi_pt_cdb@plt+0xff8fba1c>
    1098:	sbcle	r2, r2, r0, lsl #22
    109c:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    10a0:			; <UNDEFINED> instruction: 0xf8df2500
    10a4:	ldrbtmi	r0, [r9], #-2436	; 0xfffff67c
    10a8:			; <UNDEFINED> instruction: 0xf7ff4478
    10ac:			; <UNDEFINED> instruction: 0xe789edd0
    10b0:			; <UNDEFINED> instruction: 0xf8581c53
    10b4:	adcmi	r9, fp, #34	; 0x22
    10b8:	andcc	pc, r0, sl, asr #17
    10bc:			; <UNDEFINED> instruction: 0xf8dfdaac
    10c0:	ldrbtmi	r4, [ip], #-2412	; 0xfffff694
    10c4:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    10c8:			; <UNDEFINED> instruction: 0xf7ff4620
    10cc:			; <UNDEFINED> instruction: 0xf8daedc0
    10d0:	movwcc	r3, #4096	; 0x1000
    10d4:	andcc	pc, r0, sl, asr #17
    10d8:	blle	ffcd1b8c <set_scsi_pt_cdb@plt+0xffcd0d9c>
    10dc:	ldmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    10e0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    10e4:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    10e8:			; <UNDEFINED> instruction: 0xf1b8e76c
    10ec:			; <UNDEFINED> instruction: 0xf0400f00
    10f0:			; <UNDEFINED> instruction: 0x46c3811c
    10f4:	cmnvs	r3, r4, lsl #6
    10f8:	tstcs	r0, r6, lsl #20
    10fc:			; <UNDEFINED> instruction: 0xf7ff4648
    1100:	bvs	8fca40 <set_scsi_pt_cdb@plt+0x8fbc50>
    1104:	cdp	14, 0, cr1, cr8, cr2, {0}
    1108:	vmov.i16	d18, #0	; 0x0000
    110c:			; <UNDEFINED> instruction: 0xf10d8083
    1110:	blcs	43c78 <set_scsi_pt_cdb@plt+0x42e88>
    1114:	streq	pc, [r4, -pc, asr #32]!
    1118:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    111c:			; <UNDEFINED> instruction: 0x4650463a
    1120:	svclt	0x00b89308
    1124:	cdpne	3, 5, cr2, cr14, cr1, {0}
    1128:			; <UNDEFINED> instruction: 0xf7ff9609
    112c:	movwcs	lr, #3556	; 0xde4
    1130:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1134:	cfmsub32	mvax0, mvfx9, mvfx8, mvfx3
    1138:			; <UNDEFINED> instruction: 0xae4f0a10
    113c:			; <UNDEFINED> instruction: 0x4619461a
    1140:			; <UNDEFINED> instruction: 0xf8cd9701
    1144:	strls	r8, [r0], -r8
    1148:			; <UNDEFINED> instruction: 0xf7ff9607
    114c:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    1150:	addshi	pc, r1, r0, asr #32
    1154:			; <UNDEFINED> instruction: 0x46314632
    1158:			; <UNDEFINED> instruction: 0x463b7936
    115c:			; <UNDEFINED> instruction: 0x46924650
    1160:	addsmi	r1, pc, #7616	; 0x1dc0
    1164:	ldrmi	fp, [pc], -r8, lsr #31
    1168:			; <UNDEFINED> instruction: 0xf7ff463a
    116c:	mrccs	13, 0, lr, cr14, cr12, {3}
    1170:	sbcshi	pc, r3, r0, asr #4
    1174:	mulvc	r0, sl, r8
    1178:	cmpcs	r0, pc, lsr sl
    117c:	ldreq	pc, [pc, -r7]
    1180:			; <UNDEFINED> instruction: 0xf7ff4638
    1184:			; <UNDEFINED> instruction: 0xf8dfee06
    1188:	blge	14c7440 <set_scsi_pt_cdb@plt+0x14c6650>
    118c:	ldrbtmi	sl, [r9], #-2647	; 0xfffff5a9
    1190:	bge	1465998 <set_scsi_pt_cdb@plt+0x1464ba8>
    1194:	streq	lr, [r1, -sp, asr #19]
    1198:			; <UNDEFINED> instruction: 0xf7ff4640
    119c:	blls	23c86c <set_scsi_pt_cdb@plt+0x23ba7c>
    11a0:			; <UNDEFINED> instruction: 0xf0402b00
    11a4:	blls	1e1bfc <set_scsi_pt_cdb@plt+0x1e0e0c>
    11a8:			; <UNDEFINED> instruction: 0x07d9795b
    11ac:	addhi	pc, sl, #0, 2
    11b0:	movwcs	r9, #2313	; 0x909
    11b4:	eorcs	r2, r4, r1, lsl #4
    11b8:	tstls	r3, r2, lsl #4
    11bc:	andls	r9, r1, r7, lsl #18
    11c0:	beq	43ca28 <set_scsi_pt_cdb@plt+0x43bc38>
    11c4:	ldrmi	r9, [r9], -r0, lsl #2
    11c8:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    11cc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    11d0:	adcshi	pc, r2, r0, asr #32
    11d4:	ldmdavc	fp, {r0, r1, r2, r8, r9, fp, ip, pc}^
    11d8:			; <UNDEFINED> instruction: 0xf0402b00
    11dc:	blls	1e1cb8 <set_scsi_pt_cdb@plt+0x1e0ec8>
    11e0:	bvc	fe83e61c <set_scsi_pt_cdb@plt+0xfe83d82c>
    11e4:	ldmdahi	r9, {r2, r7, r9, sl, lr}^
    11e8:	ldrbmi	r4, [r0], -r3, lsl #12
    11ec:	addlt	fp, r9, #299008	; 0x49000
    11f0:	svclt	0x00a82920
    11f4:	and	r2, r3, r0, lsr #2
    11f8:			; <UNDEFINED> instruction: 0xf0002a83
    11fc:	movwcc	r8, #4832	; 0x12e0
    1200:			; <UNDEFINED> instruction: 0xf0004299
    1204:			; <UNDEFINED> instruction: 0xf810826d
    1208:	bcs	fe00be14 <set_scsi_pt_cdb@plt+0xfe00b024>
    120c:			; <UNDEFINED> instruction: 0xf10cd1f4
    1210:	ldrb	r0, [r4, r1, lsl #24]!
    1214:	blcs	11b70 <set_scsi_pt_cdb@plt+0x10d80>
    1218:			; <UNDEFINED> instruction: 0x4628d156
    121c:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1220:	blls	152a3c <set_scsi_pt_cdb@plt+0x151c4c>
    1224:	tstlt	r8, r8, lsl r8
    1228:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    122c:	tstlt	fp, r3, lsr #20
    1230:	svclt	0x00b82d00
    1234:	strb	r2, [r5], r3, ror #10
    1238:	ubfxeq	pc, pc, #17, #29
    123c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1240:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1244:	mvnsle	r2, r0, lsl #16
    1248:	ubfxeq	pc, pc, #17, #17
    124c:			; <UNDEFINED> instruction: 0xf7ff4478
    1250:			; <UNDEFINED> instruction: 0xe7edecfe
    1254:	ubfxeq	pc, pc, #17, #9
    1258:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    125c:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1260:	stmdbvs	r1!, {r4, r5, r7, r9, sl, sp, lr, pc}^
    1264:			; <UNDEFINED> instruction: 0x07dcf8df
    1268:	ldrbtmi	r3, [r8], #-260	; 0xfffffefc
    126c:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1270:			; <UNDEFINED> instruction: 0xf7ff200c
    1274:			; <UNDEFINED> instruction: 0x4605ed52
    1278:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    127c:			; <UNDEFINED> instruction: 0xf7ffb108
    1280:	cdp	12, 1, cr14, cr8, cr8, {6}
    1284:			; <UNDEFINED> instruction: 0xf7ff0a10
    1288:	stmdacs	r0, {r4, r6, r7, sl, fp, sp, lr, pc}
    128c:	submi	sp, r6, #843776	; 0xce000
    1290:			; <UNDEFINED> instruction: 0xf7ff4630
    1294:			; <UNDEFINED> instruction: 0x4601ed54
    1298:	sbfxeq	pc, pc, #17, #13
    129c:			; <UNDEFINED> instruction: 0xf7ff4478
    12a0:	stccs	12, cr14, [r0, #-856]	; 0xfffffca8
    12a4:	ldrtmi	sp, [r0], -r2, asr #3
    12a8:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    12ac:	ldr	r4, [sp, r5, lsl #12]!
    12b0:			; <UNDEFINED> instruction: 0x0798f8df
    12b4:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    12b8:	stcl	7, cr15, [r8], {255}	; 0xff
    12bc:			; <UNDEFINED> instruction: 0x0790f8df
    12c0:			; <UNDEFINED> instruction: 0xf7ff4478
    12c4:	ldrbt	lr, [sp], -r4, asr #25
    12c8:			; <UNDEFINED> instruction: 0xf7ff4628
    12cc:			; <UNDEFINED> instruction: 0x4649ed38
    12d0:			; <UNDEFINED> instruction: 0xf8df4602
    12d4:	ldrbtmi	r0, [r8], #-1920	; 0xfffff880
    12d8:	ldc	7, cr15, [r8], #1020	; 0x3fc
    12dc:			; <UNDEFINED> instruction: 0x4651e79d
    12e0:	ldrtmi	r2, [r8], -r8, ror #4
    12e4:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    12e8:			; <UNDEFINED> instruction: 0x4641463a
    12ec:			; <UNDEFINED> instruction: 0xf7ff2003
    12f0:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    12f4:	adcshi	pc, r2, #192, 4
    12f8:	blcs	1b88c <set_scsi_pt_cdb@plt+0x1aa9c>
    12fc:	mrcge	7, 7, APSR_nzcv, cr12, cr15, {1}
    1300:			; <UNDEFINED> instruction: 0xf5b36b3b
    1304:	cmnvs	r3, r0, lsl #31
    1308:	mrcge	6, 5, APSR_nzcv, cr6, cr15, {7}
    130c:			; <UNDEFINED> instruction: 0x0748f8df
    1310:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    1314:	ldc	7, cr15, [sl], {255}	; 0xff
    1318:			; <UNDEFINED> instruction: 0xf8dfe654
    131c:	ldrtmi	r0, [r9], -r0, asr #14
    1320:	ldrbtmi	r2, [r8], #-1379	; 0xfffffa9d
    1324:	ldc	7, cr15, [r2], {255}	; 0xff
    1328:			; <UNDEFINED> instruction: 0xf8dfe7a6
    132c:	ldrcs	r0, [pc, #-1844]	; c00 <set_scsi_pt_data_out@plt+0x8>
    1330:			; <UNDEFINED> instruction: 0xf7ff4478
    1334:	strb	lr, [r5], -ip, lsl #25
    1338:	blcs	27f60 <set_scsi_pt_cdb@plt+0x27170>
    133c:	rsbhi	pc, lr, #64	; 0x40
    1340:	svccs	0x00007a27
    1344:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    1348:	bvc	18d2e30 <set_scsi_pt_cdb@plt+0x18d2040>
    134c:	stmibvc	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    1350:			; <UNDEFINED> instruction: 0xf0002b00
    1354:	stmdbvc	r3!, {r6, r8, pc}^
    1358:			; <UNDEFINED> instruction: 0xf0402b00
    135c:	blvc	8a167c <set_scsi_pt_cdb@plt+0x8a088c>
    1360:	bcs	ffc3dc9c <set_scsi_pt_cdb@plt+0xffc3ceac>
    1364:	svclt	0x000a2a00
    1368:			; <UNDEFINED> instruction: 0x46512114
    136c:	stmibvs	r6!, {r0, r8, r9, sp}^
    1370:	bvc	3fe7ac <set_scsi_pt_cdb@plt+0x3fd9bc>
    1374:	andcs	r7, r0, #32, 20	; 0x20000
    1378:	stmib	sl, {r1, r2, r3, r7, r9, lr}^
    137c:			; <UNDEFINED> instruction: 0xf8aa2200
    1380:			; <UNDEFINED> instruction: 0xf04f2008
    1384:	svclt	0x00b80248
    1388:			; <UNDEFINED> instruction: 0xf88a460e
    138c:	stmdacs	r0, {sp}
    1390:	adchi	pc, r4, r0
    1394:			; <UNDEFINED> instruction: 0xf88a2201
    1398:			; <UNDEFINED> instruction: 0xb12b2001
    139c:	mulcc	r1, sl, r8
    13a0:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
    13a4:	andcc	pc, r1, sl, lsl #17
    13a8:			; <UNDEFINED> instruction: 0xb12b7b63
    13ac:	mulcc	r1, sl, r8
    13b0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    13b4:	andcc	pc, r1, sl, lsl #17
    13b8:			; <UNDEFINED> instruction: 0xb12b7823
    13bc:	mulcc	r1, sl, r8
    13c0:	nopeq	{67}	; 0x43
    13c4:	andcc	pc, r1, sl, lsl #17
    13c8:	blt	1e9bc5c <set_scsi_pt_cdb@plt+0x1e9ae6c>
    13cc:	andcs	pc, r7, sl, lsr #17
    13d0:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    13d4:	stmdbvc	r5!, {r1, r2, r3, r7, pc}
    13d8:			; <UNDEFINED> instruction: 0xf0402d00
    13dc:			; <UNDEFINED> instruction: 0xf7ff80ee
    13e0:	pkhbtmi	lr, r1, lr, lsl #24
    13e4:			; <UNDEFINED> instruction: 0xf0002800
    13e8:			; <UNDEFINED> instruction: 0xf50d8413
    13ec:	andcs	r7, sl, #80896	; 0x13c00
    13f0:	blge	352d3c <set_scsi_pt_cdb@plt+0x351f4c>
    13f4:			; <UNDEFINED> instruction: 0xf7ff9308
    13f8:			; <UNDEFINED> instruction: 0x4659ecfc
    13fc:	strbmi	r2, [r8], -r0, asr #4
    1400:	ldc	7, cr15, [r6], {255}	; 0xff
    1404:			; <UNDEFINED> instruction: 0x4641463a
    1408:			; <UNDEFINED> instruction: 0xf7ff4648
    140c:	vmov.s16	lr, d24[1]
    1410:	bvs	8c7c58 <set_scsi_pt_cdb@plt+0x8c6e68>
    1414:			; <UNDEFINED> instruction: 0x46484632
    1418:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    141c:	bvs	9e7844 <set_scsi_pt_cdb@plt+0x9e6a54>
    1420:			; <UNDEFINED> instruction: 0xf8cd462b
    1424:	mrsls	fp, (UNDEF: 3)
    1428:	tstls	r1, r1, lsl #2
    142c:			; <UNDEFINED> instruction: 0x1634f8df
    1430:	ldrbtmi	r9, [r9], #-1794	; 0xfffff8fe
    1434:	strbmi	r4, [r8], -r2, lsl #12
    1438:	stc	7, cr15, [ip], {255}	; 0xff
    143c:			; <UNDEFINED> instruction: 0xf0001c43
    1440:	andcc	r8, r2, ip, ror r1
    1444:	msrhi	CPSR_x, r0
    1448:			; <UNDEFINED> instruction: 0xf7ff4648
    144c:	stmdbvc	r3!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}^
    1450:	cmple	ip, r0, lsl #22
    1454:	svccs	0x00007b27
    1458:			; <UNDEFINED> instruction: 0xf8dfd149
    145c:	ldrtmi	r9, [r8], ip, lsl #12
    1460:			; <UNDEFINED> instruction: 0x6608f8df
    1464:	ldrbtmi	r4, [lr], #-1273	; 0xfffffb07
    1468:			; <UNDEFINED> instruction: 0xf7ff203c
    146c:	rscscs	lr, ip, #228, 22	; 0x39000
    1470:	ldrbmi	r2, [r0], -r0, lsl #2
    1474:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    1478:	andcs	r9, r1, #6144	; 0x1800
    147c:	beq	43cce4 <set_scsi_pt_cdb@plt+0x43bef4>
    1480:	ldrbmi	r9, [r2], -r0, lsl #4
    1484:	mvnscs	r9, #67108864	; 0x4000000
    1488:			; <UNDEFINED> instruction: 0xf7ff78e1
    148c:	strmi	lr, [r5], -ip, asr #24
    1490:			; <UNDEFINED> instruction: 0xf0002800
    1494:	stmdacs	r9, {r0, r2, r4, r5, r6, r8, pc}
    1498:	rsbhi	pc, r6, #0
    149c:			; <UNDEFINED> instruction: 0xf0402805
    14a0:			; <UNDEFINED> instruction: 0xf8df8273
    14a4:	ldrbtmi	r0, [r8], #-1484	; 0xfffffa34
    14a8:	bl	ff43f4ac <set_scsi_pt_cdb@plt+0xff43e6bc>
    14ac:	blcs	1f840 <set_scsi_pt_cdb@plt+0x1ea50>
    14b0:	mcrge	4, 7, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    14b4:	ldreq	pc, [ip, #2271]!	; 0x8df
    14b8:	ldrbtmi	r4, [r8], #-1583	; 0xfffff9d1
    14bc:	bl	ff1bf4c0 <set_scsi_pt_cdb@plt+0xff1be6d0>
    14c0:	rscvc	r2, r3, r0, lsl #6
    14c4:			; <UNDEFINED> instruction: 0xf1087923
    14c8:	blcs	34d4 <set_scsi_pt_cdb@plt+0x26e4>
    14cc:			; <UNDEFINED> instruction: 0xf8dfd0cc
    14d0:	ldrtmi	r0, [sp], -r8, lsr #11
    14d4:			; <UNDEFINED> instruction: 0xf7ff4478
    14d8:			; <UNDEFINED> instruction: 0xe6cdebba
    14dc:	bcs	1f66c <set_scsi_pt_cdb@plt+0x1e87c>
    14e0:	andcs	sp, r2, #113	; 0x71
    14e4:	andcs	pc, r1, sl, lsl #17
    14e8:	tstcs	r4, r7, asr r7
    14ec:	strcs	lr, [r0, #-1855]	; 0xfffff8c1
    14f0:			; <UNDEFINED> instruction: 0xf8dfe6c2
    14f4:	ldrbmi	r0, [r5], -r8, lsl #11
    14f8:	strls	pc, [r4, #2271]	; 0x8df
    14fc:	bleq	3d640 <set_scsi_pt_cdb@plt+0x3c850>
    1500:			; <UNDEFINED> instruction: 0xf7ff4478
    1504:	ldrbtmi	lr, [r9], #2980	; 0xba4
    1508:	blne	7f564 <set_scsi_pt_cdb@plt+0x7e774>
    150c:	bleq	7d940 <set_scsi_pt_cdb@plt+0x7cb50>
    1510:			; <UNDEFINED> instruction: 0xf7ff4648
    1514:			; <UNDEFINED> instruction: 0xf1bbeb9c
    1518:	mvnsle	r0, sl, lsl #30
    151c:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1520:			; <UNDEFINED> instruction: 0xf7ff4478
    1524:	bvs	8fc37c <set_scsi_pt_cdb@plt+0x8fb58c>
    1528:			; <UNDEFINED> instruction: 0xf77f2b02
    152c:	svccs	0x0000af54
    1530:			; <UNDEFINED> instruction: 0xf8dfdd0a
    1534:	ldrbtmi	r0, [r8], #-1364	; 0xfffffaac
    1538:	bl	fe23f53c <set_scsi_pt_cdb@plt+0xfe23e74c>
    153c:	rscscc	pc, pc, #79	; 0x4f
    1540:			; <UNDEFINED> instruction: 0x46404639
    1544:	ldc	7, cr15, [r8], {255}	; 0xff
    1548:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    154c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    1550:	bl	1f3f554 <set_scsi_pt_cdb@plt+0x1f3e764>
    1554:	stmdbvs	r7!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    1558:	bls	14a160 <set_scsi_pt_cdb@plt+0x149370>
    155c:	smladcc	r4, r9, r6, r4
    1560:			; <UNDEFINED> instruction: 0xf7ff4638
    1564:	strmi	lr, [r0], r8, lsr #24
    1568:			; <UNDEFINED> instruction: 0xf43f2800
    156c:	bvs	18ecf5c <set_scsi_pt_cdb@plt+0x18ec16c>
    1570:	rsble	r2, r9, r0, lsl #22
    1574:	stmdbvs	r2!, {r1, r8, r9, fp, sp}^
    1578:	andeq	pc, r4, r0, lsl #2
    157c:	mvnscs	fp, ip, lsl #30
    1580:			; <UNDEFINED> instruction: 0xf7ff2100
    1584:	stmdbvs	r3!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1588:	tsteq	pc, #3	; <UNPREDICTABLE>
    158c:	andcc	pc, r0, r8, lsl #17
    1590:			; <UNDEFINED> instruction: 0xb12a69a2
    1594:			; <UNDEFINED> instruction: 0xf0020152
    1598:	tstmi	r3, #96, 4
    159c:	andcc	pc, r0, r8, lsl #17
    15a0:			; <UNDEFINED> instruction: 0xb12b79e3
    15a4:	mulcc	r0, r8, r8
    15a8:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
    15ac:	andcc	pc, r0, r8, lsl #17
    15b0:	blt	16dbb44 <set_scsi_pt_cdb@plt+0x16dad54>
    15b4:	andcc	pc, r2, r8, lsr #17
    15b8:			; <UNDEFINED> instruction: 0xf8dfe6c7
    15bc:	ldrbtmi	r0, [r8], #-1236	; 0xfffffb2c
    15c0:	bl	113f5c4 <set_scsi_pt_cdb@plt+0x113e7d4>
    15c4:	stmiavc	r2!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}
    15c8:			; <UNDEFINED> instruction: 0xf0002a00
    15cc:	andcs	r8, r3, #175	; 0xaf
    15d0:	andcs	pc, r1, sl, lsl #17
    15d4:			; <UNDEFINED> instruction: 0xf8dfe6e1
    15d8:			; <UNDEFINED> instruction: 0xf8dfb4bc
    15dc:			; <UNDEFINED> instruction: 0xf8dfa4bc
    15e0:	ldrbtmi	r0, [fp], #1212	; 0x4bc
    15e4:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
    15e8:	bl	123f5ec <set_scsi_pt_cdb@plt+0x123e7fc>
    15ec:			; <UNDEFINED> instruction: 0x464a4659
    15f0:			; <UNDEFINED> instruction: 0xf8cd2001
    15f4:			; <UNDEFINED> instruction: 0xf7ffb020
    15f8:	ldrbmi	lr, [r0], -r4, lsl #23
    15fc:	bl	fbf600 <set_scsi_pt_cdb@plt+0xfbe810>
    1600:			; <UNDEFINED> instruction: 0xf7ff2005
    1604:			; <UNDEFINED> instruction: 0xf8dfeb18
    1608:	ldrbtmi	r0, [r8], #-1176	; 0xfffffb68
    160c:	bl	dbf610 <set_scsi_pt_cdb@plt+0xdbe820>
    1610:	strbmi	r9, [sl], -r8, lsl #18
    1614:			; <UNDEFINED> instruction: 0xf7ff2001
    1618:			; <UNDEFINED> instruction: 0x4650eb74
    161c:	bl	bbf620 <set_scsi_pt_cdb@plt+0xbbe830>
    1620:			; <UNDEFINED> instruction: 0xf7ff2005
    1624:			; <UNDEFINED> instruction: 0xf8dfeb08
    1628:	ldrbtmi	r0, [r8], #-1148	; 0xfffffb84
    162c:	bl	9bf630 <set_scsi_pt_cdb@plt+0x9be840>
    1630:	strbmi	r9, [sl], -r8, lsl #18
    1634:			; <UNDEFINED> instruction: 0xf7ff2001
    1638:	ldrbmi	lr, [r0], -r4, ror #22
    163c:	bl	7bf640 <set_scsi_pt_cdb@plt+0x7be850>
    1640:			; <UNDEFINED> instruction: 0xf7ff2005
    1644:			; <UNDEFINED> instruction: 0xe686eaf8
    1648:	svceq	0x0000f1bb
    164c:	rschi	pc, ip, r0
    1650:			; <UNDEFINED> instruction: 0xf7ff4618
    1654:	stmdacs	r0, {r6, r7, r9, fp, sp, lr, pc}
    1658:	tsthi	r3, r0, asr #5	; <UNPREDICTABLE>
    165c:			; <UNDEFINED> instruction: 0xf1086962
    1660:	andcs	r0, r0, r4, lsl #2
    1664:	b	ff3bf668 <set_scsi_pt_cdb@plt+0xff3be878>
    1668:	vmull.p8	<illegal reg q8.5>, d0, d3
    166c:	stmdbvs	r1!, {r0, r5, r7, r8, pc}^
    1670:	ble	fe2120a4 <set_scsi_pt_cdb@plt+0xfe2112b4>
    1674:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1678:	ldrbtmi	r6, [r8], #-2722	; 0xfffff55e
    167c:	b	ff9bf680 <set_scsi_pt_cdb@plt+0xff9be890>
    1680:	strteq	pc, [r8], #-2271	; 0xfffff721
    1684:			; <UNDEFINED> instruction: 0xf7ff4478
    1688:	ldrb	lr, [ip, -r2, ror #21]!
    168c:	ldmdavs	sp, {r3, r8, r9, fp, ip, pc}
    1690:	rsble	r2, r2, r3, lsl #26
    1694:	tsteq	r4, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    1698:			; <UNDEFINED> instruction: 0xf67f2b01
    169c:			; <UNDEFINED> instruction: 0x4648aed5
    16a0:	bl	8bf6a4 <set_scsi_pt_cdb@plt+0x8be8b4>
    16a4:			; <UNDEFINED> instruction: 0xf43f2d00
    16a8:	ldmib	sp, {r1, r4, r6, r7, r9, sl, fp, sp, pc}^
    16ac:	cmpcs	r0, r6, lsl #12
    16b0:	ldrtmi	r4, [r2], -r8, lsr #12
    16b4:	bl	153f6b8 <set_scsi_pt_cdb@plt+0x153e8c8>
    16b8:			; <UNDEFINED> instruction: 0x463148fd
    16bc:			; <UNDEFINED> instruction: 0xf7ff4478
    16c0:	ldrb	lr, [r9, #2758]	; 0xac6
    16c4:	ldrbtmi	r4, [r8], #-2299	; 0xfffff705
    16c8:	b	ff63f6cc <set_scsi_pt_cdb@plt+0xff63e8dc>
    16cc:	blls	1fac94 <set_scsi_pt_cdb@plt+0x1f9ea4>
    16d0:	ldmibmi	r9!, {r6, r9, sl, lr}^
    16d4:	ldrbtmi	r7, [r9], #-2394	; 0xfffff6a6
    16d8:			; <UNDEFINED> instruction: 0xf7ff4002
    16dc:	strb	lr, [r2, #-2834]!	; 0xfffff4ee
    16e0:	svceq	0x0000f1bc
    16e4:	mcrge	4, 1, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    16e8:	andcs	r9, r1, #9216	; 0x2400
    16ec:	orrvc	pc, r0, pc, asr #8
    16f0:	tstls	r1, r2, lsl #4
    16f4:	movwls	r2, #12544	; 0x3100
    16f8:	vnmls.f64	d9, d8, d7
    16fc:	movwls	r0, #2576	; 0xa10
    1700:			; <UNDEFINED> instruction: 0xf7ff2380
    1704:	andcs	lr, r1, #64, 22	; 0x10000
    1708:	stmdacs	r0, {r0, r9, sl, lr}
    170c:	rschi	pc, r1, r0, asr #32
    1710:	ldmdavc	fp, {r0, r1, r2, r8, r9, fp, ip, pc}^
    1714:			; <UNDEFINED> instruction: 0xf0002b80
    1718:	blls	222128 <set_scsi_pt_cdb@plt+0x221338>
    171c:			; <UNDEFINED> instruction: 0xf43f2b00
    1720:	stmiami	r6!, {r0, r1, r2, r3, r9, sl, fp, sp, pc}^
    1724:			; <UNDEFINED> instruction: 0xf7ff4478
    1728:			; <UNDEFINED> instruction: 0xe609ea92
    172c:	bcs	1fdbc <set_scsi_pt_cdb@plt+0x1efcc>
    1730:	andscs	sp, pc, #187	; 0xbb
    1734:	andcs	pc, r1, sl, lsl #17
    1738:	strbmi	lr, [r8], -pc, lsr #12
    173c:	b	113f740 <set_scsi_pt_cdb@plt+0x113e950>
    1740:	b	ffabf744 <set_scsi_pt_cdb@plt+0xffabe954>
    1744:	str	r4, [sl, r5, lsl #12]!
    1748:	blcs	28370 <set_scsi_pt_cdb@plt+0x27580>
    174c:	cfldrdge	mvd15, [r8, #252]!	; 0xfc
    1750:	ldrbtmi	r4, [r8], #-2267	; 0xfffff725
    1754:	b	1ebf758 <set_scsi_pt_cdb@plt+0x1ebe968>
    1758:			; <UNDEFINED> instruction: 0x4648e5f2
    175c:	movwcs	r2, #512	; 0x200
    1760:	movwcs	lr, #59853	; 0xe9cd
    1764:	b	ffc3f768 <set_scsi_pt_cdb@plt+0xffc3e978>
    1768:	strtmi	sl, [sl], -lr, lsl #26
    176c:	ldrbmi	r4, [r8], -r1, lsl #12
    1770:	bl	e3f774 <set_scsi_pt_cdb@plt+0xe3e984>
    1774:			; <UNDEFINED> instruction: 0xf0402800
    1778:	blls	2219a4 <set_scsi_pt_cdb@plt+0x220bb4>
    177c:	usada8	lr, sp, r8, r6
    1780:			; <UNDEFINED> instruction: 0xf89a9b06
    1784:	blcs	857a8 <set_scsi_pt_cdb@plt+0x849b8>
    1788:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
    178c:	addhi	pc, r9, r0, lsl #6
    1790:	bleq	e3dbcc <set_scsi_pt_cdb@plt+0xe3cddc>
    1794:			; <UNDEFINED> instruction: 0xf04f4650
    1798:	movwls	r3, #58367	; 0xe3ff
    179c:			; <UNDEFINED> instruction: 0xf7ff465a
    17a0:			; <UNDEFINED> instruction: 0xf8dbea8c
    17a4:	blcs	d7ac <set_scsi_pt_cdb@plt+0xc9bc>
    17a8:	rschi	pc, r3, r0, asr #5
    17ac:	strbmi	r2, [r9], -r4, ror #4
    17b0:	vqdmulh.s<illegal width 8>	d15, d3, d2
    17b4:	ldrne	r2, [r2], #-1
    17b8:	b	fe8bf7bc <set_scsi_pt_cdb@plt+0xfe8be9cc>
    17bc:			; <UNDEFINED> instruction: 0xf1bce682
    17c0:			; <UNDEFINED> instruction: 0xf0400f00
    17c4:	blls	2619dc <set_scsi_pt_cdb@plt+0x260bec>
    17c8:	orrvc	pc, r0, pc, asr #8
    17cc:	bhi	fe1fcf50 <set_scsi_pt_cdb@plt+0xfe1fc160>
    17d0:	tstcs	r0, r1, lsl #2
    17d4:	blls	1e63e8 <set_scsi_pt_cdb@plt+0x1e55f8>
    17d8:	bcs	fe43d040 <set_scsi_pt_cdb@plt+0xfe43c250>
    17dc:	beq	43d044 <set_scsi_pt_cdb@plt+0x43c254>
    17e0:	orrcs	r9, r3, #0, 6
    17e4:	bhi	bcf20 <set_scsi_pt_cdb@plt+0xbc130>
    17e8:	b	ff33f7ec <set_scsi_pt_cdb@plt+0xff33e9fc>
    17ec:	stmdacs	r0, {r0, r3, ip, pc}
    17f0:	blls	1f5d84 <set_scsi_pt_cdb@plt+0x1f4f94>
    17f4:	blcs	fe0df968 <set_scsi_pt_cdb@plt+0xfe0deb78>
    17f8:	orrhi	pc, r8, r0
    17fc:	blcs	28424 <set_scsi_pt_cdb@plt+0x27634>
    1800:	cfldrsge	mvf15, [lr, #252]	; 0xfc
    1804:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
    1808:	b	83f80c <set_scsi_pt_cdb@plt+0x83ea1c>
    180c:	stmiami	lr!, {r3, r4, r7, r8, sl, sp, lr, pc}
    1810:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1814:	b	6bf818 <set_scsi_pt_cdb@plt+0x6bea28>
    1818:	bllt	ff53f81c <set_scsi_pt_cdb@plt+0xff53ea2c>
    181c:	stmiami	fp!, {r0, r9, sl, lr}
    1820:			; <UNDEFINED> instruction: 0xf7ff4478
    1824:	str	lr, [fp, #2580]	; 0xa14
    1828:	ldrbmi	r6, [r9], -r0, lsr #21
    182c:	b	83f830 <set_scsi_pt_cdb@plt+0x83ea40>
    1830:	beq	3def8 <set_scsi_pt_cdb@plt+0x3d108>
    1834:			; <UNDEFINED> instruction: 0xf7ffdb56
    1838:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    183c:	stmdbvs	r2!, {r1, r3, r5, r6, r8, r9, fp, ip, lr, pc}^
    1840:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    1844:			; <UNDEFINED> instruction: 0xf7ff4650
    1848:			; <UNDEFINED> instruction: 0x1e03e9de
    184c:	stmdbvs	r1!, {r0, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    1850:	sfmle	f4, 2, [r4], #-612	; 0xfffffd9c
    1854:			; <UNDEFINED> instruction: 0xf7ff4650
    1858:			; <UNDEFINED> instruction: 0xe694eaba
    185c:	b	fbf860 <set_scsi_pt_cdb@plt+0xfbea70>
    1860:	smlatbls	r6, r1, sl, r6
    1864:	strtmi	r6, [r8], -r5, lsl #16
    1868:	b	1a3f86c <set_scsi_pt_cdb@plt+0x1a3ea7c>
    186c:	strmi	r9, [r2], -r6, lsl #18
    1870:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
    1874:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1878:			; <UNDEFINED> instruction: 0xf7ff4628
    187c:	strmi	lr, [r5], -lr, asr #20
    1880:	ldmmi	r4, {r0, r1, r2, r3, r6, r7, sl, sp, lr, pc}
    1884:			; <UNDEFINED> instruction: 0xf7ff4478
    1888:	strbt	lr, [r7], r8, ror #19
    188c:			; <UNDEFINED> instruction: 0x6700e9d5
    1890:			; <UNDEFINED> instruction: 0x46324891
    1894:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    1898:	ldrbtmi	r6, [r8], #-1792	; 0xfffff900
    189c:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18a0:	ldrtmi	lr, [r0], -fp, ror #14
    18a4:			; <UNDEFINED> instruction: 0xf7ff9108
    18a8:	stmdbls	r8, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    18ac:	rscscc	pc, pc, #79	; 0x4f
    18b0:			; <UNDEFINED> instruction: 0xf7ff4650
    18b4:	stmdbls	r8, {r1, r5, r6, r9, fp, sp, lr, pc}
    18b8:	blls	23b668 <set_scsi_pt_cdb@plt+0x23a878>
    18bc:			; <UNDEFINED> instruction: 0xf43f2b00
    18c0:			; <UNDEFINED> instruction: 0x4601ad3f
    18c4:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    18c8:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18cc:	smladxcs	r1, r8, r5, lr
    18d0:	blls	23b500 <set_scsi_pt_cdb@plt+0x23a710>
    18d4:			; <UNDEFINED> instruction: 0xf43f2b00
    18d8:	stmmi	r1, {r0, r1, r4, r5, r8, sl, fp, sp, pc}
    18dc:			; <UNDEFINED> instruction: 0xf7ff4478
    18e0:	str	lr, [sp, #-2486]!	; 0xfffff64a
    18e4:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18e8:	vstrge	s13, [pc, #644]	; 1b74 <set_scsi_pt_cdb@plt+0xd84>
    18ec:	vst1.16	{d20-d21}, [pc :256]!
    18f0:	ldrbtmi	r7, [sl], #-896	; 0xfffffc80
    18f4:	strtmi	r6, [r8], -r7, lsl #16
    18f8:	ldrmi	r9, [r9], -r1, lsl #2
    18fc:	andcs	r9, r1, #0, 4
    1900:	b	1abf904 <set_scsi_pt_cdb@plt+0x1abeb14>
    1904:			; <UNDEFINED> instruction: 0xf7ff4628
    1908:	ldrtmi	lr, [r8], -r8, lsr #19
    190c:	b	13f910 <set_scsi_pt_cdb@plt+0x13eb20>
    1910:	ldrt	r4, [r1], #1541	; 0x605
    1914:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    1918:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    191c:	ldmdami	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    1920:	ldrbtmi	r6, [r8], #-2722	; 0xfffff55e
    1924:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1928:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    192c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1930:			; <UNDEFINED> instruction: 0xf7ffe790
    1934:	bvs	fe87c08c <set_scsi_pt_cdb@plt+0xfe87b29c>
    1938:	bmi	1bad07c <set_scsi_pt_cdb@plt+0x1bac28c>
    193c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1940:	stmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
    1944:	tstls	r1, r8, lsr #12
    1948:	andls	r4, r0, #26214400	; 0x1900000
    194c:			; <UNDEFINED> instruction: 0xf7ff2201
    1950:	strtmi	lr, [r8], -r4, asr #20
    1954:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1958:			; <UNDEFINED> instruction: 0xf7ff4650
    195c:			; <UNDEFINED> instruction: 0x4638ea38
    1960:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1964:	str	r4, [r7], #1541	; 0x605
    1968:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    196c:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1970:	blls	1bab80 <set_scsi_pt_cdb@plt+0x1b9d90>
    1974:			; <UNDEFINED> instruction: 0xf77f2b01
    1978:	stmdami	r0!, {r1, r3, r4, r5, r7, r8, sl, fp, sp, pc}^
    197c:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    1980:			; <UNDEFINED> instruction: 0xf7ff4478
    1984:	ldrbt	lr, [r7], #-2404	; 0xfffff69c
    1988:	cmpcs	r0, r6, lsl #30
    198c:	ldrtmi	r9, [fp], -r7, lsl #28
    1990:			; <UNDEFINED> instruction: 0xf7ff4632
    1994:	ldmdami	sl, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}^
    1998:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    199c:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19a0:			; <UNDEFINED> instruction: 0xf47f2f00
    19a4:	ldmdami	r7, {r0, r3, r5, r6, sl, fp, sp, pc}^
    19a8:			; <UNDEFINED> instruction: 0xf7ff4478
    19ac:	strbt	lr, [r3], #-2384	; 0xfffff6b0
    19b0:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b4:	vstrge	s13, [pc, #644]	; 1c40 <set_scsi_pt_cdb@plt+0xe50>
    19b8:	vst1.16	{d20-d21}, [pc :64], r3
    19bc:	ldrbtmi	r7, [sl], #-896	; 0xfffffc80
    19c0:	strtmi	r6, [r8], -r7, lsl #16
    19c4:	ldrmi	r9, [r9], -r1, lsl #2
    19c8:	andcs	r9, r1, #0, 4
    19cc:	b	13f9d0 <set_scsi_pt_cdb@plt+0x13ebe0>
    19d0:			; <UNDEFINED> instruction: 0xf7ff4628
    19d4:	strb	lr, [r2, r2, asr #18]
    19d8:	strdeq	r3, [r1], -r8
    19dc:	ldrdeq	r0, [r0], -r4
    19e0:	ldrdeq	r3, [r1], -r0
    19e4:	andeq	r1, r0, r8, ror r0
    19e8:	strheq	r3, [r1], -lr
    19ec:	andeq	r0, r0, r1
    19f0:	andeq	r0, r0, ip, ror #1
    19f4:	andeq	r1, r0, r6, ror #17
    19f8:	andeq	r1, r0, r4, lsl #17
    19fc:	andeq	r0, r0, r8, lsl #31
    1a00:	andeq	r1, r0, r4, lsl #17
    1a04:	andeq	r0, r0, r6, asr #30
    1a08:	andeq	r2, r1, r0, asr #30
    1a0c:	andeq	r1, r0, lr, lsr r8
    1a10:	andeq	r0, r0, r8, lsl #30
    1a14:	ldrdeq	r0, [r0], -r8
    1a18:	andeq	r1, r0, sl, asr #18
    1a1c:	muleq	r0, r8, r9
    1a20:	andeq	r1, r0, r4, ror #15
    1a24:	andeq	r1, r0, r2, lsl #16
    1a28:	andeq	r1, r0, r0, lsl r8
    1a2c:	muleq	r0, r2, r7
    1a30:	andeq	r0, r0, r2, lsr #28
    1a34:	strdeq	r1, [r0], -r6
    1a38:	andeq	r1, r0, sl, lsr #27
    1a3c:			; <UNDEFINED> instruction: 0x00001db4
    1a40:	muleq	r0, r2, r6
    1a44:	andeq	r1, r0, sl, asr #19
    1a48:	andeq	r1, r0, r8, lsr sp
    1a4c:	andeq	r1, r0, lr, lsl r6
    1a50:	andeq	r0, r0, r4, asr #24
    1a54:	andeq	r1, r0, sl, lsl #15
    1a58:	andeq	r1, r0, r6, asr #13
    1a5c:	ldrdeq	r1, [r0], -r6
    1a60:	andeq	r1, r0, ip, lsl #12
    1a64:	strdeq	r1, [r0], -sl
    1a68:	andeq	r1, r0, r0, asr fp
    1a6c:	andeq	r1, r0, sl, lsl #22
    1a70:	andeq	r1, r0, lr, lsl sl
    1a74:	andeq	r1, r0, sl, lsr #20
    1a78:	muleq	r0, ip, r9
    1a7c:	andeq	r1, r0, r0, ror r8
    1a80:	andeq	r1, r0, lr, ror r8
    1a84:	andeq	r1, r0, r0, lsl #5
    1a88:	andeq	r1, r0, r6, asr r8
    1a8c:	andeq	r1, r0, lr, asr r8
    1a90:	andeq	r1, r0, sl, lsl r8
    1a94:	strdeq	r1, [r0], -r2
    1a98:	andeq	r1, r0, r8, lsl r7
    1a9c:	andeq	r1, r0, r6, asr #13
    1aa0:	andeq	r1, r0, r6, lsl r7
    1aa4:	andeq	r1, r0, lr, lsl r7
    1aa8:	andeq	r1, r0, sl, lsl #20
    1aac:	andeq	r1, r0, r0, lsr sl
    1ab0:			; <UNDEFINED> instruction: 0x000019b0
    1ab4:	andeq	r1, r0, r6, lsl #8
    1ab8:	andeq	r1, r0, r2, ror #7
    1abc:	andeq	r1, r0, r0, ror r4
    1ac0:	strdeq	r1, [r0], -lr
    1ac4:	andeq	r1, r0, sl, ror #7
    1ac8:	andeq	r1, r0, lr, asr r1
    1acc:	andeq	r1, r0, r0, lsl r3
    1ad0:	andeq	r1, r0, lr, lsr r1
    1ad4:	andeq	r1, r0, r8, ror #7
    1ad8:	muleq	r0, lr, r5
    1adc:	andeq	r1, r0, lr, lsl #6
    1ae0:	muleq	r0, r4, r2
    1ae4:	andeq	r1, r0, lr, lsl #7
    1ae8:	andeq	r1, r0, r6, asr r3
    1aec:	andeq	r1, r0, r2, ror #14
    1af0:	andeq	r1, r0, sl, lsl #15
    1af4:	andeq	r1, r0, r8, lsl #14
    1af8:	andeq	r1, r0, r2, lsr r5
    1afc:	andeq	r1, r0, r8, lsl #12
    1b00:	muleq	r0, r2, r5
    1b04:	muleq	r0, r8, r5
    1b08:	andeq	r1, r0, sl, lsl #13
    1b0c:			; <UNDEFINED> instruction: 0xf10d9b07
    1b10:	andcs	r0, r3, r8, lsr r8
    1b14:	ldmdahi	fp, {r1, r6, r9, sl, lr}^
    1b18:	andcs	r9, r8, r1
    1b1c:	andls	fp, r0, r9, asr sl
    1b20:	ldrbmi	r9, [r0], -r9, lsl #22
    1b24:	ldmibcs	ip!, {r0, r3, r7, r9, ip, sp, pc}^
    1b28:	mvnscs	fp, r8, lsr #31
    1b2c:			; <UNDEFINED> instruction: 0xf04f460e
    1b30:			; <UNDEFINED> instruction: 0xf8c831ff
    1b34:	ldrtmi	r1, [r1], -r0
    1b38:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b3c:			; <UNDEFINED> instruction: 0xf8d8bb28
    1b40:	vhadd.s8	d0, d13, d0
    1b44:	stmibge	pc, {r0, r1, r6, r9, ip}^	; <UNPREDICTABLE>
    1b48:	vst4.8	{d25,d27,d29,d31}, [pc], sl
    1b4c:	ldcpl	3, cr7, [r2], {-0}
    1b50:	stcne	6, cr4, [r1, #-60]	; 0xffffffc4
    1b54:	ldrbmi	r4, [r1], #-1592	; 0xfffff9c8
    1b58:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1b5c:	andls	r9, r9, #8, 4	; 0x80000000
    1b60:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b64:	andcs	r2, r3, #8, 2
    1b68:	bcc	fe43d3d0 <set_scsi_pt_cdb@plt+0xfe43c5e0>
    1b6c:	stmib	sp, {r4, r6, r9, sl, lr}^
    1b70:	strbmi	r1, [r2], -r0, lsl #4
    1b74:			; <UNDEFINED> instruction: 0xf8c84631
    1b78:			; <UNDEFINED> instruction: 0xf7ff7000
    1b7c:	stmdblt	r0!, {r3, r6, r7, fp, sp, lr, pc}
    1b80:			; <UNDEFINED> instruction: 0xf9929a07
    1b84:	blcs	dba0 <set_scsi_pt_cdb@plt+0xcdb0>
    1b88:	andcs	sp, r3, #92, 22	; 0x17000
    1b8c:	andls	r2, r0, #262144	; 0x40000
    1b90:	strbmi	r2, [r2], -r0, lsl #6
    1b94:			; <UNDEFINED> instruction: 0x46504631
    1b98:			; <UNDEFINED> instruction: 0xf7ff9701
    1b9c:	stmdacs	r0, {r3, r4, r5, r7, fp, sp, lr, pc}
    1ba0:			; <UNDEFINED> instruction: 0xf8d8d174
    1ba4:	vhadd.s8	d3, d13, d0
    1ba8:			; <UNDEFINED> instruction: 0xf50d1243
    1bac:	vldmiapl	r3, {s15-s29}
    1bb0:	blcc	2267e0 <set_scsi_pt_cdb@plt+0x2259f0>
    1bb4:	svceq	0x00f7f013
    1bb8:	blmi	18b6124 <set_scsi_pt_cdb@plt+0x18b5334>
    1bbc:	strvc	pc, [r0, pc, asr #8]
    1bc0:			; <UNDEFINED> instruction: 0xf8cd4606
    1bc4:	ldrbtmi	sl, [fp], #-32	; 0xffffffe0
    1bc8:	movwls	r9, #46089	; 0xb409
    1bcc:	svccs	0x0001e01b
    1bd0:			; <UNDEFINED> instruction: 0xf8d8dd1c
    1bd4:			; <UNDEFINED> instruction: 0xf50d2000
    1bd8:	ldmibne	r8, {r3, r5, r7, r8, r9, sp, lr}
    1bdc:	ldrmi	r9, [r0], #-2827	; 0xfffff4f5
    1be0:			; <UNDEFINED> instruction: 0xf5a04639
    1be4:	andcs	r7, r1, #127	; 0x7f
    1be8:	vst2.8	{d25-d28}, [pc], r0
    1bec:			; <UNDEFINED> instruction: 0xf8907380
    1bf0:	ldrmi	ip, [r6], #-0
    1bf4:	svccc	0x00029808
    1bf8:	andgt	pc, r4, sp, asr #17
    1bfc:	strcc	r4, [r2], #-1540	; 0xfffff9fc
    1c00:			; <UNDEFINED> instruction: 0xf7ff9408
    1c04:	blls	2bbfb4 <set_scsi_pt_cdb@plt+0x2bb1c4>
    1c08:	sfmle	f4, 2, [r0], #716	; 0x2cc
    1c0c:	eor	r9, lr, r9, lsl #24
    1c10:			; <UNDEFINED> instruction: 0xf04f484d
    1c14:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    1c18:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c1c:	blls	1fb138 <set_scsi_pt_cdb@plt+0x1fa348>
    1c20:	stmdbmi	sl, {r4, r9, sl, lr}^
    1c24:			; <UNDEFINED> instruction: 0xc002f8b3
    1c28:			; <UNDEFINED> instruction: 0x46534479
    1c2c:			; <UNDEFINED> instruction: 0xf29cfa9c
    1c30:	bcs	fff2e680 <set_scsi_pt_cdb@plt+0xfff2d890>
    1c34:	rscscs	fp, ip, #168, 30	; 0x2a0
    1c38:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c3c:			; <UNDEFINED> instruction: 0xf43f2f00
    1c40:	strb	sl, [r0, #2943]	; 0xb7f
    1c44:	ldmdbeq	fp, {r0, r1, r4, r8, fp, ip, sp, lr}
    1c48:	orrsle	r2, lr, r5, lsl #22
    1c4c:			; <UNDEFINED> instruction: 0xf50d9a0a
    1c50:	stmdbls	r8, {r0, r1, r2, r3, r9, fp, ip, sp, lr}
    1c54:			; <UNDEFINED> instruction: 0x46504b3e
    1c58:	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
    1c5c:	vst2.8	{d25-d28}, [pc], r0
    1c60:	smlabbls	r1, r0, r3, r7
    1c64:	bcs	fe43d4cc <set_scsi_pt_cdb@plt+0xfe43c6dc>
    1c68:			; <UNDEFINED> instruction: 0xf7ff4619
    1c6c:			; <UNDEFINED> instruction: 0x4650e8b6
    1c70:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c74:	stmdacs	r0, {r1, r9, sl, lr}
    1c78:	blge	18bed7c <set_scsi_pt_cdb@plt+0x18bdf8c>
    1c7c:			; <UNDEFINED> instruction: 0x46534935
    1c80:	ldrbtmi	r2, [r9], #-1
    1c84:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c88:	bllt	16bfc8c <set_scsi_pt_cdb@plt+0x16bee9c>
    1c8c:	andcs	r4, r2, #51380224	; 0x3100000
    1c90:	andls	r4, r0, #80, 12	; 0x5000000
    1c94:	strbmi	r2, [r2], -r0, lsl #6
    1c98:			; <UNDEFINED> instruction: 0xf7ff9701
    1c9c:			; <UNDEFINED> instruction: 0x4601e838
    1ca0:	teqle	r7, r0, lsl #16
    1ca4:	ldrdcc	pc, [r0], -r8
    1ca8:	subne	pc, r3, #-805306368	; 0xd0000000
    1cac:	bvc	3ff0e8 <set_scsi_pt_cdb@plt+0x3fe2f8>
    1cb0:			; <UNDEFINED> instruction: 0xf0025cd2
    1cb4:	blcs	202ca8 <set_scsi_pt_cdb@plt+0x201eb8>
    1cb8:	andle	r9, r1, sl, lsl #4
    1cbc:	bicsle	r2, r6, r0, lsl sl
    1cc0:			; <UNDEFINED> instruction: 0xf44f4b25
    1cc4:	strmi	r7, [lr], -r0, lsl #15
    1cc8:	eorge	pc, r0, sp, asr #17
    1ccc:	strls	r4, [r9], #-1147	; 0xfffffb85
    1cd0:	ands	r9, fp, fp, lsl #6
    1cd4:	ldcle	15, cr2, [r9, #4]
    1cd8:	ldrdcs	pc, [r0], -r8
    1cdc:			; <UNDEFINED> instruction: 0x63a8f50d
    1ce0:	blls	2c8348 <set_scsi_pt_cdb@plt+0x2c7558>
    1ce4:			; <UNDEFINED> instruction: 0x46394410
    1ce8:	rsbsvc	pc, pc, r0, lsr #11
    1cec:	movwls	r2, #513	; 0x201
    1cf0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1cf4:	mulgt	r0, r0, r8
    1cf8:	stmdals	r8, {r1, r2, r4, sl, lr}
    1cfc:			; <UNDEFINED> instruction: 0xf8cd3f02
    1d00:	strmi	ip, [r4], -r4
    1d04:	strls	r3, [r8], #-1026	; 0xfffffbfe
    1d08:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d0c:	adcsmi	r9, r3, #10240	; 0x2800
    1d10:	ldrb	sp, [fp, -r0, ror #25]!
    1d14:	stmdblt	r3!, {r0, r3, r8, r9, fp, ip, pc}
    1d18:	bvc	3ff154 <set_scsi_pt_cdb@plt+0x3fe364>
    1d1c:			; <UNDEFINED> instruction: 0xf7fee7a7
    1d20:	bls	27db68 <set_scsi_pt_cdb@plt+0x27cd78>
    1d24:	bvc	3ff160 <set_scsi_pt_cdb@plt+0x3fe370>
    1d28:	vst2.8	{d20,d22}, [pc], ip
    1d2c:	ldrbmi	r7, [r0], -r0, lsl #7
    1d30:	andls	r4, r1, #2030043136	; 0x79000000
    1d34:	ldrtmi	r9, [sl], -r0, lsl #2
    1d38:	svcge	0x00cf4619
    1d3c:			; <UNDEFINED> instruction: 0xf7ff9702
    1d40:	ldr	lr, [r4, ip, asr #16]
    1d44:	andeq	r1, r0, lr, asr #32
    1d48:	strdeq	r1, [r0], -sl
    1d4c:	andeq	r0, r0, ip, lsl #31
    1d50:			; <UNDEFINED> instruction: 0x00000fb2
    1d54:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    1d58:	andeq	r0, r0, r8, asr #30
    1d5c:	ldrdeq	r0, [r0], -ip
    1d60:	bleq	3dea4 <set_scsi_pt_cdb@plt+0x3d0b4>
    1d64:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1d68:	strbtmi	fp, [sl], -r2, lsl #24
    1d6c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1d70:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1d74:	ldrmi	sl, [sl], #776	; 0x308
    1d78:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1d7c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1d80:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1d84:			; <UNDEFINED> instruction: 0xf85a4b06
    1d88:	stmdami	r6, {r0, r1, ip, sp}
    1d8c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d90:	svc	0x007af7fe
    1d94:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d98:	andeq	r2, r1, r8, ror r1
    1d9c:	andeq	r0, r0, r8, asr #1
    1da0:	andeq	r0, r0, r0, ror #1
    1da4:	andeq	r0, r0, r4, ror #1
    1da8:	ldr	r3, [pc, #20]	; 1dc4 <set_scsi_pt_cdb@plt+0xfd4>
    1dac:	ldr	r2, [pc, #20]	; 1dc8 <set_scsi_pt_cdb@plt+0xfd8>
    1db0:	add	r3, pc, r3
    1db4:	ldr	r2, [r3, r2]
    1db8:	cmp	r2, #0
    1dbc:	bxeq	lr
    1dc0:	b	c94 <__gmon_start__@plt>
    1dc4:	andeq	r2, r1, r8, asr r1
    1dc8:	ldrdeq	r0, [r0], -ip
    1dcc:	blmi	1d3dec <set_scsi_pt_cdb@plt+0x1d2ffc>
    1dd0:	bmi	1d2fb8 <set_scsi_pt_cdb@plt+0x1d21c8>
    1dd4:	addmi	r4, r3, #2063597568	; 0x7b000000
    1dd8:	andle	r4, r3, sl, ror r4
    1ddc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1de0:	ldrmi	fp, [r8, -r3, lsl #2]
    1de4:	svclt	0x00004770
    1de8:	muleq	r1, r4, r3
    1dec:	muleq	r1, r0, r3
    1df0:	andeq	r2, r1, r4, lsr r1
    1df4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1df8:	stmdbmi	r9, {r3, fp, lr}
    1dfc:	bmi	252fe4 <set_scsi_pt_cdb@plt+0x2521f4>
    1e00:	bne	252fec <set_scsi_pt_cdb@plt+0x2521fc>
    1e04:	svceq	0x00cb447a
    1e08:			; <UNDEFINED> instruction: 0x01a1eb03
    1e0c:	andle	r1, r3, r9, asr #32
    1e10:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e14:	ldrmi	fp, [r8, -r3, lsl #2]
    1e18:	svclt	0x00004770
    1e1c:	andeq	r2, r1, r8, ror #6
    1e20:	andeq	r2, r1, r4, ror #6
    1e24:	andeq	r2, r1, r8, lsl #2
    1e28:	andeq	r0, r0, r8, ror #1
    1e2c:	blmi	2af254 <set_scsi_pt_cdb@plt+0x2ae464>
    1e30:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1e34:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1e38:	blmi	2703ec <set_scsi_pt_cdb@plt+0x26f5fc>
    1e3c:	ldrdlt	r5, [r3, -r3]!
    1e40:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1e44:			; <UNDEFINED> instruction: 0xf7fe6818
    1e48:			; <UNDEFINED> instruction: 0xf7ffeed2
    1e4c:	blmi	1c1d50 <set_scsi_pt_cdb@plt+0x1c0f60>
    1e50:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1e54:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1e58:	andeq	r2, r1, r2, lsr r3
    1e5c:	ldrdeq	r2, [r1], -r8
    1e60:	andeq	r0, r0, ip, asr #1
    1e64:			; <UNDEFINED> instruction: 0x000121be
    1e68:	andeq	r2, r1, r2, lsl r3
    1e6c:	svclt	0x0000e7c4
    1e70:	mvnsmi	lr, #737280	; 0xb4000
    1e74:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1e78:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1e7c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1e80:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    1e84:	blne	1d93080 <set_scsi_pt_cdb@plt+0x1d92290>
    1e88:	strhle	r1, [sl], -r6
    1e8c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1e90:	svccc	0x0004f855
    1e94:	strbmi	r3, [sl], -r1, lsl #8
    1e98:	ldrtmi	r4, [r8], -r1, asr #12
    1e9c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1ea0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1ea4:	svclt	0x000083f8
    1ea8:	andeq	r1, r1, r2, lsl #31
    1eac:	andeq	r1, r1, r8, ror pc
    1eb0:	svclt	0x00004770

Disassembly of section .fini:

00001eb4 <.fini>:
    1eb4:	push	{r3, lr}
    1eb8:	pop	{r3, pc}
