// Seed: 3137666317
module module_0 (
    input id_1,
    input id_2,
    output reg id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    output id_7
);
  always @((id_2 || id_2)) begin
    id_3 <= 1;
  end
endmodule
