OpenROAD 7c85c140308f01b73f57ea1117f3e43f39abd437 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 9 input buffers.
[INFO RSZ-0028] Inserted 3 output buffers.
[INFO RSZ-0058] Using max wire length 18670um.
[INFO RSZ-0039] Resized 22 instances.
[INFO RSZ-0042] Inserted 73 tie gf180mcu_fd_sc_mcu7t5v0__tiel instances.
Placement Analysis
---------------------------------
total displacement        324.9 u
average displacement        0.1 u
max displacement           12.9 u
original HPWL            9962.4 u
legalized HPWL          10116.3 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 109 instances
[INFO DPL-0021] HPWL before           10116.3 u
[INFO DPL-0022] HPWL after             9993.9 u
[INFO DPL-0023] HPWL delta               -1.2 %
Setting global connections for newly added cells...
Writing OpenROAD database to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.odb...
Writing netlist to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.nl.v...
Writing powered netlist to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.pnl.v...
Writing layout to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.def...
Writing timing constraints to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.sdc...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.25    0.73    0.73 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.02                           fsm_plant_opt.state_water_synth_2 (net)
                  0.25    0.00    0.73 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.28    0.24    0.97 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.28    0.00    0.97 ^ _124_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.15    0.12    1.09 v _124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00                           fsm_plant_opt.tmp3555 (net)
                  0.15    0.00    1.09 v _130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.09   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.08    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.31    0.77    0.77 v _125_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.03                           fsm_plant_opt.state_temperature_synth_1 (net)
                  0.31    0.00    0.77 v _094_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                  0.24    0.20    0.97 ^ _094_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01                           _033_ (net)
                  0.24    0.00    0.97 ^ _102_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.16    0.12    1.10 v _102_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00                           _041_ (net)
                  0.16    0.00    1.10 v _106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.16    0.13    1.23 ^ _106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _045_ (net)
                  0.16    0.00    1.23 ^ _112_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.14    0.11    1.35 v _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00                           fsm_plant_opt.tmp2410 (net)
                  0.14    0.00    1.35 v _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.35   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.09    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.25    0.73    0.73 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.02                           fsm_plant_opt.state_water_synth_2 (net)
                  0.25    0.00    0.73 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.28    0.24    0.97 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.28    0.00    0.97 ^ _109_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.19    0.18    1.16 v _109_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.01                           _048_ (net)
                  0.19    0.00    1.16 v _121_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.11    0.25    1.40 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00                           _057_ (net)
                  0.11    0.00    1.40 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.23    1.64 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           fsm_plant_opt.tmp3554 (net)
                  0.18    0.00    1.64 v _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.07    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  1.31   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.25    0.73    0.73 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.02                           fsm_plant_opt.state_water_synth_2 (net)
                  0.25    0.00    0.73 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.28    0.24    0.97 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.28    0.00    0.97 ^ _066_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  0.32    0.23    1.20 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     3    0.01                           _008_ (net)
                  0.32    0.00    1.20 v _076_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.12    0.29    1.49 v _076_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00                           _018_ (net)
                  0.12    0.00    1.49 v _090_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.26    0.17    1.67 ^ _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00                           fsm_plant_opt.tmp2409 (net)
                  0.26    0.00    1.67 ^ _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.05    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.25    0.73    0.73 v _130_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.02                           fsm_plant_opt.state_water_synth_2 (net)
                  0.25    0.00    0.73 v _060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
                  0.28    0.24    0.97 ^ _060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_2)
     4    0.02                           _002_ (net)
                  0.28    0.00    0.97 ^ _066_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  0.32    0.23    1.20 v _066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     3    0.01                           _008_ (net)
                  0.32    0.00    1.20 v _116_/A2 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.12    0.34    1.55 v _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.00                           _054_ (net)
                  0.12    0.00    1.55 v _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.20    1.74 v _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           fsm_plant_opt.tmp2411 (net)
                  0.12    0.00    1.74 v _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  1.74   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.09    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: io_in[1] (input port clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.10    0.03    6.03 ^ io_in[1] (in)
     1    0.00                           io_in[1] (net)
                  0.10    0.00    6.03 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                  0.21    0.95    6.98 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     2    0.01                           net2 (net)
                  0.21    0.00    6.98 ^ _095_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.32    0.60    7.59 ^ _095_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _034_ (net)
                  0.32    0.00    7.59 ^ _104_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.32    0.20    7.79 v _104_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.01                           _043_ (net)
                  0.32    0.00    7.79 v _105_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                  0.28    0.73    8.52 v _105_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     2    0.01                           _044_ (net)
                  0.28    0.00    8.52 v _115_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.27    0.24    8.76 ^ _115_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00                           _053_ (net)
                  0.27    0.00    8.76 ^ _116_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.19    0.50    9.26 ^ _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.00                           _054_ (net)
                  0.19    0.00    9.26 ^ _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.13    0.23    9.49 ^ _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           fsm_plant_opt.tmp2411 (net)
                  0.13    0.00    9.49 ^ _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  9.49   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.21   29.54   library setup time
                                 29.54   data required time
-----------------------------------------------------------------------------
                                 29.54   data required time
                                 -9.49   data arrival time
-----------------------------------------------------------------------------
                                 20.05   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _127_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.10    0.03    6.03 ^ wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.10    0.00    6.03 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.38    6.42 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02                           net9 (net)
                  0.40    0.00    6.42 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    6.65 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.26    0.00    6.65 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.32    0.47    7.12 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03                           _004_ (net)
                  0.32    0.00    7.12 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.30    0.58    7.70 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.30    0.00    7.71 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.42    0.33    8.03 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.42    0.00    8.03 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.17    0.12    8.15 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.17    0.00    8.15 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.11    0.28    8.43 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00                           _057_ (net)
                  0.11    0.00    8.43 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.26    8.69 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           fsm_plant_opt.tmp3554 (net)
                  0.18    0.00    8.69 v _123_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.26    0.21    8.90 ^ _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           fsm_plant_opt.tmp3553 (net)
                  0.26    0.00    8.90 ^ _127_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.90   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _127_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.22   29.53   library setup time
                                 29.53   data required time
-----------------------------------------------------------------------------
                                 29.53   data required time
                                 -8.90   data arrival time
-----------------------------------------------------------------------------
                                 20.62   slack (MET)


Startpoint: io_in[1] (input port clocked by wb_clk_i)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.10    0.03    6.03 ^ io_in[1] (in)
     1    0.00                           io_in[1] (net)
                  0.10    0.00    6.03 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                  0.21    0.95    6.98 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     2    0.01                           net2 (net)
                  0.21    0.00    6.98 ^ _095_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.32    0.60    7.59 ^ _095_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _034_ (net)
                  0.32    0.00    7.59 ^ _104_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.32    0.20    7.79 v _104_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.01                           _043_ (net)
                  0.32    0.00    7.79 v _105_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                  0.28    0.73    8.52 v _105_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     2    0.01                           _044_ (net)
                  0.28    0.00    8.52 v _106_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.21    0.21    8.73 ^ _106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _045_ (net)
                  0.21    0.00    8.73 ^ _112_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.23    0.13    8.86 v _112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00                           fsm_plant_opt.tmp2410 (net)
                  0.23    0.00    8.86 v _125_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.86   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _125_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.26   29.49   library setup time
                                 29.49   data required time
-----------------------------------------------------------------------------
                                 29.49   data required time
                                 -8.86   data arrival time
-----------------------------------------------------------------------------
                                 20.63   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _129_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.10    0.03    6.03 ^ wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.10    0.00    6.03 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.38    6.42 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02                           net9 (net)
                  0.40    0.00    6.42 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    6.65 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.26    0.00    6.65 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.32    0.47    7.12 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03                           _004_ (net)
                  0.32    0.00    7.12 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.30    0.58    7.70 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.30    0.00    7.71 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.42    0.33    8.03 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.42    0.00    8.03 ^ _088_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.30    0.24    8.27 v _088_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _029_ (net)
                  0.30    0.00    8.27 v _089_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.11    0.44    8.71 ^ _089_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00                           _030_ (net)
                  0.11    0.00    8.71 ^ _090_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  0.31    0.12    8.83 v _090_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00                           fsm_plant_opt.tmp2409 (net)
                  0.31    0.00    8.83 v _129_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.83   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.28   29.47   library setup time
                                 29.47   data required time
-----------------------------------------------------------------------------
                                 29.47   data required time
                                 -8.83   data arrival time
-----------------------------------------------------------------------------
                                 20.64   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _128_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.10    0.03    6.03 ^ wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.10    0.00    6.03 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.38    6.42 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02                           net9 (net)
                  0.40    0.00    6.42 ^ _061_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    6.65 v _061_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _003_ (net)
                  0.26    0.00    6.65 v _062_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.32    0.47    7.12 v _062_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03                           _004_ (net)
                  0.32    0.00    7.12 v _063_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  0.30    0.58    7.70 v _063_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02                           _005_ (net)
                  0.30    0.00    7.71 v _085_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.42    0.33    8.03 ^ _085_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _027_ (net)
                  0.42    0.00    8.03 ^ _120_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.17    0.12    8.15 v _120_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _056_ (net)
                  0.17    0.00    8.15 v _121_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.11    0.28    8.43 v _121_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00                           _057_ (net)
                  0.11    0.00    8.43 v _122_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.26    8.69 v _122_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           fsm_plant_opt.tmp3554 (net)
                  0.18    0.00    8.69 v _128_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.69   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.24   29.51   library setup time
                                 29.51   data required time
-----------------------------------------------------------------------------
                                 29.51   data required time
                                 -8.69   data arrival time
-----------------------------------------------------------------------------
                                 20.82   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: io_in[1] (input port clocked by wb_clk_i)
Endpoint: _126_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.10    0.03    6.03 ^ io_in[1] (in)
     1    0.00                           io_in[1] (net)
                  0.10    0.00    6.03 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                  0.21    0.95    6.98 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     2    0.01                           net2 (net)
                  0.21    0.00    6.98 ^ _095_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.32    0.60    7.59 ^ _095_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     2    0.01                           _034_ (net)
                  0.32    0.00    7.59 ^ _104_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.32    0.20    7.79 v _104_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.01                           _043_ (net)
                  0.32    0.00    7.79 v _105_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                  0.28    0.73    8.52 v _105_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     2    0.01                           _044_ (net)
                  0.28    0.00    8.52 v _115_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  0.27    0.24    8.76 ^ _115_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00                           _053_ (net)
                  0.27    0.00    8.76 ^ _116_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.19    0.50    9.26 ^ _116_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.00                           _054_ (net)
                  0.19    0.00    9.26 ^ _117_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.13    0.23    9.49 ^ _117_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           fsm_plant_opt.tmp2411 (net)
                  0.13    0.00    9.49 ^ _126_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  9.49   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _126_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.21   29.54   library setup time
                                 29.54   data required time
-----------------------------------------------------------------------------
                                 29.54   data required time
                                 -9.49   data arrival time
-----------------------------------------------------------------------------
                                 20.05   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 20.05

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.76
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_125_/CLK ^
   0.05
_125_/CLK ^
   0.05      0.00       0.00

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.09e-04   6.56e-06   1.22e-09   1.15e-04  60.4%
Combinational          3.82e-05   3.72e-05   1.89e-07   7.56e-05  39.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.47e-04   4.38e-05   1.90e-07   1.91e-04 100.0%
                          76.9%      23.0%       0.1%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 17966 u^2 4% utilization.
area_report_end
Setting global connections for newly added cells...
Writing OpenROAD database to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.odb...
Writing netlist to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.nl.v...
Writing powered netlist to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.pnl.v...
Writing layout to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.def...
Writing timing constraints to /home/xb4syf/ASIC/gf180-demo/openlane/user_proj_example/runs/22_12_05_10_22/tmp/placement/8-resizer.sdc...
