Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:41:24 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.653ns (41.487%)  route 0.921ns (58.513%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 4.108 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.570ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.313     4.607    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDRE                                         r  tm3_vidout_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.743     4.108    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_green_reg[9]/C
                         clock pessimism              0.291     4.400    
                         clock uncertainty           -0.035     4.364    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.068     4.296    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.296    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.653ns (41.487%)  route 0.921ns (58.513%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 4.108 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.570ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.313     4.607    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.743     4.108    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[6]/C
                         clock pessimism              0.291     4.400    
                         clock uncertainty           -0.035     4.364    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.296    tm3_vidout_red_reg[6]
  -------------------------------------------------------------------
                         required time                          4.296    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.653ns (41.487%)  route 0.921ns (58.513%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 4.108 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.570ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.313     4.607    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.743     4.108    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[8]/C
                         clock pessimism              0.291     4.400    
                         clock uncertainty           -0.035     4.364    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.296    tm3_vidout_red_reg[8]
  -------------------------------------------------------------------
                         required time                          4.296    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.653ns (41.487%)  route 0.921ns (58.513%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 4.108 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.570ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.313     4.607    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDRE                                         r  tm3_vidout_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.743     4.108    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_green_reg[8]/C
                         clock pessimism              0.291     4.400    
                         clock uncertainty           -0.035     4.364    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.067     4.297    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.297    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.653ns (41.487%)  route 0.921ns (58.513%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 4.108 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.570ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.313     4.607    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.743     4.108    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[2]/C
                         clock pessimism              0.291     4.400    
                         clock uncertainty           -0.035     4.364    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.067     4.297    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.297    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.653ns (41.487%)  route 0.921ns (58.513%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 4.108 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.570ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.313     4.607    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.743     4.108    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[7]/C
                         clock pessimism              0.291     4.400    
                         clock uncertainty           -0.035     4.364    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.067     4.297    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.297    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.653ns (41.487%)  route 0.921ns (58.513%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 4.108 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.570ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.313     4.607    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.743     4.108    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[9]/C
                         clock pessimism              0.291     4.400    
                         clock uncertainty           -0.035     4.364    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.067     4.297    tm3_vidout_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.297    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.653ns (41.645%)  route 0.915ns (58.355%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 4.106 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.570ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.307     4.601    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDRE                                         r  tm3_vidout_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.741     4.106    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_green_reg[3]/C
                         clock pessimism              0.291     4.398    
                         clock uncertainty           -0.035     4.362    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.068     4.294    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.294    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.653ns (41.645%)  route 0.915ns (58.355%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 4.106 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.570ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.307     4.601    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDRE                                         r  tm3_vidout_green_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.741     4.106    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_green_reg[5]/C
                         clock pessimism              0.291     4.398    
                         clock uncertainty           -0.035     4.362    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.068     4.294    tm3_vidout_green_reg[5]
  -------------------------------------------------------------------
                         required time                          4.294    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 x_reg_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.653ns (41.645%)  route 0.915ns (58.355%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 4.106 - 1.500 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.624ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.570ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.988     3.033    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y80                                                      r  x_reg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_FDRE_C_Q)         0.103     3.136 r  x_reg_r_reg[5]/Q
                         net (fo=2, routed)           0.210     3.346    x_reg_r[5]
    SLICE_X46Y81                                                      r  tm3_vidout_red[1]_i_11/I1
    SLICE_X46Y81         LUT4 (Prop_LUT4_I1_O)        0.173     3.519 r  tm3_vidout_red[1]_i_11/O
                         net (fo=1, routed)           0.001     3.520    n_0_tm3_vidout_red[1]_i_11
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[2]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.835 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, routed)           0.397     4.232    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.062     4.294 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.307     4.601    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.228     2.306    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.365 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.741     4.106    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[3]/C
                         clock pessimism              0.291     4.398    
                         clock uncertainty           -0.035     4.362    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.294    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.294    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                 -0.307    




