INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pamuk/Desktop/CS docs/CS-223/PROJECT/project_1/project_1.srcs/sources_1/new/Uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pamuk/Desktop/CS docs/CS-223/PROJECT/project_1/project_1.srcs/sources_1/new/buttonDebouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buttonDebouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pamuk/Desktop/CS docs/CS-223/PROJECT/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
