{"Source Block": ["oh/common/hdl/oh_fifo_sync.v@33:70@HdlStmProcess", "   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == (DEPTH-1));\n   assign fifo_read   = rd_en & ~empty;\n   assign fifo_write  = wr_en & ~full;\n   \n   always @ (posedge clk or negedge nreset) \n     if(~nreset) \n       begin\t   \n          wr_addr[AW-1:0]   <= 'd0;\n          rd_addr[AW-1:0]   <= 'b0;\n          rd_count[AW-1:0]  <= 'b0;\n       end\n     else if(clear) \n       begin\t   \n          wr_addr[AW-1:0]   <= 'd0;\n          rd_addr[AW-1:0]   <= 'b0;\n          rd_count[AW-1:0]  <= 'b0;\n       end\n     else if(fifo_write & fifo_read) \n       begin\n\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0] + 'd1;\n\t  rd_addr[AW-1:0] <= rd_addr[AW-1:0] + 'd1;\t      \n       end \n     else if(fifo_write) \n       begin\n\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0]  + 'd1;\n\t  rd_count[AW-1:0]<= rd_count[AW-1:0] + 'd1;\t\n       end \n     else if(fifo_read) \n       begin\t      \n          rd_addr[AW-1:0] <= rd_addr[AW-1:0]  + 'd1;\n          rd_count[AW-1:0]<= rd_count[AW-1:0] - 'd1;\n       end\n   \n   // GENERIC DUAL PORTED MEMORY\n   oh_memory_dp \n     #(.DW(DW),\n       .DEPTH(DEPTH))\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[65, "   generate\n"], [65, "      if(REG)\n"], [65, "\tbegin\n"], [65, "\t   reg empty_reg;\t   \n"], [65, "\t   always @ (posedge clk)\n"], [65, "\t     empty_reg <= fifo_empty;\n"], [65, "\t   assign empty= empty_reg;\n"], [65, "\tend\n"], [65, "      else\n"], [65, "\tassign empty= fifo_empty;\n"], [65, "   endgenerate\n"]]}}