library IEEE;
use IEEE.std_logic_1164.all;

entity Reg8 is
	port(D: in std_logic_vector (7 downto 0); 
		 CLK,CLR,SET: in std_logic;
		 Q: out std_logic_vector (7 downto 0));
end Reg8;

architecture RTL of Reg8 is
	signal STORE: std_logic_vector (7 downto 0);
begin
	seq0:process(CLK,CLR,SET)
	begin
		if (CLR='1') then STORE<=(7 downto 0 => '0');
		elsif (SET = '1') then STORE<=(7 downto 0 => '1');
		elsif (CLK'event and CLK='1') then 
			STORE<=D;
		endif;
	end process;
	Q<=STORE;
end RTL;