
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.724908                       # Number of seconds simulated
sim_ticks                                724907798000                       # Number of ticks simulated
final_tick                               724907798000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1486039                       # Simulator instruction rate (inst/s)
host_op_rate                                  2588824                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              700189901                       # Simulator tick rate (ticks/s)
host_mem_usage                                8821324                       # Number of bytes of host memory used
host_seconds                                  1035.30                       # Real time elapsed on the host
sim_insts                                  1538498950                       # Number of instructions simulated
sim_ops                                    2680214178                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        426496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       6495488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1256576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        893440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        892288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.inst          3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.data        929792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.inst         35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.data       3016704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14001408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       426496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu4.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu5.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        517120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8887296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8887296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         101492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          19634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          13960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          13942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.inst             58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.data          14528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.inst            548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.data          47136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              218772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       138864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           588345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8960433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            32225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          1733429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             9182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          1232488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            30106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          1230899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.inst             5121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.data          1282635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.inst            48381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.data          4161500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19314743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       588345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        32225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         9182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        30106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu4.inst         5121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu5.inst        48381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           713360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12259898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12259898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12259898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          588345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8960433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           32225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         1733429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            9182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         1232488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           30106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         1230899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.inst            5121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.data         1282635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.inst           48381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.data         4161500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31574642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         278364594720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           278364594720                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 724907798000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         278364594720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           278364594720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 724907798000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                  139725368                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                   62783606                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         4176                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         4063                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                  406415249                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         1164                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  497                       # Number of system calls
system.cpu0.numPwrStateTransitions                 50                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     15974181780                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17793309730.585308                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11            1      4.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       781500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  92683679000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   325553253500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 399354544500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      1449840808                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  319234141                       # Number of instructions committed
system.cpu0.committedOps                    563950611                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            503504122                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              98266241                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                    6057692                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     16643411                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   503504122                       # number of integer instructions
system.cpu0.num_fp_insts                     98266241                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads         1149974017                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         382914471                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            96117998                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           85648577                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads           116540053                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          127121707                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    202466552                       # number of memory refs
system.cpu0.num_load_insts                  139684346                       # Number of load instructions
system.cpu0.num_store_insts                  62782206                       # Number of store instructions
system.cpu0.num_idle_cycles              798722978.388423                       # Number of idle cycles
system.cpu0.num_busy_cycles              651117829.611577                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.449096                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.550904                       # Percentage of idle cycles
system.cpu0.Branches                         36083784                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               297434      0.05%      0.05% # Class of executed instruction
system.cpu0.op_class::IntAlu                287694600     51.01%     51.07% # Class of executed instruction
system.cpu0.op_class::IntMult                 3781946      0.67%     51.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                    49506      0.01%     51.75% # Class of executed instruction
system.cpu0.op_class::FloatAdd               29615313      5.25%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   2816      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                   10190      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                 4994446      0.89%     57.89% # Class of executed instruction
system.cpu0.op_class::SimdCmp                      30      0.00%     57.89% # Class of executed instruction
system.cpu0.op_class::SimdCvt                   21602      0.00%     57.89% # Class of executed instruction
system.cpu0.op_class::SimdMisc                9887574      1.75%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdShift                  3461      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd            7631467      1.35%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt            9909432      1.76%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv               2273      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult           7580329      1.34%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt              1640      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::MemRead               121419812     21.53%     85.63% # Class of executed instruction
system.cpu0.op_class::MemWrite               52770237      9.36%     94.99% # Class of executed instruction
system.cpu0.op_class::FloatMemRead           18264534      3.24%     98.22% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite          10011969      1.78%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 563950611                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          488.072506                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          202508974                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           297533                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           680.626935                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   488.072506                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.953267                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.953267                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        405315481                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       405315481                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.cpu0.data    139460123                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      139460123                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62633108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62633108                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data       117932                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       117932                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::.cpu0.data    202093231                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       202093231                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    202211163                       # number of overall hits
system.cpu0.dcache.overall_hits::total      202211163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       134383                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       134383                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.cpu0.data       150498                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       150498                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        12930                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        12930                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::.cpu0.data       284881                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        284881                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       297811                       # number of overall misses
system.cpu0.dcache.overall_misses::total       297811                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    139594506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    139594506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     62783606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     62783606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data       130862                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       130862                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.cpu0.data    202378112                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    202378112                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    202508974                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    202508974                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.000963                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000963                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002397                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.098806                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.098806                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.001408                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001408                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.001471                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001471                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       243674                       # number of writebacks
system.cpu0.dcache.writebacks::total           243674                       # number of writebacks
system.cpu0.dcache.replacements                295163                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.782365                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          406415249                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            25330                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16044.818358                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.782365                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999575                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999575                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        812855828                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       812855828                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.cpu0.inst    406389919                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      406389919                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.cpu0.inst    406389919                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       406389919                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    406389919                       # number of overall hits
system.cpu0.icache.overall_hits::total      406389919                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        25330                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        25330                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.cpu0.inst        25330                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         25330                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        25330                       # number of overall misses
system.cpu0.icache.overall_misses::total        25330                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    406415249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    406415249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.cpu0.inst    406415249                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    406415249                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    406415249                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    406415249                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000062                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000062                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        24818                       # number of writebacks
system.cpu0.icache.writebacks::total            24818                       # number of writebacks
system.cpu0.icache.replacements                 24818                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                  116228880                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                   49977818                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        26674                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         1343                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                  373514814                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                           83                       # TLB misses on write requests
system.cpu1.numPwrStateTransitions                270                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3194012155.555555                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28435950453.104885                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          133     98.52%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 317630685500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   293716157000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431191641000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                      1449394781                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  280911001                       # Number of instructions committed
system.cpu1.committedOps                    489489954                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            405803100                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses             128855925                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                   10874519                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      8582377                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   405803100                       # number of integer instructions
system.cpu1.num_fp_insts                    128855925                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads          923378014                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         298311254                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads           120273513                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          116315449                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads            59303744                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           83428516                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    165614779                       # number of memory refs
system.cpu1.num_load_insts                  115643753                       # Number of load instructions
system.cpu1.num_store_insts                  49971026                       # Number of store instructions
system.cpu1.num_idle_cycles              867472903.283088                       # Number of idle cycles
system.cpu1.num_busy_cycles              581921877.716912                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.401493                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.598507                       # Percentage of idle cycles
system.cpu1.Branches                         25784216                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               138712      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                235107759     48.03%     48.06% # Class of executed instruction
system.cpu1.op_class::IntMult                 2665466      0.54%     48.60% # Class of executed instruction
system.cpu1.op_class::IntDiv                     2646      0.00%     48.60% # Class of executed instruction
system.cpu1.op_class::FloatAdd               43262771      8.84%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     32      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     426      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1664581      0.34%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     168      0.00%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                9248641      1.89%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                   198      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           10909918      2.23%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            9600734      1.96%     63.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv             138396      0.03%     63.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          11101819      2.27%     66.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt             32908      0.01%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::MemRead                89132256     18.21%     84.38% # Class of executed instruction
system.cpu1.op_class::MemWrite               39096055      7.99%     92.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           26511497      5.42%     97.78% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          10874971      2.22%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 489489954                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          448.501606                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          166206698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           264207                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           629.077572                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2458870000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   448.501606                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.875980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.875980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        332677603                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       332677603                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.cpu1.data    115927189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      115927189                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.cpu1.data     49945318                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      49945318                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data        68923                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        68923                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::.cpu1.data    165872507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       165872507                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    165941430                       # number of overall hits
system.cpu1.dcache.overall_hits::total      165941430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       232715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       232715                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.cpu1.data        32500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        32500                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           53                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::.cpu1.data       265215                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        265215                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       265268                       # number of overall misses
system.cpu1.dcache.overall_misses::total       265268                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    116159904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    116159904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     49977818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     49977818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        68976                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        68976                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.cpu1.data    166137722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    166137722                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    166206698                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    166206698                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.002003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002003                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000650                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000650                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.000768                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000768                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.001596                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001596                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.001596                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001596                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        62671                       # number of writebacks
system.cpu1.dcache.writebacks::total            62671                       # number of writebacks
system.cpu1.dcache.replacements                261665                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          373.230470                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          373514814                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53722                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6952.734708                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle       2458866000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   373.230470                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.728966                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.728966                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        747083350                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       747083350                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.cpu1.inst    373461092                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      373461092                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.cpu1.inst    373461092                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       373461092                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    373461092                       # number of overall hits
system.cpu1.icache.overall_hits::total      373461092                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        53722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53722                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.cpu1.inst        53722                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53722                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        53722                       # number of overall misses
system.cpu1.icache.overall_misses::total        53722                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    373514814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    373514814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.cpu1.inst    373514814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    373514814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    373514814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    373514814                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000144                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000144                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53215                       # number of writebacks
system.cpu1.icache.writebacks::total            53215                       # number of writebacks
system.cpu1.icache.replacements                 53215                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                  115809754                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                   49654243                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        25983                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          701                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                  372349518                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                           79                       # TLB misses on write requests
system.cpu2.numPwrStateTransitions                286                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3022080636.363636                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   27633236994.916904                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          141     98.60%     98.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 317630292500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   292750267000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 432157531000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                      1449394673                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  279944422                       # Number of instructions committed
system.cpu2.committedOps                    487752828                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            404528329                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses             128097114                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                   10660383                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8605638                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   404528329                       # number of integer instructions
system.cpu2.num_fp_insts                    128097114                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads          920359113                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         297999242                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads           120039425                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes          115606948                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads            59443671                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           83503682                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    164885470                       # number of memory refs
system.cpu2.num_load_insts                  115238195                       # Number of load instructions
system.cpu2.num_store_insts                  49647275                       # Number of store instructions
system.cpu2.num_idle_cycles              869408092.621491                       # Number of idle cycles
system.cpu2.num_busy_cycles              579986580.378509                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.400158                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.599842                       # Percentage of idle cycles
system.cpu2.Branches                         25675099                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  704      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                234278314     48.03%     48.03% # Class of executed instruction
system.cpu2.op_class::IntMult                 2778581      0.57%     48.60% # Class of executed instruction
system.cpu2.op_class::IntDiv                     2530      0.00%     48.60% # Class of executed instruction
system.cpu2.op_class::FloatAdd               43054173      8.83%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatCvt                     16      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAdd                     400      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAlu                 1704503      0.35%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdCvt                     116      0.00%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdMisc                9283419      1.90%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdShift                   191      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd           10887906      2.23%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt            9637111      1.98%     63.89% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv             135664      0.03%     63.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult          11070778      2.27%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt             32952      0.01%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::MemRead                89178479     18.28%     84.48% # Class of executed instruction
system.cpu2.op_class::MemWrite               38827889      7.96%     92.44% # Class of executed instruction
system.cpu2.op_class::FloatMemRead           26059716      5.34%     97.78% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite          10819386      2.22%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 487752828                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          456.071336                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          165463997                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           258995                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           638.869465                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2460847500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   456.071336                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.890764                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890764                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        331186989                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       331186989                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.cpu2.data    115575292                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      115575292                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.cpu2.data     49628251                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      49628251                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.cpu2.data    165203543                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       165203543                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    165203543                       # number of overall hits
system.cpu2.dcache.overall_hits::total      165203543                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       234462                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       234462                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.cpu2.data        25992                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        25992                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.cpu2.data       260454                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        260454                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       260454                       # number of overall misses
system.cpu2.dcache.overall_misses::total       260454                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115809754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115809754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     49654243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     49654243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.cpu2.data    165463997                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    165463997                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    165463997                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    165463997                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.002025                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002025                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000523                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.001574                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001574                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.001574                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001574                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        54526                       # number of writebacks
system.cpu2.dcache.writebacks::total            54526                       # number of writebacks
system.cpu2.dcache.replacements                256508                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          367.593286                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          372349518                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52519                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7089.805937                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle       2460843500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   367.593286                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.717956                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.717956                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        744751555                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       744751555                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.cpu2.inst    372296999                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      372296999                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.cpu2.inst    372296999                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       372296999                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst    372296999                       # number of overall hits
system.cpu2.icache.overall_hits::total      372296999                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        52519                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        52519                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.cpu2.inst        52519                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         52519                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        52519                       # number of overall misses
system.cpu2.icache.overall_misses::total        52519                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst    372349518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    372349518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.cpu2.inst    372349518                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    372349518                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst    372349518                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    372349518                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000141                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000141                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        52011                       # number of writebacks
system.cpu2.icache.writebacks::total            52011                       # number of writebacks
system.cpu2.icache.replacements                 52011                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                  115576789                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                   49545756                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        26080                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          553                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                  371421941                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                           69                       # TLB misses on write requests
system.cpu3.numPwrStateTransitions                288                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3005415618.055555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27537162650.731510                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          142     98.61%     98.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.69%     99.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.69%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 317630554500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   292127949000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 432779849000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                      1449394953                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  279265176                       # Number of instructions committed
system.cpu3.committedOps                    486752865                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            403580166                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses             127994962                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                   10623485                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      8566993                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   403580166                       # number of integer instructions
system.cpu3.num_fp_insts                    127994962                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads          918162636                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         297242240                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads           119827643                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes          115541390                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads            59089556                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           83237222                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    164542763                       # number of memory refs
system.cpu3.num_load_insts                  115003596                       # Number of load instructions
system.cpu3.num_store_insts                  49539167                       # Number of store instructions
system.cpu3.num_idle_cycles              870656229.392144                       # Number of idle cycles
system.cpu3.num_busy_cycles              578738723.607856                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.399297                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.600703                       # Percentage of idle cycles
system.cpu3.Branches                         25592044                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  659      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                233659058     48.00%     48.00% # Class of executed instruction
system.cpu3.op_class::IntMult                 2749284      0.56%     48.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                     2522      0.00%     48.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd               43094173      8.85%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAlu                 1673820      0.34%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdMisc                9292583      1.91%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd           10867319      2.23%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt            9635679      1.98%     63.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv             134376      0.03%     63.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult          11068965      2.27%     66.19% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt             31664      0.01%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::MemRead                88989187     18.28%     84.48% # Class of executed instruction
system.cpu3.op_class::MemWrite               38735165      7.96%     92.44% # Class of executed instruction
system.cpu3.op_class::FloatMemRead           26014409      5.34%     97.78% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite          10804002      2.22%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 486752865                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          441.948544                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          165122545                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           252292                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           654.489817                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       2462816500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   441.948544                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.863181                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.863181                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        330497382                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       330497382                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.cpu3.data    115348767                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      115348767                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.cpu3.data     49520380                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      49520380                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.cpu3.data    164869147                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       164869147                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    164869147                       # number of overall hits
system.cpu3.dcache.overall_hits::total      164869147                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       228022                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       228022                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.cpu3.data        25376                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        25376                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.cpu3.data       253398                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        253398                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       253398                       # number of overall misses
system.cpu3.dcache.overall_misses::total       253398                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115576789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115576789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     49545756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     49545756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.cpu3.data    165122545                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    165122545                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    165122545                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    165122545                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.001973                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001973                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.000512                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000512                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.001535                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001535                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.001535                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001535                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        52561                       # number of writebacks
system.cpu3.dcache.writebacks::total            52561                       # number of writebacks
system.cpu3.dcache.replacements                249415                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          347.668151                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          371421941                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52332                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7097.415367                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle       2462812500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   347.668151                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.679039                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.679039                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        742896214                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       742896214                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.cpu3.inst    371369609                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      371369609                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.cpu3.inst    371369609                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       371369609                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst    371369609                       # number of overall hits
system.cpu3.icache.overall_hits::total      371369609                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        52332                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        52332                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.cpu3.inst        52332                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         52332                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        52332                       # number of overall misses
system.cpu3.icache.overall_misses::total        52332                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::.cpu3.inst    371421941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    371421941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.cpu3.inst    371421941                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    371421941                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst    371421941                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    371421941                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000141                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000141                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        51829                       # number of writebacks
system.cpu3.icache.writebacks::total            51829                       # number of writebacks
system.cpu3.icache.replacements                 51829                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                  117116423                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                   50311646                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                        26404                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                          702                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                  376740336                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                           71                       # TLB misses on write requests
system.cpu4.numPwrStateTransitions                326                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples          163                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    2630170174.846626                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   25891770955.346222                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10          161     98.77%     98.77% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::5e+10-1e+11            1      0.61%     99.39% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::3e+11-3.5e+11            1      0.61%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 317630423500                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total            163                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   296190059500                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 428717738500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                      1449394837                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  283241600                       # Number of instructions committed
system.cpu4.committedOps                    493531061                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            409227989                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses             129722917                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                   10863437                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      8667554                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   409227989                       # number of integer instructions
system.cpu4.num_fp_insts                    129722917                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads          931125389                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         301324072                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads           121551686                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes          117085041                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_cc_register_reads            59947782                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           84303180                       # number of times the CC registers were written
system.cpu4.num_mem_refs                    166837525                       # number of memory refs
system.cpu4.num_load_insts                  116532991                       # Number of load instructions
system.cpu4.num_store_insts                  50304534                       # Number of store instructions
system.cpu4.num_idle_cycles              862538314.319299                       # Number of idle cycles
system.cpu4.num_busy_cycles              586856522.680701                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.404898                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.595102                       # Percentage of idle cycles
system.cpu4.Branches                         25970426                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  654      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                237062357     48.03%     48.03% # Class of executed instruction
system.cpu4.op_class::IntMult                 2788770      0.57%     48.60% # Class of executed instruction
system.cpu4.op_class::IntDiv                     2480      0.00%     48.60% # Class of executed instruction
system.cpu4.op_class::FloatAdd               43601844      8.83%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAdd                     374      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAlu                 1713740      0.35%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdCvt                      64      0.00%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdMisc                9375699      1.90%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdShift                   186      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd           11025013      2.23%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt            9736232      1.97%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv             138422      0.03%     63.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult          11214125      2.27%     66.19% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt             33576      0.01%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdAes                       0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdAesMix                    0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash                  0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash2                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash                0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash2               0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma2                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma3                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::MemRead                90118277     18.26%     84.46% # Class of executed instruction
system.cpu4.op_class::MemWrite               39358327      7.97%     92.43% # Class of executed instruction
system.cpu4.op_class::FloatMemRead           26414714      5.35%     97.78% # Class of executed instruction
system.cpu4.op_class::FloatMemWrite          10946207      2.22%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 493531061                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          442.463422                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          167428069                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           257430                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           650.382896                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       2464785500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu4.data   442.463422                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu4.data     0.864186                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.864186                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        335113568                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       335113568                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::.cpu4.data    116883670                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      116883670                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::.cpu4.data     50285563                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      50285563                       # number of WriteReq hits
system.cpu4.dcache.demand_hits::.cpu4.data    167169233                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       167169233                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu4.data    167169233                       # number of overall hits
system.cpu4.dcache.overall_hits::total      167169233                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::.cpu4.data       232753                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       232753                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::.cpu4.data        26083                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        26083                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::.cpu4.data       258836                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        258836                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu4.data       258836                       # number of overall misses
system.cpu4.dcache.overall_misses::total       258836                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::.cpu4.data    117116423                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    117116423                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.cpu4.data     50311646                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     50311646                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::.cpu4.data    167428069                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    167428069                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu4.data    167428069                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    167428069                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::.cpu4.data     0.001987                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001987                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.cpu4.data     0.000518                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000518                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::.cpu4.data     0.001546                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001546                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu4.data     0.001546                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001546                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks        51579                       # number of writebacks
system.cpu4.dcache.writebacks::total            51579                       # number of writebacks
system.cpu4.dcache.replacements                254881                       # number of replacements
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          348.223804                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          376740336                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            53570                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          7032.673810                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle       2464781500                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu4.inst   348.223804                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu4.inst     0.680125                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.680125                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        753534242                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       753534242                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::.cpu4.inst    376686766                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      376686766                       # number of ReadReq hits
system.cpu4.icache.demand_hits::.cpu4.inst    376686766                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       376686766                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu4.inst    376686766                       # number of overall hits
system.cpu4.icache.overall_hits::total      376686766                       # number of overall hits
system.cpu4.icache.ReadReq_misses::.cpu4.inst        53570                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        53570                       # number of ReadReq misses
system.cpu4.icache.demand_misses::.cpu4.inst        53570                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         53570                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu4.inst        53570                       # number of overall misses
system.cpu4.icache.overall_misses::total        53570                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::.cpu4.inst    376740336                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    376740336                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::.cpu4.inst    376740336                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    376740336                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu4.inst    376740336                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    376740336                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::.cpu4.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::.cpu4.inst     0.000142                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu4.inst     0.000142                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks        53066                       # number of writebacks
system.cpu4.icache.writebacks::total            53066                       # number of writebacks
system.cpu4.icache.replacements                 53066                       # number of replacements
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                   40469856                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                   20371753                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                         1095                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                         1210                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                  122587527                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                          127                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::ON   724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                       192585732                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   95902610                       # Number of instructions committed
system.cpu5.committedOps                    158736859                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            158564613                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                382550                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                    2574729                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      6343751                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   158564613                       # number of integer instructions
system.cpu5.num_fp_insts                       382550                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads          373106222                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         125227913                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               70402                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes             320452                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_cc_register_reads            62712113                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           38135708                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     60801828                       # number of memory refs
system.cpu5.num_load_insts                   40430510                       # Number of load instructions
system.cpu5.num_store_insts                  20371318                       # Number of store instructions
system.cpu5.num_idle_cycles              167959688.614592                       # Number of idle cycles
system.cpu5.num_busy_cycles              24626043.385408                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.127871                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.872129                       # Percentage of idle cycles
system.cpu5.Branches                         12666130                       # Number of branches fetched
system.cpu5.op_class::No_OpClass               137958      0.09%      0.09% # Class of executed instruction
system.cpu5.op_class::IntAlu                 97775972     61.60%     61.68% # Class of executed instruction
system.cpu5.op_class::IntMult                   17499      0.01%     61.69% # Class of executed instruction
system.cpu5.op_class::IntDiv                      108      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     81      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatCvt                    112      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAdd                     684      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAlu                     719      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdCvt                     748      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdMisc                    590      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShift                   560      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdAes                       0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdAesMix                    0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash2                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash                0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash2               0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma2                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma3                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::MemRead                40113581     25.27%     86.97% # Class of executed instruction
system.cpu5.op_class::MemWrite               20309714     12.79%     99.76% # Class of executed instruction
system.cpu5.op_class::FloatMemRead             316929      0.20%     99.96% # Class of executed instruction
system.cpu5.op_class::FloatMemWrite             61604      0.04%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 158736859                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse          472.844723                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           60841609                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           130712                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           465.463071                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle       3581982000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu5.data   472.844723                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu5.data     0.923525                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.923525                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        121813930                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       121813930                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::.cpu5.data     40324501                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       40324501                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::.cpu5.data     20318683                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      20318683                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::.cpu5.data        67683                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        67683                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::.cpu5.data     60643184                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        60643184                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu5.data     60710867                       # number of overall hits
system.cpu5.dcache.overall_hits::total       60710867                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::.cpu5.data        76827                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        76827                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::.cpu5.data        53070                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        53070                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::.cpu5.data          845                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          845                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::.cpu5.data       129897                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        129897                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu5.data       130742                       # number of overall misses
system.cpu5.dcache.overall_misses::total       130742                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::.cpu5.data     40401328                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     40401328                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.cpu5.data     20371753                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     20371753                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::.cpu5.data        68528                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        68528                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::.cpu5.data     60773081                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     60773081                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu5.data     60841609                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     60841609                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::.cpu5.data     0.001902                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001902                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.cpu5.data     0.002605                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002605                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::.cpu5.data     0.012331                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.012331                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::.cpu5.data     0.002137                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.002137                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu5.data     0.002149                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.002149                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks        99152                       # number of writebacks
system.cpu5.dcache.writebacks::total            99152                       # number of writebacks
system.cpu5.dcache.replacements                130186                       # number of replacements
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          497.647384                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          122587527                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             9063                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         13526.153261                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle       3581978000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu5.inst   497.647384                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu5.inst     0.971968                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.971968                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        245184117                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       245184117                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::.cpu5.inst    122578464                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      122578464                       # number of ReadReq hits
system.cpu5.icache.demand_hits::.cpu5.inst    122578464                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       122578464                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu5.inst    122578464                       # number of overall hits
system.cpu5.icache.overall_hits::total      122578464                       # number of overall hits
system.cpu5.icache.ReadReq_misses::.cpu5.inst         9063                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         9063                       # number of ReadReq misses
system.cpu5.icache.demand_misses::.cpu5.inst         9063                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          9063                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu5.inst         9063                       # number of overall misses
system.cpu5.icache.overall_misses::total         9063                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::.cpu5.inst    122587527                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    122587527                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::.cpu5.inst    122587527                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    122587527                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu5.inst    122587527                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    122587527                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::.cpu5.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::.cpu5.inst     0.000074                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu5.inst     0.000074                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::.writebacks         8559                       # number of writebacks
system.cpu5.icache.writebacks::total             8559                       # number of writebacks
system.cpu5.icache.replacements                  8559                       # number of replacements
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16325.957589                       # Cycle average of tags in use
system.l2.tags.total_refs                     2713951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    221827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.234539                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     398.772503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      358.045308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6694.809076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       74.085754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2216.231603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        9.481430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     1400.509184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       73.743180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     1466.117262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.inst        2.302449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.data     1485.024135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.inst       21.329552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.data     2125.506153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.021853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.408619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.135268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.085480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.089485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.inst       0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.data       0.090639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.inst       0.001302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.data       0.129731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996457                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6993                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21935539                       # Number of tag accesses
system.l2.tags.data_accesses                 21935539                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       564163                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           564163                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        76770                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76770                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu0.data              57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             356                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             198                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu4.data             328                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu5.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1043                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu0.data            86660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            15161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            15010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu4.data            15344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu5.data            22500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                171346                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu0.inst         18666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         53357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         52415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         51991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu4.inst         53512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu5.inst          8515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             238456                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu0.data       108123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       212575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       206846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       204823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu4.data       206631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu5.data        60549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            999547                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu0.inst               18666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              194783                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               53357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              229246                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               52415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              222007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               51991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              219833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.inst               53512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.data              221975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.inst                8515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.data               83049                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1409349                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              18666                       # number of overall hits
system.l2.overall_hits::.cpu0.data             194783                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              53357                       # number of overall hits
system.l2.overall_hits::.cpu1.data             229246                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              52415                       # number of overall hits
system.l2.overall_hits::.cpu2.data             222007                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              51991                       # number of overall hits
system.l2.overall_hits::.cpu3.data             219833                       # number of overall hits
system.l2.overall_hits::.cpu4.inst              53512                       # number of overall hits
system.l2.overall_hits::.cpu4.data             221975                       # number of overall hits
system.l2.overall_hits::.cpu5.inst               8515                       # number of overall hits
system.l2.overall_hits::.cpu5.data              83049                       # number of overall hits
system.l2.overall_hits::total                 1409349                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu4.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu0.data          62787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          14071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           8456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           8351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu4.data           8447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu5.data          30536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              132648                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu0.inst         6664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu4.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu5.inst          548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8080                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu0.data        38893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         5565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         5505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data         5591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu4.data         6084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu5.data        16600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78238                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu0.inst              6664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            101680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               365                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             19636                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             13961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             13942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.data             14531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.inst               548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.data             47136                       # number of demand (read+write) misses
system.l2.demand_misses::total                 218966                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6664                       # number of overall misses
system.l2.overall_misses::.cpu0.data           101680                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              365                       # number of overall misses
system.l2.overall_misses::.cpu1.data            19636                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              104                       # number of overall misses
system.l2.overall_misses::.cpu2.data            13961                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              341                       # number of overall misses
system.l2.overall_misses::.cpu3.data            13942                       # number of overall misses
system.l2.overall_misses::.cpu4.inst               58                       # number of overall misses
system.l2.overall_misses::.cpu4.data            14531                       # number of overall misses
system.l2.overall_misses::.cpu5.inst              548                       # number of overall misses
system.l2.overall_misses::.cpu5.data            47136                       # number of overall misses
system.l2.overall_misses::total                218966                       # number of overall misses
system.l2.WritebackDirty_accesses::.writebacks       564163                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       564163                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        76770                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76770                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          359                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu4.data          330                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1085                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu0.data       149447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        30742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu4.data        23791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu5.data        53036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu0.inst        25330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        52519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu4.inst        53570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu5.inst         9063                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         246536                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data       147016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       218140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       212351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       210414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu4.data       212715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu5.data        77149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1077785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu0.inst           25330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          296463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          248882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           52519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          235968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          233775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.inst           53570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.data          236506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.inst            9063                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.data          130185                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1628315                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          25330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         296463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         248882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          52519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         235968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         233775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.inst          53570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.data         236506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.inst           9063                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.data         130185                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1628315                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.373626                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.019417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.008357                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.005025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu4.data     0.006061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.038710                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu0.data     0.420129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.457713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.358047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.357476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu4.data     0.355050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu5.data     0.575760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436351                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.263087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.006794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.001980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.006516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu4.inst     0.001083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu5.inst     0.060466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032774                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.264549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.025511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.025924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.026571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu4.data     0.028602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu5.data     0.215168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072591                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu0.inst       0.263087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.342977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.006794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.078897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.001980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.059165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.006516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.059639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.inst       0.001083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.data       0.061440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.inst       0.060466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.data       0.362069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134474                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.263087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.342977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.006794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.078897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.001980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.059165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.006516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.059639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.inst      0.001083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.data      0.061440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.inst      0.060466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.data      0.362069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134474                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              138864                       # number of writebacks
system.l2.writebacks::total                    138864                       # number of writebacks
system.l2.replacements                         205443                       # number of replacements
system.membus.snoop_filter.tot_requests        423831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       206340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              86318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       138864                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60373                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4491                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             236                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133785                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86318                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       642839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       642839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 642839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22888704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22888704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22888704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            224594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  224594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              224594                       # Request fanout histogram
system.tol2bus.snoop_filter.tot_requests      3404361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1368672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       975327                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6629                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1980                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 724907798000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1399526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       564163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       243498                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          883655                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5340                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           308179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          308179                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        246536                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1152990                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        75478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       890785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       160659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       792201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       157049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       777416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       156493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       756211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       160206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       772553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        26685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       391670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5117406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3209472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34637248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6843968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     20920192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6689920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     20065344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6666304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     19510592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      6824704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     19776576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1127808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     14711296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              160983424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          205443                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8887296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1918488                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.627061                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.030679                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1259216     65.64%     65.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 321579     16.76%     82.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 174451      9.09%     91.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 122499      6.39%     97.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38721      2.02%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1985      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     37      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1918488                       # Request fanout histogram

---------- End Simulation Statistics   ----------
