{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512850678747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512850678747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 18:17:58 2017 " "Processing started: Sat Dec 09 18:17:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512850678747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512850678747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512850678748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512850678993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_mips-rt1 " "Found design unit 1: ula_mips-rt1" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679428 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_mips " "Found entity 1: ula_mips" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-somador_arq " "Found design unit 1: somador-somador_arq" {  } { { "somador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679431 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "pc.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679434 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregmips-breg_arch " "Found design unit 1: bregmips-breg_arch" {  } { { "bregmips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679437 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregmips " "Found entity 1: bregmips" {  } { { "bregmips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-behavior " "Found design unit 1: Pipeline-behavior" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679441 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.vhd " "Can't analyze file -- file mux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1512850679445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minst-SYN " "Found design unit 1: minst-SYN" {  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679449 ""} { "Info" "ISGN_ENTITY_NAME" "1 minst " "Found entity 1: minst" {  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdata-SYN " "Found design unit 1: mdata-SYN" {  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679452 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdata " "Found entity 1: mdata" {  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_ula-behav " "Found design unit 1: controle_ula-behav" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679456 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_ula " "Found entity 1: controle_ula" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-arq_controle " "Found design unit 1: controle-arq_controle" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679460 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-sign_extend_arch " "Found design unit 1: sign_extend-sign_extend_arch" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/sign_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679465 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-behavioral " "Found design unit 1: if_id-behavioral" {  } { { "if_id.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679468 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-behavioral " "Found design unit 1: id_ex-behavioral" {  } { { "id_ex.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679472 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-behavioral " "Found design unit 1: ex_mem-behavioral" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679476 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-behavioral " "Found design unit 1: mem_wb-behavioral" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679480 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_7seg-behavior " "Found design unit 1: conversor_7seg-behavior" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679484 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_7seg " "Found entity 1: conversor_7seg" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavioral " "Found design unit 1: mux4-behavioral" {  } { { "mux4.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679487 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "comparador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679490 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512850679490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512850679490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512850679532 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_0 Pipeline.vhd(11) " "VHDL Signal Declaration warning at Pipeline.vhd(11): used implicit default value for signal \"Saida_FPGA_7seg_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_1 Pipeline.vhd(12) " "VHDL Signal Declaration warning at Pipeline.vhd(12): used implicit default value for signal \"Saida_FPGA_7seg_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_2 Pipeline.vhd(13) " "VHDL Signal Declaration warning at Pipeline.vhd(13): used implicit default value for signal \"Saida_FPGA_7seg_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_3 Pipeline.vhd(14) " "VHDL Signal Declaration warning at Pipeline.vhd(14): used implicit default value for signal \"Saida_FPGA_7seg_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_4 Pipeline.vhd(15) " "VHDL Signal Declaration warning at Pipeline.vhd(15): used implicit default value for signal \"Saida_FPGA_7seg_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_5 Pipeline.vhd(16) " "VHDL Signal Declaration warning at Pipeline.vhd(16): used implicit default value for signal \"Saida_FPGA_7seg_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_6 Pipeline.vhd(17) " "VHDL Signal Declaration warning at Pipeline.vhd(17): used implicit default value for signal \"Saida_FPGA_7seg_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_7 Pipeline.vhd(18) " "VHDL Signal Declaration warning at Pipeline.vhd(18): used implicit default value for signal \"Saida_FPGA_7seg_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_reg2 Pipeline.vhd(253) " "Verilog HDL or VHDL warning at Pipeline.vhd(253): object \"id_reg2\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_regwrite Pipeline.vhd(259) " "Verilog HDL or VHDL warning at Pipeline.vhd(259): object \"id_ctrl_regwrite\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_memtoreg Pipeline.vhd(260) " "Verilog HDL or VHDL warning at Pipeline.vhd(260): object \"id_ctrl_memtoreg\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_memread Pipeline.vhd(263) " "Verilog HDL or VHDL warning at Pipeline.vhd(263): object \"id_ctrl_memread\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_memwrite Pipeline.vhd(264) " "Verilog HDL or VHDL warning at Pipeline.vhd(264): object \"id_ctrl_memwrite\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_regdst Pipeline.vhd(265) " "Verilog HDL or VHDL warning at Pipeline.vhd(265): object \"id_ctrl_regdst\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679536 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_aluop Pipeline.vhd(266) " "Verilog HDL or VHDL warning at Pipeline.vhd(266): object \"id_ctrl_aluop\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679536 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_alusrc Pipeline.vhd(267) " "Verilog HDL or VHDL warning at Pipeline.vhd(267): object \"id_ctrl_alusrc\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512850679536 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ex_somador_result Pipeline.vhd(278) " "VHDL Signal Declaration warning at Pipeline.vhd(278): used implicit default value for signal \"ex_somador_result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 278 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679536 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_zero_alu Pipeline.vhd(301) " "VHDL Signal Declaration warning at Pipeline.vhd(301): used implicit default value for signal \"mem_zero_alu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 301 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679536 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wb_write_reg Pipeline.vhd(317) " "VHDL Signal Declaration warning at Pipeline.vhd(317): used implicit default value for signal \"wb_write_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 317 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679536 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wb_write_data Pipeline.vhd(319) " "VHDL Signal Declaration warning at Pipeline.vhd(319): used implicit default value for signal \"wb_write_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 319 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679536 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wb_reg_write Pipeline.vhd(321) " "VHDL Signal Declaration warning at Pipeline.vhd(321): used implicit default value for signal \"wb_reg_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 321 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512850679537 "|Pipeline"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 2 Pipeline.vhd(404) " "VHDL expression error at Pipeline.vhd(404): expression has 3 elements, but must have 2 elements" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 404 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1512850679540 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1512850679541 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512850679684 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 09 18:17:59 2017 " "Processing ended: Sat Dec 09 18:17:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512850679684 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512850679684 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512850679684 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512850679684 ""}
