=== Content from github.com_2f9a05f2_20250114_185747.html ===

[Skip to content](#start-of-content)

## Navigation Menu

Toggle navigation

[Sign in](/login?return_to=https%3A%2F%2Fgithub.com%2Fopenrisc%2For1200%2Fcommit%2F2c0765d7ba12813df273cd693a99c4e744f0fbd5)

* Product

  + [GitHub Copilot
    Write better code with AI](https://github.com/features/copilot)
  + [Security
    Find and fix vulnerabilities](https://github.com/features/security)
  + [Actions
    Automate any workflow](https://github.com/features/actions)
  + [Codespaces
    Instant dev environments](https://github.com/features/codespaces)
  + [Issues
    Plan and track work](https://github.com/features/issues)
  + [Code Review
    Manage code changes](https://github.com/features/code-review)
  + [Discussions
    Collaborate outside of code](https://github.com/features/discussions)
  + [Code Search
    Find more, search less](https://github.com/features/code-search)

  Explore
  + [All features](https://github.com/features)
  + [Documentation](https://docs.github.com)
  + [GitHub Skills](https://skills.github.com)
  + [Blog](https://github.blog)
* Solutions

  By company size
  + [Enterprises](https://github.com/enterprise)
  + [Small and medium teams](https://github.com/team)
  + [Startups](https://github.com/enterprise/startups)
  By use case
  + [DevSecOps](/solutions/use-case/devsecops)
  + [DevOps](/solutions/use-case/devops)
  + [CI/CD](/solutions/use-case/ci-cd)
  + [View all use cases](/solutions/use-case)

  By industry
  + [Healthcare](/solutions/industry/healthcare)
  + [Financial services](/solutions/industry/financial-services)
  + [Manufacturing](/solutions/industry/manufacturing)
  + [Government](/solutions/industry/government)
  + [View all industries](/solutions/industry)

  [View all solutions](/solutions)
* Resources

  Topics
  + [AI](/resources/articles/ai)
  + [DevOps](/resources/articles/devops)
  + [Security](/resources/articles/security)
  + [Software Development](/resources/articles/software-development)
  + [View all](/resources/articles)

  Explore
  + [Learning Pathways](https://resources.github.com/learn/pathways)
  + [White papers, Ebooks, Webinars](https://resources.github.com)
  + [Customer Stories](https://github.com/customer-stories)
  + [Partners](https://partner.github.com)
  + [Executive Insights](https://github.com/solutions/executive-insights)
* Open Source

  + [GitHub Sponsors
    Fund open source developers](/sponsors)
  + [The ReadME Project
    GitHub community articles](https://github.com/readme)
  Repositories
  + [Topics](https://github.com/topics)
  + [Trending](https://github.com/trending)
  + [Collections](https://github.com/collections)
* Enterprise

  + [Enterprise platform
    AI-powered developer platform](/enterprise)
  Available add-ons
  + [Advanced Security
    Enterprise-grade security features](https://github.com/enterprise/advanced-security)
  + [GitHub Copilot
    Enterprise-grade AI features](/features/copilot#enterprise)
  + [Premium Support
    Enterprise-grade 24/7 support](/premium-support)
* [Pricing](https://github.com/pricing)

Search or jump to...

# Search code, repositories, users, issues, pull requests...

Search

Clear

[Search syntax tips](https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax)

# Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

  Cancel

 Submit feedback

# Saved searches

## Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our [documentation](https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax).

  Cancel

 Create saved search

[Sign in](/login?return_to=https%3A%2F%2Fgithub.com%2Fopenrisc%2For1200%2Fcommit%2F2c0765d7ba12813df273cd693a99c4e744f0fbd5)

[Sign up](/signup?ref_cta=Sign+up&ref_loc=header+logged+out&ref_page=%2F%3Cuser-name%3E%2F%3Crepo-name%3E%2Fvoltron%2Fcommit_fragments%2Frepo_layout&source=header-repo&source_repo=openrisc%2For1200)
Reseting focus

You signed in with another tab or window. Reload to refresh your session.
You signed out in another tab or window. Reload to refresh your session.
You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

{{ message }}

[openrisc](/openrisc)
/
**[or1200](/openrisc/or1200)**
Public

* [Notifications](/login?return_to=%2Fopenrisc%2For1200) You must be signed in to change notification settings
* [Fork
  71](/login?return_to=%2Fopenrisc%2For1200)
* [Star
   163](/login?return_to=%2Fopenrisc%2For1200)

* [Code](/openrisc/or1200)
* [Issues
  1](/openrisc/or1200/issues)
* [Pull requests
  0](/openrisc/or1200/pulls)
* [Actions](/openrisc/or1200/actions)
* [Projects
  0](/openrisc/or1200/projects)
* [Wiki](/openrisc/or1200/wiki)
* [Security](/openrisc/or1200/security)
* [Insights](/openrisc/or1200/pulse)

Additional navigation options

* [Code](/openrisc/or1200)
* [Issues](/openrisc/or1200/issues)
* [Pull requests](/openrisc/or1200/pulls)
* [Actions](/openrisc/or1200/actions)
* [Projects](/openrisc/or1200/projects)
* [Wiki](/openrisc/or1200/wiki)
* [Security](/openrisc/or1200/security)
* [Insights](/openrisc/or1200/pulse)

## Commit

[Permalink](/openrisc/or1200/commit/2c0765d7ba12813df273cd693a99c4e744f0fbd5)

This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.

or1200: add carry, overflow bits, and range exception

[Browse files](/openrisc/or1200/tree/2c0765d7ba12813df273cd693a99c4e744f0fbd5)
Browse the repository at this point in the history

* Loading branch information

julius
committed
Sep 1, 2011

1 parent
[bc9b53b](/openrisc/or1200/commit/bc9b53bc2aa2d24699c236206ab796e67db66816)

commit 2c0765d

 Show file tree

 Hide file tree

Showing
**6 changed files**
with
**186 additions**
and
**61 deletions**.

* Whitespace
* Ignore whitespace

* Split
* Unified

* rtl/verilog

  + rtl/verilog/or1200\_alu.v
    [or1200\_alu.v](#diff-cb5e2fe469311f10ee0b9b0b8718d1322a0f530592ce3f4b3d4b008cdca46b2f)
  + rtl/verilog/or1200\_cpu.v
    [or1200\_cpu.v](#diff-3e3413fe1080a4f2cfdb7ee9e061f9e53e23faa95725a971a7492f71866a7b28)
  + rtl/verilog/or1200\_defines.v
    [or1200\_defines.v](#diff-a094e9f76a052002b4399f2fb3f80fd59d54b68a09073d3f5648605bf7b8ae10)
  + rtl/verilog/or1200\_except.v
    [or1200\_except.v](#diff-0faf81dafe20512aeb6465792fda14aff41ab9d9e6d26e14d6952e1d23202841)
  + rtl/verilog/or1200\_mult\_mac.v
    [or1200\_mult\_mac.v](#diff-e42ad9647a5bca213ad472f991158ed3ef462c425c8da447079e3bab18b9ec18)
  + rtl/verilog/or1200\_sprs.v
    [or1200\_sprs.v](#diff-d090cc8dad648382bc2cb0562d6f5dafad6be605cf1db1ecc53273f81c6b5dff)

## There are no files selected for viewing

103 changes: 64 additions & 39 deletions

103
[rtl/verilog/or1200\_alu.v](#diff-cb5e2fe469311f10ee0b9b0b8718d1322a0f530592ce3f4b3d4b008cdca46b2f "rtl/verilog/or1200_alu.v")

Show comments

[View file](/openrisc/or1200/blob/2c0765d7ba12813df273cd693a99c4e744f0fbd5/rtl/verilog/or1200_alu.v)
Edit file

Delete file

This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
[Learn more about bidirectional Unicode characters](https://github.co/hiddenchars)

  [Show hidden characters](%7B%7B%20revealButtonHref%20%7D%7D)

| Original file line number | Diff line number | Diff line change |
| --- | --- | --- |
| Expand Up | | @@ -56,6 +56,7 @@ module or1200\_alu( |
|  |  | alu\_op, alu\_op2, comp\_op, |
|  |  | cust5\_op, cust5\_limm, |
|  |  | result, flagforw, flag\_we, |
|  |  | ovforw, ov\_we, |
|  |  | cyforw, cy\_we, carry, flag |
|  |  | ); |
|  |  |  |
| Expand All | | @@ -78,6 +79,8 @@ output flagforw; |
|  |  | output flag\_we; |
|  |  | output cyforw; |
|  |  | output cy\_we; |
|  |  | output ovforw; |
|  |  | output ov\_we; |
|  |  | input carry; |
|  |  | input flag; |
|  |  |  |
| Expand All | | @@ -91,24 +94,28 @@ reg [width-1:0] result\_cust5; |
|  |  | reg flagforw; |
|  |  | reg flagcomp; |
|  |  | reg flag\_we; |
|  |  | reg cyforw; |
|  |  | reg cy\_we; |
|  |  | reg ovforw; |
|  |  | reg ov\_we; |
|  |  | wire [width-1:0] comp\_a; |
|  |  | wire [width-1:0] comp\_b; |
|  |  | `ifdef OR1200\_IMPL\_ALU\_COMP1 |
|  |  | wire a\_eq\_b; |
|  |  | wire a\_lt\_b; |
|  |  | `endif |
|  |  | wire [width-1:0] result\_sum; |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | wire [width-1:0] result\_csum; |
|  |  | wire cy\_csum; |
|  |  | `endif |
|  |  | wire [width-1:0] result\_and; |
|  |  | wire cy\_sum; |
|  |  | `ifdef OR1200\_IMPL\_SUB |
|  |  | wire cy\_sub; |
|  |  | `endif |
|  |  | reg cyforw; |
|  |  | wire ov\_sum; |
|  |  | wire [width-1:0] carry\_in; |
|  |  |  |
|  |  | wire [width-1:0] b\_mux; |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  | // |
|  |  | // Combinatorial logic |
| Expand All | | @@ -120,12 +127,24 @@ assign a\_eq\_b = (comp\_a == comp\_b); |
|  |  | assign a\_lt\_b = (comp\_a < comp\_b); |
|  |  | `endif |
|  |  | `ifdef OR1200\_IMPL\_SUB |
|  |  | assign cy\_sub = a < b; |
|  |  | assign cy\_sub = (comp\_a < comp\_b); |
|  |  | `endif |
|  |  | assign {cy\_sum, result\_sum} = a + b; |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | assign {cy\_csum, result\_csum} = a + b + {`OR1200\_OPERAND\_WIDTH'd0, carry}; |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | assign carry\_in = (alu\_op==`OR1200\_ALUOP\_ADDC) ? |
|  |  | {{width-1{1'b0}},carry} : {width{1'b0}}; |
|  |  | `else |
|  |  | assign carry\_in = {width-1{1'b0}}; |
|  |  | `endif |
|  |  | `ifdef OR1200\_IMPL\_SUB |
|  |  | assign b\_mux = (alu\_op==`OR1200\_ALUOP\_SUB) ? (~b)+1 : b; |
|  |  | `else |
|  |  | assign b\_mux = b; |
|  |  | `endif |
|  |  | assign {cy\_sum, result\_sum} = (a + b\_mux) + carry\_in; |
|  |  | // Numbers either both +ve and bit 31 of result set |
|  |  | assign ov\_sum = ((!a[width-1] & !b\_mux[width-1]) & result\_sum[width-1]) | |
|  |  | // or both -ve and bit 31 of result clear |
|  |  | ((a[width-1] & b\_mux[width-1]) & !result\_sum[width-1]); |
|  |  | assign result\_and = a & b; |
|  |  |  |
|  |  | // |
| Expand All | | @@ -145,9 +164,6 @@ end |
|  |  | // |
|  |  | always @(alu\_op or alu\_op2 or a or b or result\_sum or result\_and or macrc\_op |
|  |  | or shifted\_rotated or mult\_mac\_result or flag or result\_cust5 or carry |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | or result\_csum |
|  |  | `endif |
|  |  | `ifdef OR1200\_IMPL\_ALU\_EXT |
|  |  | or extended |
|  |  | `endif |
| Expand Down  Expand Up | | @@ -182,19 +198,15 @@ always @(alu\_op or alu\_op2 or a or b or result\_sum or result\_and or macrc\_op |
|  |  | `OR1200\_ALUOP\_SHROT : begin |
|  |  | result = shifted\_rotated; |
|  |  | end |
|  |  | `OR1200\_ALUOP\_ADD : begin |
|  |  | result = result\_sum; |
|  |  | end |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | `OR1200\_ALUOP\_ADDC : begin |
|  |  | result = result\_csum; |
|  |  | end |
|  |  | `OR1200\_ALUOP\_ADDC, |
|  |  | `endif |
|  |  | `ifdef OR1200\_IMPL\_SUB |
|  |  | `OR1200\_ALUOP\_SUB : begin |
|  |  | result = a - b; |
|  |  | `OR1200\_ALUOP\_SUB, |
|  |  | `endif |
|  |  | `OR1200\_ALUOP\_ADD : begin |
|  |  | result = result\_sum; |
|  |  | end |
|  |  | `endif |
|  |  | `OR1200\_ALUOP\_XOR : begin |
|  |  | result = a ^ b; |
|  |  | end |
| Expand Down  Expand Up | | @@ -245,22 +257,16 @@ end |
|  |  | // Generate flag and flag write enable |
|  |  | // |
|  |  | always @(alu\_op or result\_sum or result\_and or flagcomp |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | or result\_csum |
|  |  | `endif |
|  |  | ) begin |
|  |  | casez (alu\_op) // synopsys parallel\_case |
|  |  | `ifdef OR1200\_ADDITIONAL\_FLAG\_MODIFIERS |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | `OR1200\_ALUOP\_ADDC, |
|  |  | `endif |
|  |  | `OR1200\_ALUOP\_ADD : begin |
|  |  | flagforw = (result\_sum == 32'h0000\_0000); |
|  |  | flag\_we = 1'b1; |
|  |  | end |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | `OR1200\_ALUOP\_ADDC : begin |
|  |  | flagforw = (result\_csum == 32'h0000\_0000); |
|  |  | flag\_we = 1'b1; |
|  |  | end |
|  |  | `endif |
|  |  | `OR1200\_ALUOP\_AND: begin |
|  |  | flagforw = (result\_and == 32'h0000\_0000); |
|  |  | flag\_we = 1'b1; |
| Expand All | | @@ -282,26 +288,20 @@ end |
|  |  | // |
|  |  | always @(alu\_op or cy\_sum |
|  |  | `ifdef OR1200\_IMPL\_CY |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | or cy\_csum |
|  |  | `endif |
|  |  | `ifdef OR1200\_IMPL\_SUB |
|  |  | or cy\_sub |
|  |  | `endif |
|  |  | `endif |
|  |  | ) begin |
|  |  | casez (alu\_op) // synopsys parallel\_case |
|  |  | `ifdef OR1200\_IMPL\_CY |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | `OR1200\_ALUOP\_ADDC, |
|  |  | `endif |
|  |  | `OR1200\_ALUOP\_ADD : begin |
|  |  | cyforw = cy\_sum; |
|  |  | cy\_we = 1'b1; |
|  |  | end |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | `OR1200\_ALUOP\_ADDC: begin |
|  |  | cyforw = cy\_csum; |
|  |  | cy\_we = 1'b1; |
|  |  | end |
|  |  | `endif |
|  |  | `ifdef OR1200\_IMPL\_SUB |
|  |  | `OR1200\_ALUOP\_SUB: begin |
|  |  | cyforw = cy\_sub; |
| Expand All | | @@ -316,6 +316,31 @@ always @(alu\_op or cy\_sum |
|  |  | endcase |
|  |  | end |
|  |  |  |
|  |  |  |
|  |  | // |
|  |  | // Generate SR[OV] write enable |
|  |  | // |
|  |  | always @(alu\_op or ov\_sum) begin |
|  |  | casez (alu\_op) // synopsys parallel\_case |
|  |  | `ifdef OR1200\_IMPL\_OV |
|  |  | `ifdef OR1200\_IMPL\_ADDC |
|  |  | `OR1200\_ALUOP\_ADDC, |
|  |  | `endif |
|  |  | `ifdef OR1200\_IMPL\_SUB |
|  |  | `OR1200\_ALUOP\_SUB, |
|  |  | `endif |
|  |  | `OR1200\_ALUOP\_ADD : begin |
|  |  | ovforw = ov\_sum; |
|  |  | ov\_we = 1'b1; |
|  |  | end |
|  |  | `endif |
|  |  | default: begin |
|  |  | ovforw = 1'b0; |
|  |  | ov\_we = 1'b0; |
|  |  | end |
|  |  | endcase |
|  |  | end |
|  |  |  |
|  |  | // |
|  |  | // Shifts and rotation |
|  |  | // |
| Expand Down | |  |

21 changes: 19 additions & 2 deletions

21
[rtl/verilog/or1200\_cpu.v](#diff-3e3413fe1080a4f2cfdb7ee9e061f9e53e23faa95725a971a7492f71866a7b28 "rtl/verilog/or1200_cpu.v")

Show comments

[View file](/openrisc/or1200/blob/2c0765d7ba12813df273cd693a99c4e744f0fbd5/rtl/verilog/or1200_cpu.v)
Edit file

Delete file

This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
[Learn more about bidirectional Unicode characters](https://github.co/hiddenchars)

  [Show hidden characters](%7B%7B%20revealButtonHref%20%7D%7D)

| Original file line number | Diff line number | Diff line change |
| --- | --- | --- |
| Expand Up | | @@ -271,6 +271,10 @@ wire flag\_we\_fpu; |
|  |  | wire carry; |
|  |  | wire cyforw; |
|  |  | wire cy\_we\_alu; |
|  |  | wire ovforw; |
|  |  | wire ov\_we\_alu; |
|  |  | wire ovforw\_mult\_mac; |
|  |  | wire ov\_we\_mult\_mac; |
|  |  | wire cy\_we\_rf; |
|  |  | wire lsu\_stall; |
|  |  | wire epcr\_we; |
| Expand All | | @@ -292,6 +296,7 @@ wire fpu\_except\_started; |
|  |  | wire [31:0] wb\_insn; |
|  |  | wire sig\_syscall; |
|  |  | wire sig\_trap; |
|  |  | wire sig\_range; |
|  |  | wire sig\_fp; |
|  |  | wire [31:0] spr\_dat\_cfgr; |
|  |  | wire [31:0] spr\_dat\_rf; |
| Expand Down  Expand Up | | @@ -393,9 +398,15 @@ assign flagforw = (flag\_we\_alu & flagforw\_alu) | (flagforw\_fpu & flag\_we\_fpu); |
|  |  | assign flag\_we = (flag\_we\_alu | flag\_we\_fpu) & ~abort\_mvspr; |
|  |  |  |
|  |  | // |
|  |  | //  Flag for any MTSPR instructions, that must block execution, to indicate done |
|  |  | // Flag for any MTSPR instructions, that must block execution, to indicate done |
|  |  | // |
|  |  | assign mtspr\_done = mtspr\_dc\_done; |
|  |  |  |
|  |  | // |
|  |  | // Range exception |
|  |  | // |
|  |  | assign sig\_range = sr[`OR1200\_SR\_OV]; |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  | // |
| Expand Down  Expand Up | | @@ -591,6 +602,8 @@ or1200\_alu or1200\_alu( |
|  |  | .flag\_we(flag\_we\_alu), |
|  |  | .cyforw(cyforw), |
|  |  | .cy\_we(cy\_we\_alu), |
|  |  | .ovforw(ovforw), |
|  |  | .ov\_we(ov\_we\_alu), |
|  |  | .flag(flag), |
|  |  | .carry(carry) |
|  |  | ); |
| Expand Down  Expand Up | | @@ -641,6 +654,8 @@ or1200\_mult\_mac or1200\_mult\_mac( |
|  |  | .mac\_op(mac\_op), |
|  |  | .alu\_op(alu\_op), |
|  |  | .result(mult\_mac\_result), |
|  |  | .ovforw(ovforw\_mult\_mac), |
|  |  | .ov\_we(ov\_we\_mult\_mac), |
|  |  | .mult\_mac\_stall(mult\_mac\_stall), |
|  |  | .spr\_cs(spr\_cs[`OR1200\_SPR\_GROUP\_MAC]), |
|  |  | .spr\_write(spr\_we), |
| Expand All | | @@ -666,6 +681,8 @@ or1200\_sprs or1200\_sprs( |
|  |  | .cyforw(cyforw), |
|  |  | .cy\_we(cy\_we\_rf), |
|  |  | .carry(carry), |
|  |  | .ovforw(ovforw | ovforw\_mult\_mac), |
|  |  | .ov\_we(ov\_we\_alu | ov\_we\_mult\_mac), |
|  |  | .to\_wbmux(sprs\_dataout), |
|  |  |  |
|  |  | .du\_addr(du\_addr), |
| Expand Down  Expand Up | | @@ -803,7 +820,7 @@ or1200\_except or1200\_except( |
|  |  | .sig\_dbuserr(except\_dbuserr), |
|  |  | .sig\_illegal(except\_illegal), |
|  |  | .sig\_align(except\_align), |
|  |  | .sig\_range(1'b0), |
|  |  | .sig\_range(sig\_range), |
|  |  | .sig\_dtlbmiss(except\_dtlbmiss), |
|  |  | .sig\_dmmufault(except\_dmmufault), |
|  |  | .sig\_int(sig\_int), |
| Expand Down | |  |

27 changes: 22 additions & 5 deletions

27
[rtl/verilog/or1200\_defines.v](#diff-a094e9f76a052002b4399f2fb3f80fd59d54b68a09073d3f5648605bf7b8ae10 "rtl/verilog/or1200_defines.v")

Show comments

[View file](/openrisc/or1200/blob/2c0765d7ba12813df273cd693a99c4e744f0fbd5/rtl/verilog/or1200_defines.v)
Edit file

Delete file

This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
[Learn more about bidirectional Unicode characters](https://github.co/hiddenchars)

  [Show hidden characters](%7B%7B%20revealButtonHref%20%7D%7D)

| Original file line number | Diff line number | Diff line change |
| --- | --- | --- |
| Expand Up | | @@ -299,7 +299,7 @@ |
|  |  | // If you don't use them, then disable implementation |
|  |  | // to save area. |
|  |  | // |
|  |  | //`define OR1200\_IMPL\_ADDC |
|  |  | `define OR1200\_IMPL\_ADDC |
|  |  |  |
|  |  | // |
|  |  | // Implement l.sub instruction |
| Expand All | | @@ -321,7 +321,24 @@ |
|  |  | // instructions and if these three insns are not |
|  |  | // implemented there is not much point having SR[CY]. |
|  |  | // |
|  |  | //`define OR1200\_IMPL\_CY |
|  |  | `define OR1200\_IMPL\_CY |
|  |  |  |
|  |  | // |
|  |  | // Implement carry bit SR[OV] |
|  |  | // |
|  |  | // Compiler doesn't use this, but other code may like |
|  |  | // to. |
|  |  | // |
|  |  | `define OR1200\_IMPL\_OV |
|  |  |  |
|  |  | // |
|  |  | // Implement carry bit SR[OVE] |
|  |  | // |
|  |  | // Overflow interrupt indicator. When enabled, SR[OV] flag |
|  |  | // does not remain asserted after exception. |
|  |  | // |
|  |  | `define OR1200\_IMPL\_OVE |
|  |  |  |
|  |  |  |
|  |  | // |
|  |  | // Implement rotate in the ALU |
| Expand Down  Expand Up | | @@ -825,9 +842,9 @@ |
|  |  | `define OR1200\_SR\_LEE 7 |
|  |  | `define OR1200\_SR\_CE 8 |
|  |  | `define OR1200\_SR\_F 9 |
|  |  | `define OR1200\_SR\_CY 10 // Unused |
|  |  | `define OR1200\_SR\_OV 11 // Unused |
|  |  | `define OR1200\_SR\_OVE 12 // Unused |
|  |  | `define OR1200\_SR\_CY 10 // Optional |
|  |  | `define OR1200\_SR\_OV 11 // Optional |
|  |  | `define OR1200\_SR\_OVE 12 // Optional |
|  |  | `define OR1200\_SR\_DSX 13 // Unused |
|  |  | `define OR1200\_SR\_EPH 14 |
|  |  | `define OR1200\_SR\_FO 15 |
| Expand Down | |  |

14 changes: 11 additions & 3 deletions

14
[rtl/verilog/or1200\_except.v](#diff-0faf81dafe20512aeb6465792fda14aff41ab9d9e6d26e14d6952e1d23202841 "rtl/verilog/or1200_except.v")

Show comments

[View file](/openrisc/or1200/blob/2c0765d7ba12813df273cd693a99c4e744f0fbd5/rtl/verilog/or1200_except.v)
Edit file

Delete file

This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
[Learn more about bidirectional Unicode characters](https://github.co/hiddenchars)

  [Show hidden characters](%7B%7B%20revealButtonHref%20%7D%7D)

| Original file line number | Diff line number | Diff line change |
| --- | --- | --- |
| Expand Up | | @@ -176,7 +176,8 @@ reg [2:0] delayed\_tee; |
|  |  | wire int\_pending; |
|  |  | wire tick\_pending; |
|  |  | wire fp\_pending; |
|  |  |  |
|  |  | wire range\_pending; |
|  |  |  |
|  |  | reg trace\_trap ; |
|  |  | reg ex\_freeze\_prev; |
|  |  | reg sr\_ted\_prev; |
| Expand Down  Expand Up | | @@ -207,6 +208,13 @@ assign tick\_pending = sig\_tick & (sr[`OR1200\_SR\_TEE] | |
|  |  |  |
|  |  | assign fp\_pending = sig\_fp & fpcsr\_fpee & ~ex\_freeze & ~ex\_branch\_taken |
|  |  | & ~ex\_dslot; |
|  |  |  |
|  |  | `ifdef OR1200\_IMPL\_OVE |
|  |  | assign range\_pending = sig\_range & sr[`OR1200\_SR\_OVE] & ~ex\_freeze & |
|  |  | ~ex\_branch\_taken & ~ex\_dslot; |
|  |  | `else |
|  |  | assign range\_pending = 0; |
|  |  | `endif |
|  |  |  |
|  |  | // Abort write into RF by load & other instructions |
|  |  | assign abort\_ex = sig\_dbuserr | sig\_dmmufault | sig\_dtlbmiss | sig\_align | |
| Expand Down  Expand Up | | @@ -234,7 +242,7 @@ assign except\_trig = { |
|  |  | sig\_syscall & ~du\_dsr[`OR1200\_DU\_DSR\_SCE] & ~ex\_freeze, |
|  |  | sig\_dmmufault & ~du\_dsr[`OR1200\_DU\_DSR\_DPFE], |
|  |  | sig\_dbuserr & ~du\_dsr[`OR1200\_DU\_DSR\_BUSEE], |
|  |  | sig\_range  & ~du\_dsr[`OR1200\_DU\_DSR\_RE], |
|  |  | range\_pending & ~du\_dsr[`OR1200\_DU\_DSR\_RE], |
|  |  | fp\_pending & ~du\_dsr[`OR1200\_DU\_DSR\_FPE], |
|  |  | int\_pending & ~du\_dsr[`OR1200\_DU\_DSR\_IE], |
|  |  | tick\_pending & ~du\_dsr[`OR1200\_DU\_DSR\_TTE] |
| Expand All | | @@ -260,7 +268,7 @@ assign except\_stop = { |
|  |  | sig\_dtlbmiss & du\_dsr[`OR1200\_DU\_DSR\_DME], |
|  |  | sig\_dmmufault & du\_dsr[`OR1200\_DU\_DSR\_DPFE], |
|  |  | sig\_dbuserr & du\_dsr[`OR1200\_DU\_DSR\_BUSEE], |
|  |  | sig\_range & du\_dsr[`OR1200\_DU\_DSR\_RE], |
|  |  | range\_pending & du\_dsr[`OR1200\_DU\_DSR\_RE], |
|  |  | sig\_trap & du\_dsr[`OR1200\_DU\_DSR\_TE], |
|  |  | fp\_pending & du\_dsr[`OR1200\_DU\_DSR\_FPE], |
|  |  | sig\_syscall & du\_dsr[`OR1200\_DU\_DSR\_SCE] & ~ex\_freeze |
| Expand Down | |  |

 Loading

Oops, something went wrong.
 Retry

Toggle all file notes
Toggle all file annotations

### 0 comments on commit `2c0765d`

Please
[sign in](/login?return_to=https%3A%2F%2Fgithub.com%2Fopenrisc%2For1200%2Fcommit%2F2c0765d7ba12813df273cd693a99c4e744f0fbd5) to comment.

## Footer

© 2025 GitHub, Inc.

### Footer navigation

* [Terms](https://docs.github.com/site-policy/github-terms/github-terms-of-service)
* [Privacy](https://docs.github.com/site-policy/privacy-policies/github-privacy-statement)
* [Security](https://github.com/security)
* [Status](https://www.githubstatus.com/)
* [Docs](https://docs.github.com/)
* [Contact](https://support.github.com?tags=dotcom-footer)
* Manage cookies
* Do not share my personal information

You can’t perform that action at this time.



=== Content from seth.engr.tamu.edu_af2cc6d4_20250114_185749.html ===


* [Skip to primary navigation](#genesis-nav-primary)
* [Skip to main content](#genesis-content)

* [About Us](https://seth.engr.tamu.edu/)
* [Research](https://seth.engr.tamu.edu/research-2/)
* [Publications](https://seth.engr.tamu.edu/publications/)
* [People](https://seth.engr.tamu.edu/people/)
* [Artifacts](https://seth.engr.tamu.edu/software-releases/)
* [News](https://seth.engr.tamu.edu/news-2/)
* [Sponsors](https://seth.engr.tamu.edu/sponsors/)
* [Contact Us](https://seth.engr.tamu.edu/contact-us/)

[Secure and Trustworthy Hardware (SETH) Lab](https://seth.engr.tamu.edu/)

[![Texas A&M University College of Engineering](https://seth.engr.tamu.edu/wp-content/themes/coe-theme/images/logos/coe/logos-horizontal/ENGINEERING_logo_HWHT.png)](https://seth.engr.tamu.edu)Menu
# New vulnerabilities detected by our hardware fuzzer, TheHuzz

Please email jv.rajendran@tamu.edu and ahmad.sadeghi@trust.informatik.tu-darmstadt.de if you need TheHuzz. Our hardware fuzzer [TheHuzz](https://www.usenix.org/conference/usenixsecurity22/presentation/kande) detected eight new vulnerabilities of which five of them are assigned with CVEs: CVE-2021-40506, CVE-2021-40507, CVE-2021-41612, CVE-2021-41614, and CVE-2021-41613. These bugs are listed in Table 1 on page 10 of the [TheHuzz](https://www.usenix.org/conference/usenixsecurity22/presentation/kande) paper. For your convenience,, here is the mapping between the bugs in the paper and the CVEs assigned to the bugs:

* CVE-2021-41612 –> B5: Incorrect implementation of the logic to generate the carry flag
* CVE-2021-41614 –> B6: Read/write access checking not implemented for privileged register
* CVE-2021-41613 –> B7: Incomplete implementation of EEAR register write logic
* CVE-2021-40506 –> B9: Incomplete update logic of overflow bit for MSB & MAC instructions
* CVE-2021-40507 –> B10: Incorrect implementation of the logic to generate the overflow flag

Here is a detailed description of these five vulnerabilities:

| **Fields** | **B5 (CVE-2021-41612)** | **B6 (CVE-2021-41614)** | **B7 (CVE-2021-41613)** |
| --- | --- | --- | --- |
| **CNA-covered product?** | No | No | No |
| **Is this an existing CVE?** | No | No | No |
| **Vulnerability type** | CWE-1201: [Core and Compute Issues – (1201)](https://cwe.mitre.org/data/definitions/1201.html) | CWE-1198: [Privilege Separation and Access Control Issues – (1198)](https://cwe.mitre.org/data/definitions/1198.html) | CWE-1201: [Core and Compute Issues – (1201)](https://cwe.mitre.org/data/definitions/1201.html) |
| **Vendor of the product** | openRISC | openRISC | openRISC |
| **Affected product(s)/ code base** | mor1kx processor (<https://github.com/openrisc/mor1kx>).  From commit ID 95eee0596a160ffdfd8ee6bc8b88268b2e49ec5e to commit ID 76ea4e8c3fd64e8c6d346ea391b8fd5c95b4f351 on master branch are affected. | mor1kx processor (<https://github.com/openrisc/mor1kx>).  From commit ID 95eee0596a160ffdfd8ee6bc8b88268b2e49ec5e to commit ID e51654a40c49d0bc0ff30f1a8d8586c7dd443a08 on master branch are affected. | mor1kx processor (<https://github.com/openrisc/mor1kx>).  From commit ID 95eee0596a160ffdfd8ee6bc8b88268b2e49ec5e to commit ID e51654a40c49d0bc0ff30f1a8d8586c7dd443a08  on master branch are affected. |
| **Has vendor confirmed or acknowledged the vulnerability?** | Yes | Yes | Yes |
| **Attack type** | Context-dependent | Local | Context-dependent |
| **Impact** | Data or control flow corruption | Escalation of Privileges | Data or control flow corruption |
| **Affected component(s)** | ALU of the processor | Privilege registers of the processor | Privilege registers of the processor |
| **Attack vector(s)** | Any software code using the carry flag value in its control or data path following the *subtract* instructions can be used as a source of corruption in execution. | The return from exception (rfe) instruction causes the processor to jump to the location stored in EPCR register and restores the privilege state of the processor with the value stored in Exception Status Register (ESR).  The attacker can set EPCR with the exploit code location while the processor privilege stored in ESR is machine mode and execute the rfe instruction.  This can cause privilege escalation and execution of attacker exploit code in the machine mode. | EEAR stores the effective address (EA) of the instruction that caused an exception. Any exception handling routine that writes to EEAR will be ineffective as the data cannot be written to EEAR. |
| **Suggested description of the vulnerability for use in the CVE** | An issue was discovered in the ALU unit of the mor1kx processor. The carry flag is not being updated correctly for the subtract instruction, which results in an incorrect value of the carry flag. Any software that relies on this flag may experience corruption in execution. | An issue was discovered in the controller unit of the mor1kx processor. The read/write access permissions to the Exception Program Counter Register (EPCR) are not implemented correctly. User programs from unauthorized privilege level can make read/write accesses to EPCR. | An issue was discovered in the controller unit of the mor1kx processor. The write logic of Exception Effective Address Register (EEAR) is not implemented correctly. User programs with authorized privilege level will be unable to write to EEAR. |
| **Github issue** | [**https://github.com/openrisc/mor1kx/issues/139**](https://github.com/openrisc/mor1kx/issues/139) | [**https://github.com/openrisc/mor1kx/issues/140**](https://github.com/openrisc/mor1kx/issues/140) | [**https://github.com/openrisc/mor1kx/issues/141**](https://github.com/openrisc/mor1kx/issues/141) |
| **Additional information** | **Location:**  mor1kx\_execute\_alu.v (<https://github.com/openrisc/mor1kx/blob/master/rtl/verilog/mor1kx_execute_alu.v>). **Triggering input:**  //set r1=00020000 and r3=00002000  l.sub    r4,r1,r3  **Expected output:**  Carry flag = 0  **mor1kx output:**  Carry flag = 1 | **Location:**  mor1kx\_ctrl\_cappuccino.v (<https://github.com/openrisc/mor1kx/blob/master/rtl/verilog/mor1kx_ctrl_cappuccino.v>). **Details:** The OpenRISC specification requires that the EPCR register be accessible only from supervisor mode.  **Triggering input:**  #include <stdio.h>  int main() {  // enter user mode :  asm volatile ( “l.ori r17,r0,0x0000  “);  asm volatile ( “l.mtspr r0,r17,0x3806”);  asm volatile ( “l.mfspr r17,r0,0x11  “);  asm volatile ( “l.andi r17,r17,-2    “);  asm volatile ( “l.mtspr r0,r17,0x11  “);  // padding the seed code  asm volatile( “l.nop 0x0 “);  asm volatile( “l.nop 0x0 “);  asm volatile( “l.nop 0x0 “);  asm volatile( “l.nop 0x0 “);  asm volatile (“l.addi r1,r0,1”);  asm volatile (“l.mfspr r2,r0,32”);  asm volatile (“l.mtspr r0, r1, 32”);  return 0;  }  The or1ksim fails to execute the *mfspr* while the mor1kx implementation can successfully write into EPCR using the *mtspr* instruction. | **Location:**  mor1kx\_ctrl\_cappuccino.v (<https://github.com/openrisc/mor1kx/blob/master/rtl/verilog/mor1kx_ctrl_cappuccino.v>), line 830 to 840. **Details:** The OpenRISC specification requires that the EEAR register be accessible from the supervisor mode but the mor1kx implementation does not have the option to write to EEAR with the *mtspr* instruction even from the supervisor mode. |

| **Fields** | **B9 (CVE-2021-40506)** | **B10 (CVE-2021-40507)** |
| --- | --- | --- |
| **CNA-covered product?** | No | No |
| **Is this an existing CVE?** | No | No |
| **Vulnerability type** | CWE-1201: [Core and Compute Issues – (1201)](https://cwe.mitre.org/data/definitions/1201.html) | CWE-1201: [Core and Compute Issues – (1201)](https://cwe.mitre.org/data/definitions/1201.html) |
| **Vendor of the product** | openRISC | openRISC |
| **Affected product(s)/ code base** | OR1200 processor | OR1200 processor |
| **Has vendor confirmed or acknowledged the vulnerability?** | Yes | Yes |
| **Attack type (Context-dependent/local/physical/remote/other)** | Context-dependent | Context-dependent |
| **Impact (Code execution/Information disclosure/Denial of Service/other/escalation of privileges)** | Other (Data or control flow corruption) | Other (Data or control flow corruption) |
| **Affected component(s)** | ALU of the processor | ALU of the processor |
| **Attack vector(s)** | Any software code using the overflow flag value in its control or data path following the *msb* or *mac* instructions can be used as a source of corruption in execution. | Any software code using the overflow flag value in its control or data path following the *subtract* instruction can be used as a source of corruption in execution. |
| **Suggested description of the vulnerability for use in the CVE** | An issue was discovered in the ALU unit of the OR1200 processor. The overflow flag is not being updated for the *msb* and *mac* instructions which results in an incorrect value in the overflow flag. | An issue was discovered in the ALU unit of the OR1200 processor. The overflow flag is not being updated correctly for the *subtract* instruction which results in an incorrect value in the overflow flag. |
| **Additional information** | **Location:**  or1200\_alu.v (<https://github.com/openrisc/or1200/blob/master/rtl/verilog/or1200_alu.v>), line 357 to 376**Details:** It can be seen in the *always* block that the overflow bit is only updated for the *add* and *sub* instructions. **Triggering input:**l.add r1, r0, r0l.add r2, r0, r0l.macrc r3l.div r4, r1, r2l.msb   r1, r2**Expected output:** MACHI = 0  MACLO = 0  r1 = 0  r2 = 0  Overflow = 0  **or1200 output:**  MACHI = 0  MACLO = 0  r1 = 0  r2 = 0  Overflow = 1 | **Location:**  or1200\_alu.v (<https://github.com/openrisc/or1200/blob/master/rtl/verilog/or1200_alu.v>), line 171 to 178 **Details:** The logic used to compute the overflow flag is incorrect for certain values of operands of the *subtract* instructions.  **Triggering input:**  l.add r1, r0, r0  l.addi r2, r0, 0x47d4  l.sub r3, r1, r2  **Expected output:**  r1 = 0  r2 = 0x47d4  r3 = 0xffffb82c  Overflow = 0  **or1200 output:**  r1 = 0  r2 = 0x47d4  r3 = 0xffffb82c  Overflow = 1 |

© 2016–2025 Secure and Trustworthy Hardware (SETH) Lab [Log in](https://seth.engr.tamu.edu/wp-login.php)

[![Texas A&M Engineering Experiment Station Logo](https://seth.engr.tamu.edu/wp-content/plugins/coe-content-model/inc/../images/logos/tees/tees_logo_primary_wht.png)](http://tees.tamu.edu)

* [TAMU ECE](https://engineering.tamu.edu/electrical/index.html)

* [State of Texas](https://www.texas.gov/)
* [Open Records](https://orec.tamu.edu/open-records/)
* [Risk, Fraud & Misconduct Hotline](https://secure.ethicspoint.com/domain/en/report_custom.asp?clientid=19681)
* [Statewide Search](https://www.tsl.state.tx.us/trail/)
* [Site Links & Policies](https://engineering.tamu.edu/policies.html)
* [Accommodations](https://tees.tamu.edu/engr-hr/workplace-notices/americans-with-disabilities-act-ada-as-amended.html)
* [Environmental Health, Safety & Security](https://ehs.tamu.edu)
* [Employment](https://engineering.tamu.edu/career/index.html)



=== Content from www.usenix.org_1fe6c4c0_20250115_113457.html ===


 [usenix\_logo\_notag\_white](/)

* [Sign In](/user?destination=conference/usenixsecurity22/presentation/kande)
* [Conferences](/conferences)

 [![](https://www.usenix.org/sites/default/files/styles/neat_conference_menu_logo/public/sec22_wordmark_stacked_white_400x164_rev.png?itok=RqiBGb4U)](/conference/usenixsecurity22)

* [Attend](/conference/usenixsecurity22#registration)
  + [Registration Information](/conference/usenixsecurity22/registration-information)
  + [Registration Discounts](/conference/usenixsecurity22/registration-discounts)
  + [Terms and Conditions](/conference/usenixsecurity22/terms)
  + [Grant Opportunities](/conference/usenixsecurity22/grants)

  + [Venue, Hotel, and Travel](/conference/usenixsecurity22/venue-hotel-and-travel)
* [Program](/conference/usenixsecurity22/technical-sessions)
  + [Technical Sessions](/conference/usenixsecurity22/technical-sessions)

  + [Summer Accepted Papers](/conference/usenixsecurity22/summer-accepted-papers)
  + [Fall Accepted Papers](/conference/usenixsecurity22/fall-accepted-papers)
  + [Winter Accepted Papers](/conference/usenixsecurity22/winter-accepted-papers)

  + [Activities](/conference/usenixsecurity22/activities)
  + [Poster Session and Happy Hour](/conference/usenixsecurity22/poster-session)
* [Participate](/conference/usenixsecurity22/call-for-papers)
  + [Call for Papers](/conference/usenixsecurity22/call-for-papers)
  + [Submission Policies and Instructions](/conference/usenixsecurity22/submission-policies-and-instructions)

  + [Call for Artifacts](/conference/usenixsecurity22/call-for-artifacts)
  + [Artifact Appendix Guidelines](/conference/usenixsecurity22/artifact-appendix-guidelines)

  + [Instructions for Presenters](/conference/usenixsecurity22/instructions-presenters)
* [Sponsors](/conference/usenixsecurity22#sponsorship)
  + [Exhibitor Services](/conference/usenixsecurity22/exhibitor-services)
* [About](/conference/usenixsecurity22#marquee)
  + [Symposium Organizers](/conference/usenixsecurity22#organizers)
  + [Past Symposia](https://www.usenix.org/conferences/byname/108)

  + [Conference Policies](https://www.usenix.org/policies)
  + [Code of Conduct](https://www.usenix.org/conferences/coc)
  + [Questions](/conference/usenixsecurity22#questions)

# TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities

Authors:

Rahul Kande, Addison Crump, and Garrett Persyn, *Texas A&M University;* Patrick Jauernig and Ahmad-Reza Sadeghi, *Technische Universität Darmstadt;* Aakash Tyagi and Jeyavijayan Rajendran, *Texas A&M University*

Abstract:

The increasing complexity of modern processors poses many challenges to existing hardware verification tools and methodologies for detecting security-critical bugs. Recent attacks on processors have shown the fatal consequences of uncovering and exploiting hardware vulnerabilities.

Fuzzing has emerged as a promising technique for detecting software vulnerabilities. Recently, a few hardware fuzzing techniques have been proposed. However, they suffer from several limitations, including non-applicability to commonly used hardware description languages (HDLs) like Verilog and VHDL, the need for significant human intervention, and inability to capture many intrinsic hardware behaviors, such as signal transitions and floating wires.

In this paper, we present the design and implementation of a novel hardware fuzzer, TheHuzz, that overcomes the aforementioned limitations and significantly improves the state of the art. We analyze the intrinsic behaviors of hardware designs in HDLs and then measure the coverage metrics that model such behaviors. TheHuzz generates assembly-level instructions to increase the desired coverage values, thereby finding many hardware bugs that are exploitable from software. We evaluate TheHuzz on four popular open-source processors and achieve 1.98× and 3.33× the speed compared to the industry-standard random regression approach and the state-of-the-art hardware fuzzer, DifuzzRTL, respectively. Using TheHuzz, we detected 11 bugs in these processors, including 8 new bugs, and we demonstrate exploits using the detected bugs. We also show that TheHuzz overcomes the limitations of formal verification tools from the semiconductor industry by comparing its findings to those discovered by the Cadence JasperGold tool.

## [Rahul Kande, Texas A&M University](/conference/usenixsecurity22/speaker-or-organizer/rahul-kande-texas-am-university)

## [Addison Crump, Texas A&M University](/conference/usenixsecurity22/speaker-or-organizer/addison-crump-texas-am-university)

## [Garrett Persyn, Texas A&M University](/conference/usenixsecurity22/speaker-or-organizer/garrett-persyn-texas-am-university)

## [Patrick Jauernig, Technische Universität Darmstadt](/conference/usenixsecurity22/speaker-or-organizer/patrick-jauernig-technische-universit%C3%A4t-darmstadt)

## [Ahmad-Reza Sadeghi, Technical University of Darmstadt](/conference/usenixsecurity22/speaker-or-organizer/ahmad-reza-sadeghi-technical-university-darmstadt)

## [Aakash Tyagi, Texas A&M University](/conference/usenixsecurity22/speaker-or-organizer/aakash-tyagi-texas-am-university)

## [Jeyavijayan Rajendran, Texas A&M University](/conference/usenixsecurity22/speaker-or-organizer/jeyavijayan-rajendran-texas-am-university-0)

## Open Access Media

USENIX is committed to Open Access to the research presented at our events. Papers and proceedings are freely available to everyone once the event begins. Any video, audio, and/or slides that are posted after the event are also free and open to everyone. [Support USENIX](/annual-fund) and our commitment to Open Access.

BibTeX@inproceedings {280028,

author = {Rahul Kande and Addison Crump and Garrett Persyn and Patrick Jauernig and Ahmad-Reza Sadeghi and Aakash Tyagi and Jeyavijayan Rajendran},

title = {{TheHuzz}: Instruction Fuzzing of Processors Using {Golden-Reference} Models for Finding {Software-Exploitable} Vulnerabilities},

booktitle = {31st USENIX Security Symposium (USENIX Security 22)},

year = {2022},

isbn = {978-1-939133-31-1},

address = {Boston, MA},

pages = {3219--3236},

url = {https://www.usenix.org/conference/usenixsecurity22/presentation/kande},

publisher = {USENIX Association},

month = aug

}

[Download](/biblio/export/bibtex/280028)![PDF icon](/modules/file/icons/application-pdf.png "application/pdf") [Kande PDF](https://www.usenix.org/system/files/sec22-kande.pdf "sec22-kande.pdf")![PDF icon](/modules/file/icons/application-pdf.png "application/pdf") [Kande Paper (Prepublication) PDF](https://www.usenix.org/system/files/sec22fall_kande.pdf "sec22fall_kande.pdf")![](https://www.usenix.org/sites/all/modules/usenix/usenix_files/images/usenix-unlocked.png)[View the slides](https://www.usenix.org/system/files/sec22_slides-kande.pdf)
## Presentation Video

* [Attend](/conference/usenixsecurity22#registration)
  + [Registration Information](/conference/usenixsecurity22/registration-information)
  + [Registration Discounts](/conference/usenixsecurity22/registration-discounts)
  + [Terms and Conditions](/conference/usenixsecurity22/terms)
  + [Grant Opportunities](/conference/usenixsecurity22/grants)
  + [Venue, Hotel, and Travel](/conference/usenixsecurity22/venue-hotel-and-travel)
* [Program](/conference/usenixsecurity22/technical-sessions)
  + [Technical Sessions](/conference/usenixsecurity22/technical-sessions)
  + [Summer Accepted Papers](/conference/usenixsecurity22/summer-accepted-papers)
  + [Fall Accepted Papers](/conference/usenixsecurity22/fall-accepted-papers)
  + [Winter Accepted Papers](/conference/usenixsecurity22/winter-accepted-papers)
  + [Activities](/conference/usenixsecurity22/activities)
  + [Poster Session and Happy Hour](/conference/usenixsecurity22/poster-session)
* [Participate](/conference/usenixsecurity22/call-for-papers)
  + [Call for Papers](/conference/usenixsecurity22/call-for-papers)
  + [Submission Policies and Instructions](/conference/usenixsecurity22/submission-policies-and-instructions)
  + [Call for Artifacts](/conference/usenixsecurity22/call-for-artifacts)
  + [Artifact Appendix Guidelines](/conference/usenixsecurity22/artifact-appendix-guidelines)
  + [Instructions for Presenters](/conference/usenixsecurity22/instructions-presenters)
* [Sponsors](/conference/usenixsecurity22#sponsorship)
  + [Exhibitor Services](/conference/usenixsecurity22/exhibitor-services)
* [About](/conference/usenixsecurity22#marquee)
  + [Symposium Organizers](/conference/usenixsecurity22#organizers)
  + [Past Symposia](https://www.usenix.org/conferences/byname/108)
  + [Conference Policies](https://www.usenix.org/policies)
  + [Code of Conduct](https://www.usenix.org/conferences/coc)
  + [Questions](/conference/usenixsecurity22#questions)

[Twitter](http://twitter.com/usenixsecurity)[Facebook](https://www.facebook.com/USENIX-Security-Symposium-13544602263)[Youtube](http://www.youtube.com/user/USENIXAssociation)

* [Privacy Policy](/privacy-policy)
* [Contact Us](/contact)

© USENIX


