
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -0.94

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.12

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.12

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   1.16 source latency fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK ^
  -0.94 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_7.macu.mult_res[9]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.22 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[2]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.11    0.40    0.26    1.86 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.40    0.01    1.87 ^ qnr.qnt_cnt[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.22    0.45    0.36    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.45    0.01    0.88 ^ clkbuf_leaf_135_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    29    0.26    0.12    0.22    1.10 ^ clkbuf_leaf_135_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_135_clk (net)
                  0.12    0.00    1.10 ^ qnr.qnt_cnt[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.10   clock reconvergence pessimism
                          0.30    1.40   library removal time
                                  1.40   data required time
-----------------------------------------------------------------------------
                                  1.40   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.22    0.45    0.36    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.45    0.01    0.88 ^ clkbuf_leaf_132_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.25    0.12    0.22    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_132_clk (net)
                  0.12    0.00    1.11 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.09    0.41    1.52 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.09    0.00    1.52 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.22    0.45    0.36    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.45    0.01    0.88 ^ clkbuf_leaf_132_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.25    0.12    0.22    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_132_clk (net)
                  0.12    0.00    1.11 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.11   clock reconvergence pessimism
                          0.09    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.11    0.40    0.26    1.86 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.43    0.07    1.93 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.93   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.38    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    8.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.17    8.36 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.01    8.36 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.15    8.51 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.00    8.52 ^ clkbuf_4_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.68    0.26    0.25    8.76 ^ clkbuf_4_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3__leaf_clk (net)
                  0.26    0.01    8.77 ^ clkbuf_leaf_174_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.19    0.10    0.18    8.95 ^ clkbuf_leaf_174_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_174_clk (net)
                  0.10    0.00    8.95 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    8.95   clock reconvergence pessimism
                         -0.08    8.88   library recovery time
                                  8.88   data required time
-----------------------------------------------------------------------------
                                  8.88   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  6.94   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.51 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    20    1.42    0.53    0.40    0.91 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.53    0.01    0.92 ^ clkbuf_leaf_144_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    23    0.23    0.11    0.22    1.15 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_144_clk (net)
                  0.11    0.01    1.15 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     2    0.05    0.10    0.46    1.62 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.10    0.00    1.62 v rebuffer49/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.06    0.06    0.14    1.76 v rebuffer49/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net97 (net)
                  0.06    0.00    1.76 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.41    0.15    0.18    1.94 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net46 (net)
                  0.16    0.01    1.95 v _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     8    0.60    0.15    0.22    2.17 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.15    0.01    2.18 v _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     6    0.61    0.15    0.22    2.40 v _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004461_ (net)
                  0.15    0.01    2.41 v rebuffer29/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     2    0.22    0.09    0.17    2.58 v rebuffer29/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net77 (net)
                  0.09    0.00    2.58 v _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     6    0.29    0.09    0.16    2.74 v _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004502_ (net)
                  0.09    0.00    2.75 v _059366_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     5    0.37    0.10    0.17    2.91 v _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004578_ (net)
                  0.10    0.01    2.92 v _059376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.08    0.22    0.15    3.07 ^ _059376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _029836_ (net)
                  0.22    0.00    3.07 ^ _059377_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     6    0.12    0.15    0.13    3.20 v _059377_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _028969_ (net)
                  0.15    0.00    3.20 v _093843_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.57    3.77 ^ _093843_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _029072_ (net)
                  0.16    0.00    3.77 ^ _059378_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.13    3.90 v _059378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029036_ (net)
                  0.15    0.00    3.90 v _093844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.54    4.44 ^ _093844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029075_ (net)
                  0.17    0.00    4.44 ^ _067654_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    4.52 v _067654_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029078_ (net)
                  0.09    0.00    4.52 v _093845_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.50    5.03 ^ _093845_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029080_ (net)
                  0.16    0.00    5.03 ^ _063525_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.09    5.11 v _063525_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029088_ (net)
                  0.09    0.00    5.11 v _093849_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.35    5.46 v _093849_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029089_ (net)
                  0.17    0.00    5.46 v _093862_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.56    6.02 ^ _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.19    0.00    6.02 ^ _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.27    6.30 ^ _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.12    0.00    6.30 ^ _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.59    6.89 v _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.10    0.00    6.89 v _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.33    7.22 ^ _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.08    0.00    7.22 ^ _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.58    7.80 v _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.09    0.00    7.80 v _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.04    0.17    0.71    8.51 ^ _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.17    0.00    8.51 ^ _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.30    8.81 v _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.08    0.00    8.81 v _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    9.02 v _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.08    0.00    9.02 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.02   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.38    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    8.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.17    8.36 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.01    8.36 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.51 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.09    0.00    8.52 ^ clkbuf_4_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.78    0.29    0.27    8.78 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7__leaf_clk (net)
                  0.30    0.01    8.79 ^ clkbuf_leaf_75_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.19    0.10    0.19    8.98 ^ clkbuf_leaf_75_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_75_clk (net)
                  0.10    0.00    8.98 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    8.98   clock reconvergence pessimism
                         -0.08    8.90   library setup time
                                  8.90   data required time
-----------------------------------------------------------------------------
                                  8.90   data required time
                                 -9.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.11    0.40    0.26    1.86 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.43    0.07    1.93 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.93   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.38    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    8.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.17    8.36 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.01    8.36 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.15    8.51 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.00    8.52 ^ clkbuf_4_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.68    0.26    0.25    8.76 ^ clkbuf_4_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3__leaf_clk (net)
                  0.26    0.01    8.77 ^ clkbuf_leaf_174_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.19    0.10    0.18    8.95 ^ clkbuf_leaf_174_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_174_clk (net)
                  0.10    0.00    8.95 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    8.95   clock reconvergence pessimism
                         -0.08    8.88   library recovery time
                                  8.88   data required time
-----------------------------------------------------------------------------
                                  8.88   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  6.94   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.51 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    20    1.42    0.53    0.40    0.91 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.53    0.01    0.92 ^ clkbuf_leaf_144_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    23    0.23    0.11    0.22    1.15 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_144_clk (net)
                  0.11    0.01    1.15 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     2    0.05    0.10    0.46    1.62 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.10    0.00    1.62 v rebuffer49/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.06    0.06    0.14    1.76 v rebuffer49/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net97 (net)
                  0.06    0.00    1.76 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.41    0.15    0.18    1.94 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net46 (net)
                  0.16    0.01    1.95 v _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     8    0.60    0.15    0.22    2.17 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.15    0.01    2.18 v _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     6    0.61    0.15    0.22    2.40 v _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004461_ (net)
                  0.15    0.01    2.41 v rebuffer29/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     2    0.22    0.09    0.17    2.58 v rebuffer29/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net77 (net)
                  0.09    0.00    2.58 v _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     6    0.29    0.09    0.16    2.74 v _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004502_ (net)
                  0.09    0.00    2.75 v _059366_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     5    0.37    0.10    0.17    2.91 v _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004578_ (net)
                  0.10    0.01    2.92 v _059376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.08    0.22    0.15    3.07 ^ _059376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _029836_ (net)
                  0.22    0.00    3.07 ^ _059377_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     6    0.12    0.15    0.13    3.20 v _059377_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _028969_ (net)
                  0.15    0.00    3.20 v _093843_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.57    3.77 ^ _093843_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _029072_ (net)
                  0.16    0.00    3.77 ^ _059378_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.13    3.90 v _059378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029036_ (net)
                  0.15    0.00    3.90 v _093844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.54    4.44 ^ _093844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029075_ (net)
                  0.17    0.00    4.44 ^ _067654_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    4.52 v _067654_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029078_ (net)
                  0.09    0.00    4.52 v _093845_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.50    5.03 ^ _093845_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029080_ (net)
                  0.16    0.00    5.03 ^ _063525_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.09    5.11 v _063525_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029088_ (net)
                  0.09    0.00    5.11 v _093849_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.35    5.46 v _093849_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029089_ (net)
                  0.17    0.00    5.46 v _093862_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.56    6.02 ^ _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.19    0.00    6.02 ^ _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.27    6.30 ^ _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.12    0.00    6.30 ^ _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.59    6.89 v _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.10    0.00    6.89 v _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.33    7.22 ^ _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.08    0.00    7.22 ^ _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.58    7.80 v _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.09    0.00    7.80 v _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.04    0.17    0.71    8.51 ^ _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.17    0.00    8.51 ^ _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.30    8.81 v _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.08    0.00    8.81 v _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    9.02 v _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.08    0.00    9.02 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.02   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.38    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.16    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    8.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.17    8.36 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.01    8.36 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.51 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.09    0.00    8.52 ^ clkbuf_4_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.78    0.29    0.27    8.78 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7__leaf_clk (net)
                  0.30    0.01    8.79 ^ clkbuf_leaf_75_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.19    0.10    0.19    8.98 ^ clkbuf_leaf_75_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_75_clk (net)
                  0.10    0.00    8.98 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    8.98   clock reconvergence pessimism
                         -0.08    8.90   library setup time
                                  8.90   data required time
-----------------------------------------------------------------------------
                                  8.90   data required time
                                 -9.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.8739385604858398

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6693

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.19608859717845917

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8789

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 19

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.51 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.40    0.91 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    1.15 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    1.15 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.46    1.62 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.14    1.76 v rebuffer49/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.18    1.94 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    2.17 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.23    2.40 v _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.18    2.58 v rebuffer29/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.16    2.74 v _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.17    2.91 v _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.16    3.07 ^ _059376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.13    3.20 v _059377_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.58    3.77 ^ _093843_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.13    3.90 v _059378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.54    4.44 ^ _093844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    4.52 v _067654_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.50    5.03 ^ _093845_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.09    5.11 v _063525_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.35    5.46 v _093849_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.56    6.02 ^ _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.28    6.30 ^ _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.59    6.89 v _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.33    7.22 ^ _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.58    7.80 v _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.71    8.51 ^ _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.30    8.81 v _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.21    9.02 v _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    9.02 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           9.02   data arrival time

   8.00    8.00   clock clk (rise edge)
   0.00    8.00   clock source latency
   0.00    8.00 ^ clk (in)
   0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    8.36 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    8.51 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    8.78 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    8.98 ^ clkbuf_leaf_75_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    8.98 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.00    8.98   clock reconvergence pessimism
  -0.08    8.90   library setup time
           8.90   data required time
---------------------------------------------------------
           8.90   data required time
          -9.02   data arrival time
---------------------------------------------------------
          -0.12   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.11 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    1.52 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.52 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.52   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.11 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.11   clock reconvergence pessimism
   0.09    1.19   library hold time
           1.19   data required time
---------------------------------------------------------
           1.19   data required time
          -1.52   data arrival time
---------------------------------------------------------
           0.32   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.9531

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
1.1030

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
9.0173

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.1190

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-1.319685

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e+00   4.10e-01   2.61e-06   1.67e+00   5.1%
Combinational          1.88e+01   1.20e+01   1.12e-05   3.09e+01  93.3%
Clock                  3.13e-01   2.30e-01   6.48e-07   5.43e-01   1.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.04e+01   1.27e+01   1.45e-05   3.31e+01 100.0%
                          61.7%      38.3%       0.0%
