m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/fpga/workspace/fpga-exps/SDRAM/proj/simulation/modelsim
vsdr
!s110 1700996750
!i10b 1
!s100 <VW5]CJI63aRkca4nk[6d1
I4F5hLkoWQIVgR3YoUi<M23
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1490413105
8C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v
FC:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v
FC:/fpga/workspace/fpga-exps/SDRAM/proj/../rtl/sdr_parameters.h
L0 48
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1700996750.000000
!s107 C:/fpga/workspace/fpga-exps/SDRAM/proj/../rtl/sdr_parameters.h|C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/SDRAM/proj/../rtl|C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v|
!i113 1
Z3 o-vlog01compat -work work
Z4 !s92 -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/SDRAM/proj/../rtl
Z5 tCvgOpt 0
vSDRAM_init
!s110 1700996751
!i10b 1
!s100 8?Fdlm;5X21VcgJeci2YM0
IUgRmEcBFoJA<XXN:^EHa=1
R1
R0
w1700996667
8C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v
FC:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v
FC:/fpga/workspace/fpga-exps/SDRAM/proj/../rtl/params.h
L0 2
R2
r1
!s85 0
31
!s108 1700996751.000000
!s107 C:/fpga/workspace/fpga-exps/SDRAM/proj/../rtl/params.h|C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/SDRAM/proj/../rtl|C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM_init.v|
!i113 1
R3
R4
R5
n@s@d@r@a@m_init
vSDRAM_init_tb
!s110 1700996752
!i10b 1
!s100 >h`5bEYb]V[dkRc[6lM^f0
Ib@0;@o>C=`:c;0d2e=PLX1
R1
R0
w1700996728
8C:/fpga/workspace/fpga-exps/SDRAM/testbench/SDRAM_init_tb.v
FC:/fpga/workspace/fpga-exps/SDRAM/testbench/SDRAM_init_tb.v
FC:/fpga/workspace/fpga-exps/SDRAM/proj/../testbench/../rtl/params.h
L0 4
R2
r1
!s85 0
31
!s108 1700996752.000000
!s107 C:/fpga/workspace/fpga-exps/SDRAM/proj/../testbench/../rtl/params.h|C:/fpga/workspace/fpga-exps/SDRAM/testbench/SDRAM_init_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/SDRAM/proj/../testbench|C:/fpga/workspace/fpga-exps/SDRAM/testbench/SDRAM_init_tb.v|
!i113 1
R3
!s92 -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/SDRAM/proj/../testbench
R5
n@s@d@r@a@m_init_tb
