11:59:44 INFO  : Registering command handlers for SDK TCF services
11:59:47 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/temp_xsdb_launch_script.tcl
11:59:51 INFO  : XSCT server has started successfully.
11:59:56 INFO  : Successfully done setting XSCT server connection channel  
11:59:56 INFO  : Successfully done setting SDK workspace  
11:59:56 INFO  : Processing command line option -hwspec /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper.hdf.
12:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
12:10:48 INFO  : FPGA configured successfully with bitstream "/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
12:10:55 INFO  : 'fpga -state' command is executed.
12:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
12:10:56 INFO  : 'jtag frequency' command is executed.
12:10:56 INFO  : Sourcing of '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:56 INFO  : Context for 'APU' is selected.
12:10:56 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:56 INFO  : Context for 'APU' is selected.
12:10:56 INFO  : 'stop' command is executed.
12:10:56 INFO  : 'ps7_init' command is executed.
12:10:56 INFO  : 'ps7_post_config' command is executed.
12:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:57 INFO  : The application '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:57 INFO  : 'con' command is executed.
12:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

12:10:57 INFO  : Disconnected from the channel tcfchan#1.
12:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
12:11:24 INFO  : 'fpga -state' command is executed.
12:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
12:11:24 INFO  : 'jtag frequency' command is executed.
12:11:24 INFO  : Sourcing of '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:24 INFO  : Context for 'APU' is selected.
12:11:25 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:25 INFO  : Context for 'APU' is selected.
12:11:25 INFO  : 'stop' command is executed.
12:11:26 INFO  : 'ps7_init' command is executed.
12:11:26 INFO  : 'ps7_post_config' command is executed.
12:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:26 INFO  : The application '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:26 INFO  : 'con' command is executed.
12:11:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

12:11:26 INFO  : Disconnected from the channel tcfchan#2.
12:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
12:11:54 INFO  : 'fpga -state' command is executed.
12:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
12:11:54 INFO  : 'jtag frequency' command is executed.
12:11:54 INFO  : Sourcing of '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:54 INFO  : Context for 'APU' is selected.
12:11:55 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:55 INFO  : Context for 'APU' is selected.
12:11:55 INFO  : 'stop' command is executed.
12:11:56 INFO  : 'ps7_init' command is executed.
12:11:56 INFO  : 'ps7_post_config' command is executed.
12:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:56 INFO  : The application '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:56 INFO  : 'con' command is executed.
12:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

12:11:56 INFO  : Disconnected from the channel tcfchan#3.
12:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
12:12:28 INFO  : 'fpga -state' command is executed.
12:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
12:12:28 INFO  : 'jtag frequency' command is executed.
12:12:28 INFO  : Sourcing of '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:28 INFO  : Context for 'APU' is selected.
12:12:30 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:30 INFO  : Context for 'APU' is selected.
12:12:30 INFO  : 'stop' command is executed.
12:12:30 INFO  : 'ps7_init' command is executed.
12:12:30 INFO  : 'ps7_post_config' command is executed.
12:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:30 INFO  : The application '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:30 INFO  : 'con' command is executed.
12:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

12:12:30 INFO  : Disconnected from the channel tcfchan#4.
12:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
12:12:47 INFO  : 'fpga -state' command is executed.
12:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
12:12:48 INFO  : 'jtag frequency' command is executed.
12:12:48 INFO  : Sourcing of '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:48 INFO  : Context for 'APU' is selected.
12:12:49 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:49 INFO  : Context for 'APU' is selected.
12:12:49 INFO  : 'stop' command is executed.
12:12:49 INFO  : 'ps7_init' command is executed.
12:12:49 INFO  : 'ps7_post_config' command is executed.
12:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:49 INFO  : The application '/home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/axipwm/axipwm.sdk/pwm1/Debug/pwm1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:50 INFO  : 'con' command is executed.
12:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

12:12:50 INFO  : Disconnected from the channel tcfchan#5.
