m255
K4
z2
13
cModel Technology
Z0 dF:/SourceCode/FPGA-QQ-Video-Lesson/ex_14/sim
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
Paltera_lnsim_components
Z1 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z2 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
w1338520316
Z3 dF:/SourceCode/FPGA-QQ-Video-Lesson/ex_14/sim
8C:/altera/12.0/quartus/eda/sim_lib/altera_lnsim_components.vhd
FC:/altera/12.0/quartus/eda/sim_lib/altera_lnsim_components.vhd
l0
L27
V0<aOmEzzClSjZ2V=3ec`j3
!s100 RX8A]NRmJ@ZVKRebjRBGg2
Z4 OL;C;10.2c;57
32
!s110 1538789282
!i10b 1
!s108 1538789282.206000
!s90 -reportprogress|300|C:/altera/12.0/quartus/eda/sim_lib/altera_lnsim_components.vhd|-work|altera_lnsim|
!s107 C:/altera/12.0/quartus/eda/sim_lib/altera_lnsim_components.vhd|
!i111 0
o-work altera_lnsim
Z5 tExplicit 1
