// Seed: 4240694901
module module_0 (
    output tri id_0
    , id_4 = 1,
    input supply1 id_1,
    input uwire id_2
);
  assign id_4 = 1'd0;
  assign id_4 = 'h0 | (-1'b0);
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    output supply1 id_0,
    input wor void id_1,
    input wire id_2,
    input tri1 _id_3
);
  logic id_5;
  ;
  wire [-1 : 1  -  -1] id_6;
  wire [id_3 : -1 'b0] id_7, id_8;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  wire id_9;
endmodule
