// Seed: 571435195
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output uwire id_7,
    input supply1 id_8,
    output wor id_9,
    output tri0 id_10
    , id_15,
    input uwire id_11,
    input wand id_12,
    output tri1 id_13
);
  wire id_16;
  assign module_1.id_4 = 0;
  reg  id_17;
  wire id_18;
  always begin : LABEL_0
    id_17 <= 1;
  end
  wire id_19;
endmodule
module module_1 (
    input logic id_0,
    output wand id_1,
    output logic id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5
);
  wire id_7;
  wire id_8;
  initial id_2 <= id_0;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5,
      id_3,
      id_4,
      id_5,
      id_1,
      id_3,
      id_1,
      id_1,
      id_5,
      id_5,
      id_1
  );
  wire id_9;
endmodule
