// Seed: 2067145636
module module_0 (
    output logic id_0,
    input tri1 id_1,
    input supply0 id_2
);
  always @(posedge id_2) begin : LABEL_0
    id_0 = 1;
  end
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    inout tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    output tri0 id_9,
    input wor id_10,
    output uwire id_11,
    input tri1 id_12,
    input wor id_13,
    output supply0 id_14,
    output wand id_15,
    input tri0 id_16,
    input wor id_17,
    output wire id_18,
    input tri0 id_19,
    output logic id_20,
    input uwire id_21,
    input tri0 id_22,
    input tri id_23,
    output wire id_24,
    input tri id_25,
    input tri0 id_26,
    input wand id_27,
    output tri0 id_28,
    input tri1 id_29,
    input wand id_30,
    input tri0 id_31
    , id_46,
    input wire id_32,
    input wand id_33,
    input wire id_34,
    input tri0 id_35,
    output tri0 id_36,
    input supply0 id_37,
    output uwire id_38,
    input wire id_39,
    input tri0 id_40,
    output uwire id_41,
    output tri id_42,
    input tri0 id_43,
    output wand id_44
);
  always @(posedge id_27) id_20 <= id_6;
  module_0 modCall_1 (
      id_20,
      id_23,
      id_37
  );
  assign modCall_1.id_2 = 0;
endmodule
