//Shift Register
module ShtReg (clk, mode, preset, loadval, clr,  serial, q);

parameter n=10;
integer i;

input mode, serial;
input [n-1:0] preset, load, clk;
output reg[n-1:0] q;



always @(posedge clk)
begin
if (preset)
	q <= loadval;

else if(clr)
	q <= 1'b0;
	
else if(!mode)//left shifting
begin
	q[0] <= serial;
for(i = 0; i < n; i=i+1)
	begin
	q[i+1] <= q[i];
	end
	
	
end
