Oh no...

Cycle: 95
MARS instruction number: 96	Instruction: subu $1,$30,$29
Expected:	Register Write to Reg: 0x01 Val: 0x00000000
Got     :	Register Write to Reg: 0x01 Val: 0x10010F90
Incorrect write

Cycle: 344
MARS instruction number: 345	Instruction: subu $1,$30,$29
Expected:	Register Write to Reg: 0x01 Val: 0x00000000
Got     :	Register Write to Reg: 0x01 Val: 0x10010F60
Incorrect write

Cycle: 891
MARS instruction number: 892	Instruction: subu $1,$30,$29
Expected:	Register Write to Reg: 0x01 Val: 0x00000000
Got     :	Register Write to Reg: 0x01 Val: 0x10010F60
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


