// Seed: 41012892
module module_0 (
    output wire id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    output uwire id_6,
    output wor id_7,
    input tri id_8,
    input uwire id_9,
    output wand id_10
);
  wire id_12;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd28,
    parameter id_8 = 32'd97
) (
    input tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wand id_4,
    output wire id_5,
    input tri0 id_6,
    input wire _id_7,
    output supply0 _id_8,
    output tri id_9,
    input tri0 id_10,
    output logic id_11,
    input wand id_12
);
  always id_11 = id_4;
  wire [id_7 : (  1  )] id_14;
  logic [-1 : id_8] id_15;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_9,
      id_3,
      id_6,
      id_12,
      id_5,
      id_9,
      id_10,
      id_6,
      id_2
  );
endmodule
