{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654146352548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654146352548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 14:05:52 2022 " "Processing started: Thu Jun 02 14:05:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654146352548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654146352548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time_blk -c time_blk " "Command: quartus_map --read_settings_files=on --write_settings_files=off time_blk -c time_blk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654146352548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654146352964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "time_blk.v 1 1 " "Using design file time_blk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_blk " "Found entity 1: time_blk" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654146353028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654146353028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "time_blk " "Elaborating entity \"time_blk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654146353030 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_hur time_blk.v(18) " "Verilog HDL Always Construct warning at time_blk.v(18): inferring latch(es) for variable \"inc_hur\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654146353031 "|time_blk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_min time_blk.v(18) " "Verilog HDL Always Construct warning at time_blk.v(18): inferring latch(es) for variable \"inc_min\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654146353031 "|time_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 time_blk.v(41) " "Verilog HDL assignment warning at time_blk.v(41): truncated value with size 32 to match size of target (20)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654146353031 "|time_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(43) " "Verilog HDL assignment warning at time_blk.v(43): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654146353031 "|time_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(48) " "Verilog HDL assignment warning at time_blk.v(48): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654146353031 "|time_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(53) " "Verilog HDL assignment warning at time_blk.v(53): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654146353031 "|time_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(64) " "Verilog HDL assignment warning at time_blk.v(64): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654146353032 "|time_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(71) " "Verilog HDL assignment warning at time_blk.v(71): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654146353032 "|time_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_min time_blk.v(18) " "Inferred latch for \"inc_min\" at time_blk.v(18)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654146353033 "|time_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_hur time_blk.v(18) " "Inferred latch for \"inc_hur\" at time_blk.v(18)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654146353033 "|time_blk"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inc_min " "Latch inc_min has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654146353229 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654146353229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654146353363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654146353363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654146353394 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654146353394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654146353394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654146353394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654146353412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 14:05:53 2022 " "Processing ended: Thu Jun 02 14:05:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654146353412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654146353412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654146353412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654146353412 ""}
