# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DVA494_Lab1.5.srcs/sources_1/new/Step5.vhd" \

# Do not sort compile order
nosort
