#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May  6 23:39:59 2024
# Process ID: 10612
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2812 C:\Users\Pato\Desktop\Universida\2024-1\SEP\ip_repo\edit_RAM_SENO_v1_0.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/edit_RAM_SENO_v1_0.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/edit_RAM_SENO_v1_0.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
ipx::open_ipxact_file C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0/hdl/RAM_SENO_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0/hdl/RAM_SENO_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0/hdl/RAM_SENO_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0/hdl/RAM_SENO_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipgui::add_param -name {SIN_WIDTH} -component [ipx::current_core] -display_name {Sin data width} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 00:21:55 2024...
