
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 45883
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/new/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 697844
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3004.059 ; gain = 369.801 ; free physical = 370941 ; free virtual = 506641
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3972.414; parent = 3010.000; children = 962.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-697826-hacc-gpu1/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-697826-hacc-gpu1/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3076.965 ; gain = 442.707 ; free physical = 371000 ; free virtual = 506700
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4039.383; parent = 3076.969; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3088.840 ; gain = 454.582 ; free physical = 371000 ; free virtual = 506701
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4051.258; parent = 3088.844; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3088.840 ; gain = 454.582 ; free physical = 370999 ; free virtual = 506699
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4051.258; parent = 3088.844; children = 962.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.840 ; gain = 0.000 ; free physical = 370991 ; free virtual = 506691
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/stencil.xdc]
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/stencil.xdc]
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.746 ; gain = 0.000 ; free physical = 370876 ; free virtual = 506577
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.746 ; gain = 0.000 ; free physical = 370876 ; free virtual = 506577
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370486 ; free virtual = 506187
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370488 ; free virtual = 506189
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370477 ; free virtual = 506178
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370443 ; free virtual = 506145
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370254 ; free virtual = 505959
Synthesis current peak Physical Memory [PSS] (MB): peak = 2311.430; parent = 2140.285; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370075 ; free virtual = 505781
Synthesis current peak Physical Memory [PSS] (MB): peak = 2384.791; parent = 2214.097; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370075 ; free virtual = 505781
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.129; parent = 2214.435; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370073 ; free virtual = 505779
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.809; parent = 2215.114; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 369963 ; free virtual = 505670
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.904; parent = 2215.210; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 369964 ; free virtual = 505670
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.920; parent = 2215.226; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 369964 ; free virtual = 505671
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.936; parent = 2215.241; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 369965 ; free virtual = 505671
Synthesis current peak Physical Memory [PSS] (MB): peak = 2386.014; parent = 2215.319; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 369964 ; free virtual = 505671
Synthesis current peak Physical Memory [PSS] (MB): peak = 2386.014; parent = 2215.319; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 369967 ; free virtual = 505673
Synthesis current peak Physical Memory [PSS] (MB): peak = 2386.045; parent = 2215.351; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 369965 ; free virtual = 505671
Synthesis current peak Physical Memory [PSS] (MB): peak = 2386.061; parent = 2215.366; children = 171.145
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.148; parent = 3132.734; children = 962.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3164.746 ; gain = 454.582 ; free physical = 370016 ; free virtual = 505722
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.746 ; gain = 530.488 ; free physical = 370015 ; free virtual = 505721
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.746 ; gain = 0.000 ; free physical = 370072 ; free virtual = 505778
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.746 ; gain = 0.000 ; free physical = 370049 ; free virtual = 505755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 663604fe
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3164.746 ; gain = 1003.926 ; free physical = 370253 ; free virtual = 505959
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 21:42:35 2025...
