#Build: Synplify Pro (R) V-2023.09M, Build 146R, Jan  4 2024
#install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-V6FS948

# Mon Jun  2 12:55:32 2025

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys HDL Compiler, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v" (library COREMEMCTRL_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\CoreMemCtrl_C0\CoreMemCtrl_C0.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\Ram_interface.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\TAMPER\2.1.300\tamper_comps.v" (library work)
@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\TAMPER\2.1.300\tamper_comps.v":19:13:19:25|User defined pragma syn_black_box detected

@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TAMPER_C0\TAMPER_C0_0\TAMPER_C0_TAMPER_C0_0_TAMPER.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TAMPER_C0\TAMPER_C0.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TPSRAM_C0\TPSRAM_C0_0\TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TPSRAM_C0\TPSRAM_C0.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\Dev_Restart_after_IAP_blk\Dev_Restart_after_IAP_blk.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\fpga_top_design.sv" (library work)
@I:"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\fpga_top_design.sv":"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_top_design.sv" (library work)
@I:"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_top_design.sv":"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_encoder.sv" (library work)
@I:"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_top_design.sv":"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_decoder.sv" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\led_blink.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\CCC_0\teste_sb_CCC_0_FCCC.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb_MSS\teste_sb_MSS_syn.v" (library work)
@W: CG100 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb_MSS\teste_sb_MSS_syn.v":436:13:436:25|User defined pragma syn_black_box detected

@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb_MSS\teste_sb_MSS.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\teste_sb.v" (library work)
@I::"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste\teste.v" (library work)
Verilog syntax check successful!
File C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\fpga_top_design.sv changed - recompiling
Selecting top level module teste
@N: CG775 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":37:7:37:17|Component CoreMemCtrl not found in library "work" or "__hyper__lib__", but found in library COREMEMCTRL_LIB
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":37:7:37:17|Synthesizing module CoreMemCtrl in library COREMEMCTRL_LIB.

	FAMILY=32'b00000000000000000000000000010011
	MEMORY_ADDRESS_CONFIG_MODE=32'b00000000000000000000000000000000
	ENABLE_FLASH_IF=32'b00000000000000000000000000000001
	ENABLE_SRAM_IF=32'b00000000000000000000000000000001
	SYNC_SRAM=32'b00000000000000000000000000000000
	FLASH_TYPE=32'b00000000000000000000000000000000
	NUM_MEMORY_CHIP=32'b00000000000000000000000000000001
	MEM_0_DQ_SIZE=32'b00000000000000000000000000010000
	MEM_1_DQ_SIZE=32'b00000000000000000000000000001000
	MEM_2_DQ_SIZE=32'b00000000000000000000000000001000
	MEM_3_DQ_SIZE=32'b00000000000000000000000000001000
	FLASH_DQ_SIZE=32'b00000000000000000000000000001000
	FLOW_THROUGH=32'b00000000000000000000000000000000
	NUM_WS_FLASH_READ=32'b00000000000000000000000000000001
	NUM_WS_FLASH_WRITE=32'b00000000000000000000000000000001
	NUM_WS_SRAM_READ_CH0=32'b00000000000000000000000000000001
	NUM_WS_SRAM_READ_CH1=32'b00000000000000000000000000000001
	NUM_WS_SRAM_READ_CH2=32'b00000000000000000000000000000001
	NUM_WS_SRAM_READ_CH3=32'b00000000000000000000000000000001
	NUM_WS_SRAM_WRITE_CH0=32'b00000000000000000000000000000001
	NUM_WS_SRAM_WRITE_CH1=32'b00000000000000000000000000000001
	NUM_WS_SRAM_WRITE_CH2=32'b00000000000000000000000000000001
	NUM_WS_SRAM_WRITE_CH3=32'b00000000000000000000000000000001
	SHARED_RW=32'b00000000000000000000000000000000
	MEM_0_BASEADDR_GEN=32'b00001000000000000000000000000000
	MEM_0_ENDADDR_GEN=32'b00001001111111111111111111111111
	MEM_1_BASEADDR_GEN=32'b00001010000000000000000000000000
	MEM_1_ENDADDR_GEN=32'b00001011111111111111111111111111
	MEM_2_BASEADDR_GEN=32'b00001100000000000000000000000000
	MEM_2_ENDADDR_GEN=32'b00001101111111111111111111111111
	MEM_3_BASEADDR_GEN=32'b00001110000000000000000000000000
	MEM_3_ENDADDR_GEN=32'b00001111111111111111111111111111
	SYNC_RESET=32'b00000000000000000000000000000000
	DQ_SIZE=32'b00000000000000000000000000010000
	DQ_SIZE_SRAM=32'b00000000000000000000000000010000
	MEM_0_BASEADDR_REMAP_DIS=28'b1000000000000000000000000000
	MEM_0_BASEADDR_REMAP_EN=28'b0000000000000000000000000000
	MEM_0_ENDADDR_REMAP_DIS=28'b1111111111111111111111111111
	MEM_0_ENDADDR_REMAP_EN=28'b0111111111111111111111111111
   Generated name = CoreMemCtrl_Z1
@W: CG133 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":254:35:254:50|Object MEMDATA_rd_flash is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreMemCtrl_Z1 .......
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":1678:3:1678:8|Pruning unused register HSIZE_d[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":1678:3:1678:8|Pruning unused register pipeline_rd_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":403:3:403:8|Pruning unused register HtransReg[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":2257:3:2257:8|Pruning unused bits 7 to 0 of genblk21.MEMDATAInReg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":1678:3:1678:8|Optimizing register bit wr_follow_rd_next to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":1678:3:1678:8|Pruning unused register wr_follow_rd_next. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreMemCtrl_Z1 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\CoreMemCtrl_C0\CoreMemCtrl_C0.v":62:7:62:20|Synthesizing module CoreMemCtrl_C0 in library work.
Running optimization stage 1 on CoreMemCtrl_C0 .......
Finished optimization stage 1 on CoreMemCtrl_C0 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\Ram_interface.v":17:7:17:20|Synthesizing module Ram_intferface in library work.
Running optimization stage 1 on Ram_intferface .......
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\Ram_interface.v":61:0:61:5|Pruning unused register tpsram_test_complete. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\Ram_interface.v":61:0:61:5|Pruning unused register tpsram_pass. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on Ram_intferface (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\TAMPER\2.1.300\tamper_comps.v":1:7:1:12|Synthesizing module TAMPER in library work.
Running optimization stage 1 on TAMPER .......
Finished optimization stage 1 on TAMPER (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TAMPER_C0\TAMPER_C0_0\TAMPER_C0_TAMPER_C0_0_TAMPER.v":5:7:5:34|Synthesizing module TAMPER_C0_TAMPER_C0_0_TAMPER in library work.
Running optimization stage 1 on TAMPER_C0_TAMPER_C0_0_TAMPER .......
Finished optimization stage 1 on TAMPER_C0_TAMPER_C0_0_TAMPER (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TAMPER_C0\TAMPER_C0.v":31:7:31:15|Synthesizing module TAMPER_C0 in library work.
Running optimization stage 1 on TAMPER_C0 .......
Finished optimization stage 1 on TAMPER_C0 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":382:7:382:13|Synthesizing module RAM1K18 in library work.
Running optimization stage 1 on RAM1K18 .......
Finished optimization stage 1 on RAM1K18 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TPSRAM_C0\TPSRAM_C0_0\TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v":5:7:5:34|Synthesizing module TPSRAM_C0_TPSRAM_C0_0_TPSRAM in library work.
Running optimization stage 1 on TPSRAM_C0_TPSRAM_C0_0_TPSRAM .......
Finished optimization stage 1 on TPSRAM_C0_TPSRAM_C0_0_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 108MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\TPSRAM_C0\TPSRAM_C0.v":53:7:53:15|Synthesizing module TPSRAM_C0 in library work.
Running optimization stage 1 on TPSRAM_C0 .......
Finished optimization stage 1 on TPSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\Dev_Restart_after_IAP_blk\Dev_Restart_after_IAP_blk.v":9:7:9:31|Synthesizing module Dev_Restart_after_IAP_blk in library work.
Running optimization stage 1 on Dev_Restart_after_IAP_blk .......
Finished optimization stage 1 on Dev_Restart_after_IAP_blk (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_encoder.sv":1:7:1:21|Synthesizing module hamming_encoder in library work.
@W: CG133 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_encoder.sv":7:16:7:21|Object parity is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on hamming_encoder .......
Finished optimization stage 1 on hamming_encoder (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_decoder.sv":1:7:1:21|Synthesizing module hamming_decoder in library work.
@N: CG793 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_decoder.sv":20:10:20:17|Ignoring system task $display
@W: CG1340 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_decoder.sv":21:55:21:67|Index into variable received_data could be out of range ; a simulation mismatch is possible.
@N: CG793 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_decoder.sv":22:10:22:17|Ignoring system task $display
Running optimization stage 1 on hamming_decoder .......
Finished optimization stage 1 on hamming_decoder (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_top_design.sv":4:7:4:24|Synthesizing module hamming_top_design in library work.
Running optimization stage 1 on hamming_top_design .......
Finished optimization stage 1 on hamming_top_design (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\fpga_top_design.sv":3:7:3:21|Synthesizing module fpga_top_design in library work.
Running optimization stage 1 on fpga_top_design .......
Finished optimization stage 1 on fpga_top_design (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\led_blink.v":20:7:20:15|Synthesizing module led_blink in library work.
Running optimization stage 1 on led_blink .......
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\led_blink.v":57:0:57:5|Pruning unused register ring_counter[3:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on led_blink (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG775 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\CCC_0\teste_sb_CCC_0_FCCC.v":5:7:5:25|Synthesizing module teste_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on teste_sb_CCC_0_FCCC .......
Finished optimization stage 1 on teste_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2639:2:2639:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000001
	MSB_ADDR=32'b00000000000000000000000000011011
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 110MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 110MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 .......
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 111MB)
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011011
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_2_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_2_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_2_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z4
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 .......
Finished optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000000000001
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s .......
Finished optimization stage 1 on COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b010011
	MEMSPACE=3'b010
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b1
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000000000001
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBLite_Z5
Running optimization stage 1 on CoreAHBLite_Z5 .......
Finished optimization stage 1 on CoreAHBLite_Z5 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z6
Running optimization stage 1 on CoreResetP_Z6 .......
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z6 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v":5:7:5:27|Synthesizing module teste_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on teste_sb_FABOSC_0_OSC .......
@W: CL318 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on teste_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb_MSS\teste_sb_MSS_syn.v":5:7:5:13|Synthesizing module MSS_005 in library work.
Running optimization stage 1 on MSS_005 .......
Finished optimization stage 1 on MSS_005 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":286:7:286:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":280:7:280:13|Synthesizing module TRIBUFF in library work.
Running optimization stage 1 on TRIBUFF .......
Finished optimization stage 1 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb_MSS\teste_sb_MSS.v":9:7:9:18|Synthesizing module teste_sb_MSS in library work.
Running optimization stage 1 on teste_sb_MSS .......
Finished optimization stage 1 on teste_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\teste_sb.v":9:7:9:14|Synthesizing module teste_sb in library work.
Running optimization stage 1 on teste_sb .......
Finished optimization stage 1 on teste_sb (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste\teste.v":9:7:9:11|Synthesizing module teste in library work.
Running optimization stage 1 on teste .......
Finished optimization stage 1 on teste (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on teste .......
Finished optimization stage 2 on teste (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on teste_sb .......
Finished optimization stage 2 on teste_sb (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on teste_sb_MSS .......
Finished optimization stage 2 on teste_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on TRIBUFF .......
Finished optimization stage 2 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on MSS_005 .......
Finished optimization stage 2 on MSS_005 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on teste_sb_FABOSC_0_OSC .......
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on teste_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on CoreResetP_Z6 .......
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z6 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on CoreAHBLite_Z5 .......
@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
Finished optimization stage 2 on CoreAHBLite_Z5 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s .......
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":249:18:249:27|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":250:13:250:25|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":251:13:251:21|Input HRESP_S16 is unused.
Finished optimization stage 2 on COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Finished optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_2_1_0_0_0s_0_1_0 .......
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synlog\teste_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_2_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 .......
@W: CL246 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 16 to 1 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 16 to 1 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on teste_sb_CCC_0_FCCC .......
Finished optimization stage 2 on teste_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on led_blink .......
Finished optimization stage 2 on led_blink (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on fpga_top_design .......
Finished optimization stage 2 on fpga_top_design (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on hamming_top_design .......
Finished optimization stage 2 on hamming_top_design (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on hamming_decoder .......
@W: CL246 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_decoder.sv":2:21:2:32|Input port bits 15 to 12 of encoded_data[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on hamming_decoder (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on hamming_encoder .......
@W: CL246 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\hamming_encoder.sv":2:21:2:27|Input port bits 15 to 8 of data_in[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on hamming_encoder (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on Dev_Restart_after_IAP_blk .......
Finished optimization stage 2 on Dev_Restart_after_IAP_blk (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on TPSRAM_C0 .......
Finished optimization stage 2 on TPSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on TPSRAM_C0_TPSRAM_C0_0_TPSRAM .......
Finished optimization stage 2 on TPSRAM_C0_TPSRAM_C0_0_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on RAM1K18 .......
Finished optimization stage 2 on RAM1K18 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on TAMPER_C0 .......
Finished optimization stage 2 on TAMPER_C0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on TAMPER_C0_TAMPER_C0_0_TAMPER .......
Finished optimization stage 2 on TAMPER_C0_TAMPER_C0_0_TAMPER (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on TAMPER .......
Finished optimization stage 2 on TAMPER (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 116MB)
Running optimization stage 2 on Ram_intferface .......
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\hdl\Ram_interface.v":61:0:61:5|Trying to extract state machine for register state_tpsram_access.
Finished optimization stage 2 on Ram_intferface (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 118MB)
Running optimization stage 2 on CoreMemCtrl_C0 .......
Finished optimization stage 2 on CoreMemCtrl_C0 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 118MB)
Running optimization stage 2 on CoreMemCtrl_Z1 .......
@N: CL201 :"C:\Users\Lucas\Documents\Nascerr\design_depois_isp\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v":1678:3:1678:8|Trying to extract state machine for register MemCntlState.
Extracted state machine for register MemCntlState
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1001
   1010
Finished optimization stage 2 on CoreMemCtrl_Z1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 123MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 118MB peak: 123MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Mon Jun  2 12:55:40 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
File C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun  2 12:55:40 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synwork\teste_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 30MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Mon Jun  2 12:55:40 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
File C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synwork\teste_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun  2 12:55:41 2025

###########################################################]
Premap Report

# Mon Jun  2 12:55:41 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 199MB)

Reading constraint file: C:\Users\Lucas\Documents\Nascerr\design_depois_isp\designer\teste\synthesis.fdc
@L: C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste_scck.rpt 
See clock summary report "C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 207MB peak: 207MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 207MB peak: 207MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 207MB peak: 207MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 208MB peak: 209MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
NConnInternalConnection caching is on
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3626:2:3626:14|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance teste_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 263MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 264MB)

@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance teste_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance teste_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance teste_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance teste_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance teste_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance teste_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 264MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 264MB)

@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":1808:3:1808:8|Removing sequential instance iFLASHOEN (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":1808:3:1808:8|Removing sequential instance iFLASHWEN (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=10 on top level netlist teste 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 265MB peak: 265MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock               Clock
Level     Clock                                                       Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                                                        
0 -       teste_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     (multiple)          290  
                                                                                                                                        
0 -       teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          15   
                                                                                                                                        
0 -       led_blink|reg_counter_inferred_clock[20]                    100.0 MHz     10.000        inferred     (multiple)          4    
========================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                                          Clock Pin                                             Non-clock Pin     Non-clock Pin                                                 
Clock                                                       Load      Pin                                                             Seq Example                                           Seq Example       Comb Example                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                                               -                                                     -                 -                                                             
                                                                                                                                                                                                                                                                            
teste_sb_CCC_0_FCCC|GL0_net_inferred_clock                  290       teste_sb_0.CCC_0.CCC_INST.GL0(CCC)                              teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 teste_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                            
teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        teste_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     teste_sb_0.CORERESETP_0.release_sdif0_core.C          -                 teste_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                            
led_blink|reg_counter_inferred_clock[20]                    4         led_blink_0.reg_counter[20:0].Q[20](dffr)                       led_blink_0.john_counter[3:0].C                       -                 led_blink_0.un1_reg_counter[20:0].D0[20](add)                 
============================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":695:3:695:8|Found inferred clock teste_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 290 sequential elements including CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lucas\documents\nascerr\design_depois_isp\hdl\led_blink.v":66:0:66:5|Found inferred clock led_blink|reg_counter_inferred_clock[20] which controls 4 sequential elements including led_blink_0.john_counter[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 265MB peak: 266MB)

Encoding state machine MemCntlState[9:0] (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z6(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 267MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 268MB peak: 268MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 269MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun  2 12:55:43 2025

###########################################################]
Map & Optimize Report

# Mon Jun  2 12:55:43 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)

@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BZ173 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":950:6:950:9|ROM pipeline_rd (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) mapped in logic.
@N: MO106 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":950:6:950:9|Found ROM pipeline_rd (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) with 11 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 258MB peak: 258MB)

Encoding state machine MemCntlState[9:0] (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":1678:3:1678:8|Removing sequential instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.ssram_read_buzy_next because it is equivalent to instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.pipeline_rd_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z6(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\lucas\documents\nascerr\design_depois_isp\hdl\ram_interface.v":61:0:61:5|Found counter in view:work.Ram_intferface(verilog) instance next_data[7:0] 
@N: MO231 :"c:\users\lucas\documents\nascerr\design_depois_isp\hdl\ram_interface.v":61:0:61:5|Found counter in view:work.Ram_intferface(verilog) instance expected_data[7:0] 
@N: MO231 :"c:\users\lucas\documents\nascerr\design_depois_isp\hdl\ram_interface.v":61:0:61:5|Found counter in view:work.Ram_intferface(verilog) instance counter[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)

@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[6] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":403:3:403:8|Removing sequential instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.HsizeReg[2] (in view: work.teste(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 267MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11] (in view: work.teste(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 267MB)

@W: BN132 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5] (in view: work.teste(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 268MB peak: 268MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 268MB peak: 268MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 268MB peak: 268MB)

@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif2_core (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif1_core (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif0_core (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register teste_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Boundary register teste_sb_0.CORERESETP_0.ddr_settled (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core (in view: work.teste(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Boundary register teste_sb_0.CORERESETP_0.release_sdif3_core (in view: work.teste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance teste_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[4] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[3] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[2] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[1] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[0] (in view: work.teste(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[5] (in view: work.teste(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 268MB peak: 268MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 290MB peak: 290MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   -12.09ns		 716 /       217
   2		0h:00m:02s		   -12.09ns		 708 /       217
   3		0h:00m:02s		   -12.09ns		 707 /       217
@N: FX271 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v":403:3:403:8|Replicating instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.HsizeReg[1] (in view: work.teste(verilog)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:03s		   -11.52ns		 716 /       218
   5		0h:00m:03s		   -11.33ns		 720 /       218
   6		0h:00m:03s		   -11.27ns		 722 /       218
   7		0h:00m:03s		   -11.22ns		 721 /       218


   8		0h:00m:03s		   -11.22ns		 719 /       218
@N: FP130 |Promoting Net teste_sb_0.POWER_ON_RESET_N on CLKINT  I_545 
@N: FP130 |Promoting Net teste_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_546 
@N: FP130 |Promoting Net led_blink_0.reg_counter[20] on CLKINT  I_547 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 291MB peak: 291MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 291MB peak: 292MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 291MB peak: 292MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 291MB peak: 292MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 240MB peak: 292MB)

Writing Analyst data base C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synwork\teste_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 290MB peak: 292MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 291MB peak: 292MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 291MB peak: 292MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 289MB peak: 292MB)

@W: MT246 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\tamper_c0\tamper_c0_0\tamper_c0_tamper_c0_0_tamper.v":31:11:31:21|Blackbox TAMPER is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\ccc_0\teste_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock teste_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net teste_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net teste_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.
@W: MT420 |Found inferred clock led_blink|reg_counter_inferred_clock[20] with period 10.00ns. Please declare a user-defined clock on net led_blink_0.reg_counter_0[20].


##### START OF TIMING REPORT #####[
# Timing report written on Mon Jun  2 12:55:48 2025
#


Top view:               teste
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Lucas\Documents\Nascerr\design_depois_isp\designer\teste\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.276

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
led_blink|reg_counter_inferred_clock[20]                    100.0 MHz     546.7 MHz     10.000        1.829         8.171      inferred     (multiple)     
teste_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     70.0 MHz      10.000        14.276        -4.276     inferred     (multiple)     
teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     (multiple)     
System                                                      100.0 MHz     NA            10.000        NA            NA         system       system_clkgroup
===========================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
teste_sb_CCC_0_FCCC|GL0_net_inferred_clock  System                                      |  10.000      8.775   |  No paths    -      |  No paths    -      |  No paths    -     
teste_sb_CCC_0_FCCC|GL0_net_inferred_clock  teste_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -4.276  |  No paths    -      |  5.000       1.532  |  5.000       -1.094
led_blink|reg_counter_inferred_clock[20]    led_blink|reg_counter_inferred_clock[20]    |  10.000      8.171   |  No paths    -      |  No paths    -      |  No paths    -     
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led_blink|reg_counter_inferred_clock[20]
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                                          Arrival          
Instance                        Reference                                    Type     Pin     Net                 Time        Slack
                                Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------
led_blink_0.john_counter[3]     led_blink|reg_counter_inferred_clock[20]     SLE      Q       john_counter[3]     0.108       8.171
led_blink_0.john_counter[0]     led_blink|reg_counter_inferred_clock[20]     SLE      Q       john_counter[0]     0.087       9.160
led_blink_0.john_counter[1]     led_blink|reg_counter_inferred_clock[20]     SLE      Q       john_counter[1]     0.087       9.160
led_blink_0.john_counter[2]     led_blink|reg_counter_inferred_clock[20]     SLE      Q       john_counter[2]     0.087       9.160
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                            Required          
Instance                        Reference                                    Type     Pin     Net                   Time         Slack
                                Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------
led_blink_0.john_counter[0]     led_blink|reg_counter_inferred_clock[20]     SLE      D       john_counter_i[3]     9.745        8.171
led_blink_0.john_counter[1]     led_blink|reg_counter_inferred_clock[20]     SLE      D       john_counter[0]       9.745        9.160
led_blink_0.john_counter[2]     led_blink|reg_counter_inferred_clock[20]     SLE      D       john_counter[1]       9.745        9.160
led_blink_0.john_counter[3]     led_blink|reg_counter_inferred_clock[20]     SLE      D       john_counter[2]       9.745        9.160
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.574
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.171

    Number of logic level(s):                1
    Starting point:                          led_blink_0.john_counter[3] / Q
    Ending point:                            led_blink_0.john_counter[0] / D
    The start point is clocked by            led_blink|reg_counter_inferred_clock[20] [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            led_blink|reg_counter_inferred_clock[20] [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
led_blink_0.john_counter[3]              SLE      Q        Out     0.108     0.108 f     -         
john_counter[3]                          Net      -        -       0.248     -           1         
led_blink_0.john_counter_RNIQDN55[3]     CFG1     A        In      -         0.357 f     -         
led_blink_0.john_counter_RNIQDN55[3]     CFG1     Y        Out     0.100     0.457 r     -         
john_counter_i[3]                        Net      -        -       1.117     -           2         
led_blink_0.john_counter[0]              SLE      D        In      -         1.574 r     -         
===================================================================================================
Total path delay (propagation time + setup) of 1.829 is 0.464(25.3%) logic and 1.366(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: teste_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                                                                                        Arrival           
Instance                                                               Reference                                      Type        Pin                Net                                               Time        Slack 
                                                                       Clock                                                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                               teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_HM0_ADDR[27]     teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]     3.574       -4.276
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                               teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_HM0_ADDR[26]     teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]     3.511       -4.016
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                               teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_HM0_ADDR[24]     teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]     3.756       -3.417
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                               teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_HM0_TRANS1       teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]     3.424       -3.160
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                               teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_HM0_ADDR[25]     teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]     3.545       -3.072
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel     teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  masterRegAddrSel                                  0.108       -1.464
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.genblk8\.iSRAMWEN                    teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  SRAMWEN_c                                         0.108       -1.094
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27]         teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[27]                                      0.087       -0.580
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26]         teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[26]                                      0.087       -0.383
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.HsizeReg[0]                          teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  HsizeReg[0]                                       0.108       -0.044
=========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                   Required           
Instance                                                   Reference                                      Type     Pin     Net                        Time         Slack 
                                                           Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready                  teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       iHready_3                  9.745        -4.276
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.CurrentWait[1]           teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       NextWait_4[1]              9.825        -3.692
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.CurrentWait[2]           teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       NextWait_4[2]              9.825        -3.692
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.CurrentWait[3]           teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       NextWait_4[3]              9.825        -3.692
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.CurrentWait[4]           teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       NextWait_4[4]              9.825        -3.692
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.CurrentWait[0]           teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       NextWait_4[0]              9.745        -3.434
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.trans_split_count[0]     teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       trans_split_count_3[0]     9.745        -3.195
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.trans_split_count[1]     teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       trans_split_count_3[1]     9.745        -3.195
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.MemCntlState[4]          teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       MemCntlState_ns[4]         9.745        -3.022
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.SelHaddrReg              teste_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_42_0_i                   9.745        -2.758
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      14.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.276

    Number of logic level(s):                11
    Starting point:                          teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready / D
    The start point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                Pin               Arrival      No. of    
Name                                                                                                 Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                                                             MSS_005     F_HM0_ADDR[27]     Out     3.574     3.574 r      -         
teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                                        Net         -                  -       0.497     -            2         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        B                  In      -         4.071 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        Y                  Out     0.165     4.235 r      -         
M0GATEDHADDR[27]                                                                                     Net         -                  -       1.135     -            15        
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        A                  In      -         5.371 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        Y                  Out     0.100     5.471 f      -         
SADDRSEL_2[1]                                                                                        Net         -                  -       0.896     -            6         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        D                  In      -         6.367 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        Y                  Out     0.288     6.654 f      -         
m0s0AddrSel                                                                                          Net         -                  -       0.815     -            5         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        D                  In      -         7.469 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        Y                  Out     0.288     7.757 f      -         
masterAddrInProg[0]                                                                                  Net         -                  -       1.206     -            23        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        B                  In      -         8.962 f      -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        Y                  Out     0.164     9.127 f      -         
Valid                                                                                                Net         -                  -       1.309     -            34        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3_RNO[1]                                     CFG4        D                  In      -         10.436 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3_RNO[1]                                     CFG4        Y                  Out     0.288     10.723 f     -         
WSCounterLoadVal_2_sqmuxa_2                                                                          Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3[1]                                         CFG4        D                  In      -         10.972 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3[1]                                         CFG4        Y                  Out     0.288     11.259 f     -         
WSCounterLoadVal_1_iv_3[1]                                                                           Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        D                  In      -         11.508 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        Y                  Out     0.288     11.796 f     -         
WSCounterLoadVal_1_iv_5[1]                                                                           Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        B                  In      -         12.044 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        Y                  Out     0.164     12.208 f     -         
WSCounterLoadVal_1[1]                                                                                Net         -                  -       0.896     -            6         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_15_a1                                                    CFG4        B                  In      -         13.104 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_15_a1                                                    CFG4        Y                  Out     0.148     13.252 r     -         
iHready_3_15_a1                                                                                      Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        D                  In      -         13.501 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        Y                  Out     0.271     13.772 r     -         
iHready_3                                                                                            Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready                                                            SLE         D                  In      -         14.021 r     -         
=============================================================================================================================================================================
Total path delay (propagation time + setup) of 14.276 is 6.281(44.0%) logic and 7.995(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.246

    Number of logic level(s):                11
    Starting point:                          teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready / D
    The start point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                Pin               Arrival      No. of    
Name                                                                                                 Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                                                             MSS_005     F_HM0_ADDR[27]     Out     3.574     3.574 r      -         
teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                                        Net         -                  -       0.497     -            2         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        B                  In      -         4.071 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        Y                  Out     0.165     4.235 r      -         
M0GATEDHADDR[27]                                                                                     Net         -                  -       1.135     -            15        
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        A                  In      -         5.371 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        Y                  Out     0.100     5.471 f      -         
SADDRSEL_2[1]                                                                                        Net         -                  -       0.896     -            6         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        D                  In      -         6.367 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        Y                  Out     0.288     6.654 f      -         
m0s0AddrSel                                                                                          Net         -                  -       0.815     -            5         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        D                  In      -         7.469 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        Y                  Out     0.288     7.757 f      -         
masterAddrInProg[0]                                                                                  Net         -                  -       1.206     -            23        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        B                  In      -         8.962 f      -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        Y                  Out     0.164     9.127 f      -         
Valid                                                                                                Net         -                  -       1.309     -            34        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNITBIRF                        CFG4        D                  In      -         10.436 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNITBIRF                        CFG4        Y                  Out     0.288     10.723 f     -         
trans_split_reset_2_sqmuxa                                                                           Net         -                  -       0.497     -            2         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5_RNO[1]                                     CFG2        A                  In      -         11.220 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5_RNO[1]                                     CFG2        Y                  Out     0.087     11.307 f     -         
WSCounterLoadVal_3_sqmuxa_2                                                                          Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        C                  In      -         11.556 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        Y                  Out     0.210     11.765 f     -         
WSCounterLoadVal_1_iv_5[1]                                                                           Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        B                  In      -         12.014 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        Y                  Out     0.164     12.178 f     -         
WSCounterLoadVal_1[1]                                                                                Net         -                  -       0.896     -            6         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_15_a1                                                    CFG4        B                  In      -         13.074 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_15_a1                                                    CFG4        Y                  Out     0.148     13.222 r     -         
iHready_3_15_a1                                                                                      Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        D                  In      -         13.471 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        Y                  Out     0.271     13.742 r     -         
iHready_3                                                                                            Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready                                                            SLE         D                  In      -         13.991 r     -         
=============================================================================================================================================================================
Total path delay (propagation time + setup) of 14.246 is 6.002(42.1%) logic and 8.244(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.953
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.208

    Number of logic level(s):                11
    Starting point:                          teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready / D
    The start point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                Pin               Arrival      No. of    
Name                                                                                                 Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                                                             MSS_005     F_HM0_ADDR[27]     Out     3.574     3.574 r      -         
teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                                        Net         -                  -       0.497     -            2         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        B                  In      -         4.071 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        Y                  Out     0.165     4.235 r      -         
M0GATEDHADDR[27]                                                                                     Net         -                  -       1.135     -            15        
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        A                  In      -         5.371 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        Y                  Out     0.100     5.471 f      -         
SADDRSEL_2[1]                                                                                        Net         -                  -       0.896     -            6         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        D                  In      -         6.367 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        Y                  Out     0.288     6.654 f      -         
m0s0AddrSel                                                                                          Net         -                  -       0.815     -            5         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        D                  In      -         7.469 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        Y                  Out     0.288     7.757 f      -         
masterAddrInProg[0]                                                                                  Net         -                  -       1.206     -            23        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        B                  In      -         8.962 f      -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        Y                  Out     0.164     9.127 f      -         
Valid                                                                                                Net         -                  -       1.309     -            34        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3_RNO[1]                                     CFG4        D                  In      -         10.436 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3_RNO[1]                                     CFG4        Y                  Out     0.288     10.723 f     -         
WSCounterLoadVal_2_sqmuxa_2                                                                          Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3[1]                                         CFG4        D                  In      -         10.972 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_3[1]                                         CFG4        Y                  Out     0.288     11.259 f     -         
WSCounterLoadVal_1_iv_3[1]                                                                           Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        D                  In      -         11.508 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        Y                  Out     0.288     11.796 f     -         
WSCounterLoadVal_1_iv_5[1]                                                                           Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        B                  In      -         12.044 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        Y                  Out     0.164     12.208 f     -         
WSCounterLoadVal_1[1]                                                                                Net         -                  -       0.896     -            6         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_12                                                       CFG4        B                  In      -         13.104 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_12                                                       CFG4        Y                  Out     0.148     13.252 r     -         
iHready_3_14                                                                                         Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        C                  In      -         13.501 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        Y                  Out     0.203     13.704 r     -         
iHready_3                                                                                            Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready                                                            SLE         D                  In      -         13.953 r     -         
=============================================================================================================================================================================
Total path delay (propagation time + setup) of 14.208 is 6.213(43.7%) logic and 7.995(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.178

    Number of logic level(s):                11
    Starting point:                          teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready / D
    The start point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                Pin               Arrival      No. of    
Name                                                                                                 Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                                                             MSS_005     F_HM0_ADDR[27]     Out     3.574     3.574 r      -         
teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                                        Net         -                  -       0.497     -            2         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        B                  In      -         4.071 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        Y                  Out     0.165     4.235 r      -         
M0GATEDHADDR[27]                                                                                     Net         -                  -       1.135     -            15        
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        A                  In      -         5.371 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        Y                  Out     0.100     5.471 f      -         
SADDRSEL_2[1]                                                                                        Net         -                  -       0.896     -            6         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        D                  In      -         6.367 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        Y                  Out     0.288     6.654 f      -         
m0s0AddrSel                                                                                          Net         -                  -       0.815     -            5         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        D                  In      -         7.469 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        Y                  Out     0.288     7.757 f      -         
masterAddrInProg[0]                                                                                  Net         -                  -       1.206     -            23        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        B                  In      -         8.962 f      -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        Y                  Out     0.164     9.127 f      -         
Valid                                                                                                Net         -                  -       1.309     -            34        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNITBIRF                        CFG4        D                  In      -         10.436 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNITBIRF                        CFG4        Y                  Out     0.288     10.723 f     -         
trans_split_reset_2_sqmuxa                                                                           Net         -                  -       0.497     -            2         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5_RNO[1]                                     CFG2        A                  In      -         11.220 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5_RNO[1]                                     CFG2        Y                  Out     0.087     11.307 f     -         
WSCounterLoadVal_3_sqmuxa_2                                                                          Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        C                  In      -         11.556 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv_5[1]                                         CFG4        Y                  Out     0.210     11.765 f     -         
WSCounterLoadVal_1_iv_5[1]                                                                           Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        B                  In      -         12.014 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.WSCounterLoadVal_1_iv[1]                                           CFG4        Y                  Out     0.164     12.178 f     -         
WSCounterLoadVal_1[1]                                                                                Net         -                  -       0.896     -            6         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_12                                                       CFG4        B                  In      -         13.074 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_12                                                       CFG4        Y                  Out     0.148     13.222 r     -         
iHready_3_14                                                                                         Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        C                  In      -         13.471 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        Y                  Out     0.203     13.674 r     -         
iHready_3                                                                                            Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready                                                            SLE         D                  In      -         13.922 r     -         
=============================================================================================================================================================================
Total path delay (propagation time + setup) of 14.178 is 5.934(41.9%) logic and 8.244(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      13.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.148

    Number of logic level(s):                11
    Starting point:                          teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready / D
    The start point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            teste_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                Pin               Arrival      No. of    
Name                                                                                                 Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
teste_sb_0.teste_sb_MSS_0.MSS_ADLIB_INST                                                             MSS_005     F_HM0_ADDR[27]     Out     3.574     3.574 r      -         
teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                                        Net         -                  -       0.497     -            2         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        B                  In      -         4.071 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[27]                                  CFG3        Y                  Out     0.165     4.235 r      -         
M0GATEDHADDR[27]                                                                                     Net         -                  -       1.135     -            15        
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        A                  In      -         5.371 r      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_2[1]                                      CFG2        Y                  Out     0.100     5.471 f      -         
SADDRSEL_2[1]                                                                                        Net         -                  -       0.896     -            6         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        D                  In      -         6.367 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL[0]                                        CFG4        Y                  Out     0.288     6.654 f      -         
m0s0AddrSel                                                                                          Net         -                  -       0.815     -            5         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        D                  In      -         7.469 f      -         
teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNICVHJN[13]     CFG4        Y                  Out     0.288     7.757 f      -         
masterAddrInProg[0]                                                                                  Net         -                  -       1.206     -            23        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        B                  In      -         8.962 f      -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.Valid_a0                                                           CFG4        Y                  Out     0.164     9.127 f      -         
Valid                                                                                                Net         -                  -       1.309     -            34        
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.ssram_read_buzy_next_d_RNIFBHUH                                    CFG4        B                  In      -         10.436 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.ssram_read_buzy_next_d_RNIFBHUH                                    CFG4        Y                  Out     0.148     10.584 r     -         
WSCounterLoadVal_4_sqmuxa                                                                            Net         -                  -       0.497     -            2         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.un1_LoadWSCounter_0_sqmuxa_0_0                                     CFG3        B                  In      -         11.081 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.un1_LoadWSCounter_0_sqmuxa_0_0                                     CFG3        Y                  Out     0.165     11.245 r     -         
un1_LoadWSCounter_0_sqmuxa_i                                                                         Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.LoadWSCounter_u                                                    CFG4        B                  In      -         11.494 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.LoadWSCounter_u                                                    CFG4        Y                  Out     0.165     11.659 r     -         
LoadWSCounter                                                                                        Net         -                  -       1.017     -            9         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.NextWait_4_0[0]                                                    CFG3        A                  In      -         12.676 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.NextWait_4_0[0]                                                    CFG3        Y                  Out     0.100     12.776 f     -         
N_428                                                                                                Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_15_a1                                                    CFG4        A                  In      -         13.025 f     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3_15_a1                                                    CFG4        Y                  Out     0.100     13.125 r     -         
iHready_3_15_a1                                                                                      Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        D                  In      -         13.373 r     -         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready_3                                                          CFG4        Y                  Out     0.271     13.645 r     -         
iHready_3                                                                                            Net         -                  -       0.248     -            1         
CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready                                                            SLE         D                  In      -         13.893 r     -         
=============================================================================================================================================================================
Total path delay (propagation time + setup) of 14.148 is 5.783(40.9%) logic and 8.365(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 289MB peak: 292MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 289MB peak: 292MB)

---------------------------------------
Resource Usage Report for teste 

Mapping to part: m2s005vf400std
Cell usage:
CCC             1 use
CLKINT          4 uses
MSS_005         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
TAMPER          1 use
CFG1           6 uses
CFG2           131 uses
CFG3           156 uses
CFG4           321 uses

Carry cells:
ARI1            75 uses - used for arithmetic functions
ARI1            12 uses - used for Wide-Mux implementation
Total ARI1      87 uses


Sequential Cells: 
SLE            218 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 43
I/O primitives: 42
BIBUF          18 uses
INBUF          2 uses
OUTBUF         21 uses
TRIBUFF        1 use


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 1 of 10 (10%)

Total LUTs:    701

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 36; LUTs = 36;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  218 + 0 + 36 + 0 = 254;
Total number of LUTs after P&R:  701 + 0 + 36 + 0 = 737;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 130MB peak: 292MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Mon Jun  2 12:55:49 2025

###########################################################]
