ARM GAS  /tmp/ccy9YxEH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  18              		.align	1
  19              		.global	rcu_periph_clock_enable
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	rcu_periph_clock_enable:
  27              	.LVL0:
  28              	.LFB117:
  29              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \file  gd32e10x_rcu.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief RCU driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  /tmp/ccy9YxEH.s 			page 2


  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #include "gd32e10x_rcu.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /* define clock source */
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)  /* IRC8M is selected as CK_SYS */
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)  /* HXTAL is selected as CK_SYS */
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)  /* PLL is selected as CK_SYS */
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /* define startup timeout count */
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /* ADC clock prescaler offset */
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define RCU_ADC_PSC_OFFSET          ((uint32_t)14U)
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /* RCU IRC8M adjust value mask and offset*/
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define RCU_IRC8M_ADJUST_MASK       ((uint8_t)0x1FU)
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define RCU_IRC8M_ADJUST_OFFSET     ((uint32_t)3U)
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /* RCU PLL1 clock multiplication factor offset */
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define RCU_CFG1_PLL1MF_OFFSET      ((uint32_t)8U)
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /* RCU PREDV1 division factor offset*/
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** #define RCU_CFG1_PREDV1_OFFSET      ((uint32_t)4U)
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      deinitialize the RCU
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  none
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_deinit(void)
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* enable IRC8M */
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset CFG0 register */
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | R
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset CTL register */
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset INT and CFG1 register */
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_INT = 0x00ff0000U;
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
ARM GAS  /tmp/ccy9YxEH.s 			page 3


  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG1_PLLPRESEL);
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      enable the peripherals clock
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E): GPIO ports clock
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_AF : alternate function clock
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CRC: CRC clock
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USBFS: USBFS clock
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): TIMER clock
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PMU: PMU clock
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DAC: DAC clock
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_RTC: RTC clock
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_ADCx (x=0,1): ADC clock
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CTC: CTC clock
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
  30              		.loc 1 117 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  35              		.loc 1 118 5 view .LVU1
  36              		.loc 1 118 25 is_stmt 0 view .LVU2
  37 0000 8309     		lsrs	r3, r0, #6
  38 0002 03F18043 		add	r3, r3, #1073741824
  39 0006 03F50433 		add	r3, r3, #135168
  40 000a 1968     		ldr	r1, [r3]
  41              		.loc 1 118 28 view .LVU3
  42 000c 00F01F00 		and	r0, r0, #31
  43              	.LVL1:
  44              		.loc 1 118 28 view .LVU4
  45 0010 0122     		movs	r2, #1
  46 0012 02FA00F0 		lsl	r0, r2, r0
  47              		.loc 1 118 25 view .LVU5
  48 0016 0843     		orrs	r0, r0, r1
  49 0018 1860     		str	r0, [r3]
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
  50              		.loc 1 119 1 view .LVU6
  51 001a 7047     		bx	lr
  52              		.cfi_endproc
  53              	.LFE117:
ARM GAS  /tmp/ccy9YxEH.s 			page 4


  55              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  56              		.align	1
  57              		.global	rcu_periph_clock_disable
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  61              		.fpu fpv4-sp-d16
  63              	rcu_periph_clock_disable:
  64              	.LVL2:
  65              	.LFB118:
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      disable the peripherals clock
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E): GPIO ports clock
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_AF: alternate function clock
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CRC: CRC clock
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): TIMER clock
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PMU: PMU clock
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DAC: DAC clock
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_RTC: RTC clock
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_ADCx (x=0,1): ADC clock
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CTC: CTC clock
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
  66              		.loc 1 148 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  71              		.loc 1 149 5 view .LVU8
  72              		.loc 1 149 25 is_stmt 0 view .LVU9
  73 0000 8309     		lsrs	r3, r0, #6
  74 0002 03F18043 		add	r3, r3, #1073741824
  75 0006 03F50433 		add	r3, r3, #135168
  76 000a 1A68     		ldr	r2, [r3]
  77              		.loc 1 149 29 view .LVU10
  78 000c 00F01F00 		and	r0, r0, #31
  79              	.LVL3:
  80              		.loc 1 149 29 view .LVU11
  81 0010 0121     		movs	r1, #1
  82 0012 01FA00F0 		lsl	r0, r1, r0
ARM GAS  /tmp/ccy9YxEH.s 			page 5


  83              		.loc 1 149 25 view .LVU12
  84 0016 22EA0000 		bic	r0, r2, r0
  85 001a 1860     		str	r0, [r3]
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
  86              		.loc 1 150 1 view .LVU13
  87 001c 7047     		bx	lr
  88              		.cfi_endproc
  89              	.LFE118:
  91              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  92              		.align	1
  93              		.global	rcu_periph_clock_sleep_enable
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	rcu_periph_clock_sleep_enable:
 100              	.LVL4:
 101              	.LFB119:
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 102              		.loc 1 162 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 107              		.loc 1 163 5 view .LVU15
 108              		.loc 1 163 25 is_stmt 0 view .LVU16
 109 0000 8309     		lsrs	r3, r0, #6
 110 0002 03F18043 		add	r3, r3, #1073741824
 111 0006 03F50433 		add	r3, r3, #135168
 112 000a 1968     		ldr	r1, [r3]
 113              		.loc 1 163 28 view .LVU17
 114 000c 00F01F00 		and	r0, r0, #31
 115              	.LVL5:
 116              		.loc 1 163 28 view .LVU18
 117 0010 0122     		movs	r2, #1
 118 0012 02FA00F0 		lsl	r0, r2, r0
 119              		.loc 1 163 25 view .LVU19
 120 0016 0843     		orrs	r0, r0, r1
 121 0018 1860     		str	r0, [r3]
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 122              		.loc 1 164 1 view .LVU20
 123 001a 7047     		bx	lr
 124              		.cfi_endproc
 125              	.LFE119:
 127              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
ARM GAS  /tmp/ccy9YxEH.s 			page 6


 128              		.align	1
 129              		.global	rcu_periph_clock_sleep_disable
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 133              		.fpu fpv4-sp-d16
 135              	rcu_periph_clock_sleep_disable:
 136              	.LVL6:
 137              	.LFB120:
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 138              		.loc 1 176 1 is_stmt 1 view -0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142              		@ link register save eliminated.
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 143              		.loc 1 177 5 view .LVU22
 144              		.loc 1 177 25 is_stmt 0 view .LVU23
 145 0000 8309     		lsrs	r3, r0, #6
 146 0002 03F18043 		add	r3, r3, #1073741824
 147 0006 03F50433 		add	r3, r3, #135168
 148 000a 1A68     		ldr	r2, [r3]
 149              		.loc 1 177 29 view .LVU24
 150 000c 00F01F00 		and	r0, r0, #31
 151              	.LVL7:
 152              		.loc 1 177 29 view .LVU25
 153 0010 0121     		movs	r1, #1
 154 0012 01FA00F0 		lsl	r0, r1, r0
 155              		.loc 1 177 25 view .LVU26
 156 0016 22EA0000 		bic	r0, r2, r0
 157 001a 1860     		str	r0, [r3]
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 158              		.loc 1 178 1 view .LVU27
 159 001c 7047     		bx	lr
 160              		.cfi_endproc
 161              	.LFE120:
 163              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 164              		.align	1
 165              		.global	rcu_periph_reset_enable
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv4-sp-d16
 171              	rcu_periph_reset_enable:
 172              	.LVL8:
 173              	.LFB121:
ARM GAS  /tmp/ccy9YxEH.s 			page 7


 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      reset the peripherals
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E): reset GPIO ports
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): reset TIMER
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_ADCxRST (x=0,1): reset ADC
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 174              		.loc 1 203 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 179              		.loc 1 204 5 view .LVU29
 180              		.loc 1 204 31 is_stmt 0 view .LVU30
 181 0000 8309     		lsrs	r3, r0, #6
 182 0002 03F18043 		add	r3, r3, #1073741824
 183 0006 03F50433 		add	r3, r3, #135168
 184 000a 1968     		ldr	r1, [r3]
 185              		.loc 1 204 34 view .LVU31
 186 000c 00F01F00 		and	r0, r0, #31
 187              	.LVL9:
 188              		.loc 1 204 34 view .LVU32
 189 0010 0122     		movs	r2, #1
 190 0012 02FA00F0 		lsl	r0, r2, r0
 191              		.loc 1 204 31 view .LVU33
 192 0016 0843     		orrs	r0, r0, r1
 193 0018 1860     		str	r0, [r3]
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 194              		.loc 1 205 1 view .LVU34
 195 001a 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE121:
 199              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 200              		.align	1
 201              		.global	rcu_periph_reset_disable
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
ARM GAS  /tmp/ccy9YxEH.s 			page 8


 205              		.fpu fpv4-sp-d16
 207              	rcu_periph_reset_disable:
 208              	.LVL10:
 209              	.LFB122:
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      disable reset the peripheral
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E): reset GPIO ports
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): reset TIMER
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_ADCxRST (x=0,1): reset ADC
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 210              		.loc 1 230 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 215              		.loc 1 231 5 view .LVU36
 216              		.loc 1 231 31 is_stmt 0 view .LVU37
 217 0000 8309     		lsrs	r3, r0, #6
 218 0002 03F18043 		add	r3, r3, #1073741824
 219 0006 03F50433 		add	r3, r3, #135168
 220 000a 1A68     		ldr	r2, [r3]
 221              		.loc 1 231 35 view .LVU38
 222 000c 00F01F00 		and	r0, r0, #31
 223              	.LVL11:
 224              		.loc 1 231 35 view .LVU39
 225 0010 0121     		movs	r1, #1
 226 0012 01FA00F0 		lsl	r0, r1, r0
 227              		.loc 1 231 31 view .LVU40
 228 0016 22EA0000 		bic	r0, r2, r0
 229 001a 1860     		str	r0, [r3]
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 230              		.loc 1 232 1 view .LVU41
 231 001c 7047     		bx	lr
 232              		.cfi_endproc
 233              	.LFE122:
 235              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 236              		.align	1
ARM GAS  /tmp/ccy9YxEH.s 			page 9


 237              		.global	rcu_bkp_reset_enable
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv4-sp-d16
 243              	rcu_bkp_reset_enable:
 244              	.LFB123:
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      reset the BKP domain
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  none
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_bkp_reset_enable(void)
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 245              		.loc 1 241 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 250              		.loc 1 242 5 view .LVU43
 251              		.loc 1 242 15 is_stmt 0 view .LVU44
 252 0000 024A     		ldr	r2, .L8
 253 0002 136A     		ldr	r3, [r2, #32]
 254 0004 43F48033 		orr	r3, r3, #65536
 255 0008 1362     		str	r3, [r2, #32]
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 256              		.loc 1 243 1 view .LVU45
 257 000a 7047     		bx	lr
 258              	.L9:
 259              		.align	2
 260              	.L8:
 261 000c 00100240 		.word	1073876992
 262              		.cfi_endproc
 263              	.LFE123:
 265              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 266              		.align	1
 267              		.global	rcu_bkp_reset_disable
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu fpv4-sp-d16
 273              	rcu_bkp_reset_disable:
 274              	.LFB124:
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      disable the BKP domain reset
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  none
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_bkp_reset_disable(void)
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 275              		.loc 1 252 1 is_stmt 1 view -0
 276              		.cfi_startproc
ARM GAS  /tmp/ccy9YxEH.s 			page 10


 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 280              		.loc 1 253 5 view .LVU47
 281              		.loc 1 253 15 is_stmt 0 view .LVU48
 282 0000 024A     		ldr	r2, .L11
 283 0002 136A     		ldr	r3, [r2, #32]
 284 0004 23F48033 		bic	r3, r3, #65536
 285 0008 1362     		str	r3, [r2, #32]
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 286              		.loc 1 254 1 view .LVU49
 287 000a 7047     		bx	lr
 288              	.L12:
 289              		.align	2
 290              	.L11:
 291 000c 00100240 		.word	1073876992
 292              		.cfi_endproc
 293              	.LFE124:
 295              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 296              		.align	1
 297              		.global	rcu_system_clock_source_config
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	rcu_system_clock_source_config:
 304              	.LVL12:
 305              	.LFB125:
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the system clock source
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  ck_sys: system clock source select
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 306              		.loc 1 267 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 311              		.loc 1 268 5 view .LVU51
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG0;
 312              		.loc 1 270 5 view .LVU52
 313              		.loc 1 270 9 is_stmt 0 view .LVU53
 314 0000 034A     		ldr	r2, .L14
 315 0002 5368     		ldr	r3, [r2, #4]
 316              	.LVL13:
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
ARM GAS  /tmp/ccy9YxEH.s 			page 11


 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 317              		.loc 1 272 5 is_stmt 1 view .LVU54
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 318              		.loc 1 273 5 view .LVU55
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 319              		.loc 1 272 9 is_stmt 0 view .LVU56
 320 0004 23F00303 		bic	r3, r3, #3
 321              	.LVL14:
 322              		.loc 1 273 21 view .LVU57
 323 0008 0343     		orrs	r3, r3, r0
 324              	.LVL15:
 325              		.loc 1 273 14 view .LVU58
 326 000a 5360     		str	r3, [r2, #4]
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 327              		.loc 1 274 1 view .LVU59
 328 000c 7047     		bx	lr
 329              	.L15:
 330 000e 00BF     		.align	2
 331              	.L14:
 332 0010 00100240 		.word	1073876992
 333              		.cfi_endproc
 334              	.LFE125:
 336              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 337              		.align	1
 338              		.global	rcu_system_clock_source_get
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.fpu fpv4-sp-d16
 344              	rcu_system_clock_source_get:
 345              	.LFB126:
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      get the system clock source
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  none
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 346              		.loc 1 286 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 351              		.loc 1 287 5 view .LVU61
 352              		.loc 1 287 22 is_stmt 0 view .LVU62
 353 0000 024B     		ldr	r3, .L17
 354 0002 5868     		ldr	r0, [r3, #4]
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 355              		.loc 1 288 1 view .LVU63
 356 0004 00F00C00 		and	r0, r0, #12
 357 0008 7047     		bx	lr
ARM GAS  /tmp/ccy9YxEH.s 			page 12


 358              	.L18:
 359 000a 00BF     		.align	2
 360              	.L17:
 361 000c 00100240 		.word	1073876992
 362              		.cfi_endproc
 363              	.LFE126:
 365              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 366              		.align	1
 367              		.global	rcu_ahb_clock_config
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 371              		.fpu fpv4-sp-d16
 373              	rcu_ahb_clock_config:
 374              	.LVL16:
 375              	.LFB127:
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 376              		.loc 1 299 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		@ link register save eliminated.
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 381              		.loc 1 300 5 view .LVU65
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG0;
 382              		.loc 1 302 5 view .LVU66
 383              		.loc 1 302 9 is_stmt 0 view .LVU67
 384 0000 034A     		ldr	r2, .L20
 385 0002 5368     		ldr	r3, [r2, #4]
 386              	.LVL17:
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 387              		.loc 1 305 5 is_stmt 1 view .LVU68
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 388              		.loc 1 306 5 view .LVU69
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 389              		.loc 1 305 9 is_stmt 0 view .LVU70
 390 0004 23F0F003 		bic	r3, r3, #240
 391              	.LVL18:
 392              		.loc 1 306 21 view .LVU71
 393 0008 0343     		orrs	r3, r3, r0
 394              	.LVL19:
 395              		.loc 1 306 14 view .LVU72
 396 000a 5360     		str	r3, [r2, #4]
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
ARM GAS  /tmp/ccy9YxEH.s 			page 13


 397              		.loc 1 307 1 view .LVU73
 398 000c 7047     		bx	lr
 399              	.L21:
 400 000e 00BF     		.align	2
 401              	.L20:
 402 0010 00100240 		.word	1073876992
 403              		.cfi_endproc
 404              	.LFE127:
 406              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 407              		.align	1
 408              		.global	rcu_apb1_clock_config
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 412              		.fpu fpv4-sp-d16
 414              	rcu_apb1_clock_config:
 415              	.LVL20:
 416              	.LFB128:
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 417              		.loc 1 322 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		@ link register save eliminated.
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 422              		.loc 1 323 5 view .LVU75
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG0;
 423              		.loc 1 325 5 view .LVU76
 424              		.loc 1 325 9 is_stmt 0 view .LVU77
 425 0000 034A     		ldr	r2, .L23
 426 0002 5368     		ldr	r3, [r2, #4]
 427              	.LVL21:
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 428              		.loc 1 328 5 is_stmt 1 view .LVU78
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 429              		.loc 1 329 5 view .LVU79
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 430              		.loc 1 328 9 is_stmt 0 view .LVU80
 431 0004 23F4E063 		bic	r3, r3, #1792
 432              	.LVL22:
ARM GAS  /tmp/ccy9YxEH.s 			page 14


 433              		.loc 1 329 21 view .LVU81
 434 0008 0343     		orrs	r3, r3, r0
 435              	.LVL23:
 436              		.loc 1 329 14 view .LVU82
 437 000a 5360     		str	r3, [r2, #4]
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 438              		.loc 1 330 1 view .LVU83
 439 000c 7047     		bx	lr
 440              	.L24:
 441 000e 00BF     		.align	2
 442              	.L23:
 443 0010 00100240 		.word	1073876992
 444              		.cfi_endproc
 445              	.LFE128:
 447              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 448              		.align	1
 449              		.global	rcu_apb2_clock_config
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 453              		.fpu fpv4-sp-d16
 455              	rcu_apb2_clock_config:
 456              	.LVL24:
 457              	.LFB129:
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 458              		.loc 1 345 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 463              		.loc 1 346 5 view .LVU85
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG0;
 464              		.loc 1 348 5 view .LVU86
 465              		.loc 1 348 9 is_stmt 0 view .LVU87
 466 0000 034A     		ldr	r2, .L26
 467 0002 5368     		ldr	r3, [r2, #4]
 468              	.LVL25:
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 469              		.loc 1 351 5 is_stmt 1 view .LVU88
ARM GAS  /tmp/ccy9YxEH.s 			page 15


 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 470              		.loc 1 352 5 view .LVU89
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 471              		.loc 1 351 9 is_stmt 0 view .LVU90
 472 0004 23F46053 		bic	r3, r3, #14336
 473              	.LVL26:
 474              		.loc 1 352 21 view .LVU91
 475 0008 0343     		orrs	r3, r3, r0
 476              	.LVL27:
 477              		.loc 1 352 14 view .LVU92
 478 000a 5360     		str	r3, [r2, #4]
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 479              		.loc 1 353 1 view .LVU93
 480 000c 7047     		bx	lr
 481              	.L27:
 482 000e 00BF     		.align	2
 483              	.L26:
 484 0010 00100240 		.word	1073876992
 485              		.cfi_endproc
 486              	.LFE129:
 488              		.section	.text.rcu_ckout0_config,"ax",%progbits
 489              		.align	1
 490              		.global	rcu_ckout0_config
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 494              		.fpu fpv4-sp-d16
 496              	rcu_ckout0_config:
 497              	.LVL28:
 498              	.LFB130:
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL2 selected
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC48M: IRC48M selected
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC48M_DIV8: IRC48M/8 selected
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 499              		.loc 1 373 1 is_stmt 1 view -0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 504              		.loc 1 374 5 view .LVU95
ARM GAS  /tmp/ccy9YxEH.s 			page 16


 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG0;
 505              		.loc 1 376 5 view .LVU96
 506              		.loc 1 376 9 is_stmt 0 view .LVU97
 507 0000 034A     		ldr	r2, .L29
 508 0002 5368     		ldr	r3, [r2, #4]
 509              	.LVL29:
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 510              		.loc 1 379 5 is_stmt 1 view .LVU98
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 511              		.loc 1 380 5 view .LVU99
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 512              		.loc 1 379 9 is_stmt 0 view .LVU100
 513 0004 23F07063 		bic	r3, r3, #251658240
 514              	.LVL30:
 515              		.loc 1 380 21 view .LVU101
 516 0008 0343     		orrs	r3, r3, r0
 517              	.LVL31:
 518              		.loc 1 380 14 view .LVU102
 519 000a 5360     		str	r3, [r2, #4]
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 520              		.loc 1 381 1 view .LVU103
 521 000c 7047     		bx	lr
 522              	.L30:
 523 000e 00BF     		.align	2
 524              	.L29:
 525 0010 00100240 		.word	1073876992
 526              		.cfi_endproc
 527              	.LFE130:
 529              		.section	.text.rcu_pll_config,"ax",%progbits
 530              		.align	1
 531              		.global	rcu_pll_config
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	rcu_pll_config:
 538              	.LVL32:
 539              	.LFB131:
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the main PLL clock 
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: HXTAL or IRC48M selected as source clock of PLL
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL_MULx (x = 2..14, 16..31, 6.5)
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 540              		.loc 1 396 1 is_stmt 1 view -0
ARM GAS  /tmp/ccy9YxEH.s 			page 17


 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg = 0U;
 545              		.loc 1 397 5 view .LVU105
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG0;
 546              		.loc 1 399 5 view .LVU106
 547              		.loc 1 399 9 is_stmt 0 view .LVU107
 548 0000 044A     		ldr	r2, .L32
 549 0002 5368     		ldr	r3, [r2, #4]
 550              	.LVL33:
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 551              		.loc 1 402 5 is_stmt 1 view .LVU108
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg |= (pll_src | pll_mul);
 552              		.loc 1 403 5 view .LVU109
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg |= (pll_src | pll_mul);
 553              		.loc 1 402 9 is_stmt 0 view .LVU110
 554 0004 23F00053 		bic	r3, r3, #536870912
 555              	.LVL34:
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg |= (pll_src | pll_mul);
 556              		.loc 1 402 9 view .LVU111
 557 0008 23F47413 		bic	r3, r3, #3997696
 558 000c 0B43     		orrs	r3, r3, r1
 559              		.loc 1 403 9 view .LVU112
 560 000e 0343     		orrs	r3, r3, r0
 561              	.LVL35:
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = reg;
 562              		.loc 1 405 5 is_stmt 1 view .LVU113
 563              		.loc 1 405 14 is_stmt 0 view .LVU114
 564 0010 5360     		str	r3, [r2, #4]
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 565              		.loc 1 406 1 view .LVU115
 566 0012 7047     		bx	lr
 567              	.L33:
 568              		.align	2
 569              	.L32:
 570 0014 00100240 		.word	1073876992
 571              		.cfi_endproc
 572              	.LFE131:
 574              		.section	.text.rcu_pllpresel_config,"ax",%progbits
 575              		.align	1
 576              		.global	rcu_pllpresel_config
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 580              		.fpu fpv4-sp-d16
 582              	rcu_pllpresel_config:
 583              	.LVL36:
 584              	.LFB132:
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the PLL clock source preselection
ARM GAS  /tmp/ccy9YxEH.s 			page 18


 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLLPRESRC_HXTAL: HXTAL selected as PLL source clock
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLLPRESRC_IRC48M: CK_PLL selected as PREDV0 input source clock
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_pllpresel_config(uint32_t pll_presel)
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 585              		.loc 1 418 1 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg = 0U;
 590              		.loc 1 419 5 view .LVU117
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG1;
 591              		.loc 1 421 5 view .LVU118
 592              		.loc 1 421 9 is_stmt 0 view .LVU119
 593 0000 034A     		ldr	r2, .L35
 594 0002 D36A     		ldr	r3, [r2, #44]
 595              	.LVL37:
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* PLL clock source preselection */
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG1_PLLPRESEL;
 596              		.loc 1 424 5 is_stmt 1 view .LVU120
 597              		.loc 1 424 9 is_stmt 0 view .LVU121
 598 0004 23F08043 		bic	r3, r3, #1073741824
 599              	.LVL38:
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg |= pll_presel;
 600              		.loc 1 425 5 is_stmt 1 view .LVU122
 601              		.loc 1 425 9 is_stmt 0 view .LVU123
 602 0008 0343     		orrs	r3, r3, r0
 603              	.LVL39:
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = reg;
 604              		.loc 1 427 5 is_stmt 1 view .LVU124
 605              		.loc 1 427 14 is_stmt 0 view .LVU125
 606 000a D362     		str	r3, [r2, #44]
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 607              		.loc 1 428 1 view .LVU126
 608 000c 7047     		bx	lr
 609              	.L36:
 610 000e 00BF     		.align	2
 611              	.L35:
 612 0010 00100240 		.word	1073876992
 613              		.cfi_endproc
 614              	.LFE132:
 616              		.section	.text.rcu_predv0_config,"ax",%progbits
 617              		.align	1
 618              		.global	rcu_predv0_config
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 622              		.fpu fpv4-sp-d16
 624              	rcu_predv0_config:
ARM GAS  /tmp/ccy9YxEH.s 			page 19


 625              	.LVL40:
 626              	.LFB133:
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL_IRC48M: HXTAL or IRC48M selected as PREDV0 input source clock
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 627              		.loc 1 443 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		@ link register save eliminated.
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg = 0U;
 632              		.loc 1 444 5 view .LVU128
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG1;
 633              		.loc 1 446 5 view .LVU129
 634              		.loc 1 446 9 is_stmt 0 view .LVU130
 635 0000 044A     		ldr	r2, .L38
 636 0002 D36A     		ldr	r3, [r2, #44]
 637              	.LVL41:
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 638              		.loc 1 448 5 is_stmt 1 view .LVU131
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg |= (predv0_source | predv0_div);
 639              		.loc 1 450 5 view .LVU132
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 640              		.loc 1 448 9 is_stmt 0 view .LVU133
 641 0004 23F48033 		bic	r3, r3, #65536
 642              	.LVL42:
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 643              		.loc 1 448 9 view .LVU134
 644 0008 23F00F03 		bic	r3, r3, #15
 645 000c 0B43     		orrs	r3, r3, r1
 646              		.loc 1 450 9 view .LVU135
 647 000e 0343     		orrs	r3, r3, r0
 648              	.LVL43:
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = reg;
 649              		.loc 1 452 5 is_stmt 1 view .LVU136
 650              		.loc 1 452 14 is_stmt 0 view .LVU137
 651 0010 D362     		str	r3, [r2, #44]
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 652              		.loc 1 453 1 view .LVU138
 653 0012 7047     		bx	lr
 654              	.L39:
ARM GAS  /tmp/ccy9YxEH.s 			page 20


 655              		.align	2
 656              	.L38:
 657 0014 00100240 		.word	1073876992
 658              		.cfi_endproc
 659              	.LFE133:
 661              		.section	.text.rcu_predv1_config,"ax",%progbits
 662              		.align	1
 663              		.global	rcu_predv1_config
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 667              		.fpu fpv4-sp-d16
 669              	rcu_predv1_config:
 670              	.LVL44:
 671              	.LFB134:
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the PREDV1 division factor
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 672              		.loc 1 464 1 is_stmt 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 676              		@ link register save eliminated.
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg = 0U;
 677              		.loc 1 465 5 view .LVU140
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG1;
 678              		.loc 1 467 5 view .LVU141
 679              		.loc 1 467 9 is_stmt 0 view .LVU142
 680 0000 034A     		ldr	r2, .L41
 681 0002 D36A     		ldr	r3, [r2, #44]
 682              	.LVL45:
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the PREDV1 bits */
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 683              		.loc 1 469 5 is_stmt 1 view .LVU143
 684              		.loc 1 469 9 is_stmt 0 view .LVU144
 685 0004 23F0F003 		bic	r3, r3, #240
 686              	.LVL46:
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* set the PREDV1 division factor */
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg |= predv1_div;
 687              		.loc 1 471 5 is_stmt 1 view .LVU145
 688              		.loc 1 471 9 is_stmt 0 view .LVU146
 689 0008 0343     		orrs	r3, r3, r0
 690              	.LVL47:
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = reg;
 691              		.loc 1 473 5 is_stmt 1 view .LVU147
 692              		.loc 1 473 14 is_stmt 0 view .LVU148
 693 000a D362     		str	r3, [r2, #44]
ARM GAS  /tmp/ccy9YxEH.s 			page 21


 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 694              		.loc 1 474 1 view .LVU149
 695 000c 7047     		bx	lr
 696              	.L42:
 697 000e 00BF     		.align	2
 698              	.L41:
 699 0010 00100240 		.word	1073876992
 700              		.cfi_endproc
 701              	.LFE134:
 703              		.section	.text.rcu_pll1_config,"ax",%progbits
 704              		.align	1
 705              		.global	rcu_pll1_config
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 709              		.fpu fpv4-sp-d16
 711              	rcu_pll1_config:
 712              	.LVL48:
 713              	.LFB135:
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the PLL1 clock 
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..16, 20)
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 714              		.loc 1 485 1 is_stmt 1 view -0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 0
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 718              		@ link register save eliminated.
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 719              		.loc 1 486 5 view .LVU151
 720              		.loc 1 486 14 is_stmt 0 view .LVU152
 721 0000 044B     		ldr	r3, .L44
 722 0002 D96A     		ldr	r1, [r3, #44]
 723 0004 21F47061 		bic	r1, r1, #3840
 724 0008 D962     		str	r1, [r3, #44]
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 |= pll_mul;
 725              		.loc 1 487 5 is_stmt 1 view .LVU153
 726              		.loc 1 487 14 is_stmt 0 view .LVU154
 727 000a DA6A     		ldr	r2, [r3, #44]
 728 000c 0243     		orrs	r2, r2, r0
 729 000e DA62     		str	r2, [r3, #44]
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 730              		.loc 1 488 1 view .LVU155
 731 0010 7047     		bx	lr
 732              	.L45:
 733 0012 00BF     		.align	2
 734              	.L44:
 735 0014 00100240 		.word	1073876992
 736              		.cfi_endproc
 737              	.LFE135:
ARM GAS  /tmp/ccy9YxEH.s 			page 22


 739              		.section	.text.rcu_pll2_config,"ax",%progbits
 740              		.align	1
 741              		.global	rcu_pll2_config
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 745              		.fpu fpv4-sp-d16
 747              	rcu_pll2_config:
 748              	.LVL49:
 749              	.LFB136:
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the PLL2 clock 
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..16, 20)
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 750              		.loc 1 499 1 is_stmt 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 0
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754              		@ link register save eliminated.
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 755              		.loc 1 500 5 view .LVU157
 756              		.loc 1 500 14 is_stmt 0 view .LVU158
 757 0000 044B     		ldr	r3, .L47
 758 0002 D96A     		ldr	r1, [r3, #44]
 759 0004 21F47041 		bic	r1, r1, #61440
 760 0008 D962     		str	r1, [r3, #44]
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 761              		.loc 1 501 5 is_stmt 1 view .LVU159
 762              		.loc 1 501 14 is_stmt 0 view .LVU160
 763 000a DA6A     		ldr	r2, [r3, #44]
 764 000c 0243     		orrs	r2, r2, r0
 765 000e DA62     		str	r2, [r3, #44]
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 766              		.loc 1 502 1 view .LVU161
 767 0010 7047     		bx	lr
 768              	.L48:
 769 0012 00BF     		.align	2
 770              	.L47:
 771 0014 00100240 		.word	1073876992
 772              		.cfi_endproc
 773              	.LFE136:
 775              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 776              		.align	1
 777              		.global	rcu_adc_clock_config
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 781              		.fpu fpv4-sp-d16
 783              	rcu_adc_clock_config:
 784              	.LVL50:
ARM GAS  /tmp/ccy9YxEH.s 			page 23


 785              	.LFB137:
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the ADC prescaler factor
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV3: ADC prescaler select CK_AHB/3
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV5: ADC prescaler select CK_AHB/5
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV7: ADC prescaler select CK_AHB/7
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV9: ADC prescaler select CK_AHB/9
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 786              		.loc 1 522 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg0,reg1;
 791              		.loc 1 523 5 view .LVU163
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the ADCPSC bits */
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg0 = RCU_CFG0;
 792              		.loc 1 526 5 view .LVU164
 793              		.loc 1 526 10 is_stmt 0 view .LVU165
 794 0000 134A     		ldr	r2, .L55
 795 0002 5368     		ldr	r3, [r2, #4]
 796              	.LVL51:
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 797              		.loc 1 527 5 is_stmt 1 view .LVU166
 798              		.loc 1 527 10 is_stmt 0 view .LVU167
 799 0004 23F08053 		bic	r3, r3, #268435456
 800              	.LVL52:
 801              		.loc 1 527 10 view .LVU168
 802 0008 23F44043 		bic	r3, r3, #49152
 803              	.LVL53:
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg1 = RCU_CFG1;
 804              		.loc 1 528 5 is_stmt 1 view .LVU169
 805              		.loc 1 528 10 is_stmt 0 view .LVU170
 806 000c D26A     		ldr	r2, [r2, #44]
 807              	.LVL54:
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg1 &= ~RCU_CFG1_ADCPSC_3;
 808              		.loc 1 529 5 is_stmt 1 view .LVU171
 809              		.loc 1 529 10 is_stmt 0 view .LVU172
 810 000e 22F00052 		bic	r2, r2, #536870912
 811              	.LVL55:
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* set the ADC prescaler factor */
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     switch(adc_psc){
ARM GAS  /tmp/ccy9YxEH.s 			page 24


 812              		.loc 1 532 5 is_stmt 1 view .LVU173
 813 0012 0B28     		cmp	r0, #11
 814 0014 09D8     		bhi	.L50
 815 0016 DFE800F0 		tbb	[pc, r0]
 816              	.L52:
 817 001a 06       		.byte	(.L54-.L52)/2
 818 001b 06       		.byte	(.L54-.L52)/2
 819 001c 06       		.byte	(.L54-.L52)/2
 820 001d 06       		.byte	(.L54-.L52)/2
 821 001e 08       		.byte	(.L50-.L52)/2
 822 001f 0C       		.byte	(.L53-.L52)/2
 823 0020 08       		.byte	(.L50-.L52)/2
 824 0021 0C       		.byte	(.L53-.L52)/2
 825 0022 13       		.byte	(.L51-.L52)/2
 826 0023 13       		.byte	(.L51-.L52)/2
 827 0024 13       		.byte	(.L51-.L52)/2
 828 0025 13       		.byte	(.L51-.L52)/2
 829              		.p2align 1
 830              	.L54:
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 831              		.loc 1 537 13 view .LVU174
 832              		.loc 1 537 18 is_stmt 0 view .LVU175
 833 0026 43EA8033 		orr	r3, r3, r0, lsl #14
 834              	.LVL56:
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 835              		.loc 1 538 13 is_stmt 1 view .LVU176
 836              	.L50:
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             adc_psc &= ~BIT(2);
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAHB_DIV3:
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAHB_DIV5:
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAHB_DIV7:
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         case RCU_CKADC_CKAHB_DIV9:
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             adc_psc &= ~BITS(2,3);
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****          
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         default:
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* set the register */
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = reg0;
 837              		.loc 1 560 5 view .LVU177
 838              		.loc 1 560 14 is_stmt 0 view .LVU178
 839 002a 0949     		ldr	r1, .L55
 840 002c 4B60     		str	r3, [r1, #4]
ARM GAS  /tmp/ccy9YxEH.s 			page 25


 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = reg1;
 841              		.loc 1 561 5 is_stmt 1 view .LVU179
 842              		.loc 1 561 14 is_stmt 0 view .LVU180
 843 002e CA62     		str	r2, [r1, #44]
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 844              		.loc 1 562 1 view .LVU181
 845 0030 7047     		bx	lr
 846              	.LVL57:
 847              	.L53:
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 848              		.loc 1 542 13 is_stmt 1 view .LVU182
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 849              		.loc 1 543 13 view .LVU183
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 850              		.loc 1 543 31 is_stmt 0 view .LVU184
 851 0032 0849     		ldr	r1, .L55+4
 852 0034 01EA8030 		and	r0, r1, r0, lsl #14
 853              	.LVL58:
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 854              		.loc 1 543 18 view .LVU185
 855 0038 0343     		orrs	r3, r3, r0
 856              	.LVL59:
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 857              		.loc 1 543 18 view .LVU186
 858 003a 43F08053 		orr	r3, r3, #268435456
 859              	.LVL60:
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 860              		.loc 1 544 13 is_stmt 1 view .LVU187
 861 003e F4E7     		b	.L50
 862              	.LVL61:
 863              	.L51:
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 864              		.loc 1 550 13 view .LVU188
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 865              		.loc 1 551 13 view .LVU189
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 866              		.loc 1 551 30 is_stmt 0 view .LVU190
 867 0040 0549     		ldr	r1, .L55+8
 868 0042 01EA8030 		and	r0, r1, r0, lsl #14
 869              	.LVL62:
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 870              		.loc 1 551 18 view .LVU191
 871 0046 0343     		orrs	r3, r3, r0
 872              	.LVL63:
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 873              		.loc 1 552 13 is_stmt 1 view .LVU192
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             break;
 874              		.loc 1 552 18 is_stmt 0 view .LVU193
 875 0048 42F00052 		orr	r2, r2, #536870912
 876              	.LVL64:
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****          
 877              		.loc 1 553 13 is_stmt 1 view .LVU194
 878 004c EDE7     		b	.L50
 879              	.L56:
 880 004e 00BF     		.align	2
 881              	.L55:
 882 0050 00100240 		.word	1073876992
ARM GAS  /tmp/ccy9YxEH.s 			page 26


 883 0054 00C0FEFF 		.word	-81920
 884 0058 00C0FCFF 		.word	-212992
 885              		.cfi_endproc
 886              	.LFE137:
 888              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 889              		.align	1
 890              		.global	rcu_usb_clock_config
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 894              		.fpu fpv4-sp-d16
 896              	rcu_usb_clock_config:
 897              	.LVL65:
 898              	.LFB138:
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the USBFS prescaler factor
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  adc_div: USB prescaler factor
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBFS prescaler select CK_PLL/1.5
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBFS prescaler select CK_PLL/1
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBFS prescaler select CK_PLL/2.5
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBFS prescaler select CK_PLL/2
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3: USBFS prescaler select CK_PLL/3
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3_5: USBFS prescaler select CK_PLL/3.5
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV4: USBFS prescaler select CK_PLL/4
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 899              		.loc 1 579 1 view -0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 0, uses_anonymous_args = 0
 903              		@ link register save eliminated.
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 904              		.loc 1 580 5 view .LVU196
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG0;
 905              		.loc 1 582 5 view .LVU197
 906              		.loc 1 582 9 is_stmt 0 view .LVU198
 907 0000 034A     		ldr	r2, .L58
 908 0002 5368     		ldr	r3, [r2, #4]
 909              	.LVL66:
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* configure the USBFS prescaler factor */
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 910              		.loc 1 585 5 is_stmt 1 view .LVU199
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 911              		.loc 1 587 5 view .LVU200
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 912              		.loc 1 585 9 is_stmt 0 view .LVU201
 913 0004 23F44003 		bic	r3, r3, #12582912
 914              	.LVL67:
 915              		.loc 1 587 21 view .LVU202
ARM GAS  /tmp/ccy9YxEH.s 			page 27


 916 0008 0343     		orrs	r3, r3, r0
 917              	.LVL68:
 918              		.loc 1 587 14 view .LVU203
 919 000a 5360     		str	r3, [r2, #4]
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 920              		.loc 1 588 1 view .LVU204
 921 000c 7047     		bx	lr
 922              	.L59:
 923 000e 00BF     		.align	2
 924              	.L58:
 925 0010 00100240 		.word	1073876992
 926              		.cfi_endproc
 927              	.LFE138:
 929              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 930              		.align	1
 931              		.global	rcu_rtc_clock_config
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 935              		.fpu fpv4-sp-d16
 937              	rcu_rtc_clock_config:
 938              	.LVL69:
 939              	.LFB139:
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the RTC clock source selection
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 940              		.loc 1 602 1 is_stmt 1 view -0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944              		@ link register save eliminated.
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 945              		.loc 1 603 5 view .LVU206
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_BDCTL; 
 946              		.loc 1 605 5 view .LVU207
 947              		.loc 1 605 9 is_stmt 0 view .LVU208
 948 0000 034A     		ldr	r2, .L61
 949 0002 136A     		ldr	r3, [r2, #32]
 950              	.LVL70:
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 951              		.loc 1 607 5 is_stmt 1 view .LVU209
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 952              		.loc 1 608 5 view .LVU210
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
ARM GAS  /tmp/ccy9YxEH.s 			page 28


 953              		.loc 1 607 9 is_stmt 0 view .LVU211
 954 0004 23F44073 		bic	r3, r3, #768
 955              	.LVL71:
 956              		.loc 1 608 22 view .LVU212
 957 0008 0343     		orrs	r3, r3, r0
 958              	.LVL72:
 959              		.loc 1 608 15 view .LVU213
 960 000a 1362     		str	r3, [r2, #32]
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 961              		.loc 1 609 1 view .LVU214
 962 000c 7047     		bx	lr
 963              	.L62:
 964 000e 00BF     		.align	2
 965              	.L61:
 966 0010 00100240 		.word	1073876992
 967              		.cfi_endproc
 968              	.LFE139:
 970              		.section	.text.rcu_i2s1_clock_config,"ax",%progbits
 971              		.align	1
 972              		.global	rcu_i2s1_clock_config
 973              		.syntax unified
 974              		.thumb
 975              		.thumb_func
 976              		.fpu fpv4-sp-d16
 978              	rcu_i2s1_clock_config:
 979              	.LVL73:
 980              	.LFB140:
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the I2S1 clock source selection
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: system clock selected as I2S1 source clock
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 981              		.loc 1 621 1 is_stmt 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 986              		.loc 1 622 5 view .LVU216
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG1; 
 987              		.loc 1 624 5 view .LVU217
 988              		.loc 1 624 9 is_stmt 0 view .LVU218
 989 0000 034A     		ldr	r2, .L64
 990 0002 D36A     		ldr	r3, [r2, #44]
 991              	.LVL74:
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 992              		.loc 1 626 5 is_stmt 1 view .LVU219
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
ARM GAS  /tmp/ccy9YxEH.s 			page 29


 993              		.loc 1 627 5 view .LVU220
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 994              		.loc 1 626 9 is_stmt 0 view .LVU221
 995 0004 23F40033 		bic	r3, r3, #131072
 996              	.LVL75:
 997              		.loc 1 627 21 view .LVU222
 998 0008 0343     		orrs	r3, r3, r0
 999              	.LVL76:
 1000              		.loc 1 627 14 view .LVU223
 1001 000a D362     		str	r3, [r2, #44]
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1002              		.loc 1 628 1 view .LVU224
 1003 000c 7047     		bx	lr
 1004              	.L65:
 1005 000e 00BF     		.align	2
 1006              	.L64:
 1007 0010 00100240 		.word	1073876992
 1008              		.cfi_endproc
 1009              	.LFE140:
 1011              		.section	.text.rcu_i2s2_clock_config,"ax",%progbits
 1012              		.align	1
 1013              		.global	rcu_i2s2_clock_config
 1014              		.syntax unified
 1015              		.thumb
 1016              		.thumb_func
 1017              		.fpu fpv4-sp-d16
 1019              	rcu_i2s2_clock_config:
 1020              	.LVL77:
 1021              	.LFB141:
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the I2S2 clock source selection
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1022              		.loc 1 640 1 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 1027              		.loc 1 641 5 view .LVU226
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CFG1; 
 1028              		.loc 1 643 5 view .LVU227
 1029              		.loc 1 643 9 is_stmt 0 view .LVU228
 1030 0000 034A     		ldr	r2, .L67
 1031 0002 D36A     		ldr	r3, [r2, #44]
 1032              	.LVL78:
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
ARM GAS  /tmp/ccy9YxEH.s 			page 30


 1033              		.loc 1 645 5 is_stmt 1 view .LVU229
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 1034              		.loc 1 646 5 view .LVU230
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 1035              		.loc 1 645 9 is_stmt 0 view .LVU231
 1036 0004 23F48023 		bic	r3, r3, #262144
 1037              	.LVL79:
 1038              		.loc 1 646 21 view .LVU232
 1039 0008 0343     		orrs	r3, r3, r0
 1040              	.LVL80:
 1041              		.loc 1 646 14 view .LVU233
 1042 000a D362     		str	r3, [r2, #44]
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1043              		.loc 1 647 1 view .LVU234
 1044 000c 7047     		bx	lr
 1045              	.L68:
 1046 000e 00BF     		.align	2
 1047              	.L67:
 1048 0010 00100240 		.word	1073876992
 1049              		.cfi_endproc
 1050              	.LFE141:
 1052              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 1053              		.align	1
 1054              		.global	rcu_ck48m_clock_config
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1058              		.fpu fpv4-sp-d16
 1060              	rcu_ck48m_clock_config:
 1061              	.LVL81:
 1062              	.LFB142:
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the CK48M clock source selection
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CK48MSRC_CKPLL: CK_PLL selected as CK48M source clock
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1063              		.loc 1 659 1 is_stmt 1 view -0
 1064              		.cfi_startproc
 1065              		@ args = 0, pretend = 0, frame = 0
 1066              		@ frame_needed = 0, uses_anonymous_args = 0
 1067              		@ link register save eliminated.
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 1068              		.loc 1 660 5 view .LVU236
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_ADDCTL;
 1069              		.loc 1 662 5 view .LVU237
 1070              		.loc 1 662 9 is_stmt 0 view .LVU238
 1071 0000 044A     		ldr	r2, .L70
 1072 0002 D2F8C030 		ldr	r3, [r2, #192]
 1073              	.LVL82:
ARM GAS  /tmp/ccy9YxEH.s 			page 31


 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 1074              		.loc 1 664 5 is_stmt 1 view .LVU239
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1075              		.loc 1 665 5 view .LVU240
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1076              		.loc 1 664 9 is_stmt 0 view .LVU241
 1077 0006 23F00103 		bic	r3, r3, #1
 1078              	.LVL83:
 1079              		.loc 1 665 23 view .LVU242
 1080 000a 0343     		orrs	r3, r3, r0
 1081              	.LVL84:
 1082              		.loc 1 665 16 view .LVU243
 1083 000c C2F8C030 		str	r3, [r2, #192]
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1084              		.loc 1 666 1 view .LVU244
 1085 0010 7047     		bx	lr
 1086              	.L71:
 1087 0012 00BF     		.align	2
 1088              	.L70:
 1089 0014 00100240 		.word	1073876992
 1090              		.cfi_endproc
 1091              	.LFE142:
 1093              		.section	.text.rcu_flag_get,"ax",%progbits
 1094              		.align	1
 1095              		.global	rcu_flag_get
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1099              		.fpu fpv4-sp-d16
 1101              	rcu_flag_get:
 1102              	.LVL85:
 1103              	.LFB143:
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
ARM GAS  /tmp/ccy9YxEH.s 			page 32


 1104              		.loc 1 690 1 is_stmt 1 view -0
 1105              		.cfi_startproc
 1106              		@ args = 0, pretend = 0, frame = 0
 1107              		@ frame_needed = 0, uses_anonymous_args = 0
 1108              		@ link register save eliminated.
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* get the rcu flag */
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 1109              		.loc 1 692 5 view .LVU246
 1110              		.loc 1 692 18 is_stmt 0 view .LVU247
 1111 0000 8309     		lsrs	r3, r0, #6
 1112 0002 03F18043 		add	r3, r3, #1073741824
 1113 0006 03F50433 		add	r3, r3, #135168
 1114 000a 1B68     		ldr	r3, [r3]
 1115              		.loc 1 692 38 view .LVU248
 1116 000c 00F01F00 		and	r0, r0, #31
 1117              	.LVL86:
 1118              		.loc 1 692 14 view .LVU249
 1119 0010 23FA00F0 		lsr	r0, r3, r0
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         return SET;
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }else{
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         return RESET;
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1120              		.loc 1 697 1 view .LVU250
 1121 0014 00F00100 		and	r0, r0, #1
 1122 0018 7047     		bx	lr
 1123              		.cfi_endproc
 1124              	.LFE143:
 1126              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 1127              		.align	1
 1128              		.global	rcu_all_reset_flag_clear
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1132              		.fpu fpv4-sp-d16
 1134              	rcu_all_reset_flag_clear:
 1135              	.LFB144:
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      clear all the reset flag
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  none
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_all_reset_flag_clear(void)
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1136              		.loc 1 706 1 is_stmt 1 view -0
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 0
 1139              		@ frame_needed = 0, uses_anonymous_args = 0
 1140              		@ link register save eliminated.
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 1141              		.loc 1 707 5 view .LVU252
 1142              		.loc 1 707 16 is_stmt 0 view .LVU253
 1143 0000 024A     		ldr	r2, .L74
 1144 0002 536A     		ldr	r3, [r2, #36]
 1145 0004 43F08073 		orr	r3, r3, #16777216
ARM GAS  /tmp/ccy9YxEH.s 			page 33


 1146 0008 5362     		str	r3, [r2, #36]
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1147              		.loc 1 708 1 view .LVU254
 1148 000a 7047     		bx	lr
 1149              	.L75:
 1150              		.align	2
 1151              	.L74:
 1152 000c 00100240 		.word	1073876992
 1153              		.cfi_endproc
 1154              	.LFE144:
 1156              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 1157              		.align	1
 1158              		.global	rcu_interrupt_flag_get
 1159              		.syntax unified
 1160              		.thumb
 1161              		.thumb_func
 1162              		.fpu fpv4-sp-d16
 1164              	rcu_interrupt_flag_get:
 1165              	.LVL87:
 1166              	.LFB145:
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     FlagStatus: SET or RESET
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1167              		.loc 1 727 1 is_stmt 1 view -0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 0
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 1171              		@ link register save eliminated.
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* get the rcu interrupt flag */
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 1172              		.loc 1 729 5 view .LVU256
 1173              		.loc 1 729 18 is_stmt 0 view .LVU257
 1174 0000 8309     		lsrs	r3, r0, #6
 1175 0002 03F18043 		add	r3, r3, #1073741824
 1176 0006 03F50433 		add	r3, r3, #135168
 1177 000a 1B68     		ldr	r3, [r3]
 1178              		.loc 1 729 42 view .LVU258
 1179 000c 00F01F00 		and	r0, r0, #31
 1180              	.LVL88:
 1181              		.loc 1 729 14 view .LVU259
 1182 0010 23FA00F0 		lsr	r0, r3, r0
ARM GAS  /tmp/ccy9YxEH.s 			page 34


 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         return SET;
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }else{
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         return RESET;
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1183              		.loc 1 734 1 view .LVU260
 1184 0014 00F00100 		and	r0, r0, #1
 1185 0018 7047     		bx	lr
 1186              		.cfi_endproc
 1187              	.LFE145:
 1189              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 1190              		.align	1
 1191              		.global	rcu_interrupt_flag_clear
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1195              		.fpu fpv4-sp-d16
 1197              	rcu_interrupt_flag_clear:
 1198              	.LVL89:
 1199              	.LFB146:
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      clear the interrupt flags
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear
 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1200              		.loc 1 753 1 is_stmt 1 view -0
 1201              		.cfi_startproc
 1202              		@ args = 0, pretend = 0, frame = 0
 1203              		@ frame_needed = 0, uses_anonymous_args = 0
 1204              		@ link register save eliminated.
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 1205              		.loc 1 754 5 view .LVU262
 1206              		.loc 1 754 33 is_stmt 0 view .LVU263
 1207 0000 8309     		lsrs	r3, r0, #6
 1208 0002 03F18043 		add	r3, r3, #1073741824
 1209 0006 03F50433 		add	r3, r3, #135168
 1210 000a 1968     		ldr	r1, [r3]
 1211              		.loc 1 754 36 view .LVU264
 1212 000c 00F01F00 		and	r0, r0, #31
 1213              	.LVL90:
 1214              		.loc 1 754 36 view .LVU265
 1215 0010 0122     		movs	r2, #1
 1216 0012 02FA00F0 		lsl	r0, r2, r0
ARM GAS  /tmp/ccy9YxEH.s 			page 35


 1217              		.loc 1 754 33 view .LVU266
 1218 0016 0843     		orrs	r0, r0, r1
 1219 0018 1860     		str	r0, [r3]
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1220              		.loc 1 755 1 view .LVU267
 1221 001a 7047     		bx	lr
 1222              		.cfi_endproc
 1223              	.LFE146:
 1225              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1226              		.align	1
 1227              		.global	rcu_interrupt_enable
 1228              		.syntax unified
 1229              		.thumb
 1230              		.thumb_func
 1231              		.fpu fpv4-sp-d16
 1233              	rcu_interrupt_enable:
 1234              	.LVL91:
 1235              	.LFB147:
 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      enable the stabilization interrupt
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1236              		.loc 1 773 1 is_stmt 1 view -0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              		@ link register save eliminated.
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 1241              		.loc 1 774 5 view .LVU269
 1242              		.loc 1 774 27 is_stmt 0 view .LVU270
 1243 0000 8309     		lsrs	r3, r0, #6
 1244 0002 03F18043 		add	r3, r3, #1073741824
 1245 0006 03F50433 		add	r3, r3, #135168
 1246 000a 1968     		ldr	r1, [r3]
 1247              		.loc 1 774 30 view .LVU271
 1248 000c 00F01F00 		and	r0, r0, #31
 1249              	.LVL92:
 1250              		.loc 1 774 30 view .LVU272
 1251 0010 0122     		movs	r2, #1
 1252 0012 02FA00F0 		lsl	r0, r2, r0
 1253              		.loc 1 774 27 view .LVU273
 1254 0016 0843     		orrs	r0, r0, r1
 1255 0018 1860     		str	r0, [r3]
ARM GAS  /tmp/ccy9YxEH.s 			page 36


 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1256              		.loc 1 775 1 view .LVU274
 1257 001a 7047     		bx	lr
 1258              		.cfi_endproc
 1259              	.LFE147:
 1261              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1262              		.align	1
 1263              		.global	rcu_interrupt_disable
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
 1267              		.fpu fpv4-sp-d16
 1269              	rcu_interrupt_disable:
 1270              	.LVL93:
 1271              	.LFB148:
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      disable the stabilization interrupt
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1272              		.loc 1 793 1 is_stmt 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 1277              		.loc 1 794 5 view .LVU276
 1278              		.loc 1 794 27 is_stmt 0 view .LVU277
 1279 0000 8309     		lsrs	r3, r0, #6
 1280 0002 03F18043 		add	r3, r3, #1073741824
 1281 0006 03F50433 		add	r3, r3, #135168
 1282 000a 1A68     		ldr	r2, [r3]
 1283              		.loc 1 794 31 view .LVU278
 1284 000c 00F01F00 		and	r0, r0, #31
 1285              	.LVL94:
 1286              		.loc 1 794 31 view .LVU279
 1287 0010 0121     		movs	r1, #1
 1288 0012 01FA00F0 		lsl	r0, r1, r0
 1289              		.loc 1 794 27 view .LVU280
 1290 0016 22EA0000 		bic	r0, r2, r0
 1291 001a 1860     		str	r0, [r3]
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1292              		.loc 1 795 1 view .LVU281
 1293 001c 7047     		bx	lr
ARM GAS  /tmp/ccy9YxEH.s 			page 37


 1294              		.cfi_endproc
 1295              	.LFE148:
 1297              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1298              		.align	1
 1299              		.global	rcu_lxtal_drive_capability_config
 1300              		.syntax unified
 1301              		.thumb
 1302              		.thumb_func
 1303              		.fpu fpv4-sp-d16
 1305              	rcu_lxtal_drive_capability_config:
 1306              	.LVL95:
 1307              	.LFB149:
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      configure the LXTAL drive capability
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1308              		.loc 1 809 1 is_stmt 1 view -0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 0
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312              		@ link register save eliminated.
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 1313              		.loc 1 810 5 view .LVU283
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_BDCTL;
 1314              		.loc 1 812 5 view .LVU284
 1315              		.loc 1 812 9 is_stmt 0 view .LVU285
 1316 0000 034A     		ldr	r2, .L81
 1317 0002 136A     		ldr	r3, [r2, #32]
 1318              	.LVL96:
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1319              		.loc 1 815 5 is_stmt 1 view .LVU286
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1320              		.loc 1 816 5 view .LVU287
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1321              		.loc 1 815 9 is_stmt 0 view .LVU288
 1322 0004 23F01803 		bic	r3, r3, #24
 1323              	.LVL97:
 1324              		.loc 1 816 22 view .LVU289
 1325 0008 0343     		orrs	r3, r3, r0
 1326              	.LVL98:
 1327              		.loc 1 816 15 view .LVU290
 1328 000a 1362     		str	r3, [r2, #32]
 817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1329              		.loc 1 817 1 view .LVU291
ARM GAS  /tmp/ccy9YxEH.s 			page 38


 1330 000c 7047     		bx	lr
 1331              	.L82:
 1332 000e 00BF     		.align	2
 1333              	.L81:
 1334 0010 00100240 		.word	1073876992
 1335              		.cfi_endproc
 1336              	.LFE149:
 1338              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1339              		.align	1
 1340              		.global	rcu_osci_stab_wait
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1344              		.fpu fpv4-sp-d16
 1346              	rcu_osci_stab_wait:
 1347              	.LVL99:
 1348              	.LFB150:
 818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1349              		.loc 1 835 1 is_stmt 1 view -0
 1350              		.cfi_startproc
 1351              		@ args = 0, pretend = 0, frame = 0
 1352              		@ frame_needed = 0, uses_anonymous_args = 0
 1353              		.loc 1 835 1 is_stmt 0 view .LVU293
 1354 0000 38B5     		push	{r3, r4, r5, lr}
 1355              		.cfi_def_cfa_offset 16
 1356              		.cfi_offset 3, -16
 1357              		.cfi_offset 4, -12
 1358              		.cfi_offset 5, -8
 1359              		.cfi_offset 14, -4
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t stb_cnt = 0U;
 1360              		.loc 1 836 5 is_stmt 1 view .LVU294
 1361              	.LVL100:
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     ErrStatus reval = ERROR;
 1362              		.loc 1 837 5 view .LVU295
 838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     FlagStatus osci_stat = RESET;
 1363              		.loc 1 838 5 view .LVU296
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     switch(osci){
 1364              		.loc 1 840 5 view .LVU297
 1365 0002 1C28     		cmp	r0, #28
ARM GAS  /tmp/ccy9YxEH.s 			page 39


 1366 0004 13D8     		bhi	.L84
 1367 0006 1C28     		cmp	r0, #28
 1368 0008 00F29E80 		bhi	.L103
 1369 000c DFE800F0 		tbb	[pc, r0]
 1370              	.L87:
 1371 0010 4E       		.byte	(.L104-.L87)/2
 1372 0011 9C       		.byte	(.L103-.L87)/2
 1373 0012 9C       		.byte	(.L103-.L87)/2
 1374 0013 9C       		.byte	(.L103-.L87)/2
 1375 0014 9C       		.byte	(.L103-.L87)/2
 1376 0015 9C       		.byte	(.L103-.L87)/2
 1377 0016 9C       		.byte	(.L103-.L87)/2
 1378 0017 9C       		.byte	(.L103-.L87)/2
 1379 0018 9C       		.byte	(.L103-.L87)/2
 1380 0019 9C       		.byte	(.L103-.L87)/2
 1381 001a 9C       		.byte	(.L103-.L87)/2
 1382 001b 9C       		.byte	(.L103-.L87)/2
 1383 001c 9C       		.byte	(.L103-.L87)/2
 1384 001d 9C       		.byte	(.L103-.L87)/2
 1385 001e 9C       		.byte	(.L103-.L87)/2
 1386 001f 9C       		.byte	(.L103-.L87)/2
 1387 0020 3E       		.byte	(.L105-.L87)/2
 1388 0021 9C       		.byte	(.L103-.L87)/2
 1389 0022 9C       		.byte	(.L103-.L87)/2
 1390 0023 9C       		.byte	(.L103-.L87)/2
 1391 0024 9C       		.byte	(.L103-.L87)/2
 1392 0025 9C       		.byte	(.L103-.L87)/2
 1393 0026 9C       		.byte	(.L103-.L87)/2
 1394 0027 9C       		.byte	(.L103-.L87)/2
 1395 0028 6F       		.byte	(.L106-.L87)/2
 1396 0029 9C       		.byte	(.L103-.L87)/2
 1397 002a 7E       		.byte	(.L107-.L87)/2
 1398 002b 9C       		.byte	(.L103-.L87)/2
 1399 002c 8D       		.byte	(.L108-.L87)/2
 1400 002d 00       		.p2align 1
 1401              	.L84:
 1402 002e B0F5106F 		cmp	r0, #2304
 1403 0032 4BD0     		beq	.L109
 1404 0034 43F21003 		movw	r3, #12304
 1405 0038 9842     		cmp	r0, r3
 1406 003a 10D1     		bne	.L121
 1407 003c 434C     		ldr	r4, .L122
 841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_HXTAL:
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 846:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait LXTAL stable */
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_LXTAL:
ARM GAS  /tmp/ccy9YxEH.s 			page 40


 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 860:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 863:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 864:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 865:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 866:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait IRC8M stable */
 868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC8M:
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 871:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 872:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 873:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 874:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 876:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 878:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 879:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait IRC48M stable */
 881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC48M:
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 883:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1408              		.loc 1 883 25 is_stmt 0 view .LVU298
 1409 003e 43F21105 		movw	r5, #12305
 1410              	.LVL101:
 1411              	.L93:
 1412              		.loc 1 883 13 is_stmt 1 view .LVU299
 1413              		.loc 1 883 25 is_stmt 0 view .LVU300
 1414 0042 2846     		mov	r0, r5
 1415 0044 FFF7FEFF 		bl	rcu_flag_get
 1416              	.LVL102:
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1417              		.loc 1 884 13 is_stmt 1 view .LVU301
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1418              		.loc 1 882 14 view .LVU302
 1419 0048 08B9     		cbnz	r0, .L98
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1420              		.loc 1 882 36 is_stmt 0 discriminator 1 view .LVU303
 1421 004a 013C     		subs	r4, r4, #1
 1422              	.LVL103:
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1423              		.loc 1 882 36 discriminator 1 view .LVU304
 1424 004c F9D1     		bne	.L93
 1425              	.LVL104:
 1426              	.L98:
 885:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 886:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 888:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if (RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)){
 1427              		.loc 1 888 9 is_stmt 1 view .LVU305
 1428              		.loc 1 888 22 is_stmt 0 view .LVU306
ARM GAS  /tmp/ccy9YxEH.s 			page 41


 1429 004e 43F21100 		movw	r0, #12305
 1430              	.LVL105:
 1431              		.loc 1 888 22 view .LVU307
 1432 0052 FFF7FEFF 		bl	rcu_flag_get
 1433              	.LVL106:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1434              		.loc 1 850 19 view .LVU308
 1435 0056 0038     		subs	r0, r0, #0
 1436 0058 18BF     		it	ne
 1437 005a 0120     		movne	r0, #1
 1438 005c 75E0     		b	.L85
 1439              	.LVL107:
 1440              	.L121:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1441              		.loc 1 840 5 view .LVU309
 1442 005e B0F5006F 		cmp	r0, #2048
 1443 0062 18BF     		it	ne
 1444 0064 0020     		movne	r0, #0
 1445              	.LVL108:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1446              		.loc 1 840 5 view .LVU310
 1447 0066 70D1     		bne	.L85
 1448 0068 6FF07C44 		mvn	r4, #-67108864
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1449              		.loc 1 857 25 view .LVU311
 1450 006c 40F60105 		movw	r5, #2049
 1451              	.LVL109:
 1452              	.L94:
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1453              		.loc 1 857 13 is_stmt 1 view .LVU312
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1454              		.loc 1 857 25 is_stmt 0 view .LVU313
 1455 0070 2846     		mov	r0, r5
 1456 0072 FFF7FEFF 		bl	rcu_flag_get
 1457              	.LVL110:
 858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1458              		.loc 1 858 13 is_stmt 1 view .LVU314
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1459              		.loc 1 856 14 view .LVU315
 1460 0076 08B9     		cbnz	r0, .L96
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1461              		.loc 1 856 36 is_stmt 0 discriminator 1 view .LVU316
 1462 0078 013C     		subs	r4, r4, #1
 1463              	.LVL111:
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1464              		.loc 1 856 36 discriminator 1 view .LVU317
 1465 007a F9D1     		bne	.L94
 1466              	.LVL112:
 1467              	.L96:
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1468              		.loc 1 862 9 is_stmt 1 view .LVU318
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1469              		.loc 1 862 21 is_stmt 0 view .LVU319
 1470 007c 40F60100 		movw	r0, #2049
 1471              	.LVL113:
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1472              		.loc 1 862 21 view .LVU320
ARM GAS  /tmp/ccy9YxEH.s 			page 42


 1473 0080 FFF7FEFF 		bl	rcu_flag_get
 1474              	.LVL114:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1475              		.loc 1 850 19 view .LVU321
 1476 0084 0038     		subs	r0, r0, #0
 1477 0086 18BF     		it	ne
 1478 0088 0120     		movne	r0, #1
 1479 008a 5EE0     		b	.L85
 1480              	.LVL115:
 1481              	.L105:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1482              		.loc 1 840 5 view .LVU322
 1483 008c 4FF6FF74 		movw	r4, #65535
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1484              		.loc 1 844 25 view .LVU323
 1485 0090 1125     		movs	r5, #17
 1486              	.LVL116:
 1487              	.L90:
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1488              		.loc 1 844 13 is_stmt 1 view .LVU324
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1489              		.loc 1 844 25 is_stmt 0 view .LVU325
 1490 0092 2846     		mov	r0, r5
 1491 0094 FFF7FEFF 		bl	rcu_flag_get
 1492              	.LVL117:
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1493              		.loc 1 845 13 is_stmt 1 view .LVU326
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1494              		.loc 1 843 14 view .LVU327
 1495 0098 08B9     		cbnz	r0, .L95
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1496              		.loc 1 843 36 is_stmt 0 discriminator 1 view .LVU328
 1497 009a 013C     		subs	r4, r4, #1
 1498              	.LVL118:
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1499              		.loc 1 843 36 discriminator 1 view .LVU329
 1500 009c F9D1     		bne	.L90
 1501              	.LVL119:
 1502              	.L95:
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1503              		.loc 1 849 9 is_stmt 1 view .LVU330
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1504              		.loc 1 849 21 is_stmt 0 view .LVU331
 1505 009e 1120     		movs	r0, #17
 1506              	.LVL120:
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1507              		.loc 1 849 21 view .LVU332
 1508 00a0 FFF7FEFF 		bl	rcu_flag_get
 1509              	.LVL121:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1510              		.loc 1 850 19 view .LVU333
 1511 00a4 0038     		subs	r0, r0, #0
 1512 00a6 18BF     		it	ne
 1513 00a8 0120     		movne	r0, #1
 1514 00aa 4EE0     		b	.L85
 1515              	.LVL122:
 1516              	.L104:
ARM GAS  /tmp/ccy9YxEH.s 			page 43


 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1517              		.loc 1 840 5 view .LVU334
 1518 00ac 4FF4A064 		mov	r4, #1280
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1519              		.loc 1 870 25 view .LVU335
 1520 00b0 0125     		movs	r5, #1
 1521              	.LVL123:
 1522              	.L91:
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1523              		.loc 1 870 13 is_stmt 1 view .LVU336
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1524              		.loc 1 870 25 is_stmt 0 view .LVU337
 1525 00b2 2846     		mov	r0, r5
 1526 00b4 FFF7FEFF 		bl	rcu_flag_get
 1527              	.LVL124:
 871:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1528              		.loc 1 871 13 is_stmt 1 view .LVU338
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1529              		.loc 1 869 14 view .LVU339
 1530 00b8 08B9     		cbnz	r0, .L97
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1531              		.loc 1 869 36 is_stmt 0 discriminator 1 view .LVU340
 1532 00ba 013C     		subs	r4, r4, #1
 1533              	.LVL125:
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1534              		.loc 1 869 36 discriminator 1 view .LVU341
 1535 00bc F9D1     		bne	.L91
 1536              	.LVL126:
 1537              	.L97:
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1538              		.loc 1 875 9 is_stmt 1 view .LVU342
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1539              		.loc 1 875 21 is_stmt 0 view .LVU343
 1540 00be 0120     		movs	r0, #1
 1541              	.LVL127:
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 1542              		.loc 1 875 21 view .LVU344
 1543 00c0 FFF7FEFF 		bl	rcu_flag_get
 1544              	.LVL128:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1545              		.loc 1 850 19 view .LVU345
 1546 00c4 0038     		subs	r0, r0, #0
 1547 00c6 18BF     		it	ne
 1548 00c8 0120     		movne	r0, #1
 1549 00ca 3EE0     		b	.L85
 1550              	.LVL129:
 1551              	.L109:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1552              		.loc 1 840 5 view .LVU346
 1553 00cc 1F4C     		ldr	r4, .L122
 889:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 893:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait IRC40K stable */
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC40K:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
ARM GAS  /tmp/ccy9YxEH.s 			page 44


 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1554              		.loc 1 896 25 view .LVU347
 1555 00ce 40F60115 		movw	r5, #2305
 1556              	.LVL130:
 1557              	.L92:
 1558              		.loc 1 896 13 is_stmt 1 view .LVU348
 1559              		.loc 1 896 25 is_stmt 0 view .LVU349
 1560 00d2 2846     		mov	r0, r5
 1561 00d4 FFF7FEFF 		bl	rcu_flag_get
 1562              	.LVL131:
 897:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1563              		.loc 1 897 13 is_stmt 1 view .LVU350
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1564              		.loc 1 895 14 view .LVU351
 1565 00d8 08B9     		cbnz	r0, .L99
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1566              		.loc 1 895 36 is_stmt 0 discriminator 1 view .LVU352
 1567 00da 013C     		subs	r4, r4, #1
 1568              	.LVL132:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1569              		.loc 1 895 36 discriminator 1 view .LVU353
 1570 00dc F9D1     		bne	.L92
 1571              	.LVL133:
 1572              	.L99:
 898:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 899:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 900:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 1573              		.loc 1 901 9 is_stmt 1 view .LVU354
 1574              		.loc 1 901 21 is_stmt 0 view .LVU355
 1575 00de 40F60110 		movw	r0, #2305
 1576              	.LVL134:
 1577              		.loc 1 901 21 view .LVU356
 1578 00e2 FFF7FEFF 		bl	rcu_flag_get
 1579              	.LVL135:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1580              		.loc 1 850 19 view .LVU357
 1581 00e6 0038     		subs	r0, r0, #0
 1582 00e8 18BF     		it	ne
 1583 00ea 0120     		movne	r0, #1
 1584 00ec 2DE0     		b	.L85
 1585              	.LVL136:
 1586              	.L106:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1587              		.loc 1 840 5 view .LVU358
 1588 00ee 174C     		ldr	r4, .L122
 902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 903:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 905:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait PLL stable */
 907:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL_CK:
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1589              		.loc 1 909 25 view .LVU359
 1590 00f0 1925     		movs	r5, #25
 1591              	.LVL137:
ARM GAS  /tmp/ccy9YxEH.s 			page 45


 1592              	.L89:
 1593              		.loc 1 909 13 is_stmt 1 view .LVU360
 1594              		.loc 1 909 25 is_stmt 0 view .LVU361
 1595 00f2 2846     		mov	r0, r5
 1596 00f4 FFF7FEFF 		bl	rcu_flag_get
 1597              	.LVL138:
 910:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1598              		.loc 1 910 13 is_stmt 1 view .LVU362
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1599              		.loc 1 908 14 view .LVU363
 1600 00f8 08B9     		cbnz	r0, .L100
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1601              		.loc 1 908 36 is_stmt 0 discriminator 1 view .LVU364
 1602 00fa 013C     		subs	r4, r4, #1
 1603              	.LVL139:
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1604              		.loc 1 908 36 discriminator 1 view .LVU365
 1605 00fc F9D1     		bne	.L89
 1606              	.LVL140:
 1607              	.L100:
 911:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 912:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 913:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 914:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 1608              		.loc 1 914 9 is_stmt 1 view .LVU366
 1609              		.loc 1 914 21 is_stmt 0 view .LVU367
 1610 00fe 1920     		movs	r0, #25
 1611              	.LVL141:
 1612              		.loc 1 914 21 view .LVU368
 1613 0100 FFF7FEFF 		bl	rcu_flag_get
 1614              	.LVL142:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1615              		.loc 1 850 19 view .LVU369
 1616 0104 0038     		subs	r0, r0, #0
 1617 0106 18BF     		it	ne
 1618 0108 0120     		movne	r0, #1
 1619 010a 1EE0     		b	.L85
 1620              	.LVL143:
 1621              	.L107:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1622              		.loc 1 840 5 view .LVU370
 1623 010c 0F4C     		ldr	r4, .L122
 915:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 916:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 917:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 918:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 919:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait PLL1 stable */
 920:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL1_CK:
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 922:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1624              		.loc 1 922 25 view .LVU371
 1625 010e 1B25     		movs	r5, #27
 1626              	.LVL144:
 1627              	.L88:
 1628              		.loc 1 922 13 is_stmt 1 view .LVU372
 1629              		.loc 1 922 25 is_stmt 0 view .LVU373
 1630 0110 2846     		mov	r0, r5
ARM GAS  /tmp/ccy9YxEH.s 			page 46


 1631 0112 FFF7FEFF 		bl	rcu_flag_get
 1632              	.LVL145:
 923:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1633              		.loc 1 923 13 is_stmt 1 view .LVU374
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1634              		.loc 1 921 14 view .LVU375
 1635 0116 08B9     		cbnz	r0, .L101
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1636              		.loc 1 921 36 is_stmt 0 discriminator 1 view .LVU376
 1637 0118 013C     		subs	r4, r4, #1
 1638              	.LVL146:
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1639              		.loc 1 921 36 discriminator 1 view .LVU377
 1640 011a F9D1     		bne	.L88
 1641              	.LVL147:
 1642              	.L101:
 924:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 925:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 926:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 1643              		.loc 1 927 9 is_stmt 1 view .LVU378
 1644              		.loc 1 927 21 is_stmt 0 view .LVU379
 1645 011c 1B20     		movs	r0, #27
 1646              	.LVL148:
 1647              		.loc 1 927 21 view .LVU380
 1648 011e FFF7FEFF 		bl	rcu_flag_get
 1649              	.LVL149:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1650              		.loc 1 850 19 view .LVU381
 1651 0122 0038     		subs	r0, r0, #0
 1652 0124 18BF     		it	ne
 1653 0126 0120     		movne	r0, #1
 1654 0128 0FE0     		b	.L85
 1655              	.LVL150:
 1656              	.L108:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1657              		.loc 1 840 5 view .LVU382
 1658 012a 084C     		ldr	r4, .L122
 928:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 929:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 931:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait PLL2 stable */
 932:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL2_CK:
 933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 1659              		.loc 1 934 25 view .LVU383
 1660 012c 1D25     		movs	r5, #29
 1661              	.LVL151:
 1662              	.L86:
 1663              		.loc 1 934 13 is_stmt 1 view .LVU384
 1664              		.loc 1 934 25 is_stmt 0 view .LVU385
 1665 012e 2846     		mov	r0, r5
 1666 0130 FFF7FEFF 		bl	rcu_flag_get
 1667              	.LVL152:
 935:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             stb_cnt++;
 1668              		.loc 1 935 13 is_stmt 1 view .LVU386
 933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
ARM GAS  /tmp/ccy9YxEH.s 			page 47


 1669              		.loc 1 933 14 view .LVU387
 1670 0134 08B9     		cbnz	r0, .L102
 933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 1671              		.loc 1 933 36 is_stmt 0 discriminator 1 view .LVU388
 1672 0136 013C     		subs	r4, r4, #1
 1673              	.LVL153:
 933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 1674              		.loc 1 933 36 discriminator 1 view .LVU389
 1675 0138 F9D1     		bne	.L86
 1676              	.LVL154:
 1677              	.L102:
 936:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 937:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* check whether flag is set or not */
 939:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 1678              		.loc 1 939 9 is_stmt 1 view .LVU390
 1679              		.loc 1 939 21 is_stmt 0 view .LVU391
 1680 013a 1D20     		movs	r0, #29
 1681              	.LVL155:
 1682              		.loc 1 939 21 view .LVU392
 1683 013c FFF7FEFF 		bl	rcu_flag_get
 1684              	.LVL156:
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 1685              		.loc 1 850 19 view .LVU393
 1686 0140 0038     		subs	r0, r0, #0
 1687 0142 18BF     		it	ne
 1688 0144 0120     		movne	r0, #1
 1689 0146 00E0     		b	.L85
 1690              	.LVL157:
 1691              	.L103:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* wait HXTAL stable */
 1692              		.loc 1 840 5 view .LVU394
 1693 0148 0020     		movs	r0, #0
 1694              	.LVL158:
 1695              	.L85:
 940:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             reval = SUCCESS;
 941:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 942:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 943:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 944:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     default:
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 946:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
 947:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 948:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* return value */
 949:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     return reval;
 1696              		.loc 1 949 5 is_stmt 1 view .LVU395
 950:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1697              		.loc 1 950 1 is_stmt 0 view .LVU396
 1698 014a 38BD     		pop	{r3, r4, r5, pc}
 1699              	.L123:
 1700              		.align	2
 1701              	.L122:
 1702 014c FFFF0F00 		.word	1048575
 1703              		.cfi_endproc
 1704              	.LFE150:
 1706              		.section	.text.rcu_deinit,"ax",%progbits
 1707              		.align	1
ARM GAS  /tmp/ccy9YxEH.s 			page 48


 1708              		.global	rcu_deinit
 1709              		.syntax unified
 1710              		.thumb
 1711              		.thumb_func
 1712              		.fpu fpv4-sp-d16
 1714              	rcu_deinit:
 1715              	.LFB116:
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* enable IRC8M */
 1716              		.loc 1 68 1 is_stmt 1 view -0
 1717              		.cfi_startproc
 1718              		@ args = 0, pretend = 0, frame = 0
 1719              		@ frame_needed = 0, uses_anonymous_args = 0
 1720 0000 10B5     		push	{r4, lr}
 1721              		.cfi_def_cfa_offset 8
 1722              		.cfi_offset 4, -8
 1723              		.cfi_offset 14, -4
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1724              		.loc 1 70 5 view .LVU398
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1725              		.loc 1 70 13 is_stmt 0 view .LVU399
 1726 0002 144C     		ldr	r4, .L126
 1727 0004 2368     		ldr	r3, [r4]
 1728 0006 43F00103 		orr	r3, r3, #1
 1729 000a 2360     		str	r3, [r4]
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 1730              		.loc 1 71 5 is_stmt 1 view .LVU400
 1731 000c 0020     		movs	r0, #0
 1732 000e FFF7FEFF 		bl	rcu_osci_stab_wait
 1733              	.LVL159:
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
 1734              		.loc 1 74 5 view .LVU401
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
 1735              		.loc 1 74 14 is_stmt 0 view .LVU402
 1736 0012 6368     		ldr	r3, [r4, #4]
 1737 0014 23F03F43 		bic	r3, r3, #-1090519040
 1738 0018 23F47F03 		bic	r3, r3, #16711680
 1739 001c 23F47F43 		bic	r3, r3, #65280
 1740 0020 23F0F303 		bic	r3, r3, #243
 1741 0024 6360     		str	r3, [r4, #4]
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1742              		.loc 1 78 5 is_stmt 1 view .LVU403
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1743              		.loc 1 78 13 is_stmt 0 view .LVU404
 1744 0026 2368     		ldr	r3, [r4]
 1745 0028 23F08473 		bic	r3, r3, #17301504
 1746 002c 23F48033 		bic	r3, r3, #65536
 1747 0030 2360     		str	r3, [r4]
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
 1748              		.loc 1 79 5 is_stmt 1 view .LVU405
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
 1749              		.loc 1 79 13 is_stmt 0 view .LVU406
 1750 0032 2368     		ldr	r3, [r4]
 1751 0034 23F48023 		bic	r3, r3, #262144
 1752 0038 2360     		str	r3, [r4]
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 1753              		.loc 1 80 5 is_stmt 1 view .LVU407
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
ARM GAS  /tmp/ccy9YxEH.s 			page 49


 1754              		.loc 1 80 13 is_stmt 0 view .LVU408
 1755 003a 2368     		ldr	r3, [r4]
 1756 003c 23F0A053 		bic	r3, r3, #335544320
 1757 0040 2360     		str	r3, [r4]
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 1758              		.loc 1 84 5 is_stmt 1 view .LVU409
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 1759              		.loc 1 84 13 is_stmt 0 view .LVU410
 1760 0042 4FF47F03 		mov	r3, #16711680
 1761 0046 A360     		str	r3, [r4, #8]
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
 1762              		.loc 1 85 5 is_stmt 1 view .LVU411
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
 1763              		.loc 1 85 14 is_stmt 0 view .LVU412
 1764 0048 E26A     		ldr	r2, [r4, #44]
 1765 004a 034B     		ldr	r3, .L126+4
 1766 004c 1340     		ands	r3, r3, r2
 1767 004e E362     		str	r3, [r4, #44]
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 1768              		.loc 1 88 1 view .LVU413
 1769 0050 10BD     		pop	{r4, pc}
 1770              	.L127:
 1771 0052 00BF     		.align	2
 1772              	.L126:
 1773 0054 00100240 		.word	1073876992
 1774 0058 0000F89F 		.word	-1611137024
 1775              		.cfi_endproc
 1776              	.LFE116:
 1778              		.section	.text.rcu_osci_on,"ax",%progbits
 1779              		.align	1
 1780              		.global	rcu_osci_on
 1781              		.syntax unified
 1782              		.thumb
 1783              		.thumb_func
 1784              		.fpu fpv4-sp-d16
 1786              	rcu_osci_on:
 1787              	.LVL160:
 1788              	.LFB151:
 951:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 952:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 953:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      turn on the oscillator
 954:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 955:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 956:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 957:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 958:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 959:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 960:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 961:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 962:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 963:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 964:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 965:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 966:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 967:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 968:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1789              		.loc 1 968 1 is_stmt 1 view -0
ARM GAS  /tmp/ccy9YxEH.s 			page 50


 1790              		.cfi_startproc
 1791              		@ args = 0, pretend = 0, frame = 0
 1792              		@ frame_needed = 0, uses_anonymous_args = 0
 1793              		@ link register save eliminated.
 969:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1794              		.loc 1 969 5 view .LVU415
 1795              		.loc 1 969 23 is_stmt 0 view .LVU416
 1796 0000 8309     		lsrs	r3, r0, #6
 1797 0002 03F18043 		add	r3, r3, #1073741824
 1798 0006 03F50433 		add	r3, r3, #135168
 1799 000a 1968     		ldr	r1, [r3]
 1800              		.loc 1 969 26 view .LVU417
 1801 000c 00F01F00 		and	r0, r0, #31
 1802              	.LVL161:
 1803              		.loc 1 969 26 view .LVU418
 1804 0010 0122     		movs	r2, #1
 1805 0012 02FA00F0 		lsl	r0, r2, r0
 1806              		.loc 1 969 23 view .LVU419
 1807 0016 0843     		orrs	r0, r0, r1
 1808 0018 1860     		str	r0, [r3]
 970:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1809              		.loc 1 970 1 view .LVU420
 1810 001a 7047     		bx	lr
 1811              		.cfi_endproc
 1812              	.LFE151:
 1814              		.section	.text.rcu_osci_off,"ax",%progbits
 1815              		.align	1
 1816              		.global	rcu_osci_off
 1817              		.syntax unified
 1818              		.thumb
 1819              		.thumb_func
 1820              		.fpu fpv4-sp-d16
 1822              	rcu_osci_off:
 1823              	.LVL162:
 1824              	.LFB152:
 971:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 972:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 973:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      turn off the oscillator
 974:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 975:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 976:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 977:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 978:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 979:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 980:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 981:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 982:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 983:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 985:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
 986:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
 987:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1825              		.loc 1 988 1 is_stmt 1 view -0
 1826              		.cfi_startproc
 1827              		@ args = 0, pretend = 0, frame = 0
 1828              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccy9YxEH.s 			page 51


 1829              		@ link register save eliminated.
 989:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1830              		.loc 1 989 5 view .LVU422
 1831              		.loc 1 989 23 is_stmt 0 view .LVU423
 1832 0000 8309     		lsrs	r3, r0, #6
 1833 0002 03F18043 		add	r3, r3, #1073741824
 1834 0006 03F50433 		add	r3, r3, #135168
 1835 000a 1A68     		ldr	r2, [r3]
 1836              		.loc 1 989 27 view .LVU424
 1837 000c 00F01F00 		and	r0, r0, #31
 1838              	.LVL163:
 1839              		.loc 1 989 27 view .LVU425
 1840 0010 0121     		movs	r1, #1
 1841 0012 01FA00F0 		lsl	r0, r1, r0
 1842              		.loc 1 989 23 view .LVU426
 1843 0016 22EA0000 		bic	r0, r2, r0
 1844 001a 1860     		str	r0, [r3]
 990:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1845              		.loc 1 990 1 view .LVU427
 1846 001c 7047     		bx	lr
 1847              		.cfi_endproc
 1848              	.LFE152:
 1850              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1851              		.align	1
 1852              		.global	rcu_osci_bypass_mode_enable
 1853              		.syntax unified
 1854              		.thumb
 1855              		.thumb_func
 1856              		.fpu fpv4-sp-d16
 1858              	rcu_osci_bypass_mode_enable:
 1859              	.LVL164:
 1860              	.LFB153:
 991:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
 993:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 994:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 995:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 996:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 997:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 998:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
 999:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
1000:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
1001:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
1002:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1861              		.loc 1 1002 1 is_stmt 1 view -0
 1862              		.cfi_startproc
 1863              		@ args = 0, pretend = 0, frame = 0
 1864              		@ frame_needed = 0, uses_anonymous_args = 0
 1865              		@ link register save eliminated.
1003:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 1866              		.loc 1 1003 5 view .LVU429
1004:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1005:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     switch(osci){
 1867              		.loc 1 1005 5 view .LVU430
 1868 0000 1028     		cmp	r0, #16
 1869 0002 03D0     		beq	.L131
 1870 0004 B0F5006F 		cmp	r0, #2048
ARM GAS  /tmp/ccy9YxEH.s 			page 52


 1871 0008 0AD0     		beq	.L132
 1872 000a 7047     		bx	lr
 1873              	.L131:
1006:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* enable HXTAL to bypass mode */
1007:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_HXTAL:
1008:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         reg = RCU_CTL;
 1874              		.loc 1 1008 9 view .LVU431
 1875              		.loc 1 1008 13 is_stmt 0 view .LVU432
 1876 000c 094B     		ldr	r3, .L134
 1877 000e 1A68     		ldr	r2, [r3]
 1878              	.LVL165:
1009:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1879              		.loc 1 1009 9 is_stmt 1 view .LVU433
 1880              		.loc 1 1009 17 is_stmt 0 view .LVU434
 1881 0010 1968     		ldr	r1, [r3]
 1882 0012 21F48031 		bic	r1, r1, #65536
 1883 0016 1960     		str	r1, [r3]
1010:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1884              		.loc 1 1010 9 is_stmt 1 view .LVU435
 1885              		.loc 1 1010 24 is_stmt 0 view .LVU436
 1886 0018 42F48022 		orr	r2, r2, #262144
 1887              	.LVL166:
 1888              		.loc 1 1010 17 view .LVU437
 1889 001c 1A60     		str	r2, [r3]
1011:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 1890              		.loc 1 1011 9 is_stmt 1 view .LVU438
 1891 001e 7047     		bx	lr
 1892              	.L132:
1012:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* enable LXTAL to bypass mode */
1013:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_LXTAL:
1014:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         reg = RCU_BDCTL;
 1893              		.loc 1 1014 9 view .LVU439
 1894              		.loc 1 1014 13 is_stmt 0 view .LVU440
 1895 0020 044B     		ldr	r3, .L134
 1896 0022 1A6A     		ldr	r2, [r3, #32]
 1897              	.LVL167:
1015:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1898              		.loc 1 1015 9 is_stmt 1 view .LVU441
 1899              		.loc 1 1015 19 is_stmt 0 view .LVU442
 1900 0024 196A     		ldr	r1, [r3, #32]
 1901 0026 21F00101 		bic	r1, r1, #1
 1902 002a 1962     		str	r1, [r3, #32]
1016:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1903              		.loc 1 1016 9 is_stmt 1 view .LVU443
 1904              		.loc 1 1016 26 is_stmt 0 view .LVU444
 1905 002c 42F00402 		orr	r2, r2, #4
 1906              	.LVL168:
 1907              		.loc 1 1016 19 view .LVU445
 1908 0030 1A62     		str	r2, [r3, #32]
1017:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 1909              		.loc 1 1017 9 is_stmt 1 view .LVU446
1018:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC8M:
1019:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC48M:
1020:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC40K:
1021:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL_CK:
1022:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL1_CK:
1023:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL2_CK:
ARM GAS  /tmp/ccy9YxEH.s 			page 53


1024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1025:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     default:
1026:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
1028:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1910              		.loc 1 1028 1 is_stmt 0 view .LVU447
 1911 0032 7047     		bx	lr
 1912              	.L135:
 1913              		.align	2
 1914              	.L134:
 1915 0034 00100240 		.word	1073876992
 1916              		.cfi_endproc
 1917              	.LFE153:
 1919              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1920              		.align	1
 1921              		.global	rcu_osci_bypass_mode_disable
 1922              		.syntax unified
 1923              		.thumb
 1924              		.thumb_func
 1925              		.fpu fpv4-sp-d16
 1927              	rcu_osci_bypass_mode_disable:
 1928              	.LVL169:
 1929              	.LFB154:
1029:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
1031:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1032:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1033:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
1034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1035:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1036:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
1037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
1038:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
1039:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
1040:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1930              		.loc 1 1040 1 is_stmt 1 view -0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934              		@ link register save eliminated.
1041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 1935              		.loc 1 1041 5 view .LVU449
1042:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
1043:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     switch(osci){
 1936              		.loc 1 1043 5 view .LVU450
 1937 0000 1028     		cmp	r0, #16
 1938 0002 03D0     		beq	.L137
 1939 0004 B0F5006F 		cmp	r0, #2048
 1940 0008 0AD0     		beq	.L138
 1941 000a 7047     		bx	lr
 1942              	.L137:
1044:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* disable HXTAL to bypass mode */
1045:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_HXTAL:
1046:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         reg = RCU_CTL;
 1943              		.loc 1 1046 9 view .LVU451
 1944              		.loc 1 1046 13 is_stmt 0 view .LVU452
 1945 000c 094B     		ldr	r3, .L140
ARM GAS  /tmp/ccy9YxEH.s 			page 54


 1946 000e 1A68     		ldr	r2, [r3]
 1947              	.LVL170:
1047:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1948              		.loc 1 1047 9 is_stmt 1 view .LVU453
 1949              		.loc 1 1047 17 is_stmt 0 view .LVU454
 1950 0010 1968     		ldr	r1, [r3]
 1951 0012 21F48031 		bic	r1, r1, #65536
 1952 0016 1960     		str	r1, [r3]
1048:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1953              		.loc 1 1048 9 is_stmt 1 view .LVU455
 1954              		.loc 1 1048 24 is_stmt 0 view .LVU456
 1955 0018 22F48022 		bic	r2, r2, #262144
 1956              	.LVL171:
 1957              		.loc 1 1048 17 view .LVU457
 1958 001c 1A60     		str	r2, [r3]
1049:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 1959              		.loc 1 1049 9 is_stmt 1 view .LVU458
 1960 001e 7047     		bx	lr
 1961              	.L138:
1050:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* disable LXTAL to bypass mode */
1051:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_LXTAL:
1052:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         reg = RCU_BDCTL;
 1962              		.loc 1 1052 9 view .LVU459
 1963              		.loc 1 1052 13 is_stmt 0 view .LVU460
 1964 0020 044B     		ldr	r3, .L140
 1965 0022 1A6A     		ldr	r2, [r3, #32]
 1966              	.LVL172:
1053:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1967              		.loc 1 1053 9 is_stmt 1 view .LVU461
 1968              		.loc 1 1053 19 is_stmt 0 view .LVU462
 1969 0024 196A     		ldr	r1, [r3, #32]
 1970 0026 21F00101 		bic	r1, r1, #1
 1971 002a 1962     		str	r1, [r3, #32]
1054:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1972              		.loc 1 1054 9 is_stmt 1 view .LVU463
 1973              		.loc 1 1054 26 is_stmt 0 view .LVU464
 1974 002c 22F00402 		bic	r2, r2, #4
 1975              	.LVL173:
 1976              		.loc 1 1054 19 view .LVU465
 1977 0030 1A62     		str	r2, [r3, #32]
1055:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 1978              		.loc 1 1055 9 is_stmt 1 view .LVU466
1056:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC8M:
1057:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC48M:
1058:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_IRC40K:
1059:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL_CK:
1060:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL1_CK:
1061:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case RCU_PLL2_CK:
1062:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1063:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     default:
1064:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1065:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
1066:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 1979              		.loc 1 1066 1 is_stmt 0 view .LVU467
 1980 0032 7047     		bx	lr
 1981              	.L141:
 1982              		.align	2
ARM GAS  /tmp/ccy9YxEH.s 			page 55


 1983              	.L140:
 1984 0034 00100240 		.word	1073876992
 1985              		.cfi_endproc
 1986              	.LFE154:
 1988              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1989              		.align	1
 1990              		.global	rcu_hxtal_clock_monitor_enable
 1991              		.syntax unified
 1992              		.thumb
 1993              		.thumb_func
 1994              		.fpu fpv4-sp-d16
 1996              	rcu_hxtal_clock_monitor_enable:
 1997              	.LFB155:
1067:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1068:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
1069:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      enable the HXTAL clock monitor
1070:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  none
1071:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
1072:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
1073:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
1074:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1076:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 1998              		.loc 1 1076 1 is_stmt 1 view -0
 1999              		.cfi_startproc
 2000              		@ args = 0, pretend = 0, frame = 0
 2001              		@ frame_needed = 0, uses_anonymous_args = 0
 2002              		@ link register save eliminated.
1077:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 2003              		.loc 1 1077 5 view .LVU469
 2004              		.loc 1 1077 13 is_stmt 0 view .LVU470
 2005 0000 024A     		ldr	r2, .L143
 2006 0002 1368     		ldr	r3, [r2]
 2007 0004 43F40023 		orr	r3, r3, #524288
 2008 0008 1360     		str	r3, [r2]
1078:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 2009              		.loc 1 1078 1 view .LVU471
 2010 000a 7047     		bx	lr
 2011              	.L144:
 2012              		.align	2
 2013              	.L143:
 2014 000c 00100240 		.word	1073876992
 2015              		.cfi_endproc
 2016              	.LFE155:
 2018              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 2019              		.align	1
 2020              		.global	rcu_hxtal_clock_monitor_disable
 2021              		.syntax unified
 2022              		.thumb
 2023              		.thumb_func
 2024              		.fpu fpv4-sp-d16
 2026              	rcu_hxtal_clock_monitor_disable:
 2027              	.LFB156:
1079:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1080:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
1081:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      disable the HXTAL clock monitor
1082:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  none
ARM GAS  /tmp/ccy9YxEH.s 			page 56


1083:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
1084:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
1085:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
1086:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1087:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 2028              		.loc 1 1087 1 is_stmt 1 view -0
 2029              		.cfi_startproc
 2030              		@ args = 0, pretend = 0, frame = 0
 2031              		@ frame_needed = 0, uses_anonymous_args = 0
 2032              		@ link register save eliminated.
1088:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 2033              		.loc 1 1088 5 view .LVU473
 2034              		.loc 1 1088 13 is_stmt 0 view .LVU474
 2035 0000 024A     		ldr	r2, .L146
 2036 0002 1368     		ldr	r3, [r2]
 2037 0004 23F40023 		bic	r3, r3, #524288
 2038 0008 1360     		str	r3, [r2]
1089:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 2039              		.loc 1 1089 1 view .LVU475
 2040 000a 7047     		bx	lr
 2041              	.L147:
 2042              		.align	2
 2043              	.L146:
 2044 000c 00100240 		.word	1073876992
 2045              		.cfi_endproc
 2046              	.LFE156:
 2048              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 2049              		.align	1
 2050              		.global	rcu_irc8m_adjust_value_set
 2051              		.syntax unified
 2052              		.thumb
 2053              		.thumb_func
 2054              		.fpu fpv4-sp-d16
 2056              	rcu_irc8m_adjust_value_set:
 2057              	.LVL174:
 2058              	.LFB157:
1090:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1091:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
1092:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      set the IRC8M adjust value
1093:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1094:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        0x00 - 0x1F
1095:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
1096:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
1097:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
1098:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
1099:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 2059              		.loc 1 1099 1 is_stmt 1 view -0
 2060              		.cfi_startproc
 2061              		@ args = 0, pretend = 0, frame = 0
 2062              		@ frame_needed = 0, uses_anonymous_args = 0
 2063              		@ link register save eliminated.
1100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t reg;
 2064              		.loc 1 1100 5 view .LVU477
1101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
1102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg = RCU_CTL;
 2065              		.loc 1 1102 5 view .LVU478
 2066              		.loc 1 1102 9 is_stmt 0 view .LVU479
ARM GAS  /tmp/ccy9YxEH.s 			page 57


 2067 0000 044A     		ldr	r2, .L149
 2068 0002 1368     		ldr	r3, [r2]
 2069              	.LVL175:
1103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 2070              		.loc 1 1104 5 is_stmt 1 view .LVU480
1105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 2071              		.loc 1 1105 5 view .LVU481
 2072              		.loc 1 1105 62 is_stmt 0 view .LVU482
 2073 0004 C000     		lsls	r0, r0, #3
 2074              	.LVL176:
 2075              		.loc 1 1105 62 view .LVU483
 2076 0006 C0B2     		uxtb	r0, r0
1104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 2077              		.loc 1 1104 9 view .LVU484
 2078 0008 23F0F803 		bic	r3, r3, #248
 2079              	.LVL177:
 2080              		.loc 1 1105 20 view .LVU485
 2081 000c 1843     		orrs	r0, r0, r3
 2082              		.loc 1 1105 13 view .LVU486
 2083 000e 1060     		str	r0, [r2]
1106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 2084              		.loc 1 1106 1 view .LVU487
 2085 0010 7047     		bx	lr
 2086              	.L150:
 2087 0012 00BF     		.align	2
 2088              	.L149:
 2089 0014 00100240 		.word	1073876992
 2090              		.cfi_endproc
 2091              	.LFE157:
 2093              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 2094              		.align	1
 2095              		.global	rcu_deepsleep_voltage_set
 2096              		.syntax unified
 2097              		.thumb
 2098              		.thumb_func
 2099              		.fpu fpv4-sp-d16
 2101              	rcu_deepsleep_voltage_set:
 2102              	.LVL178:
 2103              	.LFB158:
1107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
1109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      deep-sleep mode voltage select
1110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
1112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
1113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
1114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_8: the core voltage is 0.8V
1115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V
1116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
1117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     none
1118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {    
 2104              		.loc 1 1120 1 is_stmt 1 view -0
 2105              		.cfi_startproc
 2106              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccy9YxEH.s 			page 58


 2107              		@ frame_needed = 0, uses_anonymous_args = 0
 2108              		@ link register save eliminated.
1121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 2109              		.loc 1 1121 5 view .LVU489
 2110              		.loc 1 1121 11 is_stmt 0 view .LVU490
 2111 0000 00F00300 		and	r0, r0, #3
 2112              	.LVL179:
1122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     RCU_DSV = dsvol;
 2113              		.loc 1 1122 5 is_stmt 1 view .LVU491
 2114              		.loc 1 1122 13 is_stmt 0 view .LVU492
 2115 0004 014B     		ldr	r3, .L152
 2116 0006 5863     		str	r0, [r3, #52]
1123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 2117              		.loc 1 1123 1 view .LVU493
 2118 0008 7047     		bx	lr
 2119              	.L153:
 2120 000a 00BF     		.align	2
 2121              	.L152:
 2122 000c 00100240 		.word	1073876992
 2123              		.cfi_endproc
 2124              	.LFE158:
 2126              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 2127              		.align	1
 2128              		.global	rcu_clock_freq_get
 2129              		.syntax unified
 2130              		.thumb
 2131              		.thumb_func
 2132              		.fpu fpv4-sp-d16
 2134              	rcu_clock_freq_get:
 2135              	.LVL180:
 2136              	.LFB159:
1124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** /*!
1126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 only one parameter can be selected which is shown as below:
1129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        CK_SYS: system clock frequency
1130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \param[out] none
1134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** */
1136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** {
 2137              		.loc 1 1137 1 is_stmt 1 view -0
 2138              		.cfi_startproc
 2139              		@ args = 0, pretend = 0, frame = 32
 2140              		@ frame_needed = 0, uses_anonymous_args = 0
 2141              		.loc 1 1137 1 is_stmt 0 view .LVU495
 2142 0000 10B5     		push	{r4, lr}
 2143              		.cfi_def_cfa_offset 8
 2144              		.cfi_offset 4, -8
 2145              		.cfi_offset 14, -4
 2146 0002 88B0     		sub	sp, sp, #32
 2147              		.cfi_def_cfa_offset 40
 2148 0004 8446     		mov	ip, r0
ARM GAS  /tmp/ccy9YxEH.s 			page 59


1138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2149              		.loc 1 1138 5 is_stmt 1 view .LVU496
 2150              	.LVL181:
1139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2151              		.loc 1 1139 5 view .LVU497
1140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf,ck_src, idx, clk_exp;
 2152              		.loc 1 1140 5 view .LVU498
1141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
 2153              		.loc 1 1141 5 view .LVU499
1142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 2154              		.loc 1 1144 5 view .LVU500
 2155              		.loc 1 1144 13 is_stmt 0 view .LVU501
 2156 0006 434C     		ldr	r4, .L176
 2157 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 2158              	.LVL182:
 2159              		.loc 1 1144 13 view .LVU502
 2160 000c 0DF1200E 		add	lr, sp, #32
 2161 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2162              		.loc 1 1145 5 is_stmt 1 view .LVU503
 2163              		.loc 1 1145 13 is_stmt 0 view .LVU504
 2164 0014 02AB     		add	r3, sp, #8
 2165 0016 1034     		adds	r4, r4, #16
 2166 0018 94E80300 		ldm	r4, {r0, r1}
 2167 001c 83E80300 		stm	r3, {r0, r1}
1146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2168              		.loc 1 1146 5 is_stmt 1 view .LVU505
 2169              		.loc 1 1146 13 is_stmt 0 view .LVU506
 2170 0020 6B46     		mov	r3, sp
 2171 0022 83E80300 		stm	r3, {r0, r1}
1147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 2172              		.loc 1 1148 5 is_stmt 1 view .LVU507
 2173              		.loc 1 1148 11 is_stmt 0 view .LVU508
 2174 0026 3C4B     		ldr	r3, .L176+4
 2175 0028 5B68     		ldr	r3, [r3, #4]
 2176              	.LVL183:
1149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     switch(sws){
 2177              		.loc 1 1149 5 is_stmt 1 view .LVU509
1148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     switch(sws){
 2178              		.loc 1 1148 9 is_stmt 0 view .LVU510
 2179 002a C3F38103 		ubfx	r3, r3, #2, #2
 2180              	.LVL184:
 2181              		.loc 1 1149 5 view .LVU511
 2182 002e 022B     		cmp	r3, #2
 2183 0030 1FD0     		beq	.L174
1150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case SEL_IRC8M:
1152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2184              		.loc 1 1152 20 view .LVU512
 2185 0032 3A48     		ldr	r0, .L176+8
 2186              	.L155:
 2187              	.LVL185:
1153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* HXTAL is selected as CK_SYS */
ARM GAS  /tmp/ccy9YxEH.s 			page 60


1155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case SEL_HXTAL:
1156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         cksys_freq = HXTAL_VALUE;
1157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* PLL is selected as CK_SYS */
1159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case SEL_PLL:
1160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M/2 */
1161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel) {
1164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
1165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
1166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             
1167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
1168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 /* PLL clock source is HXTAL */
1169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 ck_src = HXTAL_VALUE;
1170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }else{
1171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 /* PLL clock source is IRC48 */
1172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 ck_src = IRC48M_VALUE;
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }
1174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             /* source clock use PLL1 */
1177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
1180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 if(17U == pll1mf){
1181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                     pll1mf = 20U;
1182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 }
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 ck_src = (ck_src/predv1)*pll1mf;
1184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             ck_src /= predv0;
1187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }else{
1188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             /* PLL clock source is IRC8M/2 */
1189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             ck_src = IRC8M_VALUE/2U;
1190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
1191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         /* PLL multiplication factor */
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf |= 0x10U;
1196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(pllmf < 15U){
1198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf += 2U;
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }else{
1200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf += 1U;
1201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         cksys_freq = ck_src*pllmf;
1203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(15U == pllmf){
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
1205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
1206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     default:
1210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         cksys_freq = IRC8M_VALUE;
1211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
ARM GAS  /tmp/ccy9YxEH.s 			page 61


1212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
1213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
1214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* calculate AHB clock frequency */
1215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 2188              		.loc 1 1215 5 is_stmt 1 view .LVU513
 2189              		.loc 1 1215 11 is_stmt 0 view .LVU514
 2190 0034 384A     		ldr	r2, .L176+4
 2191 0036 5368     		ldr	r3, [r2, #4]
 2192              	.LVL186:
1216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = ahb_exp[idx];
 2193              		.loc 1 1216 5 is_stmt 1 view .LVU515
1217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2194              		.loc 1 1217 5 view .LVU516
1215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = ahb_exp[idx];
 2195              		.loc 1 1215 9 is_stmt 0 view .LVU517
 2196 0038 C3F30313 		ubfx	r3, r3, #4, #4
 2197              	.LVL187:
1216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = ahb_exp[idx];
 2198              		.loc 1 1216 22 view .LVU518
 2199 003c 2033     		adds	r3, r3, #32
 2200 003e 6B44     		add	r3, sp, r3
1216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = ahb_exp[idx];
 2201              		.loc 1 1216 13 view .LVU519
 2202 0040 13F8103C 		ldrb	r3, [r3, #-16]	@ zero_extendqisi2
 2203              		.loc 1 1217 14 view .LVU520
 2204 0044 20FA03F1 		lsr	r1, r0, r3
 2205              	.LVL188:
1218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
1219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* calculate APB1 clock frequency */
1220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 2206              		.loc 1 1220 5 is_stmt 1 view .LVU521
 2207              		.loc 1 1220 11 is_stmt 0 view .LVU522
 2208 0048 5368     		ldr	r3, [r2, #4]
 2209              	.LVL189:
1221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = apb1_exp[idx];
 2210              		.loc 1 1221 5 is_stmt 1 view .LVU523
1220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = apb1_exp[idx];
 2211              		.loc 1 1220 9 is_stmt 0 view .LVU524
 2212 004a C3F30223 		ubfx	r3, r3, #8, #3
 2213              	.LVL190:
 2214              		.loc 1 1221 23 view .LVU525
 2215 004e 2033     		adds	r3, r3, #32
 2216 0050 6B44     		add	r3, sp, r3
 2217 0052 13F8184C 		ldrb	r4, [r3, #-24]	@ zero_extendqisi2
 2218              	.LVL191:
1222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2219              		.loc 1 1222 5 is_stmt 1 view .LVU526
1223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
1224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* calculate APB2 clock frequency */
1225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 2220              		.loc 1 1225 5 view .LVU527
 2221              		.loc 1 1225 11 is_stmt 0 view .LVU528
 2222 0056 5368     		ldr	r3, [r2, #4]
 2223              	.LVL192:
1226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = apb2_exp[idx];
 2224              		.loc 1 1226 5 is_stmt 1 view .LVU529
1225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     clk_exp = apb2_exp[idx];
ARM GAS  /tmp/ccy9YxEH.s 			page 62


 2225              		.loc 1 1225 9 is_stmt 0 view .LVU530
 2226 0058 C3F3C223 		ubfx	r3, r3, #11, #3
 2227              	.LVL193:
 2228              		.loc 1 1226 23 view .LVU531
 2229 005c 2033     		adds	r3, r3, #32
 2230 005e 6B44     		add	r3, sp, r3
 2231 0060 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 2232              	.LVL194:
1227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2233              		.loc 1 1227 5 is_stmt 1 view .LVU532
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
1229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     /* return the clocks frequency */
1230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     switch(clock){
 2234              		.loc 1 1230 5 view .LVU533
 2235 0064 BCF1030F 		cmp	ip, #3
 2236 0068 52D8     		bhi	.L172
 2237 006a DFE80CF0 		tbb	[pc, ip]
 2238              	.L165:
 2239 006e 49       		.byte	(.L154-.L165)/2
 2240 006f 48       		.byte	(.L167-.L165)/2
 2241 0070 4B       		.byte	(.L166-.L165)/2
 2242 0071 4E       		.byte	(.L164-.L165)/2
 2243              	.LVL195:
 2244              		.p2align 1
 2245              	.L174:
1161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 2246              		.loc 1 1161 9 view .LVU534
1161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** 
 2247              		.loc 1 1161 19 is_stmt 0 view .LVU535
 2248 0072 294B     		ldr	r3, .L176+4
 2249 0074 5B68     		ldr	r3, [r3, #4]
 2250              	.LVL196:
1163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 2251              		.loc 1 1163 9 is_stmt 1 view .LVU536
1163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 2252              		.loc 1 1163 11 is_stmt 0 view .LVU537
 2253 0076 13F4803F 		tst	r3, #65536
 2254 007a 30D0     		beq	.L170
1165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             
 2255              		.loc 1 1165 13 is_stmt 1 view .LVU538
1165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             
 2256              		.loc 1 1165 26 is_stmt 0 view .LVU539
 2257 007c 264B     		ldr	r3, .L176+4
 2258              	.LVL197:
1165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             
 2259              		.loc 1 1165 26 view .LVU540
 2260 007e DB6A     		ldr	r3, [r3, #44]
 2261              	.LVL198:
1167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 /* PLL clock source is HXTAL */
 2262              		.loc 1 1167 13 is_stmt 1 view .LVU541
1172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }
 2263              		.loc 1 1172 24 is_stmt 0 view .LVU542
 2264 0080 13F0804F 		tst	r3, #1073741824
 2265 0084 2548     		ldr	r0, .L176+8
 2266 0086 264B     		ldr	r3, .L176+12
 2267              	.LVL199:
1172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }
ARM GAS  /tmp/ccy9YxEH.s 			page 63


 2268              		.loc 1 1172 24 view .LVU543
 2269 0088 18BF     		it	ne
 2270 008a 1846     		movne	r0, r3
 2271              	.LVL200:
1175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             /* source clock use PLL1 */
 2272              		.loc 1 1175 13 is_stmt 1 view .LVU544
1175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             /* source clock use PLL1 */
 2273              		.loc 1 1175 26 is_stmt 0 view .LVU545
 2274 008c 224B     		ldr	r3, .L176+4
 2275 008e DB6A     		ldr	r3, [r3, #44]
 2276              	.LVL201:
1177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
 2277              		.loc 1 1177 13 is_stmt 1 view .LVU546
1177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
 2278              		.loc 1 1177 15 is_stmt 0 view .LVU547
 2279 0090 13F4803F 		tst	r3, #65536
 2280 0094 0FD0     		beq	.L158
1178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
 2281              		.loc 1 1178 17 is_stmt 1 view .LVU548
1178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
 2282              		.loc 1 1178 28 is_stmt 0 view .LVU549
 2283 0096 204A     		ldr	r2, .L176+4
 2284 0098 D36A     		ldr	r3, [r2, #44]
 2285              	.LVL202:
1178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
 2286              		.loc 1 1178 56 view .LVU550
 2287 009a C3F30313 		ubfx	r3, r3, #4, #4
1178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
 2288              		.loc 1 1178 24 view .LVU551
 2289 009e 0133     		adds	r3, r3, #1
 2290              	.LVL203:
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 if(17U == pll1mf){
 2291              		.loc 1 1179 17 is_stmt 1 view .LVU552
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 if(17U == pll1mf){
 2292              		.loc 1 1179 38 is_stmt 0 view .LVU553
 2293 00a0 D26A     		ldr	r2, [r2, #44]
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 if(17U == pll1mf){
 2294              		.loc 1 1179 26 view .LVU554
 2295 00a2 C2F30322 		ubfx	r2, r2, #8, #4
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 if(17U == pll1mf){
 2296              		.loc 1 1179 24 view .LVU555
 2297 00a6 911C     		adds	r1, r2, #2
 2298              	.LVL204:
1180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                     pll1mf = 20U;
 2299              		.loc 1 1180 17 is_stmt 1 view .LVU556
1181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****                 }
 2300              		.loc 1 1181 28 is_stmt 0 view .LVU557
 2301 00a8 0F2A     		cmp	r2, #15
 2302 00aa 08BF     		it	eq
 2303 00ac 1421     		moveq	r1, #20
 2304              	.LVL205:
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }
 2305              		.loc 1 1183 17 is_stmt 1 view .LVU558
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }
 2306              		.loc 1 1183 33 is_stmt 0 view .LVU559
 2307 00ae B0FBF3F0 		udiv	r0, r0, r3
 2308              	.LVL206:
ARM GAS  /tmp/ccy9YxEH.s 			page 64


1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             }
 2309              		.loc 1 1183 24 view .LVU560
 2310 00b2 01FB00F0 		mul	r0, r1, r0
 2311              	.LVL207:
 2312              	.L158:
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             ck_src /= predv0;
 2313              		.loc 1 1185 13 is_stmt 1 view .LVU561
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             ck_src /= predv0;
 2314              		.loc 1 1185 23 is_stmt 0 view .LVU562
 2315 00b6 184B     		ldr	r3, .L176+4
 2316 00b8 DB6A     		ldr	r3, [r3, #44]
 2317              	.LVL208:
1186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }else{
 2318              		.loc 1 1186 13 is_stmt 1 view .LVU563
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             ck_src /= predv0;
 2319              		.loc 1 1185 32 is_stmt 0 view .LVU564
 2320 00ba 03F00F03 		and	r3, r3, #15
 2321              	.LVL209:
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             ck_src /= predv0;
 2322              		.loc 1 1185 20 view .LVU565
 2323 00be 0133     		adds	r3, r3, #1
 2324              	.LVL210:
1186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }else{
 2325              		.loc 1 1186 20 view .LVU566
 2326 00c0 B0FBF3F0 		udiv	r0, r0, r3
 2327              	.LVL211:
 2328              	.L156:
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2329              		.loc 1 1193 9 is_stmt 1 view .LVU567
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2330              		.loc 1 1193 17 is_stmt 0 view .LVU568
 2331 00c4 144A     		ldr	r2, .L176+4
 2332 00c6 5368     		ldr	r3, [r2, #4]
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2333              		.loc 1 1193 15 view .LVU569
 2334 00c8 C3F38343 		ubfx	r3, r3, #18, #4
 2335              	.LVL212:
1194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf |= 0x10U;
 2336              		.loc 1 1194 9 is_stmt 1 view .LVU570
1194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf |= 0x10U;
 2337              		.loc 1 1194 13 is_stmt 0 view .LVU571
 2338 00cc 5268     		ldr	r2, [r2, #4]
1194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf |= 0x10U;
 2339              		.loc 1 1194 11 view .LVU572
 2340 00ce 12F0005F 		tst	r2, #536870912
 2341 00d2 06D0     		beq	.L160
1195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2342              		.loc 1 1195 13 is_stmt 1 view .LVU573
1195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2343              		.loc 1 1195 19 is_stmt 0 view .LVU574
 2344 00d4 43F01003 		orr	r3, r3, #16
 2345              	.LVL213:
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf += 2U;
 2346              		.loc 1 1197 9 is_stmt 1 view .LVU575
 2347              	.L161:
1200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2348              		.loc 1 1200 13 view .LVU576
ARM GAS  /tmp/ccy9YxEH.s 			page 65


1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(15U == pllmf){
 2349              		.loc 1 1202 9 view .LVU577
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(15U == pllmf){
 2350              		.loc 1 1202 20 is_stmt 0 view .LVU578
 2351 00d8 03FB0000 		mla	r0, r3, r0, r0
 2352              	.LVL214:
1203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
 2353              		.loc 1 1203 9 is_stmt 1 view .LVU579
 2354 00dc AAE7     		b	.L155
 2355              	.LVL215:
 2356              	.L170:
1189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2357              		.loc 1 1189 20 is_stmt 0 view .LVU580
 2358 00de 1148     		ldr	r0, .L176+16
 2359 00e0 F0E7     		b	.L156
 2360              	.LVL216:
 2361              	.L160:
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf += 2U;
 2362              		.loc 1 1197 9 is_stmt 1 view .LVU581
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             pllmf += 2U;
 2363              		.loc 1 1197 11 is_stmt 0 view .LVU582
 2364 00e2 0E2B     		cmp	r3, #14
 2365 00e4 F8D8     		bhi	.L161
1198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }else{
 2366              		.loc 1 1198 13 is_stmt 1 view .LVU583
1198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }else{
 2367              		.loc 1 1198 19 is_stmt 0 view .LVU584
 2368 00e6 9A1C     		adds	r2, r3, #2
 2369              	.LVL217:
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(15U == pllmf){
 2370              		.loc 1 1202 9 is_stmt 1 view .LVU585
1203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
 2371              		.loc 1 1203 9 view .LVU586
1203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
 2372              		.loc 1 1203 11 is_stmt 0 view .LVU587
 2373 00e8 0D2B     		cmp	r3, #13
 2374 00ea 05D1     		bne	.L175
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2375              		.loc 1 1204 13 is_stmt 1 view .LVU588
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2376              		.loc 1 1204 32 is_stmt 0 view .LVU589
 2377 00ec 00EB4003 		add	r3, r0, r0, lsl #1
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2378              		.loc 1 1204 44 view .LVU590
 2379 00f0 4008     		lsrs	r0, r0, #1
 2380              	.LVL218:
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2381              		.loc 1 1204 24 view .LVU591
 2382 00f2 00EB4300 		add	r0, r0, r3, lsl #1
 2383              	.LVL219:
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         }
 2384              		.loc 1 1204 24 view .LVU592
 2385 00f6 9DE7     		b	.L155
 2386              	.LVL220:
 2387              	.L175:
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(15U == pllmf){
 2388              		.loc 1 1202 20 view .LVU593
ARM GAS  /tmp/ccy9YxEH.s 			page 66


 2389 00f8 02FB00F0 		mul	r0, r2, r0
 2390              	.LVL221:
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         if(15U == pllmf){
 2391              		.loc 1 1202 20 view .LVU594
 2392 00fc 9AE7     		b	.L155
 2393              	.LVL222:
 2394              	.L167:
1231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case CK_SYS:
1232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         ck_freq = cksys_freq;
1233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case CK_AHB:
1235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         ck_freq = ahb_freq;
 2395              		.loc 1 1235 9 is_stmt 1 view .LVU595
1236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 2396              		.loc 1 1236 9 view .LVU596
1235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 2397              		.loc 1 1235 17 is_stmt 0 view .LVU597
 2398 00fe 0846     		mov	r0, r1
 2399              	.LVL223:
 2400              	.L154:
1237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case CK_APB1:
1238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         ck_freq = apb1_freq;
1239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case CK_APB2:
1241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         ck_freq = apb2_freq;
1242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     default:
1244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
1245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     }
1246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     return ck_freq;
1247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 2401              		.loc 1 1247 1 view .LVU598
 2402 0100 08B0     		add	sp, sp, #32
 2403              		.cfi_remember_state
 2404              		.cfi_def_cfa_offset 8
 2405              		@ sp needed
 2406 0102 10BD     		pop	{r4, pc}
 2407              	.LVL224:
 2408              	.L166:
 2409              		.cfi_restore_state
1222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 2410              		.loc 1 1222 15 view .LVU599
 2411 0104 21FA04F0 		lsr	r0, r1, r4
 2412              	.LVL225:
1238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 2413              		.loc 1 1238 9 is_stmt 1 view .LVU600
1239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     case CK_APB2:
 2414              		.loc 1 1239 9 view .LVU601
 2415 0108 FAE7     		b	.L154
 2416              	.LVL226:
 2417              	.L164:
1227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     
 2418              		.loc 1 1227 15 is_stmt 0 view .LVU602
 2419 010a 21FA03F0 		lsr	r0, r1, r3
 2420              	.LVL227:
1241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****         break;
 2421              		.loc 1 1241 9 is_stmt 1 view .LVU603
ARM GAS  /tmp/ccy9YxEH.s 			page 67


1242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     default:
 2422              		.loc 1 1242 9 view .LVU604
 2423 010e F7E7     		b	.L154
 2424              	.LVL228:
 2425              	.L172:
1138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2426              		.loc 1 1138 19 is_stmt 0 view .LVU605
 2427 0110 0020     		movs	r0, #0
 2428              	.LVL229:
1246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 2429              		.loc 1 1246 5 is_stmt 1 view .LVU606
1246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_rcu.c **** }
 2430              		.loc 1 1246 12 is_stmt 0 view .LVU607
 2431 0112 F5E7     		b	.L154
 2432              	.L177:
 2433              		.align	2
 2434              	.L176:
 2435 0114 00000000 		.word	.LANCHOR0
 2436 0118 00100240 		.word	1073876992
 2437 011c 00127A00 		.word	8000000
 2438 0120 006CDC02 		.word	48000000
 2439 0124 00093D00 		.word	4000000
 2440              		.cfi_endproc
 2441              	.LFE159:
 2443              		.section	.rodata
 2444              		.align	2
 2445              		.set	.LANCHOR0,. + 0
 2446              	.LC0:
 2447 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2447      00000000 
 2447      01020304 
 2447      06
 2448 000d 070809   		.ascii	"\007\010\011"
 2449              	.LC1:
 2450 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2450      01020304 
 2451              		.text
 2452              	.Letext0:
 2453              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2454              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 2455              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_rcu.h"
ARM GAS  /tmp/ccy9YxEH.s 			page 68


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_rcu.c
     /tmp/ccy9YxEH.s:18     .text.rcu_periph_clock_enable:0000000000000000 $t
     /tmp/ccy9YxEH.s:26     .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
     /tmp/ccy9YxEH.s:56     .text.rcu_periph_clock_disable:0000000000000000 $t
     /tmp/ccy9YxEH.s:63     .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
     /tmp/ccy9YxEH.s:92     .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
     /tmp/ccy9YxEH.s:99     .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
     /tmp/ccy9YxEH.s:128    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
     /tmp/ccy9YxEH.s:135    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
     /tmp/ccy9YxEH.s:164    .text.rcu_periph_reset_enable:0000000000000000 $t
     /tmp/ccy9YxEH.s:171    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
     /tmp/ccy9YxEH.s:200    .text.rcu_periph_reset_disable:0000000000000000 $t
     /tmp/ccy9YxEH.s:207    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
     /tmp/ccy9YxEH.s:236    .text.rcu_bkp_reset_enable:0000000000000000 $t
     /tmp/ccy9YxEH.s:243    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
     /tmp/ccy9YxEH.s:261    .text.rcu_bkp_reset_enable:000000000000000c $d
     /tmp/ccy9YxEH.s:266    .text.rcu_bkp_reset_disable:0000000000000000 $t
     /tmp/ccy9YxEH.s:273    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
     /tmp/ccy9YxEH.s:291    .text.rcu_bkp_reset_disable:000000000000000c $d
     /tmp/ccy9YxEH.s:296    .text.rcu_system_clock_source_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:303    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
     /tmp/ccy9YxEH.s:332    .text.rcu_system_clock_source_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:337    .text.rcu_system_clock_source_get:0000000000000000 $t
     /tmp/ccy9YxEH.s:344    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
     /tmp/ccy9YxEH.s:361    .text.rcu_system_clock_source_get:000000000000000c $d
     /tmp/ccy9YxEH.s:366    .text.rcu_ahb_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:373    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
     /tmp/ccy9YxEH.s:402    .text.rcu_ahb_clock_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:407    .text.rcu_apb1_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:414    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
     /tmp/ccy9YxEH.s:443    .text.rcu_apb1_clock_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:448    .text.rcu_apb2_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:455    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
     /tmp/ccy9YxEH.s:484    .text.rcu_apb2_clock_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:489    .text.rcu_ckout0_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:496    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
     /tmp/ccy9YxEH.s:525    .text.rcu_ckout0_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:530    .text.rcu_pll_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:537    .text.rcu_pll_config:0000000000000000 rcu_pll_config
     /tmp/ccy9YxEH.s:570    .text.rcu_pll_config:0000000000000014 $d
     /tmp/ccy9YxEH.s:575    .text.rcu_pllpresel_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:582    .text.rcu_pllpresel_config:0000000000000000 rcu_pllpresel_config
     /tmp/ccy9YxEH.s:612    .text.rcu_pllpresel_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:617    .text.rcu_predv0_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:624    .text.rcu_predv0_config:0000000000000000 rcu_predv0_config
     /tmp/ccy9YxEH.s:657    .text.rcu_predv0_config:0000000000000014 $d
     /tmp/ccy9YxEH.s:662    .text.rcu_predv1_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:669    .text.rcu_predv1_config:0000000000000000 rcu_predv1_config
     /tmp/ccy9YxEH.s:699    .text.rcu_predv1_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:704    .text.rcu_pll1_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:711    .text.rcu_pll1_config:0000000000000000 rcu_pll1_config
     /tmp/ccy9YxEH.s:735    .text.rcu_pll1_config:0000000000000014 $d
     /tmp/ccy9YxEH.s:740    .text.rcu_pll2_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:747    .text.rcu_pll2_config:0000000000000000 rcu_pll2_config
     /tmp/ccy9YxEH.s:771    .text.rcu_pll2_config:0000000000000014 $d
     /tmp/ccy9YxEH.s:776    .text.rcu_adc_clock_config:0000000000000000 $t
ARM GAS  /tmp/ccy9YxEH.s 			page 69


     /tmp/ccy9YxEH.s:783    .text.rcu_adc_clock_config:0000000000000000 rcu_adc_clock_config
     /tmp/ccy9YxEH.s:817    .text.rcu_adc_clock_config:000000000000001a $d
     /tmp/ccy9YxEH.s:829    .text.rcu_adc_clock_config:0000000000000026 $t
     /tmp/ccy9YxEH.s:882    .text.rcu_adc_clock_config:0000000000000050 $d
     /tmp/ccy9YxEH.s:889    .text.rcu_usb_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:896    .text.rcu_usb_clock_config:0000000000000000 rcu_usb_clock_config
     /tmp/ccy9YxEH.s:925    .text.rcu_usb_clock_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:930    .text.rcu_rtc_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:937    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
     /tmp/ccy9YxEH.s:966    .text.rcu_rtc_clock_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:971    .text.rcu_i2s1_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:978    .text.rcu_i2s1_clock_config:0000000000000000 rcu_i2s1_clock_config
     /tmp/ccy9YxEH.s:1007   .text.rcu_i2s1_clock_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:1012   .text.rcu_i2s2_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:1019   .text.rcu_i2s2_clock_config:0000000000000000 rcu_i2s2_clock_config
     /tmp/ccy9YxEH.s:1048   .text.rcu_i2s2_clock_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:1053   .text.rcu_ck48m_clock_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:1060   .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
     /tmp/ccy9YxEH.s:1089   .text.rcu_ck48m_clock_config:0000000000000014 $d
     /tmp/ccy9YxEH.s:1094   .text.rcu_flag_get:0000000000000000 $t
     /tmp/ccy9YxEH.s:1101   .text.rcu_flag_get:0000000000000000 rcu_flag_get
     /tmp/ccy9YxEH.s:1127   .text.rcu_all_reset_flag_clear:0000000000000000 $t
     /tmp/ccy9YxEH.s:1134   .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
     /tmp/ccy9YxEH.s:1152   .text.rcu_all_reset_flag_clear:000000000000000c $d
     /tmp/ccy9YxEH.s:1157   .text.rcu_interrupt_flag_get:0000000000000000 $t
     /tmp/ccy9YxEH.s:1164   .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
     /tmp/ccy9YxEH.s:1190   .text.rcu_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccy9YxEH.s:1197   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
     /tmp/ccy9YxEH.s:1226   .text.rcu_interrupt_enable:0000000000000000 $t
     /tmp/ccy9YxEH.s:1233   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
     /tmp/ccy9YxEH.s:1262   .text.rcu_interrupt_disable:0000000000000000 $t
     /tmp/ccy9YxEH.s:1269   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
     /tmp/ccy9YxEH.s:1298   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
     /tmp/ccy9YxEH.s:1305   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
     /tmp/ccy9YxEH.s:1334   .text.rcu_lxtal_drive_capability_config:0000000000000010 $d
     /tmp/ccy9YxEH.s:1339   .text.rcu_osci_stab_wait:0000000000000000 $t
     /tmp/ccy9YxEH.s:1346   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
     /tmp/ccy9YxEH.s:1371   .text.rcu_osci_stab_wait:0000000000000010 $d
     /tmp/ccy9YxEH.s:1702   .text.rcu_osci_stab_wait:000000000000014c $d
     /tmp/ccy9YxEH.s:1707   .text.rcu_deinit:0000000000000000 $t
     /tmp/ccy9YxEH.s:1714   .text.rcu_deinit:0000000000000000 rcu_deinit
     /tmp/ccy9YxEH.s:1773   .text.rcu_deinit:0000000000000054 $d
     /tmp/ccy9YxEH.s:1779   .text.rcu_osci_on:0000000000000000 $t
     /tmp/ccy9YxEH.s:1786   .text.rcu_osci_on:0000000000000000 rcu_osci_on
     /tmp/ccy9YxEH.s:1815   .text.rcu_osci_off:0000000000000000 $t
     /tmp/ccy9YxEH.s:1822   .text.rcu_osci_off:0000000000000000 rcu_osci_off
     /tmp/ccy9YxEH.s:1851   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
     /tmp/ccy9YxEH.s:1858   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
     /tmp/ccy9YxEH.s:1915   .text.rcu_osci_bypass_mode_enable:0000000000000034 $d
     /tmp/ccy9YxEH.s:1920   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
     /tmp/ccy9YxEH.s:1927   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
     /tmp/ccy9YxEH.s:1984   .text.rcu_osci_bypass_mode_disable:0000000000000034 $d
     /tmp/ccy9YxEH.s:1989   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
     /tmp/ccy9YxEH.s:1996   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
     /tmp/ccy9YxEH.s:2014   .text.rcu_hxtal_clock_monitor_enable:000000000000000c $d
     /tmp/ccy9YxEH.s:2019   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
     /tmp/ccy9YxEH.s:2026   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
ARM GAS  /tmp/ccy9YxEH.s 			page 70


     /tmp/ccy9YxEH.s:2044   .text.rcu_hxtal_clock_monitor_disable:000000000000000c $d
     /tmp/ccy9YxEH.s:2049   .text.rcu_irc8m_adjust_value_set:0000000000000000 $t
     /tmp/ccy9YxEH.s:2056   .text.rcu_irc8m_adjust_value_set:0000000000000000 rcu_irc8m_adjust_value_set
     /tmp/ccy9YxEH.s:2089   .text.rcu_irc8m_adjust_value_set:0000000000000014 $d
     /tmp/ccy9YxEH.s:2094   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
     /tmp/ccy9YxEH.s:2101   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
     /tmp/ccy9YxEH.s:2122   .text.rcu_deepsleep_voltage_set:000000000000000c $d
     /tmp/ccy9YxEH.s:2127   .text.rcu_clock_freq_get:0000000000000000 $t
     /tmp/ccy9YxEH.s:2134   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
     /tmp/ccy9YxEH.s:2239   .text.rcu_clock_freq_get:000000000000006e $d
     /tmp/ccy9YxEH.s:2244   .text.rcu_clock_freq_get:0000000000000072 $t
     /tmp/ccy9YxEH.s:2435   .text.rcu_clock_freq_get:0000000000000114 $d
     /tmp/ccy9YxEH.s:2444   .rodata:0000000000000000 $d
     /tmp/ccy9YxEH.s:1400   .text.rcu_osci_stab_wait:000000000000002d $d
     /tmp/ccy9YxEH.s:1400   .text.rcu_osci_stab_wait:000000000000002e $t

NO UNDEFINED SYMBOLS
