(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP introduce) (NP (ADJP (RB bitcell) (JJ array-based)) (NN support) (NNS parameters)) (S (VP (TO to) (VP (VB improve) (NP (NP (DT the) (NN prediction) (NN accuracy)) (PP (IN of) (NP (NP (JJ SRAM-based) (JJ binarized) (JJ neural) (NN network)) (PRN (-LRB- -LRB-) (NP (NNP SRAM-BNN)) (-RRB- -RRB-))))))))) (. .))
(S (NP (PRP$ Our) (NN approach)) (VP (VBZ enhances) (NP (NP (DT the) (NN training) (VBD weight) (NN space)) (PP (IN of) (NP (NNP SRAM-BNN)))) (SBAR (IN while) (S (VP (VBG requiring) (NP (NP (JJ minimal) (NNS overheads)) (PP (TO to) (NP (DT a) (JJ typical) (NN design)))))))) (. .))
(S (NP (NP (JJR More) (NN flexibility)) (PP (IN of) (NP (DT the) (NN weight) (NN space)))) (VP (VBZ leads) (PP (TO to) (NP (NP (JJR higher) (NN prediction) (NN accuracy)) (PP (IN in) (NP (PRP$ our) (NN design)))))) (. .))
(S (NP (PRP We)) (VP (VBP adapt) (NP (NP (JJ row) (NN digital-to-analog) (PRN (-LRB- -LRB-) (NNP DAC) (-RRB- -RRB-)) (NN converter)) (, ,) (CC and) (NP (NP (VBG computing) (NN flow)) (PP (IN in) (NP (NNP SRAM-BNN))))) (PP (IN for) (NP (NN bitcell) (JJ array-based) (NN weight) (NNS supports)))) (. .))
(S (S (VP (VBG Using) (NP (DT the) (JJ discussed) (NNS interventions)))) (, ,) (NP (PRP$ our) (NN scheme)) (ADVP (RB also)) (VP (VBZ allows) (NP (NP (DT a) (JJ dynamic) (NN trade-off)) (PP (IN of) (NP (NN accuracy))) (PP (IN against) (NP (NN latency)))) (S (VP (TO to) (VP (VB address) (NP (NP (JJ dynamic) (NN latency) (NNS constraints)) (PP (IN in) (NP (JJ typical) (JJ real-time) (NNS applications)))))))) (. .))
(S (NP (PRP We)) (VP (ADVP (RB specifically)) (VBP discuss) (NP (NP (NNS results)) (PP (IN on) (NP (NP (CD two) (NN training) (NNS cases)) (: :) (NP (NP (NP (PRN (-LRB- -LRB-) (NN i) (-RRB- -RRB-)) (NN learning)) (PP (IN of) (NP (NN support) (NNS parameters))) (PP (IN on) (NP (DT a) (JJ pre-trained) (NNP BNN)))) (CC and) (NP (PRN (-LRB- -LRB-) (NN ii) (-RRB- -RRB-)) (NP (NP (JJ simultaneous) (NN learning)) (PP (IN of) (NP (NP (NNS supports)) (CC and) (NP (JJ weight) (NN binarization))))))))))) (. .))
(S (PP (IN In) (NP (DT the) (JJ former) (NN case))) (, ,) (NP (PRP$ our) (NN approach)) (VP (VBZ reduces) (NP (NP (NN classification) (NN error)) (PP (IN in) (NP (NNP MNIST)))) (PP (IN by) (NP (CD 35.71) (NN %))) (PRN (-LRB- -LRB-) (S (NP (JJ error) (NN rate)) (VP (NNS decreases) (PP (IN from) (NP (CD 1.4) (NN %))) (PP (TO to) (NP (CD 0.91) (NN %))))) (-RRB- -RRB-))) (. .))
(S (PP (IN In) (NP (DT the) (JJ latter) (NN case))) (, ,) (NP (DT the) (NN error)) (VP (VBZ is) (VP (VP (VBN reduced) (PP (IN by) (NP (CD 27.65) (NN %)))) (PRN (-LRB- -LRB-) (S (NP (JJ error) (NN rate)) (VP (NNS decreases) (PP (IN from) (NP (CD 1.4) (NN %))) (PP (TO to) (NP (CD 1.13) (NN %))))) (-RRB- -RRB-)))) (. .))
(S (S (VP (TO To) (VP (VB reduce) (NP (DT the) (NN power) (NNS overheads))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ dynamic) (NN drop)) (RP out) (NP (NP (DT a) (NN part)) (PP (IN of) (NP (DT the) (NN support) (NNS parameters)))))) (. .))
(S (NP (PRP$ Our) (NN architecture)) (VP (MD can) (VP (VB drop) (PRT (RP out)) (NP (NP (CD 52) (NN %)) (PP (IN of) (NP (DT the) (NN bitcell) (JJ array-based) (NN support) (NNS parameters)))) (PP (IN without) (S (VP (VBG losing) (NP (NN accuracy))))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VB characterize) (NP (PRP$ our) (NN design)) (PP (IN under) (NP (NP (VBG varying) (NNS degrees)) (PP (IN of) (NP (NP (NN process) (NN variability)) (PP (IN in) (NP (DT the) (NNS transistors)))))))) (. .))
