.Module TkL // Key Trigger
INL INR OUTL : TkL
.Signals
I INL 
I INR 
O OUTL 
.Logic
reg State=0;


always @*
    if(INR)
        State=0;    
    else if(INL) 
        State=1;

assign OUTL=~State;

.End