# do analog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:03 on Dec 26,2018
# vlog -work work analog.vo 
# -- Compiling module analog
# 
# Top level modules:
# 	analog
# End time: 10:34:04 on Dec 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:04 on Dec 26,2018
# vlog -work work Waveform9.vwf.vt 
# -- Compiling module analog_vlg_vec_tst
# 
# Top level modules:
# 	analog_vlg_vec_tst
# End time: 10:34:04 on Dec 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.analog_vlg_vec_tst 
# Start time: 10:34:04 on Dec 26,2018
# Loading work.analog_vlg_vec_tst
# Loading work.analog
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform9.vwf.vt(68)
#    Time: 1 us  Iteration: 0  Instance: /analog_vlg_vec_tst
# End time: 10:34:05 on Dec 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
