{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605838602581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605838602612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 20:16:42 2020 " "Processing started: Thu Nov 19 20:16:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605838602612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838602612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SignExtend -c SignExtend " "Command: quartus_map --read_settings_files=on --write_settings_files=off SignExtend -c SignExtend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838602612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605838603697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605838603697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behaivour " "Found design unit 1: SignExtend-behaivour" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838624677 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838624677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838624677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SignExtend " "Elaborating entity \"SignExtend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605838624758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[3\] GND " "Pin \"zfOP\[3\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[4\] GND " "Pin \"zfOP\[4\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[5\] GND " "Pin \"zfOP\[5\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[6\] GND " "Pin \"zfOP\[6\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[7\] GND " "Pin \"zfOP\[7\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[8\] GND " "Pin \"zfOP\[8\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[9\] GND " "Pin \"zfOP\[9\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[10\] GND " "Pin \"zfOP\[10\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[11\] GND " "Pin \"zfOP\[11\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[12\] GND " "Pin \"zfOP\[12\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[13\] GND " "Pin \"zfOP\[13\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[14\] GND " "Pin \"zfOP\[14\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zfOP\[15\] GND " "Pin \"zfOP\[15\]\" is stuck at GND" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Proyecto-Final-Circuitos/SignExtension/SignExtend.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838625349 "|SignExtend|zfOP[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605838625349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605838625550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838625550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605838625618 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605838625618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605838625618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605838625633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 20:17:05 2020 " "Processing ended: Thu Nov 19 20:17:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605838625633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605838625633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605838625633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838625633 ""}
