{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512959594434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512959594434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:33:14 2017 " "Processing started: Sun Dec 10 20:33:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512959594434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512959594434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DuckHunter -c DuckHunter " "Command: quartus_map --read_settings_files=on --write_settings_files=off DuckHunter -c DuckHunter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512959594434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512959595338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomduck.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomduck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomDuck " "Found entity 1: randomDuck" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "png to hex/on-chip memory/duck.sv 1 1 " "Found 1 design units, including 1 entities, in source file png to hex/on-chip memory/duck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 duckROM " "Found entity 1: duckROM" {  } { { "PNG To Hex/On-Chip Memory/duck.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/duck.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603479 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_003_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603492 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_003 " "Found entity 2: final_soc_mm_interconnect_0_router_003" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603494 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603496 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_001 " "Found entity 2: final_soc_mm_interconnect_0_router_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512959603497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603498 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid_qsys_0 " "Found entity 1: final_soc_sysid_qsys_0" {  } { { "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603514 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603514 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_soc_sdram_pll_altpll_lqa2" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603514 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_input_efifo_module " "Found entity 1: final_soc_sdram_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603517 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram " "Found entity 2: final_soc_sdram" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_data " "Found entity 1: final_soc_otg_hpi_data" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_cs " "Found entity 1: final_soc_otg_hpi_cs" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_address " "Found entity 1: final_soc_otg_hpi_address" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_qsys_0_register_bank_a_module " "Found entity 1: final_soc_nios2_qsys_0_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_qsys_0_register_bank_b_module " "Found entity 2: final_soc_nios2_qsys_0_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_qsys_0_nios2_oci_debug " "Found entity 3: final_soc_nios2_qsys_0_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: final_soc_nios2_qsys_0_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_qsys_0_nios2_ocimem " "Found entity 5: final_soc_nios2_qsys_0_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: final_soc_nios2_qsys_0_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_qsys_0_nios2_oci_break " "Found entity 7: final_soc_nios2_qsys_0_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: final_soc_nios2_qsys_0_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: final_soc_nios2_qsys_0_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: final_soc_nios2_qsys_0_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: final_soc_nios2_qsys_0_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: final_soc_nios2_qsys_0_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: final_soc_nios2_qsys_0_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_qsys_0_nios2_oci_pib " "Found entity 17: final_soc_nios2_qsys_0_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_qsys_0_nios2_oci_im " "Found entity 18: final_soc_nios2_qsys_0_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: final_soc_nios2_qsys_0_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_qsys_0_nios2_oci " "Found entity 20: final_soc_nios2_qsys_0_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_qsys_0 " "Found entity 21: final_soc_nios2_qsys_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: final_soc_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: final_soc_nios2_qsys_0_jtag_debug_module_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: final_soc_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_qsys_0_oci_test_bench " "Found entity 1: final_soc_nios2_qsys_0_oci_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_qsys_0_test_bench " "Found entity 1: final_soc_nios2_qsys_0_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_keycode " "Found entity 1: final_soc_keycode" {  } { { "final_soc/synthesis/submodules/final_soc_keycode.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603550 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_soc_jtag_uart_0_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603550 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603550 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_soc_jtag_uart_0_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603550 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_jtag_uart_0 " "Found entity 5: final_soc_jtag_uart_0" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "png to hex/on-chip memory/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file png to hex/on-chip memory/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameROM " "Found entity 1: frameROM" {  } { { "PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/adimula2/DuckHunter/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/adimula2/DuckHunter/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603554 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/adimula2/DuckHunter/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512959603555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/adimula2/DuckHunter/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckhunter.sv 1 1 " "Found 1 design units, including 1 entities, in source file duckhunter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DuckHunter " "Found entity 1: DuckHunter" {  } { { "DuckHunter.sv" "" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603557 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Color_Mapper.sv(76) " "Verilog HDL Expression warning at Color_Mapper.sv(76): truncated literal to match 8 bits" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1512959603558 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Color_Mapper.sv(131) " "Verilog HDL Expression warning at Color_Mapper.sv(131): truncated literal to match 8 bits" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1512959603558 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Color_Mapper.sv(132) " "Verilog HDL Expression warning at Color_Mapper.sv(132): truncated literal to match 8 bits" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1512959603558 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Color_Mapper.sv(133) " "Verilog HDL Expression warning at Color_Mapper.sv(133): truncated literal to match 8 bits" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1512959603558 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Color_Mapper.sv(158) " "Verilog HDL Expression warning at Color_Mapper.sv(158): truncated literal to match 8 bits" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 158 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1512959603558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 2 2 " "Found 2 design units, including 2 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603560 ""} { "Info" "ISGN_ENTITY_NAME" "2 keycode_reader " "Found entity 2: keycode_reader" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_lfsr_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_lfsr_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_lfsr_nbit " "Found entity 1: fibonacci_lfsr_nbit" {  } { { "fibonacci_lfsr_nbit.sv" "" { Text "C:/Users/adimula2/DuckHunter/fibonacci_lfsr_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "png to hex/on-chip memory/grassrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file png to hex/on-chip memory/grassrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grassROM " "Found entity 1: grassROM" {  } { { "PNG To Hex/On-Chip Memory/grassROM.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/grassROM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spacebar_on randomDuck.sv(44) " "Verilog HDL Implicit Net warning at randomDuck.sv(44): created implicit net for \"spacebar_on\"" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959603562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_on ball.sv(46) " "Verilog HDL Implicit Net warning at ball.sv(46): created implicit net for \"w_on\"" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959603563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_on ball.sv(51) " "Verilog HDL Implicit Net warning at ball.sv(51): created implicit net for \"a_on\"" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959603563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_on ball.sv(56) " "Verilog HDL Implicit Net warning at ball.sv(56): created implicit net for \"d_on\"" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959603563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_on ball.sv(61) " "Verilog HDL Implicit Net warning at ball.sv(61): created implicit net for \"s_on\"" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959603563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spacebar_on ball.sv(66) " "Verilog HDL Implicit Net warning at ball.sv(66): created implicit net for \"spacebar_on\"" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959603563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at final_soc_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603573 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at final_soc_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603573 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at final_soc_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603574 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at final_soc_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603577 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(316) " "Verilog HDL or VHDL warning at final_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603580 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(326) " "Verilog HDL or VHDL warning at final_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603580 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(336) " "Verilog HDL or VHDL warning at final_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603580 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(680) " "Verilog HDL or VHDL warning at final_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512959603582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DuckHunter " "Elaborating entity \"DuckHunter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512959603685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "DuckHunter.sv" "hpi_io_inst" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc final_soc:nios_system " "Elaborating entity \"final_soc\" for hierarchy \"final_soc:nios_system\"" {  } { { "DuckHunter.sv" "nios_system" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_soc_jtag_uart_0\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_soc/synthesis/final_soc.v" "jtag_uart_0" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_w final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959603784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603785 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959603785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/adimula2/DuckHunter/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/adimula2/DuckHunter/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/adimula2/DuckHunter/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/adimula2/DuckHunter/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/adimula2/DuckHunter/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959603979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959603979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/adimula2/DuckHunter/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_r final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959603984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "final_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959604057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604058 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959604058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604418 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_keycode final_soc:nios_system\|final_soc_keycode:keycode " "Elaborating entity \"final_soc_keycode\" for hierarchy \"final_soc:nios_system\|final_soc_keycode:keycode\"" {  } { { "final_soc/synthesis/final_soc.v" "keycode" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0 final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"final_soc_nios2_qsys_0\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "final_soc/synthesis/final_soc.v" "nios2_qsys_0" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_test_bench final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_test_bench:the_final_soc_nios2_qsys_0_test_bench " "Elaborating entity \"final_soc_nios2_qsys_0_test_bench\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_test_bench:the_final_soc_nios2_qsys_0_test_bench\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_test_bench" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_register_bank_a_module final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a " "Elaborating entity \"final_soc_nios2_qsys_0_register_bank_a_module\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "final_soc_nios2_qsys_0_register_bank_a" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959604468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_soc_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"final_soc_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604470 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959604470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6h1 " "Found entity 1: altsyncram_g6h1" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/altsyncram_g6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959604513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959604513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6h1 final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated " "Elaborating entity \"altsyncram_g6h1\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_a_module:final_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_register_bank_b_module final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b " "Elaborating entity \"final_soc_nios2_qsys_0_register_bank_b_module\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "final_soc_nios2_qsys_0_register_bank_b" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959604545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_soc_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"final_soc_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604546 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959604546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6h1 " "Found entity 1: altsyncram_h6h1" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/altsyncram_h6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959604586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959604586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6h1 final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated " "Elaborating entity \"altsyncram_h6h1\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_register_bank_b_module:final_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_debug final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959604628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_debug:the_final_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604628 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959604628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_ocimem final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_ocimem\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_ociram_sp_ram_module final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"final_soc_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "final_soc_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959604637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_soc_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"final_soc_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604638 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959604638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d91 " "Found entity 1: altsyncram_3d91" {  } { { "db/altsyncram_3d91.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/altsyncram_3d91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959604678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959604678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d91 final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3d91:auto_generated " "Elaborating entity \"altsyncram_3d91\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_ocimem:the_final_soc_nios2_qsys_0_nios2_ocimem\|final_soc_nios2_qsys_0_ociram_sp_ram_module:final_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3d91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_avalon_reg final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_avalon_reg:the_final_soc_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_avalon_reg:the_final_soc_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_break final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_break:the_final_soc_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_break\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_break:the_final_soc_nios2_qsys_0_nios2_oci_break\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_xbrk final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_soc_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_soc_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_dbrk final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_soc_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_soc_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_itrace final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_itrace:the_final_soc_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_itrace:the_final_soc_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_dtrace final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_soc_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_soc_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_td_mode final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_soc_nios2_qsys_0_nios2_oci_dtrace\|final_soc_nios2_qsys_0_nios2_oci_td_mode:final_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_soc_nios2_qsys_0_nios2_oci_dtrace\|final_soc_nios2_qsys_0_nios2_oci_td_mode:final_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "final_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_fifo final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_oci_test_bench final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_oci_test_bench:the_final_soc_nios2_qsys_0_oci_test_bench " "Elaborating entity \"final_soc_nios2_qsys_0_oci_test_bench\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_fifo:the_final_soc_nios2_qsys_0_nios2_oci_fifo\|final_soc_nios2_qsys_0_oci_test_bench:the_final_soc_nios2_qsys_0_oci_test_bench\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_oci_test_bench" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_pib final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_pib:the_final_soc_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_pib:the_final_soc_nios2_qsys_0_nios2_oci_pib\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_nios2_oci_im final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_im:the_final_soc_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"final_soc_nios2_qsys_0_nios2_oci_im\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_nios2_oci_im:the_final_soc_nios2_qsys_0_nios2_oci_im\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_jtag_debug_module_wrapper final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"final_soc_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_jtag_debug_module_tck final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"final_soc_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_soc_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_final_soc_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_qsys_0_jtag_debug_module_sysclk final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"final_soc_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_final_soc_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "final_soc_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959604757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604758 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959604758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_qsys_0:nios2_qsys_0\|final_soc_nios2_qsys_0_nios2_oci:the_final_soc_nios2_qsys_0_nios2_oci\|final_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_onchip_memory2_0 final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_soc_onchip_memory2_0\" for hierarchy \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "onchip_memory2_0" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959604825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604827 ""}  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959604827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptc1 " "Found entity 1: altsyncram_ptc1" {  } { { "db/altsyncram_ptc1.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/altsyncram_ptc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959604867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959604867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptc1 final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ptc1:auto_generated " "Elaborating entity \"altsyncram_ptc1\" for hierarchy \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ptc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_address final_soc:nios_system\|final_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"final_soc_otg_hpi_address\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_address" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_cs final_soc:nios_system\|final_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"final_soc_otg_hpi_cs\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_cs" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_data final_soc:nios_system\|final_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"final_soc_otg_hpi_data\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_data" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram final_soc:nios_system\|final_soc_sdram:sdram " "Elaborating entity \"final_soc_sdram\" for hierarchy \"final_soc:nios_system\|final_soc_sdram:sdram\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_input_efifo_module final_soc:nios_system\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module " "Elaborating entity \"final_soc_sdram_input_efifo_module\" for hierarchy \"final_soc:nios_system\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "the_final_soc_sdram_input_efifo_module" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll final_soc:nios_system\|final_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_soc_sdram_pll\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram_pll" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_stdsync_sv6 final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_dffpipe_l2c final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_altpll_lqa2 final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_soc_sdram_pll_altpll_lqa2\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "sd1" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sysid_qsys_0 final_soc:nios_system\|final_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_soc_sysid_qsys_0\" for hierarchy \"final_soc:nios_system\|final_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_soc/synthesis/final_soc.v" "sysid_qsys_0" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_soc_mm_interconnect_0\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_soc/synthesis/final_soc.v" "mm_interconnect_0" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959604997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_soc_mm_interconnect_0_router\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_soc_mm_interconnect_0_router_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_soc_mm_interconnect_0_router_002\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_003 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_soc_mm_interconnect_0_router_003\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_003_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003\|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003\|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_irq_mapper final_soc:nios_system\|final_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_soc_irq_mapper\" for hierarchy \"final_soc:nios_system\|final_soc_irq_mapper:irq_mapper\"" {  } { { "final_soc/synthesis/final_soc.v" "irq_mapper" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_001" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_002" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/final_soc.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "DuckHunter.sv" "vga_controller_instance" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "DuckHunter.sv" "ball_instance" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spacebar_on ball.sv(66) " "Verilog HDL or VHDL warning at ball.sv(66): object \"spacebar_on\" assigned a value but never read" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512959605227 "|DuckHunter|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(109) " "Verilog HDL assignment warning at ball.sv(109): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605227 "|DuckHunter|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(113) " "Verilog HDL assignment warning at ball.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605227 "|DuckHunter|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(121) " "Verilog HDL assignment warning at ball.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605227 "|DuckHunter|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(125) " "Verilog HDL assignment warning at ball.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605228 "|DuckHunter|ball:ball_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomDuck randomDuck:duck_instance " "Elaborating entity \"randomDuck\" for hierarchy \"randomDuck:duck_instance\"" {  } { { "DuckHunter.sv" "duck_instance" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 randomDuck.sv(27) " "Verilog HDL assignment warning at randomDuck.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605229 "|DuckHunter|randomDuck:duck_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 randomDuck.sv(32) " "Verilog HDL assignment warning at randomDuck.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605229 "|DuckHunter|randomDuck:duck_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 randomDuck.sv(58) " "Verilog HDL assignment warning at randomDuck.sv(58): truncated value with size 32 to match size of target (9)" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605230 "|DuckHunter|randomDuck:duck_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 randomDuck.sv(145) " "Verilog HDL assignment warning at randomDuck.sv(145): truncated value with size 32 to match size of target (10)" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605231 "|DuckHunter|randomDuck:duck_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 randomDuck.sv(150) " "Verilog HDL assignment warning at randomDuck.sv(150): truncated value with size 32 to match size of target (1)" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605231 "|DuckHunter|randomDuck:duck_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 randomDuck.sv(159) " "Verilog HDL assignment warning at randomDuck.sv(159): truncated value with size 32 to match size of target (1)" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605231 "|DuckHunter|randomDuck:duck_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 randomDuck.sv(201) " "Verilog HDL assignment warning at randomDuck.sv(201): truncated value with size 32 to match size of target (10)" {  } { { "randomDuck.sv" "" { Text "C:/Users/adimula2/DuckHunter/randomDuck.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512959605232 "|DuckHunter|randomDuck:duck_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr_nbit fibonacci_lfsr_nbit:random1 " "Elaborating entity \"fibonacci_lfsr_nbit\" for hierarchy \"fibonacci_lfsr_nbit:random1\"" {  } { { "DuckHunter.sv" "random1" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycode_reader keycode_reader:reader0 " "Elaborating entity \"keycode_reader\" for hierarchy \"keycode_reader:reader0\"" {  } { { "DuckHunter.sv" "reader0" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "DuckHunter.sv" "color_instance" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605276 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "Color_Mapper.sv(62) " "SystemVerilog warning at Color_Mapper.sv(62): unique or priority keyword makes case statement complete" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 62 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1512959605278 "|DuckHunter|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "Color_Mapper.sv(104) " "SystemVerilog warning at Color_Mapper.sv(104): unique or priority keyword makes case statement complete" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 104 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1512959605279 "|DuckHunter|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "Color_Mapper.sv(144) " "SystemVerilog warning at Color_Mapper.sv(144): unique or priority keyword makes case statement complete" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 144 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1512959605279 "|DuckHunter|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameROM color_mapper:color_instance\|frameROM:frame " "Elaborating entity \"frameROM\" for hierarchy \"color_mapper:color_instance\|frameROM:frame\"" {  } { { "Color_Mapper.sv" "frame" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959605303 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram.sv(14) " "Net \"mem.data_a\" at ram.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/ram.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959628439 "|DuckHunter|color_mapper:color_instance|frameROM:frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram.sv(14) " "Net \"mem.waddr_a\" at ram.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/ram.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959628439 "|DuckHunter|color_mapper:color_instance|frameROM:frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram.sv(14) " "Net \"mem.we_a\" at ram.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/ram.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959628439 "|DuckHunter|color_mapper:color_instance|frameROM:frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grassROM color_mapper:color_instance\|grassROM:grass " "Elaborating entity \"grassROM\" for hierarchy \"color_mapper:color_instance\|grassROM:grass\"" {  } { { "Color_Mapper.sv" "grass" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959628454 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 grassROM.sv(14) " "Net \"mem.data_a\" at grassROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/grassROM.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/grassROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959643727 "|DuckHunter|color_mapper:color_instance|grassROM:grass"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 grassROM.sv(14) " "Net \"mem.waddr_a\" at grassROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/grassROM.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/grassROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959643727 "|DuckHunter|color_mapper:color_instance|grassROM:grass"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 grassROM.sv(14) " "Net \"mem.we_a\" at grassROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/grassROM.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/grassROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959643727 "|DuckHunter|color_mapper:color_instance|grassROM:grass"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duckROM color_mapper:color_instance\|duckROM:theDuck " "Elaborating entity \"duckROM\" for hierarchy \"color_mapper:color_instance\|duckROM:theDuck\"" {  } { { "Color_Mapper.sv" "theDuck" { Text "C:/Users/adimula2/DuckHunter/Color_Mapper.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959643742 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5120 0 5039 duck.sv(18) " "Verilog HDL warning at duck.sv(18): number of words (5120) in memory file does not match the number of elements in the address range \[0:5039\]" {  } { { "PNG To Hex/On-Chip Memory/duck.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/duck.sv" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1512959643748 "|DuckHunter|color_mapper:color_instance|duckROM:theDuck"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 duck.sv(14) " "Net \"mem.data_a\" at duck.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/duck.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/duck.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959643864 "|DuckHunter|color_mapper:color_instance|duckROM:theDuck"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 duck.sv(14) " "Net \"mem.waddr_a\" at duck.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/duck.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/duck.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959643864 "|DuckHunter|color_mapper:color_instance|duckROM:theDuck"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 duck.sv(14) " "Net \"mem.we_a\" at duck.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "PNG To Hex/On-Chip Memory/duck.sv" "" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/duck.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512959643864 "|DuckHunter|color_mapper:color_instance|duckROM:theDuck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "DuckHunter.sv" "hex_inst_0" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959643878 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1512959648752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.10.20:34:13 Progress: Loading sld19fef7f2/alt_sld_fab_wrapper_hw.tcl " "2017.12.10.20:34:13 Progress: Loading sld19fef7f2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959653106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959656936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959657324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959658445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959658478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959658498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959658561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959658601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512959658610 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1512959659735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19fef7f2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19fef7f2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld19fef7f2/alt_sld_fab.v" "" { Text "C:/Users/adimula2/DuckHunter/db/ip/sld19fef7f2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959659839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959659839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/adimula2/DuckHunter/db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959659870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959659870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/adimula2/DuckHunter/db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959659872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959659872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/adimula2/DuckHunter/db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959659879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959659879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/adimula2/DuckHunter/db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959659906 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/adimula2/DuckHunter/db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959659906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959659906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/adimula2/DuckHunter/db/ip/sld19fef7f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959659918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959659918 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "color_mapper:color_instance\|frameROM:frame\|mem " "RAM logic \"color_mapper:color_instance\|frameROM:frame\|mem\" is uninferred due to asynchronous read logic" {  } { { "PNG To Hex/On-Chip Memory/ram.sv" "mem" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/ram.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1512959663767 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "color_mapper:color_instance\|duckROM:theDuck\|mem " "RAM logic \"color_mapper:color_instance\|duckROM:theDuck\|mem\" is uninferred due to asynchronous read logic" {  } { { "PNG To Hex/On-Chip Memory/duck.sv" "mem" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/duck.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1512959663767 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "color_mapper:color_instance\|grassROM:grass\|mem " "RAM logic \"color_mapper:color_instance\|grassROM:grass\|mem\" is uninferred due to asynchronous read logic" {  } { { "PNG To Hex/On-Chip Memory/grassROM.sv" "mem" { Text "C:/Users/adimula2/DuckHunter/PNG To Hex/On-Chip Memory/grassROM.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1512959663767 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1512959663767 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1512959663767 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 76800 C:/Users/adimula2/DuckHunter/db/DuckHunter.ram0_frameROM_6483c0a0.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File \"C:/Users/adimula2/DuckHunter/db/DuckHunter.ram0_frameROM_6483c0a0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1512959664072 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 5040 C:/Users/adimula2/DuckHunter/db/DuckHunter.ram0_duckROM_f7ffaf49.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (5040) in the Memory Initialization File \"C:/Users/adimula2/DuckHunter/db/DuckHunter.ram0_duckROM_f7ffaf49.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1512959664154 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 76800 C:/Users/adimula2/DuckHunter/db/DuckHunter.ram0_grassROM_92066ad1.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File \"C:/Users/adimula2/DuckHunter/db/DuckHunter.ram0_grassROM_92066ad1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1512959664424 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:ball_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:ball_instance\|Mult0\"" {  } { { "ball.sv" "Mult0" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959745844 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:ball_instance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:ball_instance\|Mult1\"" {  } { { "ball.sv" "Mult1" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959745844 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512959745844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959746051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"ball:ball_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512959746052 ""}  } { { "ball.sv" "" { Text "C:/Users/adimula2/DuckHunter/ball.sv" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512959746052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/adimula2/DuckHunter/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512959746128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512959746128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512959747411 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 440 -1 0 } } { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 354 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 348 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 4173 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3205 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 393 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 3781 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_nios2_qsys_0.v" 611 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 249 -1 0 } } { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/adimula2/DuckHunter/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512959747611 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512959747611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DuckHunter.sv" "" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512959751280 "|DuckHunter|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DuckHunter.sv" "" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512959751280 "|DuckHunter|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512959751280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959751775 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "87 " "87 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512959763636 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764237 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512959764237 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 " "Ignored assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512959764239 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512959764239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adimula2/DuckHunter/output_files/DuckHunter.map.smsg " "Generated suppressed messages file C:/Users/adimula2/DuckHunter/output_files/DuckHunter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512959764441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512959767451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959767451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DuckHunter.sv" "" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959769775 "|DuckHunter|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DuckHunter.sv" "" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959769775 "|DuckHunter|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DuckHunter.sv" "" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959769775 "|DuckHunter|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DuckHunter.sv" "" { Text "C:/Users/adimula2/DuckHunter/DuckHunter.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512959769775 "|DuckHunter|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512959769775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6845 " "Implemented 6845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512959769777 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512959769777 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512959769777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6563 " "Implemented 6563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512959769777 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512959769777 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1512959769777 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1512959769777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512959769777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "932 " "Peak virtual memory: 932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512959769896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:36:09 2017 " "Processing ended: Sun Dec 10 20:36:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512959769896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:55 " "Elapsed time: 00:02:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512959769896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512959769896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512959769896 ""}
