

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Tue Oct 31 18:59:18 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3191864656|  3191864656|  31.919 sec|  31.919 sec|  3191864656|  3191864656|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                        |     Latency (cycles)    | Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name       |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- TILE_J                |  3191864655|  3191864655|  212790977|          -|          -|    15|        no|
        | + TILE_I               |   212790975|   212790975|   14186065|          -|          -|    15|        no|
        |  ++ IN_BUFFER_BY       |        6925|        6925|        277|          -|          -|    25|        no|
        |   +++ IN_BUFFER_BX     |         275|         275|         11|          -|          -|    25|        no|
        |  ++ NOUT               |    14003776|    14003776|     218809|          -|          -|    64|        no|
        |   +++ TY               |      218807|      218807|      12871|          -|          -|    17|        no|
        |    ++++ TX             |       12869|       12869|        757|          -|          -|    17|        no|
        |     +++++ KY           |         747|         747|         83|          -|          -|     9|        no|
        |      ++++++ KX         |          81|          81|          9|          -|          -|     9|        no|
        |  ++ OUT_BUFFER_NOUT    |      175360|      175360|       2740|          -|          -|    64|        no|
        |   +++ OUT_BUFFER_TY    |        2737|        2737|        161|          -|          -|    17|        no|
        |    ++++ OUT_BUFFER_TX  |         153|         153|          9|          -|          -|    17|        no|
        +------------------------+------------+------------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 16 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 
16 --> 17 37 
17 --> 18 16 
18 --> 19 17 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 18 
28 --> 29 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 28 
37 --> 38 3 
38 --> 39 
39 --> 40 37 
40 --> 41 
41 --> 42 50 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 41 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 39 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 55 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_20, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_31, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_29, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:9]   --->   Operation 60 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:9]   --->   Operation 61 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:9]   --->   Operation 62 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 0, i4 %tj" [src/conv1.cpp:32]   --->   Operation 63 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_I" [src/conv1.cpp:32]   --->   Operation 64 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv1.cpp:32]   --->   Operation 65 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %tj_1, i4 15" [src/conv1.cpp:32]   --->   Operation 66 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %tj_1, i4 1" [src/conv1.cpp:32]   --->   Operation 67 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_I.split, void %for.end72" [src/conv1.cpp:32]   --->   Operation 68 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:32]   --->   Operation 70 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv1.cpp:32]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %tmp" [src/conv1.cpp:33]   --->   Operation 72 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%br_ln33 = br void %NOUT" [src/conv1.cpp:33]   --->   Operation 73 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [src/conv1.cpp:73]   --->   Operation 74 'ret' 'ret_ln73' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln33, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TILE_I.split" [src/conv1.cpp:33]   --->   Operation 75 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:33]   --->   Operation 76 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %ti, i4 1" [src/conv1.cpp:33]   --->   Operation 77 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %NOUT.split, void %for.inc70" [src/conv1.cpp:33]   --->   Operation 78 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:33]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv1.cpp:33]   --->   Operation 80 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.42ns)   --->   "%br_ln89 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 81 'br' 'br_ln89' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %tj" [src/conv1.cpp:32]   --->   Operation 82 'store' 'store_ln32' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_I" [src/conv1.cpp:32]   --->   Operation 83 'br' 'br_ln32' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln89, void %for.inc22.i, i5 0, void %NOUT.split" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 84 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln89_1, void %for.inc22.i, i10 0, void %NOUT.split" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 85 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln89_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 86 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %by" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 87 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln89 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 88 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln89 = add i5 %by, i5 1" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 89 'add' 'add_ln89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 90 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 92 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln89, i6 60" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 93 'add' 'tmp1' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 94 'sext' 'tmp1_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.76ns)   --->   "%empty = add i10 %tmp1_cast, i10 %zext_ln33" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 95 'add' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 96 'bitselect' 'tmp_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_sgt  i10 %empty, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 97 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln89)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 98 'bitselect' 'tmp_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln54 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 99 'select' 'select_ln54' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln54 = or i1 %tmp_9, i1 %icmp_ln55" [src/srcnn.cpp:54->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 100 'or' 'or_ln54' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln54, i10 %select_ln54, i10 %empty" [src/srcnn.cpp:54->src/conv1.cpp:94->src/conv1.cpp:43]   --->   Operation 101 'select' 'yClamped' <Predicate = (!icmp_ln89)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 102 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln97_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 103 'bitconcatenate' 'shl_ln97_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i12 %shl_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 104 'sext' 'sext_ln97' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.89ns)   --->   "%sub_ln97 = sub i20 %shl_ln, i20 %sext_ln97" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 105 'sub' 'sub_ln97' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i20 %sub_ln97" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 106 'sext' 'sext_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 107 'br' 'br_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.42>
ST_4 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln46 = br void %TY" [src/conv1.cpp:46]   --->   Operation 108 'br' 'br_ln46' <Predicate = (icmp_ln89)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln90, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 109 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %bx" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 110 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln97_2 = add i10 %phi_mul, i10 %zext_ln97" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 111 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i10 %add_ln97_2" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 112 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 113 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i5 %bx" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 114 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.78ns)   --->   "%icmp_ln90 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 115 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln90 = add i5 %bx, i5 1" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 116 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 117 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 118 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %tmp4" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 119 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln93_1 = add i6 %zext_ln90, i6 60" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 120 'add' 'add_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i6 %add_ln93_1" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 121 'sext' 'sext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.76ns)   --->   "%add_ln93 = add i10 %sext_ln93, i10 %zext_ln93" [src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 122 'add' 'add_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_10)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln93, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 123 'bitselect' 'tmp_11' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.78ns)   --->   "%icmp_ln55_2 = icmp_sgt  i10 %add_ln93, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 124 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln90)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_10)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln93, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 125 'bitselect' 'tmp_12' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_10)   --->   "%or_ln54_2 = or i1 %tmp_11, i1 %icmp_ln55_2" [src/srcnn.cpp:54->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 126 'or' 'or_ln54_2' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_10)   --->   "%select_ln54_9 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 127 'select' 'select_ln54_9' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln54_10 = select i1 %or_ln54_2, i10 %select_ln54_9, i10 %add_ln93" [src/srcnn.cpp:54->src/conv1.cpp:93->src/conv1.cpp:43]   --->   Operation 128 'select' 'select_ln54_10' <Predicate = (!icmp_ln90)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln97_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln54_10, i2 0" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 129 'bitconcatenate' 'shl_ln97_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i12 %shl_ln97_2" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 130 'sext' 'sext_ln97_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97 = add i64 %sext_ln97_2, i64 %input_ftmap_read" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 131 'add' 'add_ln97' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_1 = add i64 %add_ln97, i64 %sext_ln90" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 132 'add' 'add_ln97_1' <Predicate = (!icmp_ln90)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln97_1, i32 2, i32 63" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 133 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i62 %trunc_ln9" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 134 'sext' 'sext_ln97_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 %sext_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 135 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln89 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:89->src/conv1.cpp:43]   --->   Operation 136 'br' 'br_ln89' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 137 [8/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 137 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 138 [7/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 138 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 139 [6/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 139 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [5/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 140 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 141 [4/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 141 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 142 [3/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 142 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 143 [2/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 143 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 144 [1/8] (7.30ns)   --->   "%input_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 144 'readreq' 'input_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 145 [1/1] (7.30ns)   --->   "%input_r_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %input_r_addr" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 145 'read' 'input_r_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 147 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln97 = bitcast i32 %input_r_addr_read" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 148 'bitcast' 'bitcast_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %bitcast_ln97, i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:97->src/conv1.cpp:43]   --->   Operation 149 'store' 'store_ln97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv1.cpp:90->src/conv1.cpp:43]   --->   Operation 150 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.08>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln46, void %for.inc64, i7 0, void %TY.preheader" [src/conv1.cpp:46]   --->   Operation 151 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%phi_mul39 = phi i15 %add_ln46_1, void %for.inc64, i15 0, void %TY.preheader" [src/conv1.cpp:46]   --->   Operation 152 'phi' 'phi_mul39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.84ns)   --->   "%add_ln46_1 = add i15 %phi_mul39, i15 324" [src/conv1.cpp:46]   --->   Operation 153 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:46]   --->   Operation 154 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:46]   --->   Operation 155 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i11 %tmp_s" [src/conv1.cpp:46]   --->   Operation 156 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.79ns)   --->   "%empty_82 = add i12 %tmp_12_cast, i12 %nout_cast" [src/conv1.cpp:46]   --->   Operation 157 'add' 'empty_82' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.77ns)   --->   "%icmp_ln46 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:46]   --->   Operation 158 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.77ns)   --->   "%add_ln46 = add i7 %nout, i7 1" [src/conv1.cpp:46]   --->   Operation 159 'add' 'add_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %TY.split, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:46]   --->   Operation 160 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:46]   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:46]   --->   Operation 162 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i15 %phi_mul39" [src/conv1.cpp:49]   --->   Operation 163 'zext' 'zext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln49 = add i64 %zext_ln49, i64 %conv1_weights_read" [src/conv1.cpp:49]   --->   Operation 164 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63" [src/conv1.cpp:53]   --->   Operation 165 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln8" [src/conv1.cpp:53]   --->   Operation 166 'sext' 'sext_ln53' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%params_addr = getelementptr i32 %params, i64 %sext_ln53" [src/conv1.cpp:53]   --->   Operation 167 'getelementptr' 'params_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.42ns)   --->   "%br_ln49 = br void %TX" [src/conv1.cpp:49]   --->   Operation 168 'br' 'br_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.42>
ST_16 : Operation 169 [1/1] (0.42ns)   --->   "%br_ln110 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 169 'br' 'br_ln110' <Predicate = (icmp_ln46)> <Delay = 0.42>

State 17 <SV = 5> <Delay = 1.65>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln49_1, void %for.inc61, i5 0, void %TY.split" [src/conv1.cpp:49]   --->   Operation 170 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:49]   --->   Operation 171 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.80ns)   --->   "%empty_83 = add i12 %empty_82, i12 %ty_cast" [src/conv1.cpp:46]   --->   Operation 172 'add' 'empty_83' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_83" [src/conv1.cpp:46]   --->   Operation 173 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%empty_84 = trunc i12 %empty_83" [src/conv1.cpp:46]   --->   Operation 174 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_84, i4 0" [src/conv1.cpp:46]   --->   Operation 175 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.84ns)   --->   "%empty_85 = add i15 %p_shl1, i15 %p_cast" [src/conv1.cpp:46]   --->   Operation 176 'add' 'empty_85' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:49]   --->   Operation 177 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i5 %ty, i5 1" [src/conv1.cpp:49]   --->   Operation 178 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %TX.split, void %for.inc64" [src/conv1.cpp:49]   --->   Operation 179 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:49]   --->   Operation 181 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.42ns)   --->   "%br_ln50 = br void %KY" [src/conv1.cpp:50]   --->   Operation 182 'br' 'br_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln46 = br void %TY" [src/conv1.cpp:46]   --->   Operation 183 'br' 'br_ln46' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.84>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln50, void %for.inc58, i5 0, void %TX.split" [src/conv1.cpp:50]   --->   Operation 184 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:50]   --->   Operation 185 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.84ns)   --->   "%empty_86 = add i15 %empty_85, i15 %tx_cast" [src/conv1.cpp:46]   --->   Operation 186 'add' 'empty_86' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%p_cast50 = zext i15 %empty_86" [src/conv1.cpp:46]   --->   Operation 187 'zext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast50" [src/conv1.cpp:46]   --->   Operation 188 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:50]   --->   Operation 189 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.78ns)   --->   "%add_ln50 = add i5 %tx, i5 1" [src/conv1.cpp:50]   --->   Operation 190 'add' 'add_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %KY.split, void %for.inc61" [src/conv1.cpp:50]   --->   Operation 191 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln49 = br void %TX" [src/conv1.cpp:49]   --->   Operation 192 'br' 'br_ln49' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 193 [8/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 193 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 194 [7/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 194 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 195 [6/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 195 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 196 [5/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 196 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 197 [4/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 197 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 198 [3/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 198 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 199 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:62]   --->   Operation 199 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_25 : Operation 200 [2/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 200 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:50]   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:50]   --->   Operation 202 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:62]   --->   Operation 203 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_26 : Operation 204 [1/8] (7.30ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 81" [src/conv1.cpp:53]   --->   Operation 204 'readreq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 205 [1/1] (0.42ns)   --->   "%br_ln53 = br void %KX" [src/conv1.cpp:53]   --->   Operation 205 'br' 'br_ln53' <Predicate = true> <Delay = 0.42>

State 27 <SV = 15> <Delay = 2.03>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln53, void %for.inc55, i4 0, void %KY.split" [src/conv1.cpp:53]   --->   Operation 206 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%add51_lcssa_lcssa18 = phi i32 %add51_lcssa17, void %for.inc55, i32 %output_fm_buffer_1_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 207 'phi' 'add51_lcssa_lcssa18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %ky" [src/conv1.cpp:53]   --->   Operation 208 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:53]   --->   Operation 209 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %ky, i4 1" [src/conv1.cpp:53]   --->   Operation 210 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %KX.split, void %for.inc58" [src/conv1.cpp:53]   --->   Operation 211 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 212 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:53]   --->   Operation 213 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.78ns)   --->   "%empty_88 = add i5 %zext_ln53, i5 %ty" [src/conv1.cpp:53]   --->   Operation 214 'add' 'empty_88' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_88" [src/conv1.cpp:62]   --->   Operation 215 'zext' 'zext_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (1.23ns)   --->   "%mul_ln62 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 216 'mul' 'mul_ln62' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.42ns)   --->   "%br_ln54 = br void %NIN" [src/conv1.cpp:54]   --->   Operation 217 'br' 'br_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_27 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %add51_lcssa_lcssa18, i15 %output_fm_buffer_1_addr" [src/conv1.cpp:62]   --->   Operation 218 'store' 'store_ln62' <Predicate = (icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln50 = br void %KY" [src/conv1.cpp:50]   --->   Operation 219 'br' 'br_ln50' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 28 <SV = 16> <Delay = 2.81>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln54, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:54]   --->   Operation 220 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%add51_lcssa17 = phi i32 %add, void %NIN.split, i32 %add51_lcssa_lcssa18, void %KX.split" [src/conv1.cpp:62]   --->   Operation 221 'phi' 'add51_lcssa17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %kx" [src/conv1.cpp:54]   --->   Operation 222 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (0.79ns)   --->   "%icmp_ln54 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:54]   --->   Operation 223 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 224 [1/1] (0.79ns)   --->   "%add_ln54 = add i4 %kx, i4 1" [src/conv1.cpp:54]   --->   Operation 224 'add' 'add_ln54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %NIN.split, void %for.inc55" [src/conv1.cpp:54]   --->   Operation 225 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %zext_ln54, i5 %tx" [src/conv1.cpp:58]   --->   Operation 226 'add' 'add_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %add_ln58" [src/conv1.cpp:62]   --->   Operation 227 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.78ns)   --->   "%add_ln62 = add i10 %mul_ln62, i10 %zext_ln62_1" [src/conv1.cpp:62]   --->   Operation 228 'add' 'add_ln62' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %add_ln62" [src/conv1.cpp:62]   --->   Operation 229 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln62_2" [src/conv1.cpp:62]   --->   Operation 230 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 231 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:62]   --->   Operation 231 'load' 'input_fm_buffer_2_0_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln53 = br void %KX" [src/conv1.cpp:53]   --->   Operation 232 'br' 'br_ln53' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 233 [1/1] (7.30ns)   --->   "%params_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv1.cpp:62]   --->   Operation 233 'read' 'params_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 234 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:62]   --->   Operation 234 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 30 <SV = 18> <Delay = 7.01>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %params_addr_read" [src/conv1.cpp:62]   --->   Operation 235 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (0.76ns)   --->   Input mux for Operation 236 '%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load'
ST_30 : Operation 236 [3/3] (6.25ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 236 'fmul' 'mul' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 7.01>
ST_31 : Operation 237 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 237 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 7.01>
ST_32 : Operation 238 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 238 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 6.43>
ST_33 : [1/1] (0.79ns)   --->   Input mux for Operation 239 '%add = fadd i32 %add51_lcssa17, i32 %mul'
ST_33 : Operation 239 [4/4] (5.64ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 239 'fadd' 'add' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 6.43>
ST_34 : Operation 240 [3/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 240 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 6.43>
ST_35 : Operation 241 [2/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 241 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.43>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:54]   --->   Operation 242 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:54]   --->   Operation 243 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [1/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 244 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln54 = br void %NIN" [src/conv1.cpp:54]   --->   Operation 245 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 37 <SV = 5> <Delay = 1.23>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln110, void %for.inc33.i, i7 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 246 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%phi_mul41 = phi i24 %add_ln110_1, void %for.inc33.i, i24 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 247 'phi' 'phi_mul41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i24 %phi_mul41" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 248 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 249 [1/1] (0.93ns)   --->   "%add_ln110_1 = add i24 %phi_mul41, i24 260100" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 249 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i7 %nout_2" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 250 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i7 %nout_2" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 251 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 252 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i11 %tmp_2" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 253 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 254 [1/1] (0.79ns)   --->   "%add_ln114 = add i12 %zext_ln114_1, i12 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 254 'add' 'add_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 255 [1/1] (0.77ns)   --->   "%icmp_ln110 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 255 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 256 [1/1] (0.77ns)   --->   "%add_ln110 = add i7 %nout_2, i7 1" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 256 'add' 'add_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %OUT_BUFFER_TY.i.split, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 257 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln110" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 258 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_37 : Operation 259 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 259 'load' 'conv1_biases_load' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln33 = br void %NOUT" [src/conv1.cpp:33]   --->   Operation 260 'br' 'br_ln33' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 38 <SV = 6> <Delay = 1.23>
ST_38 : Operation 261 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 261 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 262 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 263 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 263 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 264 [1/1] (0.00ns)   --->   "%empty_89 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 264 'bitcast' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 265 [1/1] (0.42ns)   --->   "%br_ln111 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 265 'br' 'br_ln111' <Predicate = true> <Delay = 0.42>

State 39 <SV = 7> <Delay = 3.39>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%ty_4 = phi i5 %add_ln111, void %for.inc30.i, i5 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 266 'phi' 'ty_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i5 %ty_4" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 267 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 268 [1/1] (0.80ns)   --->   "%add_ln114_1 = add i12 %add_ln114, i12 %zext_ln114_2" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 268 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i12 %add_ln114_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 269 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i12 %add_ln114_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 270 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 271 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln114, i4 0" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 271 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 272 [1/1] (0.84ns)   --->   "%add_ln114_2 = add i15 %p_shl3, i15 %zext_ln114_3" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 272 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i5 %ty_4" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 273 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 274 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i5 %ty_4, i5 17" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 274 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 275 [1/1] (0.78ns)   --->   "%add_ln111 = add i5 %ty_4, i5 1" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 275 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %OUT_BUFFER_TX.i.split, void %for.inc33.i" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 276 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 277 [1/1] (0.76ns)   --->   "%empty_90 = add i8 %zext_ln111, i8 %tmp" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 277 'add' 'empty_90' <Predicate = (!icmp_ln111)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_90, i10 0" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 278 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 279 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i18 %p_shl6" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 279 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 280 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_90, i2 0" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 280 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i10 %p_shl7" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 281 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 282 [1/1] (0.87ns)   --->   "%empty_91 = sub i19 %p_shl6_cast, i19 %p_shl7_cast" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 282 'sub' 'empty_91' <Predicate = (!icmp_ln111)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 283 [1/1] (0.00ns)   --->   "%p_cast21 = sext i19 %empty_91" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 283 'sext' 'p_cast21' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 284 [1/1] (0.00ns)   --->   "%tmp9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv1.cpp:33]   --->   Operation 284 'bitconcatenate' 'tmp9' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i10 %tmp9" [src/conv1.cpp:33]   --->   Operation 285 'zext' 'tmp9_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.93ns)   --->   "%tmp11 = add i25 %zext_ln110_1, i25 %p_cast21" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 286 'add' 'tmp11' <Predicate = (!icmp_ln111)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i25 %tmp11" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 287 'sext' 'tmp11_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i64 %tmp11_cast, i64 %output_ftmap_read" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 288 'add' 'tmp10' <Predicate = (!icmp_ln111)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 289 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_92 = add i64 %tmp10, i64 %tmp9_cast" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 289 'add' 'empty_92' <Predicate = (!icmp_ln111)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_92, i32 2, i32 63" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 290 'partselect' 'trunc_ln' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i62 %trunc_ln" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 291 'sext' 'sext_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln112" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 292 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_39 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln110 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:110->src/conv1.cpp:71]   --->   Operation 293 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 40 <SV = 8> <Delay = 7.30>
ST_40 : Operation 294 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 294 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 295 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 296 [1/1] (7.30ns)   --->   "%empty_93 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr, i32 17" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 296 'writereq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 297 [1/1] (0.42ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 297 'br' 'br_ln112' <Predicate = true> <Delay = 0.42>

State 41 <SV = 9> <Delay = 2.07>
ST_41 : Operation 298 [1/1] (0.00ns)   --->   "%tx_4 = phi i5 %add_ln112, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 298 'phi' 'tx_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i5 %tx_4" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 299 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 300 [1/1] (0.84ns)   --->   "%add_ln114_3 = add i15 %add_ln114_2, i15 %zext_ln114_4" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 300 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i15 %add_ln114_3" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 301 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 302 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln114_5" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 302 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 303 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i5 %tx_4, i5 17" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 303 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 304 [1/1] (0.78ns)   --->   "%add_ln112 = add i5 %tx_4, i5 1" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 304 'add' 'add_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.body8.i.split, void %for.inc30.i" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 305 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 306 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 306 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_41 : Operation 307 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 0, i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 307 'store' 'store_ln116' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 42 <SV = 10> <Delay = 1.23>
ST_42 : Operation 308 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 308 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 43 <SV = 11> <Delay = 6.43>
ST_43 : [1/1] (0.79ns)   --->   Input mux for Operation 309 '%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_89'
ST_43 : Operation 309 [4/4] (5.64ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_89" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 309 'fadd' 'value' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 12> <Delay = 6.43>
ST_44 : Operation 310 [3/4] (6.43ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_89" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 310 'fadd' 'value' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 13> <Delay = 6.43>
ST_45 : Operation 311 [2/4] (6.43ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_89" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 311 'fadd' 'value' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 14> <Delay = 6.43>
ST_46 : Operation 312 [1/4] (6.43ns)   --->   "%value = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_89" [src/conv1.cpp:114->src/conv1.cpp:71]   --->   Operation 312 'fadd' 'value' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 15> <Delay = 2.78>
ST_47 : [1/1] (0.42ns)   --->   Input mux for Operation 313 '%tmp_7 = fcmp_olt  i32 %value, i32 0'
ST_47 : Operation 313 [2/2] (2.35ns)   --->   "%tmp_7 = fcmp_olt  i32 %value, i32 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 313 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 3.23>
ST_48 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln119 = bitcast i32 %value" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 314 'bitcast' 'bitcast_ln119' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln119, i32 23, i32 30" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 315 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %bitcast_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 316 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 317 [1/1] (0.76ns)   --->   "%icmp_ln119 = icmp_ne  i8 %tmp_6, i8 255" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 317 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 318 [1/1] (0.92ns)   --->   "%icmp_ln119_1 = icmp_eq  i23 %trunc_ln119, i23 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 318 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln123)   --->   "%or_ln119 = or i1 %icmp_ln119_1, i1 %icmp_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 319 'or' 'or_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 320 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_olt  i32 %value, i32 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 320 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln123)   --->   "%and_ln119 = and i1 %or_ln119, i1 %tmp_7" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 321 'and' 'and_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 322 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln123 = select i1 %and_ln119, i32 0, i32 %bitcast_ln119" [src/conv1.cpp:123->src/conv1.cpp:71]   --->   Operation 322 'select' 'select_ln123' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 17> <Delay = 7.30>
ST_49 : Operation 323 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 323 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 324 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 324 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 325 [1/1] (7.30ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_r_addr, i32 %select_ln123, i4 15" [src/conv1.cpp:123->src/conv1.cpp:71]   --->   Operation 325 'write' 'write_ln123' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv1.cpp:112->src/conv1.cpp:71]   --->   Operation 326 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 50 <SV = 10> <Delay = 7.30>
ST_50 : Operation 327 [5/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 327 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 11> <Delay = 7.30>
ST_51 : Operation 328 [4/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 328 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 12> <Delay = 7.30>
ST_52 : Operation 329 [3/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 329 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 13> <Delay = 7.30>
ST_53 : Operation 330 [2/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 330 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 14> <Delay = 7.30>
ST_54 : Operation 331 [1/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 331 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln111 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:111->src/conv1.cpp:71]   --->   Operation 332 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                         (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
output_ftmap_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111]
conv1_weights_read         (read             ) [ 0011111111111111111111111111111111111111111111111111111]
input_ftmap_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111]
store_ln32                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln32                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tj_1                       (load             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln32                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln32                   (add              ) [ 0001111111111111111111111111111111111111111111111111111]
br_ln32                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln32     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln32          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp                        (bitconcatenate   ) [ 0001111111111111111111111111111111111111111111111111111]
zext_ln33                  (zext             ) [ 0001111111111111111111111111111111111111111111111111111]
br_ln33                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ret_ln73                   (ret              ) [ 0000000000000000000000000000000000000000000000000000000]
ti                         (phi              ) [ 0001111111111111000000000000000000000011111111111111111]
icmp_ln33                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln33                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln33                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln33     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln33          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln89                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
store_ln32                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln32                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
by                         (phi              ) [ 0000100000000000000000000000000000000000000000000000000]
phi_mul                    (phi              ) [ 0000111111111111000000000000000000000000000000000000000]
add_ln89_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111]
zext_ln89                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln89                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln89                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln89                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln89     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln89          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp1                       (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp1_cast                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty                      (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_9                      (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln55                  (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_10                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln54                (select           ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln54                    (or               ) [ 0000000000000000000000000000000000000000000000000000000]
yClamped                   (select           ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln97_1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln97                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
sub_ln97                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln90                  (sext             ) [ 0000011111111111000000000000000000000000000000000000000]
br_ln90                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln46                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
bx                         (phi              ) [ 0000010000000000000000000000000000000000000000000000000]
zext_ln97                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln97_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln97_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr   (getelementptr    ) [ 0000001111111111000000000000000000000000000000000000000]
zext_ln90                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln90                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln90                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln90                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp4                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln93                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln93_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln93                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln93                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_11                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln55_2                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_12                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln54_2                  (or               ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln54_9              (select           ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln54_10             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln97_2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln97_2                (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln97                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln97_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln9                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln97_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
input_r_addr               (getelementptr    ) [ 0000001111111110000000000000000000000000000000000000000]
br_ln89                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
input_r_load_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
input_r_addr_read          (read             ) [ 0000000000000001000000000000000000000000000000000000000]
speclooptripcount_ln90     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln90          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln97               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln97                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln90                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
nout                       (phi              ) [ 0000000000000000100000000000000000000000000000000000000]
phi_mul39                  (phi              ) [ 0000000000000000100000000000000000000000000000000000000]
add_ln46_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111]
nout_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_12_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_82                   (add              ) [ 0000000000000000011111111111111111111000000000000000000]
icmp_ln46                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln46                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln46                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln46     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln46          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln49                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln49                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln8                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln53                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
params_addr                (getelementptr    ) [ 0000000000000000011111111111111111111000000000000000000]
br_ln49                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln110                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ty                         (phi              ) [ 0000000000000000010111111111111111111000000000000000000]
ty_cast                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_83                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_84                   (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
empty_85                   (add              ) [ 0000000000000000001111111111111111111000000000000000000]
icmp_ln49                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln49_1                 (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln49                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln49     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln49          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln50                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln46                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
tx                         (phi              ) [ 0000000000000000001000000000111111111000000000000000000]
tx_cast                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_86                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast50                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr    (getelementptr    ) [ 0000000000000000000111111111111111111000000000000000000]
icmp_ln50                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln50                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln50                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln49                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
speclooptripcount_ln50     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln50          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_load    (load             ) [ 0011111111111111111111111111111111111111111111111111111]
empty_87                   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln53                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ky                         (phi              ) [ 0000000000000000000000000001000000000000000000000000000]
add51_lcssa_lcssa18        (phi              ) [ 0000000000000000000000000001111111111000000000000000000]
zext_ln53                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln53                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln53                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln53                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln53     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln53          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
empty_88                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln62                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
mul_ln62                   (mul              ) [ 0000000000000000000000000000111111111000000000000000000]
br_ln54                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
store_ln62                 (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln50                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
kx                         (phi              ) [ 0000000000000000000000000000100000000000000000000000000]
add51_lcssa17              (phi              ) [ 0011111111111111111111111111111111111111111111111111111]
zext_ln54                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln54                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln54                   (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln54                    (br               ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln58                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln62_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln62                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln62_2                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
input_fm_buffer_2_0_addr_1 (getelementptr    ) [ 0000000000000000000000000000010000000000000000000000000]
br_ln53                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
params_addr_read           (read             ) [ 0000000000000000000000000000001000000000000000000000000]
input_fm_buffer_2_0_load   (load             ) [ 0000000000000000000000000000001110000000000000000000000]
bitcast_ln62               (bitcast          ) [ 0000000000000000000000000000000110000000000000000000000]
mul                        (fmul             ) [ 0000000000000000000000000000000001111000000000000000000]
speclooptripcount_ln54     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln54          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
add                        (fadd             ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln54                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
nout_2                     (phi              ) [ 0000000000000000000000000000000000000100000000000000000]
phi_mul41                  (phi              ) [ 0000000000000000000000000000000000000100000000000000000]
zext_ln110_1               (zext             ) [ 0000000000000000000000000000000000000011111111111111111]
add_ln110_1                (add              ) [ 0011111111111111111111111111111111111111111111111111111]
zext_ln110                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_2                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114_1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114                  (add              ) [ 0000000000000000000000000000000000000011111111111111111]
icmp_ln110                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln110                  (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln110                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
conv1_biases_addr          (getelementptr    ) [ 0000000000000000000000000000000000000010000000000000000]
br_ln33                    (br               ) [ 0011111111111111111111111111111111111111111111111111111]
speclooptripcount_ln110    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln110         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
conv1_biases_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_89                   (bitcast          ) [ 0000000000000000000000000000000000000001111111111111111]
br_ln111                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
ty_4                       (phi              ) [ 0000000000000000000000000000000000000001000000000000000]
zext_ln114_2               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114_3               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln114                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl3                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114_2                (add              ) [ 0000000000000000000000000000000000000000111111111100000]
zext_ln111                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln111                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln111                  (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln111                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
empty_90                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl6                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl6_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl7                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl7_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_91                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast21                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp9                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp9_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp11                      (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp11_cast                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp10                      (add              ) [ 0000000000000000000000000000000000000000000000000000000]
empty_92                   (add              ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln112                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
output_r_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000111111111111111]
br_ln110                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
speclooptripcount_ln111    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln111         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
empty_93                   (writereq         ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln112                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
tx_4                       (phi              ) [ 0000000000000000000000000000000000000000010000000000000]
zext_ln114_4               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln114_3                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln114_5               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000]
icmp_ln112                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln112                  (add              ) [ 0011111111111111111111111111111111111111111111111111111]
br_ln112                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln116                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
output_fm_buffer_1_load_1  (load             ) [ 0000000000000000000000000000000000000000000111100000000]
value                      (fadd             ) [ 0000000000000000000000000000000000000000000000011000000]
bitcast_ln119              (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_6                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln119                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln119                 (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln119_1               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln119                   (or               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_7                      (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln119                  (and              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln123               (select           ) [ 0000000000000000000000000000000000000000000000000100000]
speclooptripcount_ln112    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln112         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
write_ln123                (write            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln112                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
empty_94                   (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln111                   (br               ) [ 0011111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="params">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="tj_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_ftmap_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv1_weights_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input_ftmap_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_readreq_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_r_load_req/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="input_r_addr_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="9"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_addr_read/14 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="3"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_87/19 "/>
</bind>
</comp>

<comp id="223" class="1004" name="params_addr_read_read_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="13"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_addr_read/29 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_writeresp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_93/40 empty_94/50 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln123_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="10"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/49 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln97/15 input_fm_buffer_2_0_load/28 "/>
</bind>
</comp>

<comp id="256" class="1004" name="output_fm_buffer_1_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="15" slack="0"/>
<pin id="260" dir="1" index="3" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/18 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="15" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_1_load/25 store_ln62/27 output_fm_buffer_1_load_1/41 store_ln116/41 "/>
</bind>
</comp>

<comp id="268" class="1004" name="input_fm_buffer_2_0_addr_1_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr_1/28 "/>
</bind>
</comp>

<comp id="276" class="1004" name="conv1_biases_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/37 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/37 "/>
</bind>
</comp>

<comp id="289" class="1004" name="output_fm_buffer_1_addr_1_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="15" slack="0"/>
<pin id="293" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_1/41 "/>
</bind>
</comp>

<comp id="298" class="1005" name="ti_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="ti_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="by_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="by_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/4 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_mul_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="phi_mul_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="333" class="1005" name="bx_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="1"/>
<pin id="335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="bx_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="nout_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="1"/>
<pin id="346" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="nout_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout/16 "/>
</bind>
</comp>

<comp id="355" class="1005" name="phi_mul39_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="1"/>
<pin id="357" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul39 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="phi_mul39_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="15" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul39/16 "/>
</bind>
</comp>

<comp id="366" class="1005" name="ty_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="1"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="ty_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/17 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tx_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="tx_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/18 "/>
</bind>
</comp>

<comp id="390" class="1005" name="ky_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="ky_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="1" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/27 "/>
</bind>
</comp>

<comp id="401" class="1005" name="add51_lcssa_lcssa18_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_lcssa_lcssa18 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="add51_lcssa_lcssa18_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="32" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add51_lcssa_lcssa18/27 "/>
</bind>
</comp>

<comp id="412" class="1005" name="kx_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="kx_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="1" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/28 "/>
</bind>
</comp>

<comp id="423" class="1005" name="add51_lcssa17_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add51_lcssa17 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="add51_lcssa17_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="32" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add51_lcssa17/28 "/>
</bind>
</comp>

<comp id="435" class="1005" name="nout_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="1"/>
<pin id="437" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout_2 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="nout_2_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="1" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout_2/37 "/>
</bind>
</comp>

<comp id="446" class="1005" name="phi_mul41_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="24" slack="1"/>
<pin id="448" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul41 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="phi_mul41_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="0"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="1" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul41/37 "/>
</bind>
</comp>

<comp id="457" class="1005" name="ty_4_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty_4 (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="ty_4_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="1" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty_4/39 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tx_4_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="1"/>
<pin id="470" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx_4 (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="tx_4_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="1" slack="1"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx_4/41 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/33 value/43 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/30 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/47 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln32_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tj_1_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="1"/>
<pin id="500" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln32_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln32_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="0" index="2" bw="4" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln33_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln33_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln33_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln32_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="0" index="1" bw="4" slack="2"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln89_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln89_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln89_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln89_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp1_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="empty_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="2"/>
<pin id="576" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_9_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="10" slack="0"/>
<pin id="581" dir="0" index="2" bw="5" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln55_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_10_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="10" slack="0"/>
<pin id="595" dir="0" index="2" bw="5" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln54_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="9" slack="0"/>
<pin id="604" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="or_ln54_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="yClamped_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="9" slack="0"/>
<pin id="617" dir="0" index="2" bw="10" slack="0"/>
<pin id="618" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="20" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="shl_ln97_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln97_1/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln97_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="0"/>
<pin id="640" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sub_ln97_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="20" slack="0"/>
<pin id="644" dir="0" index="1" bw="12" slack="0"/>
<pin id="645" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln90_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="20" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln97_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln97_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="1"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_2/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln97_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln90_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln90_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="0" index="1" bw="4" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln90_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="4" slack="2"/>
<pin id="686" dir="0" index="2" bw="4" slack="2"/>
<pin id="687" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln93_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln93_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="0" index="1" bw="3" slack="0"/>
<pin id="698" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln93_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="0"/>
<pin id="703" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln93_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_11_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="10" slack="0"/>
<pin id="714" dir="0" index="2" bw="5" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln55_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_2/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_12_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="10" slack="0"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_ln54_2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_2/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="select_ln54_9_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="0" index="2" bw="9" slack="0"/>
<pin id="743" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_9/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln54_10_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="9" slack="0"/>
<pin id="750" dir="0" index="2" bw="10" slack="0"/>
<pin id="751" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_10/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="shl_ln97_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="0"/>
<pin id="757" dir="0" index="1" bw="10" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln97_2/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln97_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_2/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln97_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="12" slack="0"/>
<pin id="769" dir="0" index="1" bw="64" slack="4"/>
<pin id="770" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln97_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="0"/>
<pin id="774" dir="0" index="1" bw="20" slack="1"/>
<pin id="775" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln9_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="62" slack="0"/>
<pin id="779" dir="0" index="1" bw="64" slack="0"/>
<pin id="780" dir="0" index="2" bw="3" slack="0"/>
<pin id="781" dir="0" index="3" bw="7" slack="0"/>
<pin id="782" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln97_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="62" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_1/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="input_r_addr_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="62" slack="0"/>
<pin id="794" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="bitcast_ln97_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln97/15 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln46_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="15" slack="0"/>
<pin id="803" dir="0" index="1" bw="10" slack="0"/>
<pin id="804" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/16 "/>
</bind>
</comp>

<comp id="807" class="1004" name="nout_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="0"/>
<pin id="809" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nout_cast/16 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_s_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="0"/>
<pin id="813" dir="0" index="1" bw="7" slack="0"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_12_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="11" slack="0"/>
<pin id="821" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/16 "/>
</bind>
</comp>

<comp id="823" class="1004" name="empty_82_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="0"/>
<pin id="825" dir="0" index="1" bw="7" slack="0"/>
<pin id="826" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_82/16 "/>
</bind>
</comp>

<comp id="829" class="1004" name="icmp_ln46_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="7" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/16 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln46_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/16 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln49_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="15" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/16 "/>
</bind>
</comp>

<comp id="845" class="1004" name="add_ln49_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="15" slack="0"/>
<pin id="847" dir="0" index="1" bw="64" slack="4"/>
<pin id="848" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln8_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="62" slack="0"/>
<pin id="852" dir="0" index="1" bw="64" slack="0"/>
<pin id="853" dir="0" index="2" bw="3" slack="0"/>
<pin id="854" dir="0" index="3" bw="7" slack="0"/>
<pin id="855" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/16 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln53_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="62" slack="0"/>
<pin id="862" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/16 "/>
</bind>
</comp>

<comp id="864" class="1004" name="params_addr_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="62" slack="0"/>
<pin id="867" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="params_addr/16 "/>
</bind>
</comp>

<comp id="870" class="1004" name="ty_cast_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ty_cast/17 "/>
</bind>
</comp>

<comp id="874" class="1004" name="empty_83_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="1"/>
<pin id="876" dir="0" index="1" bw="5" slack="0"/>
<pin id="877" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_83/17 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="12" slack="0"/>
<pin id="881" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/17 "/>
</bind>
</comp>

<comp id="883" class="1004" name="empty_84_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="12" slack="0"/>
<pin id="885" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_84/17 "/>
</bind>
</comp>

<comp id="887" class="1004" name="p_shl1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="15" slack="0"/>
<pin id="889" dir="0" index="1" bw="11" slack="0"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="empty_85_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="15" slack="0"/>
<pin id="897" dir="0" index="1" bw="12" slack="0"/>
<pin id="898" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_85/17 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln49_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="0"/>
<pin id="903" dir="0" index="1" bw="5" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/17 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln49_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/17 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tx_cast_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="0"/>
<pin id="915" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tx_cast/18 "/>
</bind>
</comp>

<comp id="917" class="1004" name="empty_86_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="15" slack="1"/>
<pin id="919" dir="0" index="1" bw="5" slack="0"/>
<pin id="920" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_86/18 "/>
</bind>
</comp>

<comp id="922" class="1004" name="p_cast50_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="15" slack="0"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast50/18 "/>
</bind>
</comp>

<comp id="927" class="1004" name="icmp_ln50_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="0"/>
<pin id="929" dir="0" index="1" bw="5" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/18 "/>
</bind>
</comp>

<comp id="933" class="1004" name="add_ln50_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="5" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/18 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln53_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="0"/>
<pin id="941" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/27 "/>
</bind>
</comp>

<comp id="943" class="1004" name="icmp_ln53_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="0"/>
<pin id="945" dir="0" index="1" bw="4" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/27 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln53_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/27 "/>
</bind>
</comp>

<comp id="955" class="1004" name="empty_88_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="0"/>
<pin id="957" dir="0" index="1" bw="5" slack="10"/>
<pin id="958" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_88/27 "/>
</bind>
</comp>

<comp id="961" class="1004" name="zext_ln62_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="0"/>
<pin id="963" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/27 "/>
</bind>
</comp>

<comp id="965" class="1004" name="mul_ln62_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="0"/>
<pin id="967" dir="0" index="1" bw="6" slack="0"/>
<pin id="968" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/27 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln54_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="0"/>
<pin id="973" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/28 "/>
</bind>
</comp>

<comp id="975" class="1004" name="icmp_ln54_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="0"/>
<pin id="977" dir="0" index="1" bw="4" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/28 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln54_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="4" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/28 "/>
</bind>
</comp>

<comp id="987" class="1004" name="add_ln58_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="0"/>
<pin id="989" dir="0" index="1" bw="5" slack="10"/>
<pin id="990" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/28 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln62_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="5" slack="0"/>
<pin id="995" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/28 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln62_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="1"/>
<pin id="999" dir="0" index="1" bw="5" slack="0"/>
<pin id="1000" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/28 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln62_2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="10" slack="0"/>
<pin id="1004" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/28 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="bitcast_ln62_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln62/30 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln110_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="24" slack="0"/>
<pin id="1013" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/37 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="add_ln110_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="24" slack="0"/>
<pin id="1017" dir="0" index="1" bw="19" slack="0"/>
<pin id="1018" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/37 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln110_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="7" slack="0"/>
<pin id="1023" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/37 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln114_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="7" slack="0"/>
<pin id="1028" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/37 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="11" slack="0"/>
<pin id="1032" dir="0" index="1" bw="7" slack="0"/>
<pin id="1033" dir="0" index="2" bw="1" slack="0"/>
<pin id="1034" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/37 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln114_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="11" slack="0"/>
<pin id="1040" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/37 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln114_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="11" slack="0"/>
<pin id="1044" dir="0" index="1" bw="7" slack="0"/>
<pin id="1045" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/37 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="icmp_ln110_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="7" slack="0"/>
<pin id="1050" dir="0" index="1" bw="7" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/37 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln110_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="7" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/37 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="empty_89_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_89/38 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="zext_ln114_2_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="0"/>
<pin id="1066" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/39 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln114_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="2"/>
<pin id="1070" dir="0" index="1" bw="5" slack="0"/>
<pin id="1071" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/39 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="zext_ln114_3_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="12" slack="0"/>
<pin id="1075" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/39 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="trunc_ln114_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="12" slack="0"/>
<pin id="1079" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/39 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="p_shl3_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="15" slack="0"/>
<pin id="1083" dir="0" index="1" bw="11" slack="0"/>
<pin id="1084" dir="0" index="2" bw="1" slack="0"/>
<pin id="1085" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/39 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln114_2_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="15" slack="0"/>
<pin id="1091" dir="0" index="1" bw="12" slack="0"/>
<pin id="1092" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/39 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln111_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="5" slack="0"/>
<pin id="1097" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/39 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="icmp_ln111_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="0"/>
<pin id="1101" dir="0" index="1" bw="5" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/39 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="add_ln111_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="5" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/39 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="empty_90_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="0"/>
<pin id="1113" dir="0" index="1" bw="8" slack="6"/>
<pin id="1114" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_90/39 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="p_shl6_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="18" slack="0"/>
<pin id="1118" dir="0" index="1" bw="8" slack="0"/>
<pin id="1119" dir="0" index="2" bw="1" slack="0"/>
<pin id="1120" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/39 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="p_shl6_cast_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="18" slack="0"/>
<pin id="1126" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/39 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_shl7_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="0" index="2" bw="1" slack="0"/>
<pin id="1132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/39 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="p_shl7_cast_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="10" slack="0"/>
<pin id="1138" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/39 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="empty_91_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="18" slack="0"/>
<pin id="1142" dir="0" index="1" bw="10" slack="0"/>
<pin id="1143" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_91/39 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_cast21_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="19" slack="0"/>
<pin id="1148" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast21/39 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp9_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="0"/>
<pin id="1152" dir="0" index="1" bw="4" slack="5"/>
<pin id="1153" dir="0" index="2" bw="4" slack="5"/>
<pin id="1154" dir="0" index="3" bw="1" slack="0"/>
<pin id="1155" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp9/39 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="tmp9_cast_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="10" slack="0"/>
<pin id="1162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/39 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp11_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="24" slack="2"/>
<pin id="1166" dir="0" index="1" bw="19" slack="0"/>
<pin id="1167" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/39 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp11_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="25" slack="0"/>
<pin id="1171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/39 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp10_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="25" slack="0"/>
<pin id="1175" dir="0" index="1" bw="64" slack="7"/>
<pin id="1176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/39 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="empty_92_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="64" slack="0"/>
<pin id="1180" dir="0" index="1" bw="10" slack="0"/>
<pin id="1181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_92/39 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="trunc_ln_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="62" slack="0"/>
<pin id="1186" dir="0" index="1" bw="64" slack="0"/>
<pin id="1187" dir="0" index="2" bw="3" slack="0"/>
<pin id="1188" dir="0" index="3" bw="7" slack="0"/>
<pin id="1189" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/39 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln112_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="62" slack="0"/>
<pin id="1196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/39 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="output_r_addr_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="0"/>
<pin id="1200" dir="0" index="1" bw="62" slack="0"/>
<pin id="1201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/39 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="zext_ln114_4_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="5" slack="0"/>
<pin id="1206" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/41 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="add_ln114_3_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="15" slack="2"/>
<pin id="1210" dir="0" index="1" bw="5" slack="0"/>
<pin id="1211" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/41 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="zext_ln114_5_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="15" slack="0"/>
<pin id="1215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/41 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="icmp_ln112_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="0"/>
<pin id="1220" dir="0" index="1" bw="5" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/41 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="add_ln112_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="5" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/41 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="bitcast_ln119_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="2"/>
<pin id="1232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln119/48 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_6_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="0"/>
<pin id="1236" dir="0" index="2" bw="6" slack="0"/>
<pin id="1237" dir="0" index="3" bw="6" slack="0"/>
<pin id="1238" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/48 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="trunc_ln119_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/48 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="icmp_ln119_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/48 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="icmp_ln119_1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="23" slack="0"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119_1/48 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="or_ln119_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="1" slack="0"/>
<pin id="1262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119/48 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="and_ln119_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln119/48 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="select_ln123_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="1" slack="0"/>
<pin id="1274" dir="0" index="2" bw="32" slack="0"/>
<pin id="1275" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/48 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tj_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="4" slack="0"/>
<pin id="1281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1286" class="1005" name="output_ftmap_read_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="64" slack="7"/>
<pin id="1288" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1291" class="1005" name="conv1_weights_read_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="64" slack="4"/>
<pin id="1293" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1296" class="1005" name="input_ftmap_read_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="64" slack="4"/>
<pin id="1298" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1304" class="1005" name="add_ln32_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="4" slack="1"/>
<pin id="1306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="6"/>
<pin id="1311" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1314" class="1005" name="zext_ln33_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="10" slack="2"/>
<pin id="1316" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="add_ln33_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="4" slack="0"/>
<pin id="1324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="add_ln89_1_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="0"/>
<pin id="1329" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="add_ln89_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="5" slack="0"/>
<pin id="1337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="sext_ln90_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="64" slack="1"/>
<pin id="1342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln90 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="input_fm_buffer_2_0_addr_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="10" slack="10"/>
<pin id="1347" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr "/>
</bind>
</comp>

<comp id="1353" class="1005" name="add_ln90_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="5" slack="0"/>
<pin id="1355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="input_r_addr_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="1"/>
<pin id="1360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="1364" class="1005" name="input_r_addr_read_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_read "/>
</bind>
</comp>

<comp id="1369" class="1005" name="add_ln46_1_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="15" slack="0"/>
<pin id="1371" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="empty_82_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="12" slack="1"/>
<pin id="1376" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="add_ln46_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="7" slack="0"/>
<pin id="1384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="params_addr_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="3"/>
<pin id="1389" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="params_addr "/>
</bind>
</comp>

<comp id="1393" class="1005" name="empty_85_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="15" slack="1"/>
<pin id="1395" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_85 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="add_ln49_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="5" slack="0"/>
<pin id="1403" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="output_fm_buffer_1_addr_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="15" slack="7"/>
<pin id="1408" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="1414" class="1005" name="add_ln50_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="5" slack="0"/>
<pin id="1416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="output_fm_buffer_1_load_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

<comp id="1427" class="1005" name="add_ln53_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="4" slack="0"/>
<pin id="1429" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="mul_ln62_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="10" slack="1"/>
<pin id="1434" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="add_ln54_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="4" slack="0"/>
<pin id="1442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="input_fm_buffer_2_0_addr_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="10" slack="1"/>
<pin id="1447" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_addr_1 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="params_addr_read_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="1"/>
<pin id="1452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="params_addr_read "/>
</bind>
</comp>

<comp id="1455" class="1005" name="input_fm_buffer_2_0_load_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="1"/>
<pin id="1457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_2_0_load "/>
</bind>
</comp>

<comp id="1460" class="1005" name="bitcast_ln62_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="1"/>
<pin id="1462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln62 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="mul_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="1"/>
<pin id="1467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1470" class="1005" name="add_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="1"/>
<pin id="1472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1475" class="1005" name="zext_ln110_1_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="25" slack="2"/>
<pin id="1477" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln110_1 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="add_ln110_1_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="24" slack="0"/>
<pin id="1482" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="add_ln114_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="12" slack="2"/>
<pin id="1487" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="add_ln110_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="7" slack="0"/>
<pin id="1495" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="conv1_biases_addr_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="6" slack="1"/>
<pin id="1500" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="1503" class="1005" name="empty_89_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="5"/>
<pin id="1505" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="empty_89 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="add_ln114_2_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="15" slack="2"/>
<pin id="1510" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln114_2 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="add_ln111_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="5" slack="0"/>
<pin id="1518" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="output_r_addr_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="1527" class="1005" name="output_fm_buffer_1_addr_1_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="15" slack="1"/>
<pin id="1529" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr_1 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="add_ln112_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="5" slack="0"/>
<pin id="1537" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="output_fm_buffer_1_load_1_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="1"/>
<pin id="1542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load_1 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="value_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="1"/>
<pin id="1547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="1551" class="1005" name="select_ln123_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="100" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="102" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="130" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="132" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="142" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="160" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="162" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="178" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="243"><net_src comp="180" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="92" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="92" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="92" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="92" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="92" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="297"><net_src comp="164" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="106" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="108" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="410"><net_src comp="404" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="433"><net_src comp="401" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="106" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="146" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="423" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="492"><net_src comp="164" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="48" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="498" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="50" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="60" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="498" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="498" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="302" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="48" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="302" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="545"><net_src comp="325" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="68" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="314" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="314" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="314" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="547" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="80" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="82" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="573" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="84" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="80" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="573" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="82" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="66" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="84" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="578" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="586" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="600" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="573" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="614" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="66" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="88" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="614" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="90" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="622" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="337" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="321" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="670"><net_src comp="337" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="337" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="70" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="337" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="72" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="60" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="298" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="298" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="667" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="78" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="691" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="80" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="82" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="705" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="84" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="80" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="705" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="82" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="711" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="719" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="725" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="66" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="84" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="733" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="739" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="705" pin="2"/><net_sink comp="747" pin=2"/></net>

<net id="760"><net_src comp="88" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="747" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="90" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="783"><net_src comp="94" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="772" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="96" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="98" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="777" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="0" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="797" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="805"><net_src comp="359" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="110" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="348" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="112" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="348" pin="4"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="46" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="807" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="348" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="114" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="348" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="116" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="359" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="841" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="856"><net_src comp="94" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="845" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="96" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="98" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="863"><net_src comp="850" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="4" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="370" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="870" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="874" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="122" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="883" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="46" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="899"><net_src comp="887" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="879" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="370" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="124" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="370" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="72" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="382" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="917" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="931"><net_src comp="382" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="124" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="382" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="72" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="394" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="394" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="136" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="394" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="50" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="939" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="366" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="68" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="416" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="416" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="136" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="416" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="50" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="971" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="378" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="997" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1010"><net_src comp="1007" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1014"><net_src comp="450" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="450" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="148" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="439" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1029"><net_src comp="439" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="112" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="439" pin="4"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="46" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="1030" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1026" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="439" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="114" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="439" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="116" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="283" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="461" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="1064" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="1068" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1086"><net_src comp="122" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="1077" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1088"><net_src comp="46" pin="0"/><net_sink comp="1081" pin=2"/></net>

<net id="1093"><net_src comp="1081" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1073" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="461" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="461" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="124" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="461" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="72" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1095" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1121"><net_src comp="152" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="1111" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="66" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1127"><net_src comp="1116" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1133"><net_src comp="154" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="1111" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="90" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1139"><net_src comp="1128" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1124" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1156"><net_src comp="156" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="298" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="298" pin="1"/><net_sink comp="1150" pin=2"/></net>

<net id="1159"><net_src comp="90" pin="0"/><net_sink comp="1150" pin=3"/></net>

<net id="1163"><net_src comp="1150" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1168"><net_src comp="1146" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1172"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1182"><net_src comp="1173" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1160" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1190"><net_src comp="94" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1192"><net_src comp="96" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1193"><net_src comp="98" pin="0"/><net_sink comp="1184" pin=3"/></net>

<net id="1197"><net_src comp="1184" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="10" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1207"><net_src comp="472" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="1204" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1216"><net_src comp="1208" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1222"><net_src comp="472" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="124" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="472" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="72" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1239"><net_src comp="166" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1240"><net_src comp="1230" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1241"><net_src comp="168" pin="0"/><net_sink comp="1233" pin=2"/></net>

<net id="1242"><net_src comp="170" pin="0"/><net_sink comp="1233" pin=3"/></net>

<net id="1246"><net_src comp="1230" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1251"><net_src comp="1233" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="172" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="1243" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="174" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1263"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1247" pin="2"/><net_sink comp="1259" pin=1"/></net>

<net id="1269"><net_src comp="1259" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="488" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="24" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="1230" pin="1"/><net_sink comp="1271" pin=2"/></net>

<net id="1282"><net_src comp="182" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1285"><net_src comp="1279" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1289"><net_src comp="186" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1294"><net_src comp="192" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1299"><net_src comp="198" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1307"><net_src comp="507" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1312"><net_src comp="513" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1317"><net_src comp="521" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1325"><net_src comp="531" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1330"><net_src comp="541" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1338"><net_src comp="557" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1343"><net_src comp="648" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1348"><net_src comp="244" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1356"><net_src comp="677" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1361"><net_src comp="791" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1367"><net_src comp="211" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1372"><net_src comp="801" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1377"><net_src comp="823" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1385"><net_src comp="835" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1390"><net_src comp="864" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1396"><net_src comp="895" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1404"><net_src comp="907" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1409"><net_src comp="256" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1417"><net_src comp="933" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1422"><net_src comp="263" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1430"><net_src comp="949" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1435"><net_src comp="965" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1443"><net_src comp="981" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1448"><net_src comp="268" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1453"><net_src comp="223" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1458"><net_src comp="251" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1463"><net_src comp="1007" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1468"><net_src comp="484" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1473"><net_src comp="479" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1478"><net_src comp="1011" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1483"><net_src comp="1015" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1488"><net_src comp="1042" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1496"><net_src comp="1054" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1501"><net_src comp="276" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1506"><net_src comp="1060" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1511"><net_src comp="1089" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1519"><net_src comp="1105" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1524"><net_src comp="1198" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1530"><net_src comp="289" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1538"><net_src comp="1224" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1543"><net_src comp="263" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1548"><net_src comp="479" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1554"><net_src comp="1271" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="235" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {40 49 50 51 52 53 54 }
	Port: input_fm_buffer_2_0 | {15 }
	Port: output_fm_buffer_1 | {27 41 }
 - Input state : 
	Port: conv1 : input_r | {6 7 8 9 10 11 12 13 14 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : params | {19 20 21 22 23 24 25 26 29 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {37 38 }
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : input_fm_buffer_2_0 | {28 29 }
	Port: conv1 : output_fm_buffer_1 | {25 26 41 42 }
  - Chain level:
	State 1
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		tmp : 1
		zext_ln33 : 2
	State 3
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
	State 4
		add_ln89_1 : 1
		zext_ln89 : 1
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		tmp1 : 2
		tmp1_cast : 3
		empty : 4
		tmp_9 : 5
		icmp_ln55 : 5
		tmp_10 : 5
		select_ln54 : 6
		or_ln54 : 6
		yClamped : 7
		shl_ln : 8
		shl_ln97_1 : 8
		sext_ln97 : 9
		sub_ln97 : 10
		sext_ln90 : 11
	State 5
		zext_ln97 : 1
		add_ln97_2 : 2
		zext_ln97_1 : 3
		input_fm_buffer_2_0_addr : 4
		zext_ln90 : 1
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		zext_ln93 : 1
		add_ln93_1 : 2
		sext_ln93 : 3
		add_ln93 : 4
		tmp_11 : 5
		icmp_ln55_2 : 5
		tmp_12 : 5
		or_ln54_2 : 6
		select_ln54_9 : 6
		select_ln54_10 : 7
		shl_ln97_2 : 8
		sext_ln97_2 : 9
		add_ln97 : 10
		add_ln97_1 : 11
		trunc_ln9 : 12
		sext_ln97_1 : 13
		input_r_addr : 14
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		store_ln97 : 1
	State 16
		add_ln46_1 : 1
		nout_cast : 1
		tmp_s : 1
		tmp_12_cast : 2
		empty_82 : 3
		icmp_ln46 : 1
		add_ln46 : 1
		br_ln46 : 2
		zext_ln49 : 1
		add_ln49 : 2
		trunc_ln8 : 3
		sext_ln53 : 4
		params_addr : 5
	State 17
		ty_cast : 1
		empty_83 : 2
		p_cast : 3
		empty_84 : 3
		p_shl1 : 4
		empty_85 : 5
		icmp_ln49 : 1
		add_ln49_1 : 1
		br_ln49 : 2
	State 18
		tx_cast : 1
		empty_86 : 2
		p_cast50 : 3
		output_fm_buffer_1_addr : 4
		icmp_ln50 : 1
		add_ln50 : 1
		br_ln50 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		zext_ln53 : 1
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		empty_88 : 2
		zext_ln62 : 3
		mul_ln62 : 4
		store_ln62 : 1
	State 28
		zext_ln54 : 1
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		add_ln58 : 2
		zext_ln62_1 : 3
		add_ln62 : 4
		zext_ln62_2 : 5
		input_fm_buffer_2_0_addr_1 : 6
		input_fm_buffer_2_0_load : 7
	State 29
	State 30
		mul : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln110_1 : 1
		add_ln110_1 : 1
		zext_ln110 : 1
		zext_ln114 : 1
		tmp_2 : 1
		zext_ln114_1 : 2
		add_ln114 : 3
		icmp_ln110 : 1
		add_ln110 : 1
		br_ln110 : 2
		conv1_biases_addr : 2
		conv1_biases_load : 3
	State 38
		empty_89 : 1
	State 39
		zext_ln114_2 : 1
		add_ln114_1 : 2
		zext_ln114_3 : 3
		trunc_ln114 : 3
		p_shl3 : 4
		add_ln114_2 : 5
		zext_ln111 : 1
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		empty_90 : 2
		p_shl6 : 3
		p_shl6_cast : 4
		p_shl7 : 3
		p_shl7_cast : 4
		empty_91 : 5
		p_cast21 : 6
		tmp9_cast : 1
		tmp11 : 7
		tmp11_cast : 8
		tmp10 : 9
		empty_92 : 10
		trunc_ln : 11
		sext_ln112 : 12
		output_r_addr : 13
	State 40
	State 41
		zext_ln114_4 : 1
		add_ln114_3 : 2
		zext_ln114_5 : 3
		output_fm_buffer_1_addr_1 : 4
		icmp_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
		output_fm_buffer_1_load_1 : 5
		store_ln116 : 5
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		tmp_6 : 1
		trunc_ln119 : 1
		icmp_ln119 : 2
		icmp_ln119_1 : 2
		or_ln119 : 3
		and_ln119 : 3
		select_ln123 : 3
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln32_fu_507        |    0    |    0    |    12   |
|          |         add_ln33_fu_531        |    0    |    0    |    12   |
|          |        add_ln89_1_fu_541       |    0    |    0    |    17   |
|          |         add_ln89_fu_557        |    0    |    0    |    12   |
|          |           tmp1_fu_563          |    0    |    0    |    12   |
|          |          empty_fu_573          |    0    |    0    |    15   |
|          |        add_ln97_2_fu_656       |    0    |    0    |    17   |
|          |         add_ln90_fu_677        |    0    |    0    |    12   |
|          |        add_ln93_1_fu_695       |    0    |    0    |    12   |
|          |         add_ln93_fu_705        |    0    |    0    |    15   |
|          |         add_ln97_fu_767        |    0    |    0    |    64   |
|          |        add_ln97_1_fu_772       |    0    |    0    |    64   |
|          |        add_ln46_1_fu_801       |    0    |    0    |    22   |
|          |         empty_82_fu_823        |    0    |    0    |    18   |
|          |         add_ln46_fu_835        |    0    |    0    |    14   |
|          |         add_ln49_fu_845        |    0    |    0    |    71   |
|          |         empty_83_fu_874        |    0    |    0    |    19   |
|          |         empty_85_fu_895        |    0    |    0    |    22   |
|    add   |        add_ln49_1_fu_907       |    0    |    0    |    12   |
|          |         empty_86_fu_917        |    0    |    0    |    22   |
|          |         add_ln50_fu_933        |    0    |    0    |    12   |
|          |         add_ln53_fu_949        |    0    |    0    |    12   |
|          |         empty_88_fu_955        |    0    |    0    |    12   |
|          |         add_ln54_fu_981        |    0    |    0    |    12   |
|          |         add_ln58_fu_987        |    0    |    0    |    12   |
|          |         add_ln62_fu_997        |    0    |    0    |    17   |
|          |       add_ln110_1_fu_1015      |    0    |    0    |    31   |
|          |        add_ln114_fu_1042       |    0    |    0    |    18   |
|          |        add_ln110_fu_1054       |    0    |    0    |    14   |
|          |       add_ln114_1_fu_1068      |    0    |    0    |    19   |
|          |       add_ln114_2_fu_1089      |    0    |    0    |    22   |
|          |        add_ln111_fu_1105       |    0    |    0    |    12   |
|          |        empty_90_fu_1111        |    0    |    0    |    15   |
|          |          tmp11_fu_1164         |    0    |    0    |    31   |
|          |          tmp10_fu_1173         |    0    |    0    |    64   |
|          |        empty_92_fu_1178        |    0    |    0    |    64   |
|          |       add_ln114_3_fu_1208      |    0    |    0    |    22   |
|          |        add_ln112_fu_1224       |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_479           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_484           |    3    |   128   |   135   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln32_fu_501        |    0    |    0    |    12   |
|          |        icmp_ln33_fu_525        |    0    |    0    |    12   |
|          |        icmp_ln89_fu_551        |    0    |    0    |    12   |
|          |        icmp_ln55_fu_586        |    0    |    0    |    17   |
|          |        icmp_ln90_fu_671        |    0    |    0    |    12   |
|          |       icmp_ln55_2_fu_719       |    0    |    0    |    17   |
|          |        icmp_ln46_fu_829        |    0    |    0    |    14   |
|   icmp   |        icmp_ln49_fu_901        |    0    |    0    |    12   |
|          |        icmp_ln50_fu_927        |    0    |    0    |    12   |
|          |        icmp_ln53_fu_943        |    0    |    0    |    12   |
|          |        icmp_ln54_fu_975        |    0    |    0    |    12   |
|          |       icmp_ln110_fu_1048       |    0    |    0    |    14   |
|          |       icmp_ln111_fu_1099       |    0    |    0    |    12   |
|          |       icmp_ln112_fu_1218       |    0    |    0    |    12   |
|          |       icmp_ln119_fu_1247       |    0    |    0    |    15   |
|          |      icmp_ln119_1_fu_1253      |    0    |    0    |    30   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln54_fu_600       |    0    |    0    |    9    |
|          |         yClamped_fu_614        |    0    |    0    |    10   |
|  select  |      select_ln54_9_fu_739      |    0    |    0    |    9    |
|          |      select_ln54_10_fu_747     |    0    |    0    |    10   |
|          |      select_ln123_fu_1271      |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |         sub_ln97_fu_642        |    0    |    0    |    27   |
|          |        empty_91_fu_1140        |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         mul_ln62_fu_965        |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln54_fu_608         |    0    |    0    |    2    |
|    or    |        or_ln54_2_fu_733        |    0    |    0    |    2    |
|          |        or_ln119_fu_1259        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln119_fu_1265       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  output_ftmap_read_read_fu_186 |    0    |    0    |    0    |
|          | conv1_weights_read_read_fu_192 |    0    |    0    |    0    |
|   read   |  input_ftmap_read_read_fu_198  |    0    |    0    |    0    |
|          |  input_r_addr_read_read_fu_211 |    0    |    0    |    0    |
|          |  params_addr_read_read_fu_223  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_204       |    0    |    0    |    0    |
|          |       grp_readreq_fu_216       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_228      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln123_write_fu_235    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_488           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_513           |    0    |    0    |    0    |
|          |          shl_ln_fu_622         |    0    |    0    |    0    |
|          |        shl_ln97_1_fu_630       |    0    |    0    |    0    |
|          |           tmp4_fu_683          |    0    |    0    |    0    |
|          |        shl_ln97_2_fu_755       |    0    |    0    |    0    |
|bitconcatenate|          tmp_s_fu_811          |    0    |    0    |    0    |
|          |          p_shl1_fu_887         |    0    |    0    |    0    |
|          |          tmp_2_fu_1030         |    0    |    0    |    0    |
|          |         p_shl3_fu_1081         |    0    |    0    |    0    |
|          |         p_shl6_fu_1116         |    0    |    0    |    0    |
|          |         p_shl7_fu_1128         |    0    |    0    |    0    |
|          |          tmp9_fu_1150          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln33_fu_521        |    0    |    0    |    0    |
|          |        zext_ln89_fu_547        |    0    |    0    |    0    |
|          |        zext_ln97_fu_652        |    0    |    0    |    0    |
|          |       zext_ln97_1_fu_662       |    0    |    0    |    0    |
|          |        zext_ln90_fu_667        |    0    |    0    |    0    |
|          |        zext_ln93_fu_691        |    0    |    0    |    0    |
|          |        nout_cast_fu_807        |    0    |    0    |    0    |
|          |       tmp_12_cast_fu_819       |    0    |    0    |    0    |
|          |        zext_ln49_fu_841        |    0    |    0    |    0    |
|          |         ty_cast_fu_870         |    0    |    0    |    0    |
|          |          p_cast_fu_879         |    0    |    0    |    0    |
|          |         tx_cast_fu_913         |    0    |    0    |    0    |
|          |         p_cast50_fu_922        |    0    |    0    |    0    |
|          |        zext_ln53_fu_939        |    0    |    0    |    0    |
|   zext   |        zext_ln62_fu_961        |    0    |    0    |    0    |
|          |        zext_ln54_fu_971        |    0    |    0    |    0    |
|          |       zext_ln62_1_fu_993       |    0    |    0    |    0    |
|          |       zext_ln62_2_fu_1002      |    0    |    0    |    0    |
|          |      zext_ln110_1_fu_1011      |    0    |    0    |    0    |
|          |       zext_ln110_fu_1021       |    0    |    0    |    0    |
|          |       zext_ln114_fu_1026       |    0    |    0    |    0    |
|          |      zext_ln114_1_fu_1038      |    0    |    0    |    0    |
|          |      zext_ln114_2_fu_1064      |    0    |    0    |    0    |
|          |      zext_ln114_3_fu_1073      |    0    |    0    |    0    |
|          |       zext_ln111_fu_1095       |    0    |    0    |    0    |
|          |       p_shl6_cast_fu_1124      |    0    |    0    |    0    |
|          |       p_shl7_cast_fu_1136      |    0    |    0    |    0    |
|          |        tmp9_cast_fu_1160       |    0    |    0    |    0    |
|          |      zext_ln114_4_fu_1204      |    0    |    0    |    0    |
|          |      zext_ln114_5_fu_1213      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp1_cast_fu_569        |    0    |    0    |    0    |
|          |        sext_ln97_fu_638        |    0    |    0    |    0    |
|          |        sext_ln90_fu_648        |    0    |    0    |    0    |
|          |        sext_ln93_fu_701        |    0    |    0    |    0    |
|   sext   |       sext_ln97_2_fu_763       |    0    |    0    |    0    |
|          |       sext_ln97_1_fu_787       |    0    |    0    |    0    |
|          |        sext_ln53_fu_860        |    0    |    0    |    0    |
|          |        p_cast21_fu_1146        |    0    |    0    |    0    |
|          |       tmp11_cast_fu_1169       |    0    |    0    |    0    |
|          |       sext_ln112_fu_1194       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_9_fu_578          |    0    |    0    |    0    |
| bitselect|          tmp_10_fu_592         |    0    |    0    |    0    |
|          |          tmp_11_fu_711         |    0    |    0    |    0    |
|          |          tmp_12_fu_725         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        trunc_ln9_fu_777        |    0    |    0    |    0    |
|partselect|        trunc_ln8_fu_850        |    0    |    0    |    0    |
|          |        trunc_ln_fu_1184        |    0    |    0    |    0    |
|          |          tmp_6_fu_1233         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         empty_84_fu_883        |    0    |    0    |    0    |
|   trunc  |       trunc_ln114_fu_1077      |    0    |    0    |    0    |
|          |       trunc_ln119_fu_1243      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   355   |   1594  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|       add51_lcssa17_reg_423       |   32   |
|    add51_lcssa_lcssa18_reg_401    |   32   |
|        add_ln110_1_reg_1480       |   24   |
|         add_ln110_reg_1493        |    7   |
|         add_ln111_reg_1516        |    5   |
|         add_ln112_reg_1535        |    5   |
|        add_ln114_2_reg_1508       |   15   |
|         add_ln114_reg_1485        |   12   |
|         add_ln32_reg_1304         |    4   |
|         add_ln33_reg_1322         |    4   |
|        add_ln46_1_reg_1369        |   15   |
|         add_ln46_reg_1382         |    7   |
|        add_ln49_1_reg_1401        |    5   |
|         add_ln50_reg_1414         |    5   |
|         add_ln53_reg_1427         |    4   |
|         add_ln54_reg_1440         |    4   |
|        add_ln89_1_reg_1327        |   10   |
|         add_ln89_reg_1335         |    5   |
|         add_ln90_reg_1353         |    5   |
|            add_reg_1470           |   32   |
|       bitcast_ln62_reg_1460       |   32   |
|             bx_reg_333            |    5   |
|             by_reg_310            |    5   |
|     conv1_biases_addr_reg_1498    |    6   |
|    conv1_weights_read_reg_1291    |   64   |
|         empty_82_reg_1374         |   12   |
|         empty_85_reg_1393         |   15   |
|         empty_89_reg_1503         |   32   |
|input_fm_buffer_2_0_addr_1_reg_1445|   10   |
| input_fm_buffer_2_0_addr_reg_1345 |   10   |
| input_fm_buffer_2_0_load_reg_1455 |   32   |
|     input_ftmap_read_reg_1296     |   64   |
|     input_r_addr_read_reg_1364    |   32   |
|       input_r_addr_reg_1358       |   32   |
|             kx_reg_412            |    4   |
|             ky_reg_390            |    4   |
|         mul_ln62_reg_1432         |   10   |
|            mul_reg_1465           |   32   |
|           nout_2_reg_435          |    7   |
|            nout_reg_344           |    7   |
| output_fm_buffer_1_addr_1_reg_1527|   15   |
|  output_fm_buffer_1_addr_reg_1406 |   15   |
| output_fm_buffer_1_load_1_reg_1540|   32   |
|  output_fm_buffer_1_load_reg_1419 |   32   |
|     output_ftmap_read_reg_1286    |   64   |
|       output_r_addr_reg_1521      |   32   |
|     params_addr_read_reg_1450     |   32   |
|        params_addr_reg_1387       |   32   |
|         phi_mul39_reg_355         |   15   |
|         phi_mul41_reg_446         |   24   |
|          phi_mul_reg_321          |   10   |
|       select_ln123_reg_1551       |   32   |
|         sext_ln90_reg_1340        |   64   |
|             ti_reg_298            |    4   |
|            tj_reg_1279            |    4   |
|            tmp_reg_1309           |    8   |
|            tx_4_reg_468           |    5   |
|             tx_reg_378            |    5   |
|            ty_4_reg_457           |    5   |
|             ty_reg_366            |    5   |
|           value_reg_1545          |   32   |
|       zext_ln110_1_reg_1475       |   25   |
|         zext_ln33_reg_1314        |   10   |
+-----------------------------------+--------+
|               Total               |  1149  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_228 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_251  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_263  |  p0  |   3  |  15  |   45   ||    14   |
|   grp_access_fu_263  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_283  |  p0  |   2  |   6  |   12   ||    9    |
|      ti_reg_298      |  p0  |   2  |   4  |    8   ||    9    |
|    phi_mul_reg_321   |  p0  |   2  |  10  |   20   ||    9    |
|      ty_reg_366      |  p0  |   2  |   5  |   10   ||    9    |
|      tx_reg_378      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_479      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_479      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_484      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   393  ||  5.222  ||   109   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |  1594  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   109  |
|  Register |    -   |    -   |  1149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |  1504  |  1703  |
+-----------+--------+--------+--------+--------+
