#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000103bf70 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v00000000010a8bc0_0 .var "clk", 0 0;
v00000000010a8620_0 .net "empty_flag", 0 0, L_000000000103c710;  1 drivers
v00000000010a86c0_0 .net "full_flag", 0 0, L_000000000103cfd0;  1 drivers
v00000000010a7c20_0 .net "r_data", 7 0, L_000000000103ce10;  1 drivers
v00000000010a8c60_0 .var "read_enable", 0 0;
v00000000010a81c0_0 .var "reset", 0 0;
v00000000010a7860_0 .var "w_data", 7 0;
v00000000010a7ea0_0 .var "write_enable", 0 0;
E_000000000103ffb0 .event negedge, v000000000103d4d0_0;
S_000000000104e150 .scope module, "inst1" "fifo" 2 10, 3 1 0, S_000000000103bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 8 "w_data";
    .port_info 5 /OUTPUT 8 "r_data";
    .port_info 6 /OUTPUT 1 "full_flag";
    .port_info 7 /OUTPUT 1 "empty_flag";
    .port_info 8 /OUTPUT 1 "valid";
P_0000000001049c20 .param/l "N" 0 3 1, +C4<00000000000000000000000000001000>;
P_0000000001049c58 .param/l "W" 0 3 1, +C4<00000000000000000000000000000100>;
L_000000000103ce10 .functor BUFZ 8, L_00000000010a8260, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000103cfd0 .functor BUFZ 1, v000000000103d9d0_0, C4<0>, C4<0>, C4<0>;
L_000000000103c710 .functor BUFZ 1, v000000000103df70_0, C4<0>, C4<0>, C4<0>;
v000000000103d750_0 .net *"_s0", 7 0, L_00000000010a8260;  1 drivers
v000000000103d250_0 .net *"_s2", 5 0, L_00000000010a8300;  1 drivers
L_00000000010a9008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000103d2f0_0 .net *"_s5", 1 0, L_00000000010a9008;  1 drivers
v000000000103d4d0_0 .net "clk", 0 0, v00000000010a8bc0_0;  1 drivers
v000000000103e010_0 .net "empty_flag", 0 0, L_000000000103c710;  alias, 1 drivers
v000000000103d890_0 .var "empty_next", 0 0;
v000000000103df70_0 .var "empty_reg", 0 0;
v000000000103dcf0_0 .net "full_flag", 0 0, L_000000000103cfd0;  alias, 1 drivers
v000000000103d930_0 .var "full_next", 0 0;
v000000000103d9d0_0 .var "full_reg", 0 0;
v000000000103d610 .array "mem", 0 15, 7 0;
v000000000103da70_0 .net "r_data", 7 0, L_000000000103ce10;  alias, 1 drivers
v000000000103e150_0 .var "r_ptr_next", 3 0;
v000000000103dbb0_0 .var "r_ptr_reg", 3 0;
v000000000103db10_0 .var "r_ptr_succ", 3 0;
v000000000103d6b0_0 .net "read_enable", 0 0, v00000000010a8c60_0;  1 drivers
v000000000103dc50_0 .net "reset", 0 0, v00000000010a81c0_0;  1 drivers
v000000000103d570_0 .var "valid", 0 0;
v000000000103dd90_0 .net "vld", 0 0, L_00000000010a7e00;  1 drivers
v000000000103de30_0 .net "w_data", 7 0, v00000000010a7860_0;  1 drivers
v000000000103d7f0_0 .var "w_ptr_next", 3 0;
v000000000103ded0_0 .var "w_ptr_reg", 3 0;
v000000000103e0b0_0 .var "w_ptr_succ", 3 0;
v00000000010a8580_0 .net "write_enable", 0 0, v00000000010a7ea0_0;  1 drivers
E_000000000103f2f0 .event posedge, v000000000103d4d0_0;
E_000000000103fff0/0 .event edge, v000000000103dbb0_0, v000000000103ded0_0, v000000000103d9d0_0, v000000000103df70_0;
E_000000000103fff0/1 .event edge, v000000000103d6b0_0, v00000000010a8580_0, v000000000103e0b0_0, v000000000103db10_0;
E_000000000103fff0 .event/or E_000000000103fff0/0, E_000000000103fff0/1;
E_000000000103f630 .event posedge, v000000000103dc50_0, v000000000103d4d0_0;
L_00000000010a8260 .array/port v000000000103d610, L_00000000010a8300;
L_00000000010a8300 .concat [ 4 2 0 0], v000000000103dbb0_0, L_00000000010a9008;
L_00000000010a7e00 .cmp/ne 4, v000000000103d7f0_0, v000000000103e150_0;
    .scope S_000000000104e150;
T_0 ;
    %wait E_000000000103f630;
    %load/vec4 v000000000103dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000103dbb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000103ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000103d9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000103df70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000103d930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000103d890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000103d570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000103e150_0;
    %assign/vec4 v000000000103dbb0_0, 0;
    %load/vec4 v000000000103d7f0_0;
    %assign/vec4 v000000000103ded0_0, 0;
    %load/vec4 v000000000103d930_0;
    %assign/vec4 v000000000103d9d0_0, 0;
    %load/vec4 v000000000103d890_0;
    %assign/vec4 v000000000103df70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000104e150;
T_1 ;
    %wait E_000000000103fff0;
    %load/vec4 v000000000103dbb0_0;
    %addi 1, 0, 4;
    %store/vec4 v000000000103db10_0, 0, 4;
    %load/vec4 v000000000103ded0_0;
    %addi 1, 0, 4;
    %store/vec4 v000000000103e0b0_0, 0, 4;
    %load/vec4 v000000000103dbb0_0;
    %store/vec4 v000000000103e150_0, 0, 4;
    %load/vec4 v000000000103ded0_0;
    %store/vec4 v000000000103d7f0_0, 0, 4;
    %load/vec4 v000000000103d9d0_0;
    %store/vec4 v000000000103d930_0, 0, 1;
    %load/vec4 v000000000103df70_0;
    %assign/vec4 v000000000103d890_0, 0;
    %load/vec4 v000000000103d6b0_0;
    %load/vec4 v00000000010a8580_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 44 "$display", "%d", S<0,vec4,u2> {1 0 0};
    %load/vec4 v000000000103d6b0_0;
    %load/vec4 v00000000010a8580_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000000000103d9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %vpi_call 3 51 "$display", "w" {0 0 0};
    %load/vec4 v000000000103ded0_0;
    %addi 1, 0, 4;
    %store/vec4 v000000000103d7f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000103d890_0, 0, 1;
    %load/vec4 v000000000103e0b0_0;
    %load/vec4 v000000000103dbb0_0;
    %cmp/e;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000103d930_0, 0, 1;
T_1.7 ;
T_1.5 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000000000103df70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %vpi_call 3 60 "$display", "r" {0 0 0};
    %load/vec4 v000000000103dbb0_0;
    %addi 1, 0, 4;
    %store/vec4 v000000000103e150_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000103d930_0, 0, 1;
    %load/vec4 v000000000103db10_0;
    %load/vec4 v000000000103ded0_0;
    %cmp/e;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000103d890_0, 0, 1;
T_1.11 ;
T_1.9 ;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call 3 68 "$display", "both" {0 0 0};
    %load/vec4 v000000000103dbb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000103e150_0, 0;
    %load/vec4 v000000000103ded0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000103d7f0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000104e150;
T_2 ;
    %wait E_000000000103f2f0;
    %load/vec4 v00000000010a8580_0;
    %load/vec4 v000000000103d9d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000103de30_0;
    %load/vec4 v000000000103ded0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000103d610, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000103bf70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a8bc0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000103bf70;
T_4 ;
    %delay 2, 0;
    %load/vec4 v00000000010a8bc0_0;
    %inv;
    %store/vec4 v00000000010a8bc0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000103bf70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a8c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a7ea0_0, 0, 1;
    %wait E_000000000103ffb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010a81c0_0, 0, 1;
    %wait E_000000000103ffb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010a81c0_0, 0, 1;
    %wait E_000000000103ffb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010a7ea0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v00000000010a7860_0, 0;
    %wait E_000000000103ffb0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000000010a7860_0, 0, 8;
    %wait E_000000000103ffb0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v00000000010a7860_0, 0, 8;
    %wait E_000000000103ffb0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000000010a7860_0, 0, 8;
    %wait E_000000000103ffb0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000000010a7860_0, 0, 8;
    %wait E_000000000103ffb0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000000010a7860_0, 0, 8;
    %wait E_000000000103ffb0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000000010a7860_0, 0, 8;
    %wait E_000000000103ffb0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v00000000010a7860_0, 0, 8;
    %wait E_000000000103ffb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010a8c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a7ea0_0, 0;
    %wait E_000000000103ffb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8c60_0, 0;
    %end;
    .thread T_5;
    .scope S_000000000103bf70;
T_6 ;
    %delay 100, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000000000103bf70;
T_7 ;
    %vpi_call 2 51 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000103bf70 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./fifo.v";
