Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : adder_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:37:46 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          0.47
  Critical Path Slack:          -0.41
  Critical Path Clk Period:      0.10
  Total Negative Slack:        -11.81
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                596
  Buf/Inv Cell Count:             146
  Buf Cell Count:                  25
  Inv Cell Count:                 121
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       564
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      525.083999
  Noncombinational Area:   144.703995
  Buf/Inv Area:             85.120000
  Total Buffer Area:            20.75
  Total Inverter Area:          64.37
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               669.787994
  Design Area:             669.787994


  Design Rules
  -----------------------------------
  Total Number of Nets:           663
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  1.06
  Mapping Optimization:                1.61
  -----------------------------------------
  Overall Compile Time:                3.15
  Overall Compile Wall Clock Time:     3.40

  --------------------------------------------------------------------

  Design  WNS: 0.41  TNS: 11.81  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
